-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_r_TDATA_blk_n : OUT STD_LOGIC;
    out_r_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_C0 : STD_LOGIC_VECTOR (8 downto 0) := "011000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_5F : STD_LOGIC_VECTOR (8 downto 0) := "001011111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_10200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000001000000000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_81 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000001";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_BFF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000101111111111";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_101F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000111111000";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv32_10400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000010000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv13_1FF3 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110011";
    constant ap_const_lv13_1FF5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110101";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv13_1FF4 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110100";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv13_1FF2 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110010";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv13_A : STD_LOGIC_VECTOR (12 downto 0) := "0000000001010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv13_1FF1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110001";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv13_E : STD_LOGIC_VECTOR (12 downto 0) := "0000000001110";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_9 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_state31_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal l1_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l1_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_channel_idx : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_stripes_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_0_ce0 : STD_LOGIC;
    signal l1_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_0_ce1 : STD_LOGIC;
    signal l1_stripes_0_0_we1 : STD_LOGIC;
    signal l1_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_1_ce0 : STD_LOGIC;
    signal l1_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_1_ce1 : STD_LOGIC;
    signal l1_stripes_0_1_we1 : STD_LOGIC;
    signal l1_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_2_ce0 : STD_LOGIC;
    signal l1_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_2_ce1 : STD_LOGIC;
    signal l1_stripes_0_2_we1 : STD_LOGIC;
    signal l1_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_3_ce0 : STD_LOGIC;
    signal l1_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_3_ce1 : STD_LOGIC;
    signal l1_stripes_0_3_we1 : STD_LOGIC;
    signal l1_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_4_ce0 : STD_LOGIC;
    signal l1_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_4_ce1 : STD_LOGIC;
    signal l1_stripes_0_4_we1 : STD_LOGIC;
    signal l1_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_5_ce0 : STD_LOGIC;
    signal l1_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_0_5_ce1 : STD_LOGIC;
    signal l1_stripes_0_5_we1 : STD_LOGIC;
    signal l1_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_0_ce0 : STD_LOGIC;
    signal l1_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_0_ce1 : STD_LOGIC;
    signal l1_stripes_1_0_we1 : STD_LOGIC;
    signal l1_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_1_ce0 : STD_LOGIC;
    signal l1_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_1_ce1 : STD_LOGIC;
    signal l1_stripes_1_1_we1 : STD_LOGIC;
    signal l1_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_2_ce0 : STD_LOGIC;
    signal l1_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_2_ce1 : STD_LOGIC;
    signal l1_stripes_1_2_we1 : STD_LOGIC;
    signal l1_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_3_ce0 : STD_LOGIC;
    signal l1_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_3_ce1 : STD_LOGIC;
    signal l1_stripes_1_3_we1 : STD_LOGIC;
    signal l1_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_4_ce0 : STD_LOGIC;
    signal l1_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_4_ce1 : STD_LOGIC;
    signal l1_stripes_1_4_we1 : STD_LOGIC;
    signal l1_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_5_ce0 : STD_LOGIC;
    signal l1_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_1_5_ce1 : STD_LOGIC;
    signal l1_stripes_1_5_we1 : STD_LOGIC;
    signal l1_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_0_ce0 : STD_LOGIC;
    signal l1_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_0_ce1 : STD_LOGIC;
    signal l1_stripes_2_0_we1 : STD_LOGIC;
    signal l1_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_1_ce0 : STD_LOGIC;
    signal l1_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_1_ce1 : STD_LOGIC;
    signal l1_stripes_2_1_we1 : STD_LOGIC;
    signal l1_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_2_ce0 : STD_LOGIC;
    signal l1_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_2_ce1 : STD_LOGIC;
    signal l1_stripes_2_2_we1 : STD_LOGIC;
    signal l1_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_3_ce0 : STD_LOGIC;
    signal l1_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_3_ce1 : STD_LOGIC;
    signal l1_stripes_2_3_we1 : STD_LOGIC;
    signal l1_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_4_ce0 : STD_LOGIC;
    signal l1_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_4_ce1 : STD_LOGIC;
    signal l1_stripes_2_4_we1 : STD_LOGIC;
    signal l1_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_5_ce0 : STD_LOGIC;
    signal l1_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l1_stripes_2_5_ce1 : STD_LOGIC;
    signal l1_stripes_2_5_we1 : STD_LOGIC;
    signal l1_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l2_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_ce0 : STD_LOGIC;
    signal l2_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_ce1 : STD_LOGIC;
    signal l2_stripes_2_0_we1 : STD_LOGIC;
    signal l2_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_ce0 : STD_LOGIC;
    signal l2_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_ce1 : STD_LOGIC;
    signal l2_stripes_2_1_we1 : STD_LOGIC;
    signal l2_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_ce0 : STD_LOGIC;
    signal l2_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_ce1 : STD_LOGIC;
    signal l2_stripes_2_2_we1 : STD_LOGIC;
    signal l2_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_ce0 : STD_LOGIC;
    signal l2_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_ce1 : STD_LOGIC;
    signal l2_stripes_2_3_we1 : STD_LOGIC;
    signal l2_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_ce0 : STD_LOGIC;
    signal l2_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_ce1 : STD_LOGIC;
    signal l2_stripes_2_4_we1 : STD_LOGIC;
    signal l2_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_ce0 : STD_LOGIC;
    signal l2_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_ce1 : STD_LOGIC;
    signal l2_stripes_2_5_we1 : STD_LOGIC;
    signal l2_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_ce0 : STD_LOGIC;
    signal l2_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_ce1 : STD_LOGIC;
    signal l2_stripes_0_0_we1 : STD_LOGIC;
    signal l2_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_ce0 : STD_LOGIC;
    signal l2_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_ce1 : STD_LOGIC;
    signal l2_stripes_0_1_we1 : STD_LOGIC;
    signal l2_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_ce0 : STD_LOGIC;
    signal l2_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_ce1 : STD_LOGIC;
    signal l2_stripes_0_2_we1 : STD_LOGIC;
    signal l2_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_ce0 : STD_LOGIC;
    signal l2_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_ce1 : STD_LOGIC;
    signal l2_stripes_0_3_we1 : STD_LOGIC;
    signal l2_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_ce0 : STD_LOGIC;
    signal l2_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_ce1 : STD_LOGIC;
    signal l2_stripes_0_4_we1 : STD_LOGIC;
    signal l2_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_ce0 : STD_LOGIC;
    signal l2_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_ce1 : STD_LOGIC;
    signal l2_stripes_0_5_we1 : STD_LOGIC;
    signal l2_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_kernel_sums_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_3_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_ce0 : STD_LOGIC;
    signal l2_stripes_3_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_ce1 : STD_LOGIC;
    signal l2_stripes_3_0_we1 : STD_LOGIC;
    signal l2_stripes_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_ce0 : STD_LOGIC;
    signal l2_stripes_3_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_ce1 : STD_LOGIC;
    signal l2_stripes_3_1_we1 : STD_LOGIC;
    signal l2_stripes_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_ce0 : STD_LOGIC;
    signal l2_stripes_3_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_ce1 : STD_LOGIC;
    signal l2_stripes_3_2_we1 : STD_LOGIC;
    signal l2_stripes_3_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_ce0 : STD_LOGIC;
    signal l2_stripes_3_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_ce1 : STD_LOGIC;
    signal l2_stripes_3_3_we1 : STD_LOGIC;
    signal l2_stripes_3_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_ce0 : STD_LOGIC;
    signal l2_stripes_3_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_ce1 : STD_LOGIC;
    signal l2_stripes_3_4_we1 : STD_LOGIC;
    signal l2_stripes_3_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_ce0 : STD_LOGIC;
    signal l2_stripes_3_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_ce1 : STD_LOGIC;
    signal l2_stripes_3_5_we1 : STD_LOGIC;
    signal l2_stripes_3_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_ce0 : STD_LOGIC;
    signal l2_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_ce1 : STD_LOGIC;
    signal l2_stripes_1_0_we1 : STD_LOGIC;
    signal l2_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_ce0 : STD_LOGIC;
    signal l2_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_ce1 : STD_LOGIC;
    signal l2_stripes_1_1_we1 : STD_LOGIC;
    signal l2_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_ce0 : STD_LOGIC;
    signal l2_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_ce1 : STD_LOGIC;
    signal l2_stripes_1_2_we1 : STD_LOGIC;
    signal l2_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_ce0 : STD_LOGIC;
    signal l2_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_ce1 : STD_LOGIC;
    signal l2_stripes_1_3_we1 : STD_LOGIC;
    signal l2_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_ce0 : STD_LOGIC;
    signal l2_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_ce1 : STD_LOGIC;
    signal l2_stripes_1_4_we1 : STD_LOGIC;
    signal l2_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_ce0 : STD_LOGIC;
    signal l2_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_ce1 : STD_LOGIC;
    signal l2_stripes_1_5_we1 : STD_LOGIC;
    signal l2_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln33_reg_14280 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal and_ln151_reg_15985 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_16106 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_3550 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal icmp_ln67_reg_14292 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal reg_3554 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3558 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3562 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3566 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3570 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_state30_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_fu_3543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3578 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal icmp_ln33_fu_3611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_fu_3617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_14284 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_fu_3623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_14288 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_fu_3639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln71_fu_3645_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln71_reg_14296 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_reg_14301 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_reg_14309 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_fu_3669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_reg_14313 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_s_reg_14321 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_data_V_1_reg_14327 : STD_LOGIC_VECTOR (63 downto 0);
    signal l1_channel_idx_load_reg_14338 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln40_fu_3770_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_1_fu_3774_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln40_1_reg_14347 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln42_fu_4068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_14354 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln42_fu_4079_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_14359 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln40_2_fu_4143_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln41_1_fu_4147_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_1_reg_14369 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_14375 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_reg_14397 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_reg_14419 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_reg_14441 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_reg_14463 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_reg_14485 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_1_fu_4207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_14507 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_3_fu_4253_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln42_2_fu_4263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_2_reg_14516 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln42_4_fu_4275_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_4_reg_14521 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_5_fu_4283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_5_reg_14528 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln40_4_fu_4291_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_4_reg_14533 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln42_6_fu_4332_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_6_reg_14537 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln40_5_fu_4347_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_5_reg_14544 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln41_4_fu_4351_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_4_reg_14548 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_4_fu_4357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_4_reg_14553 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_2_fu_4372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_2_reg_14560 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln42_8_fu_4404_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_8_reg_14565 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln40_6_fu_4416_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_6_reg_14572 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln42_5_fu_4426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_5_reg_14576 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_7_fu_4440_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_7_reg_14582 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln41_6_fu_4444_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_6_reg_14586 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_10_fu_4476_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_10_reg_14592 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal icmp_ln42_6_fu_4482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_6_reg_14599 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_8_fu_4494_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln40_8_reg_14604 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln42_7_fu_4504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_7_reg_14608 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_6_fu_4526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_6_reg_14613 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln42_12_fu_4571_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_12_reg_14618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal select_ln42_14_fu_4583_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal l1_read_row_offset_l_1_reg_14628 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln81_fu_4655_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_reg_14636 : STD_LOGIC_VECTOR (2 downto 0);
    signal l1_stripes_0_0_load_reg_14648 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_reg_14655 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_reg_14662 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_reg_14669 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_reg_14676 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_reg_14683 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_reg_14690 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_reg_14697 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_reg_14704 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_reg_14711 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_reg_14718 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_reg_14725 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_load_1_reg_14732 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_1_reg_14739 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_1_reg_14746 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_1_reg_14753 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_1_reg_14760 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_1_reg_14767 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_1_reg_14774 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_1_reg_14781 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_1_reg_14788 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_1_reg_14795 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_1_reg_14802 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_1_reg_14809 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_1_reg_14816 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_1_reg_14822 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_1_reg_14828 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_1_reg_14834 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_1_reg_14840 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_1_reg_14846 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_4663_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_14852 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln81_1_fu_4745_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_1_reg_14950 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_2_fu_4792_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln81_2_reg_14963 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_4800_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_14975 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln93_fu_4833_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_reg_14980 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_4837_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_14985 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln93_2_fu_4878_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_2_reg_14992 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_4882_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_14997 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_4911_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_15004 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_4938_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_15012 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln93_24_fu_4957_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_24_reg_15019 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_1_fu_4973_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_1_reg_15024 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_10_fu_4979_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_10_reg_15029 : STD_LOGIC_VECTOR (12 downto 0);
    signal l1_stripes_0_0_load_2_reg_15034 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_2_reg_15039 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_2_reg_15044 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_2_reg_15049 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_2_reg_15054 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_2_reg_15059 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_4988_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_15064 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln93_19_fu_5005_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln93_19_reg_15071 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln93_3_fu_5017_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_3_reg_15076 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_4_fu_5023_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln93_4_reg_15081 : STD_LOGIC_VECTOR (10 downto 0);
    signal l1_stripes_1_0_load_2_reg_15086 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_2_reg_15092 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_2_reg_15098 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_2_reg_15104 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_2_reg_15110 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_2_reg_15116 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_5029_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_15122 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln93_19_fu_5070_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_19_reg_15128 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_5076_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_15133 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln93_21_fu_5105_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_21_reg_15140 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_5111_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_15145 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_5128_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_15151 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_5139_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_15160 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln93_37_fu_5154_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln93_37_reg_15167 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_fu_5186_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_15172 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_5203_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_15182 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_5220_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_15192 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3582_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_15200 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln106_12_fu_5231_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln106_12_fu_5231_p2 : signal is "no";
    signal add_ln106_12_reg_15207 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_1_fu_5265_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_1_reg_15212 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal sub_ln93_16_fu_5528_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_16_reg_15217 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_46_fu_5669_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_46_reg_15222 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_5719_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_15227 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln93_51_fu_5738_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_51_reg_15232 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_26_fu_5768_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_26_reg_15237 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_28_fu_5823_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_28_reg_15242 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_36_fu_5993_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_36_reg_15247 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_13_fu_6013_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln93_13_reg_15252 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln93_41_fu_6066_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln93_41_reg_15257 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln93_14_fu_6094_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_14_reg_15262 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_16_fu_6110_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_16_reg_15267 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_16_fu_6137_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_15272 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln93_18_fu_6186_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_18_reg_15277 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_49_fu_6258_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of sub_ln93_49_fu_6258_p2 : signal is "no";
    signal sub_ln93_49_reg_15282 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_fu_6278_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_15287 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln93_52_fu_6293_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_52_reg_15292 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln93_20_fu_6308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_20_reg_15297 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_24_fu_6327_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_24_reg_15302 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_21_fu_6448_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_15307 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln93_114_fu_6471_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_114_reg_15313 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_28_fu_6513_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln93_28_reg_15318 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_6519_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_reg_15323 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln93_64_fu_6534_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_64_reg_15328 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_6574_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_15333 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln93_30_fu_6641_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_30_reg_15338 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_33_fu_6667_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_33_reg_15343 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_24_fu_6683_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_15348 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_6694_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_15357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln93_136_fu_6709_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_136_reg_15364 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_83_fu_6713_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_83_reg_15369 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln106_14_fu_6744_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_14_reg_15374 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_18_fu_6780_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_18_reg_15379 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_24_fu_6786_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_24_reg_15384 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_27_fu_6792_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_27_reg_15389 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_34_fu_6798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_34_reg_15394 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_36_fu_6810_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_36_reg_15399 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_39_fu_6816_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_39_reg_15404 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_43_fu_6822_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_43_reg_15409 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_45_fu_6828_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_45_reg_15414 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_49_fu_6840_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_49_reg_15419 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_52_fu_6862_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_52_reg_15424 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_41_fu_6940_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_41_reg_15429 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal sub_ln93_43_fu_6958_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_43_reg_15434 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln93_59_fu_7048_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_59_reg_15439 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln93_59_fu_7081_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_59_reg_15444 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_75_fu_7171_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_75_reg_15449 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln106_fu_7204_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_reg_15454 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_1_fu_7210_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_1_reg_15459 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_9_fu_7216_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln106_9_fu_7216_p2 : signal is "no";
    signal add_ln106_9_reg_15464 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_19_fu_7226_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_19_reg_15469 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_21_fu_7232_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_21_reg_15474 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_23_fu_7238_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_23_reg_15479 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_28_fu_7253_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_28_reg_15484 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_37_fu_7265_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_37_reg_15489 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_7_fu_7315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_7_reg_15494 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_write_row_offset_2_reg_15500 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal add_ln106_4_fu_7391_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_4_reg_15508 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_5_fu_7423_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_5_reg_15514 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_31_fu_7429_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of add_ln106_31_fu_7429_p2 : signal is "no";
    signal add_ln106_31_reg_15520 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln115_3_fu_7443_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln115_3_reg_15525 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln123_fu_7454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln123_reg_15530 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln123_fu_7464_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln123_reg_15552 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln128_fu_7490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_reg_15556 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln87_fu_7517_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln87_reg_15562 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state16_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage9_iter1 : BOOLEAN;
    signal ap_predicate_op266_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal icmp_ln139_fu_7579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_15747 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln106_32_fu_7610_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_32_reg_15753 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state17_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal grp_fu_14141_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_38_reg_15758 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln115_fu_7625_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln115_reg_15763 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln115_1_fu_7641_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln115_1_reg_15768 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_stripes_2_0_addr_reg_15773 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_addr_reg_15778 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_addr_reg_15783 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_addr_reg_15788 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_addr_reg_15793 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_addr_reg_15798 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln151_1_fu_7688_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln151_1_reg_15803 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln151_fu_7712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_reg_15989 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln160_fu_7748_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln160_reg_15997 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln171_fu_7752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_reg_16002 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_18_fu_7768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_18_reg_16054 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln186_fu_7778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_7784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16110 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln203_fu_7796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln203_reg_16115 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_fu_7822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_16120 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln106_42_fu_7867_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_42_reg_16126 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state18_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal l2_stripes_3_0_load_reg_16161 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_reg_16168 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_reg_16175 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_reg_16182 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_reg_16189 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_reg_16196 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_load_1_reg_16263 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_1_reg_16270 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_1_reg_16277 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_1_reg_16284 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_1_reg_16291 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_1_reg_16298 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_35_fu_7878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_35_reg_16335 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_6_fu_7903_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_6_reg_16387 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state19_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal l2_read_row_offset_l_reg_16393 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_fu_7947_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln161_reg_16398 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_stripes_0_0_load_reg_16412 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_reg_16419 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_reg_16426 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_reg_16433 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_reg_16440 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_reg_16447 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_reg_16454 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_reg_16461 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_reg_16468 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_reg_16475 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_reg_16482 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_reg_16489 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_1_reg_16496 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_1_reg_16504 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_1_reg_16512 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_1_reg_16520 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_1_reg_16528 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_1_reg_16536 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_1_reg_16544 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_1_reg_16550 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_1_reg_16556 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_1_reg_16562 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_1_reg_16568 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_1_reg_16574 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_3_fu_7985_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_3_reg_16580 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_load_2_reg_16622 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_2_reg_16631 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_2_reg_16640 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_2_reg_16649 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_2_reg_16658 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_2_reg_16667 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_1_fu_8029_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln161_1_reg_16706 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln161_2_fu_8076_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln161_2_reg_16722 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln115_2_fu_8093_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state20_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal select_ln128_1_fu_8135_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln139_1_fu_8160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_1_fu_8188_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_1_reg_16759 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_19_fu_8195_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_19_reg_16769 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_4_fu_8199_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_4_reg_16775 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_34_fu_8212_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_34_reg_16780 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_7_fu_14156_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_7_reg_16786 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_0_0_load_2_reg_16791 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_2_reg_16799 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_2_reg_16807 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_2_reg_16815 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_2_reg_16823 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_2_reg_16831 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_2_reg_16839 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_2_reg_16846 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_2_reg_16853 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_2_reg_16860 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_2_reg_16867 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_2_reg_16874 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_11_fu_8243_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_11_reg_16881 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state21_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal select_ln153_5_fu_8296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_5_reg_16952 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_59_fu_8303_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_59_reg_16962 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_11_fu_8307_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_11_reg_16971 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln153_9_fu_8335_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_9_reg_16976 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_128_fu_8342_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_128_reg_16985 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_27_fu_14162_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_27_reg_16991 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_2_0_load_reg_16996 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state22_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal l2_stripes_2_1_load_reg_17002 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_reg_17008 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_reg_17014 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_reg_17020 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_reg_17026 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_fu_8380_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_reg_17032 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_12_fu_8387_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_12_reg_17044 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_3_fu_8390_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_3_reg_17050 : STD_LOGIC_VECTOR (11 downto 0);
    signal l2_stripes_2_0_load_1_reg_17055 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_1_reg_17063 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_1_reg_17071 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_1_reg_17079 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_1_reg_17087 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_1_reg_17095 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_103_fu_8396_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_103_reg_17133 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_19_fu_14168_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_19_reg_17142 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln216_fu_8432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln171_1_fu_8471_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_1_reg_17154 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state23_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal select_ln171_4_fu_8477_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_4_reg_17159 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_fu_14174_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_reg_17164 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln153_2_fu_8506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_2_reg_17169 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_2_reg_17180 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_2_reg_17187 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_2_reg_17194 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_2_reg_17201 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_2_reg_17208 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_2_reg_17215 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_8_fu_8513_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_8_reg_17222 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state24_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal mul_ln171_2_fu_8516_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_2_reg_17229 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_25_fu_8522_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_25_reg_17234 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_6_fu_14180_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_6_reg_17240 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln153_4_fu_8547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_4_reg_17245 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_26_fu_8580_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_26_reg_17257 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state25_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal zext_ln171_51_fu_8606_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_51_reg_17262 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_9_fu_14185_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_9_reg_17267 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln153_6_fu_8638_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_6_reg_17272 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln171_31_fu_8645_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_31_reg_17283 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_8_fu_8651_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_8_reg_17288 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state26_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal zext_ln171_75_fu_8663_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_75_reg_17293 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_13_fu_14191_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_13_reg_17298 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_10_fu_8666_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_10_reg_17303 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state27_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal zext_ln171_74_fu_8671_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_74_reg_17308 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_14_fu_14197_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_14_reg_17314 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln153_7_fu_8703_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_7_reg_17319 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_8_fu_8732_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_8_reg_17330 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_10_fu_8761_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_10_reg_17340 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_24_fu_8790_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_24_reg_17351 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_25_fu_8808_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_25_reg_17361 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_26_fu_8837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_26_reg_17368 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln171_2_fu_8883_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_2_reg_17374 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state28_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal sub_ln171_5_fu_8959_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_5_reg_17379 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_5_fu_8971_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_5_reg_17384 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_18_fu_9343_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_18_reg_17389 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_22_fu_9429_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_22_reg_17394 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_36_fu_9618_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of sub_ln171_36_fu_9618_p2 : signal is "no";
    signal sub_ln171_36_reg_17399 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_55_fu_10074_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_55_reg_17404 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_56_fu_10102_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_56_reg_17409 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_9_fu_10414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_9_reg_17414 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_10_fu_10420_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_10_reg_17419 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_15_fu_10452_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_15_reg_17424 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln171_97_fu_10534_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_97_reg_17429 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_15_fu_14203_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_15_reg_17435 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_20_fu_10537_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_20_reg_17440 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_85_fu_10571_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_85_reg_17445 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_107_fu_10594_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_107_reg_17450 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_114_fu_10598_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_114_reg_17455 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_33_fu_10751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_33_reg_17461 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_34_fu_10757_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_34_reg_17466 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_36_fu_10769_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_36_reg_17471 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_61_fu_10846_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_61_reg_17476 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_65_fu_10878_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_65_reg_17481 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_79_fu_10931_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_79_reg_17486 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_83_fu_10963_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_83_reg_17491 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_95_fu_10984_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_95_reg_17496 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_101_fu_11016_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_101_reg_17501 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_109_fu_11043_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_109_reg_17506 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_123_fu_11082_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_123_reg_17511 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_128_fu_11114_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_128_reg_17516 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_142_fu_11198_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_142_reg_17521 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_147_fu_11210_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_147_reg_17526 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_158_fu_11255_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_158_reg_17531 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_159_fu_11261_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_159_reg_17536 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_162_fu_11267_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_162_reg_17541 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_164_fu_11279_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_164_reg_17546 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln171_16_fu_14209_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_16_reg_17551 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state29_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal select_ln171_72_fu_11538_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_72_reg_17556 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_75_fu_11584_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_75_reg_17561 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_93_fu_11684_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_93_reg_17566 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_25_fu_11711_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_25_reg_17571 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_37_fu_11725_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_37_reg_17577 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_42_fu_11757_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_42_reg_17582 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_55_fu_11769_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_55_reg_17587 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_66_fu_11781_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_66_reg_17592 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_72_fu_11787_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_72_reg_17597 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_84_fu_11799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_84_reg_17602 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_108_fu_11805_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_108_reg_17607 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_135_fu_11811_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_135_reg_17612 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_166_fu_11855_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_166_reg_17617 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln171_17_fu_14215_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_17_reg_17622 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln153_12_fu_11890_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_12_reg_17627 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3485_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_14_reg_17639 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_15_fu_11919_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_15_reg_17649 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_29_fu_11930_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_29_reg_17655 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_112_fu_11958_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_112_reg_17660 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln153_17_fu_11975_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_17_reg_17665 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_18_fu_14220_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_18_reg_17675 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_91_fu_12063_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_91_reg_17680 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_45_fu_12137_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln171_45_reg_17685 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_151_fu_12386_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_151_reg_17690 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_167_fu_12601_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_167_reg_17695 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_188_fu_12766_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_188_reg_17700 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_43_fu_12871_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_43_reg_17706 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_45_fu_12883_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_45_reg_17711 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_52_fu_12905_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_52_reg_17716 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_56_fu_12924_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_56_reg_17721 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_70_fu_12946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_70_reg_17726 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_74_fu_12971_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_74_reg_17731 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_92_fu_13003_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_92_reg_17736 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_106_fu_13015_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_106_reg_17741 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_116_fu_13021_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_116_reg_17746 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_117_fu_13027_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_117_reg_17751 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_134_fu_13033_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_134_reg_17756 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_23_fu_14225_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_23_reg_17761 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3492_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_reg_17766 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_181_fu_13055_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_181_reg_17771 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_32_fu_13059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_32_reg_17776 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_48_fu_13098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_48_reg_17781 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_67_fu_13112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_67_reg_17787 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_85_fu_13125_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_85_reg_17793 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_155_fu_13136_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_155_reg_17799 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln171_21_fu_14230_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_21_reg_17804 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_63_fu_13219_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln171_63_reg_17809 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln171_121_fu_13253_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_121_reg_17814 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_102_fu_13329_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_102_reg_17819 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_107_fu_13348_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_107_reg_17824 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln171_44_fu_13354_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_44_reg_17829 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_22_fu_14235_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_22_reg_17834 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln153_19_fu_13364_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_19_reg_17839 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln171_119_fu_13386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_119_reg_17844 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln171_81_fu_13395_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_81_reg_17849 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_31_fu_14240_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_31_reg_17854 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln153_23_fu_13416_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_23_reg_17859 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln171_137_fu_13435_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_137_reg_17867 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln171_119_fu_13622_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_119_reg_17872 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14246_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_87_reg_17877 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_114_fu_13769_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_114_reg_17882 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_133_fu_13791_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_133_reg_17887 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_152_fu_13813_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_152_reg_17892 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_103_fu_13860_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_103_reg_17897 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_115_fu_13874_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_115_reg_17903 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_129_fu_13899_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_129_reg_17908 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_130_fu_13922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_130_reg_17913 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_149_fu_13942_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_149_reg_17919 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln171_88_fu_13961_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_88_reg_17924 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_144_fu_13996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_144_reg_17929 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14266_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_153_reg_17935 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_112_fu_14029_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_112_reg_17940 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal add_ln171_145_fu_14056_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_145_reg_17946 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln207_fu_14098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3179 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_8_fu_3912_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3190 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_9_fu_3920_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3201 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_10_fu_3928_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3212 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_11_fu_3936_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3223 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_12_fu_3944_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3234 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_13_fu_3952_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3245 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_14_fu_3960_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3256 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_15_fu_3968_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3279 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l1_write_col_offset_1_phi_fu_3296_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln40_fu_3744_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_1_fu_4121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln40_2_fu_4231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln40_3_fu_4295_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln40_4_fu_4378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln40_5_fu_4450_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln40_6_fu_4545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln40_7_fu_4590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal zext_ln93_8_fu_4686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal zext_ln93_fu_7523_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_4_fu_7551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal select_ln216_fu_3675_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln61_fu_3704_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3458_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_15_fu_4531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln139_fu_7585_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal select_ln128_fu_7496_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln225_fu_7828_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln225_1_fu_4050_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln225_fu_4045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_fu_7802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_fu_13142_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal select_ln177_1_fu_13149_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal select_ln177_2_fu_13156_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_3_fu_13905_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_4_fu_14061_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_5_fu_13948_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_6_fu_14002_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln177_7_fu_14068_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln216_1_fu_8437_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln216_2_fu_8449_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln216_1_fu_8444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal trunc_ln681_fu_3722_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal grp_fu_3463_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3474_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3503_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3521_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3532_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal trunc_ln33_1_fu_3607_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_28_fu_3629_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln33_fu_3603_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln215_fu_3663_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln61_fu_3698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_fu_3816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_1_fu_3828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_2_fu_3840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_3_fu_3852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_4_fu_3864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_5_fu_3876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_6_fu_3888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_7_fu_3900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln181_fu_3821_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln181_1_fu_3833_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln181_2_fu_3845_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln181_3_fu_3857_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln181_4_fu_3869_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln181_5_fu_3881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln181_6_fu_3893_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln181_7_fu_3905_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln41_fu_4063_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_fu_4074_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_1_fu_4086_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_1_fu_4212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_2_fu_4217_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_3_fu_4224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_2_fu_4257_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_2_fu_4269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln41_3_fu_4316_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_3_fu_4321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_3_fu_4327_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_7_fu_4339_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln42_1_fu_4367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_fu_4363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_4_fu_4399_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_9_fu_4410_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_5_fu_4420_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln42_11_fu_4432_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln45_5_fu_4471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_13_fu_4487_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_7_fu_4498_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln42_4_fu_4514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_3_fu_4510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln42_5_fu_4520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln45_6_fu_4566_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln45_7_fu_4577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_fu_4621_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_fu_4631_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_fu_4627_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln80_1_fu_4624_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_fu_4643_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln81_fu_4637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_fu_4649_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_4663_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln87_2_fu_4681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln80_fu_4708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_1_fu_4715_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln83_3_fu_4727_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_1_fu_4733_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln81_1_fu_4721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_1_fu_4739_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_4753_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln80_2_fu_4760_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln80_2_fu_4768_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln80_3_fu_4764_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_2_fu_4780_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln81_2_fu_4774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_2_fu_4786_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln93_1_fu_4815_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_5_fu_4823_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_1_fu_4811_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln93_fu_4827_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_3_fu_4848_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_4_fu_4860_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_9_fu_4856_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_10_fu_4868_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_2_fu_4872_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_6_fu_4899_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln93_10_fu_4926_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln93_11_fu_4949_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_14_fu_4961_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_28_fu_4969_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_22_fu_4934_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_17_fu_4922_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_37_fu_5013_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_21_fu_5046_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_22_fu_5058_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_43_fu_5066_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_42_fu_5054_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_23_fu_5093_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_47_fu_5101_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_76_fu_5162_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln93_37_fu_5166_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln93_33_fu_5172_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_74_fu_5150_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_38_fu_5176_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_34_fu_5182_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14106_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_5236_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln93_2_fu_5254_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_7_fu_5261_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_6_fu_5251_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_5_fu_5271_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_11_fu_5278_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_3_fu_5282_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_7_fu_5295_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_8_fu_5306_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_14_fu_5302_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_16_fu_5317_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_4_fu_5321_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_15_fu_5313_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_12_fu_5292_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln93_5_fu_5331_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_9_fu_5347_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_20_fu_5354_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_18_fu_5341_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_6_fu_5358_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_3_fu_5247_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_s_fu_5370_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_21_fu_5377_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_2_fu_5243_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_8_fu_5381_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_19_fu_5344_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_70_fu_5391_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_fu_5397_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_12_fu_5409_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_25_fu_5416_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_9_fu_5420_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_13_fu_5429_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_27_fu_5440_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_9_fu_5444_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln93_15_fu_5456_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_4_fu_5327_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_31_fu_5467_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln93_16_fu_5477_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_30_fu_5463_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_33_fu_5488_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_13_fu_5492_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_17_fu_5504_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_32_fu_5484_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_34_fu_5511_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_15_fu_5515_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_7_fu_5364_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_35_fu_5525_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_18_fu_5534_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_36_fu_5541_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_38_fu_5545_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_17_fu_5548_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_20_fu_5558_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln93_7_fu_5402_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_39_fu_5565_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_18_fu_5569_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_15_fu_5579_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_40_fu_5582_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_5_fu_5585_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_79_fu_5601_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_41_fu_5595_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_44_fu_5608_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_26_fu_5436_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_6_fu_5618_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_23_fu_5406_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_71_fu_5612_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_7_fu_5627_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_18_fu_5623_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_19_fu_5633_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_2_fu_5447_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_45_fu_5643_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_17_fu_5598_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_10_fu_5453_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_9_fu_5653_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_3_fu_5288_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_20_fu_5659_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_21_fu_5672_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_24_fu_5681_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_48_fu_5688_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_25_fu_5698_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_49_fu_5705_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_24_fu_5709_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_80_fu_5730_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_26_fu_5746_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_53_fu_5754_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_25_fu_5758_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_14_fu_5575_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_52_fu_5742_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_16_fu_5591_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_fu_5780_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln93_27_fu_5795_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_28_fu_5807_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln93_8_fu_5637_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_57_fu_5819_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_55_fu_5803_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_54_fu_5791_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_29_fu_5829_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_25_fu_5835_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_20_fu_5647_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln93_29_fu_5845_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_10_fu_5663_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln93_58_fu_5853_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_30_fu_5857_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln93_30_fu_5867_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_31_fu_5882_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_62_fu_5893_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_60_fu_5878_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_31_fu_5897_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_32_fu_5913_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_65_fu_5920_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_32_fu_5924_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_28_fu_5930_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_64_fu_5910_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_5940_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln93_35_fu_5959_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_70_fu_5967_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_69_fu_5955_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_35_fu_5971_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_36_fu_5981_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_11_fu_5839_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_71_fu_5989_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_68_fu_5951_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_72_fu_5999_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_73_fu_6003_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_32_fu_6009_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln93_26_fu_5863_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln93_38_fu_6025_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_77_fu_6032_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_39_fu_6036_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_39_fu_6046_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln93_35_fu_6042_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_78_fu_6053_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_42_fu_6077_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_84_fu_6084_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_82_fu_6073_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_13_fu_5554_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_6_fu_5387_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_42_fu_6088_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_33_fu_5934_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_15_fu_6100_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_23_fu_5764_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_38_fu_6106_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln93_43_fu_6116_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_85_fu_6123_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_80_fu_6063_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln93_44_fu_6127_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_44_fu_6148_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_45_fu_6160_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_88_fu_6172_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_86_fu_6156_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_45_fu_6176_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of sub_ln93_45_fu_6176_p2 : signal is "no";
    signal sext_ln93_41_fu_6182_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_30_fu_5977_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln93_47_fu_6198_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_92_fu_6205_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_90_fu_6192_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_47_fu_6209_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_48_fu_6219_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_49_fu_6230_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_93_fu_6226_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_94_fu_6237_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_50_fu_6247_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_95_fu_6254_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_91_fu_6195_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_96_fu_6264_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln93_74_fu_6268_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln93_8_fu_5425_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_56_fu_5815_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln93_22_fu_6314_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14115_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_103_fu_6320_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_46_fu_6324_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln93_54_fu_6333_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_55_fu_6344_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_105_fu_6340_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_106_fu_6351_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_52_fu_6355_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_56_fu_6365_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_57_fu_6376_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_109_fu_6387_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_107_fu_6372_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_53_fu_6391_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_58_fu_6401_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_110_fu_6408_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_108_fu_6383_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_54_fu_6412_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_55_fu_6422_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_52_fu_6428_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_57_fu_6438_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_60_fu_6463_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln93_62_fu_6475_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_116_fu_6483_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_40_fu_6133_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_27_fu_5774_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln93_26_fu_6493_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_58_fu_6487_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_101_fu_6301_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_27_fu_6503_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_54_fu_6499_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_55_fu_6509_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln93_120_fu_6542_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_60_fu_6546_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_65_fu_6556_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln93_56_fu_6552_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_121_fu_6564_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_66_fu_6585_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln93_67_fu_6597_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_123_fu_6593_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_124_fu_6605_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_62_fu_6609_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_68_fu_6619_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_59_fu_5874_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_22_fu_5675_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_29_fu_6631_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_12_fu_5471_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_58_fu_6637_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_48_fu_6241_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_40_fu_6057_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_31_fu_6647_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_125_fu_6627_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_51_fu_6418_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln93_32_fu_6657_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_60_fu_6653_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_61_fu_6663_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_63_fu_6673_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_137_fu_6721_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_76_fu_6725_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_50_fu_6397_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_27_fu_5903_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln106_4_fu_6735_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_13_fu_6738_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_42_fu_6215_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_15_fu_6750_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_97_fu_6289_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_63_fu_5907_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_16_fu_6760_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln93_57_fu_6615_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln106_fu_6766_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_17_fu_6770_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln106_6_fu_6756_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln106_7_fu_6776_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_132_fu_6705_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln93_111_fu_6459_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln93_49_fu_6361_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_87_fu_6168_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_14_fu_5498_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_23_fu_5692_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_56_fu_6432_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_61_fu_5889_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_75_fu_6022_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln106_35_fu_6804_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_117_fu_6530_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln93_61_fu_6568_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_5_fu_5337_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_11_fu_5521_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_63_fu_6679_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_22_fu_5715_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_43_fu_6274_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_48_fu_6834_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_68_fu_6731_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_53_fu_6444_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_73_fu_6019_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_51_fu_6852_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_50_fu_6846_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln106_4_fu_6858_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal zext_ln93_50_fu_6871_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln93_33_fu_6882_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_34_fu_6893_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_67_fu_6900_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_66_fu_6889_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln93_34_fu_6904_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_29_fu_6910_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_24_fu_6879_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln93_40_fu_6926_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_81_fu_6933_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_83_fu_6937_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln93_37_fu_6946_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_39_fu_6949_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln93_12_fu_6914_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln93_79_fu_6923_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln93_46_fu_6968_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_89_fu_6975_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln93_51_fu_6984_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln93_17_fu_6952_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln93_99_fu_6995_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_50_fu_6999_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_1_fu_6868_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_45_fu_7009_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln93_21_fu_7012_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_47_fu_7018_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln93_53_fu_7027_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln93_19_fu_6964_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln93_104_fu_7034_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_51_fu_7038_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln93_61_fu_7059_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln93_63_fu_7070_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln93_48_fu_7044_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln93_118_fu_7077_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_59_fu_7090_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_62_fu_7093_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln93_69_fu_7108_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln93_129_fu_7119_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln93_64_fu_7123_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln93_64_fu_7129_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_127_fu_7105_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln93_65_fu_7133_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln93_70_fu_7143_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_128_fu_7115_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_130_fu_7150_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_82_fu_7160_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln93_131_fu_7167_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln93_126_fu_7102_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln93_25_fu_7021_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln93_134_fu_7182_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln93_34_fu_7096_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln93_138_fu_7191_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_69_fu_7194_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_65_fu_7139_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_68_fu_7185_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_72_fu_6874_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_113_fu_7055_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14124_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln106_5_fu_7220_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_8_fu_7223_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_66_fu_7154_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln93_115_fu_7066_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln93_69_fu_7200_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln93_44_fu_7005_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln93_119_fu_7087_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln93_31_fu_6920_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_26_fu_7244_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_12_fu_7250_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_16_fu_7259_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln106_17_fu_7262_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln93_67_fu_7177_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_22_fu_7271_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_44_fu_7274_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln93_46_fu_6979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_24_fu_7284_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_23_fu_7280_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_46_fu_7287_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_25_fu_7299_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_26_fu_7302_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_53_fu_7305_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_47_fu_7293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_27_fu_7311_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln93_71_fu_7340_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln106_fu_7351_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_1_fu_7354_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln93_36_fu_7328_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln93_12_fu_7325_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_3_fu_7363_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln106_2_fu_7369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_10_fu_7372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_2_fu_7357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_3_fu_7378_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_11_fu_7382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_9_fu_7388_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln93_135_fu_7347_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_20_fu_7397_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_10_fu_7402_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_22_fu_7405_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln106_1_fu_7415_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_11_fu_7411_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_25_fu_7418_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln93_112_fu_7331_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14132_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln115_3_fu_7438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln127_fu_7484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln71_fu_7514_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln87_1_fu_7545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln138_fu_7573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln93_100_fu_7599_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_29_fu_7602_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_14_fu_7607_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln115_fu_7620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_1_fu_7636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_7698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln151_fu_7692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln151_fu_7706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_7722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln156_fu_7730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_fu_7734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_2_fu_7762_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln151_fu_7684_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln202_fu_7790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln224_fu_7816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_14147_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln106_19_fu_7848_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln106_3_fu_7854_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln106_41_fu_7857_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln106_18_fu_7845_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln106_20_fu_7863_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_4_fu_7873_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln106_13_fu_7888_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_15_fu_7891_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln106_33_fu_7894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln106_21_fu_7900_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln160_1_fu_7913_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln160_fu_7923_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln160_2_fu_7920_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln160_fu_7916_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln163_fu_7935_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln161_fu_7929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_fu_7941_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_7955_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_7967_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln160_fu_7992_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln160_1_fu_7999_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln163_3_fu_8011_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln163_1_fu_8017_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln161_1_fu_8005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_1_fu_8023_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1_fu_8037_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln160_3_fu_8044_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln160_2_fu_8052_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln160_4_fu_8048_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln163_2_fu_8064_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln161_2_fu_8058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_2_fu_8070_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln115_2_fu_8088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln131_fu_8116_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln132_fu_8121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln132_fu_8127_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln142_fu_8141_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln143_fu_8146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln143_fu_8152_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_8166_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_8177_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_4_fu_8199_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_8215_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_8226_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_8274_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_8285_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_11_fu_8307_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_8313_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_8324_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_8352_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_8369_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_3_fu_8390_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln219_fu_8406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln220_fu_8412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln220_fu_8418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln221_fu_8426_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal mul_ln171_1_fu_8471_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_1_fu_8468_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_fu_8484_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_8495_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal mul_ln171_2_fu_8516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_8525_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_8536_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal zext_ln171_2_fu_8554_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_fu_8557_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_fu_8563_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_7_fu_8573_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_20_fu_8584_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_5_fu_8594_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_5_fu_8594_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_23_fu_8590_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_42_fu_8616_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_8627_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln171_fu_8567_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_16_fu_8599_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_8_fu_8651_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal mul_ln171_10_fu_8666_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal tmp_44_fu_8681_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_8692_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_8710_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_8721_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_8739_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_8750_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_8768_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_8779_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_8797_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_8815_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_8826_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1_fu_8851_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_4_fu_8858_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_1_fu_8862_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_1_fu_8872_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_1_fu_8868_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_5_fu_8879_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_2_fu_8889_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_6_fu_8896_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_3_fu_8848_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln171_fu_8900_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_7_fu_8906_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_1_fu_8910_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_3_fu_8921_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_9_fu_8928_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_10_fu_8932_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_4_fu_8942_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_3_fu_8936_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_2_fu_8948_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_6_fu_8983_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_7_fu_8989_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_7_fu_8993_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_8_fu_9002_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_8_fu_8998_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_7_fu_9008_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_8_fu_9019_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_s_fu_9032_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_15_fu_9039_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_14_fu_9029_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_9_fu_9043_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln171_4_fu_9053_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_5_fu_9064_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_16_fu_9060_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_17_fu_9071_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_10_fu_9075_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_10_fu_9049_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_9_fu_9081_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_6_fu_9092_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_20_fu_9099_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_11_fu_9103_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_12_fu_9109_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_13_fu_9118_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_12_fu_9113_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_10_fu_9123_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_21_fu_9134_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_1_fu_9138_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_14_fu_9148_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_14_fu_9154_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_15_fu_9158_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_15_fu_9163_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_22_fu_9144_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_11_fu_9167_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_23_fu_9178_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln171_16_fu_9182_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln171_17_fu_9188_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_12_fu_9192_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_17_fu_9202_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_13_fu_9207_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_18_fu_9222_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_20_fu_9218_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_14_fu_9228_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_24_fu_9239_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_19_fu_9243_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_15_fu_9249_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_28_fu_9263_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_21_fu_9266_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_8_fu_9275_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_9_fu_9286_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_29_fu_9282_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_30_fu_9293_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_22_fu_9297_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_24_fu_9271_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_17_fu_9303_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_10_fu_9317_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_31_fu_9324_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_23_fu_9328_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_24_fu_9338_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_27_fu_9334_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_25_fu_9350_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_19_fu_9356_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_27_fu_9260_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_26_fu_9367_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln171_20_fu_9373_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_32_fu_9384_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln171_27_fu_9388_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln171_21_fu_9394_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln171_32_fu_9409_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_28_fu_9413_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_33_fu_9405_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_29_fu_9423_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_33_fu_9419_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_11_fu_9442_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_37_fu_9449_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln171_30_fu_9453_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln171_24_fu_9459_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln171_12_fu_9476_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_40_fu_9483_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_13_fu_9493_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_41_fu_9500_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_39_fu_9473_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_32_fu_9504_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_37_fu_9510_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_31_fu_9487_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_25_fu_9514_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_42_fu_9525_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_3_fu_9529_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_39_fu_9539_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_33_fu_9543_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_43_fu_9535_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_26_fu_9548_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_34_fu_9559_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_27_fu_9565_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_36_fu_9439_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_35_fu_9576_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_42_fu_9582_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_28_fu_9586_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_14_fu_9596_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_38_fu_9470_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln171_29_fu_9607_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_44_fu_9603_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_45_fu_9614_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_37_fu_9624_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln171_30_fu_9630_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln171_15_fu_9647_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_48_fu_9654_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_16_fu_9664_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_38_fu_9658_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_31_fu_9675_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_45_fu_9682_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_49_fu_9671_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_17_fu_9695_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_52_fu_9702_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_50_fu_9692_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_40_fu_9706_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_53_fu_9716_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_18_fu_9726_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_54_fu_9733_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_41_fu_9720_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_32_fu_9737_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_55_fu_9753_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_47_fu_9644_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln171_5_fu_9757_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_56_fu_9763_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_42_fu_9748_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_33_fu_9767_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_46_fu_9641_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_43_fu_9778_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_49_fu_9784_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_34_fu_9788_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_57_fu_9799_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_44_fu_9803_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_35_fu_9809_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_45_fu_9823_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_46_fu_9833_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_52_fu_9829_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_37_fu_9839_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_38_fu_9850_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_19_fu_9865_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_62_fu_9872_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_60_fu_9859_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_6_fu_9876_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_87_fu_9886_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_64_fu_9893_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_47_fu_9897_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_63_fu_9882_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_39_fu_9902_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_48_fu_9913_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_40_fu_9919_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_49_fu_9929_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_20_fu_9939_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_65_fu_9946_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_7_fu_9950_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_66_fu_9956_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_57_fu_9935_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_41_fu_9960_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_88_fu_9976_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_61_fu_9862_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_67_fu_9983_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_51_fu_9987_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_59_fu_9993_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_50_fu_9971_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_42_fu_9997_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_69_fu_10012_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln171_52_fu_10016_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_68_fu_10008_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_53_fu_10026_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_61_fu_10022_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_43_fu_10032_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_54_fu_10043_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_63_fu_10049_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_21_fu_10063_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_71_fu_10070_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln171_22_fu_10080_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln171_23_fu_10091_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_72_fu_10087_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_73_fu_10098_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_24_fu_10119_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_77_fu_10111_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_78_fu_10126_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_57_fu_10130_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_66_fu_10115_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_48_fu_10136_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_58_fu_10150_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_70_fu_10060_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_59_fu_10159_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln171_8_fu_10169_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_79_fu_10175_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_70_fu_10165_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_50_fu_10179_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_61_fu_10196_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_60_fu_10190_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_51_fu_10201_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_62_fu_10212_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_52_fu_10217_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_25_fu_10231_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln171_26_fu_10242_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_82_fu_10249_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_63_fu_10253_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_74_fu_10259_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_80_fu_10228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_64_fu_10263_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_81_fu_10238_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_53_fu_10269_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_27_fu_10280_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_84_fu_10291_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_83_fu_10287_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_85_fu_10301_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_65_fu_10295_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_54_fu_10305_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_87_fu_10319_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_28_fu_10328_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_88_fu_10335_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_67_fu_10339_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_77_fu_10345_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_68_fu_10349_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_66_fu_10322_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_55_fu_10355_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_86_fu_10316_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_69_fu_10366_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_79_fu_10372_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_56_fu_10376_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_71_fu_10393_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_81_fu_10399_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_70_fu_10387_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_57_fu_10403_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_6_fu_8964_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_18_fu_9198_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_29_fu_9363_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_41_fu_9572_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_50_fu_9795_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_12_fu_10426_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_69_fu_10155_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_82_fu_10410_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_13_fu_10436_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_85_fu_10442_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_60_fu_10004_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_14_fu_10446_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_84_fu_10432_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_87_fu_10464_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_72_fu_10458_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_58_fu_10468_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_73_fu_10479_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_59_fu_10485_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_60_fu_10496_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_89_fu_10503_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_74_fu_10507_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_90_fu_10513_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_75_fu_10517_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_20_fu_10537_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln171_35_fu_10545_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_36_fu_10556_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_110_fu_10552_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_111_fu_10563_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_37_fu_10577_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_113_fu_10584_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_86_fu_10588_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_112_fu_10567_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_77_fu_10601_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_115_fu_10608_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_87_fu_10612_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_109_fu_10542_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_116_fu_10622_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_88_fu_10626_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln171_78_fu_10632_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_117_fu_10643_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_89_fu_10646_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln171_38_fu_10656_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_118_fu_10663_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln171_112_fu_10652_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln171_80_fu_10667_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln171_82_fu_10678_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_119_fu_10689_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_90_fu_10693_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_83_fu_10699_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_71_fu_10710_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln171_72_fu_10721_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_204_fu_10728_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_174_fu_10738_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln171_203_fu_10717_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_32_fu_10741_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_175_fu_10747_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_30_fu_10732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln171_13_fu_9025_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_39_fu_9686_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_54_fu_9855_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_75_fu_10276_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_35_fu_10763_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_35_fu_9436_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln171_73_fu_10778_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_206_fu_10785_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_207_fu_10795_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_205_fu_10775_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_49_fu_10799_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_208_fu_10805_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_136_fu_10789_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_130_fu_10809_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_109_fu_10618_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_2_fu_8917_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_58_fu_10820_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_11_fu_9088_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_46_fu_9712_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_59_fu_10830_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_191_fu_10836_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_25_fu_9310_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_60_fu_10840_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_190_fu_10826_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_36_fu_9466_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_55_fu_9909_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_62_fu_10852_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln171_76_fu_10108_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_185_fu_10816_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_63_fu_10862_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_76_fu_10312_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_64_fu_10868_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_194_fu_10874_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_193_fu_10858_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln171_209_fu_10890_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_137_fu_10884_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_131_fu_10894_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_110_fu_10639_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_3_fu_8955_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_76_fu_10905_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_13_fu_9130_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_47_fu_9744_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_77_fu_10915_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_202_fu_10921_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_26_fu_9314_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_78_fu_10925_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_201_fu_10911_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_38_fu_9521_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_56_fu_9925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_80_fu_10937_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_67_fu_10143_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_196_fu_10901_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_81_fu_10947_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_205_fu_10953_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_78_fu_10362_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_82_fu_10957_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_204_fu_10943_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln171_210_fu_10969_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_132_fu_10973_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_16_fu_9174_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_48_fu_9774_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_40_fu_9555_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_58_fu_9967_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_98_fu_10990_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_68_fu_10147_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_207_fu_10980_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_99_fu_11000_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_216_fu_11006_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_80_fu_10383_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_100_fu_11010_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_215_fu_10996_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln171_74_fu_11025_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_211_fu_11022_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln171_133_fu_11032_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln171_113_fu_10674_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_212_fu_11039_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_213_fu_11055_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_139_fu_11059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_138_fu_11049_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_134_fu_11065_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_19_fu_9214_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_51_fu_9816_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_122_fu_11076_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_30_fu_9380_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_43_fu_9592_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_62_fu_10039_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_125_fu_11088_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_71_fu_10186_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_223_fu_11072_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_126_fu_11098_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_88_fu_10475_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_127_fu_11104_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_232_fu_11110_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_231_fu_11094_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln171_75_fu_11123_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_215_fu_11130_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_140_fu_11134_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_234_fu_11140_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_214_fu_11120_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_76_fu_11150_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_216_fu_11157_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_141_fu_11144_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_135_fu_11161_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_114_fu_10685_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_6_fu_8976_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_139_fu_11172_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_21_fu_9235_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_58_fu_9820_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_140_fu_11182_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_31_fu_9401_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_141_fu_11188_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_241_fu_11194_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_240_fu_11178_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_72_fu_10208_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_235_fu_11168_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_146_fu_11204_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_89_fu_10492_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln171_77_fu_11216_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_78_fu_11227_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_217_fu_11223_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_218_fu_11234_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_142_fu_11238_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_136_fu_11244_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_115_fu_10706_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_9_fu_9015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_22_fu_9256_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_53_fu_9846_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_44_fu_9637_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_45_fu_10053_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_73_fu_10224_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_246_fu_11251_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_163_fu_11273_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_91_fu_10523_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal sext_ln171_64_fu_11288_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_46_fu_11291_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_83_fu_11301_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_86_fu_11309_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_11_fu_11304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln171_29_fu_11321_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_91_fu_11328_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_90_fu_11318_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_17_fu_11332_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_30_fu_11342_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_93_fu_11349_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln171_76_fu_11353_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln171_92_fu_11359_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_92_fu_11338_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_61_fu_11363_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_31_fu_11374_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_95_fu_11385_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_18_fu_11389_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_94_fu_11381_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_62_fu_11395_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_99_fu_11416_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln171_65_fu_11420_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln171_16_fu_11312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln171_100_fu_11427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln171_32_fu_11437_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_102_fu_11448_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_101_fu_11444_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_78_fu_11452_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_67_fu_11458_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_33_fu_11469_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_104_fu_11476_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_79_fu_11480_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_98_fu_11486_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_80_fu_11490_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_105_fu_11501_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_19_fu_11504_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_106_fu_11510_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_70_fu_11514_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_107_fu_11525_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_81_fu_11528_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_101_fu_11534_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_82_fu_11544_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_73_fu_11550_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_34_fu_11567_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_108_fu_11574_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_84_fu_11578_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_83_fu_11561_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_76_fu_11591_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_39_fu_11603_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_121_fu_11610_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_120_fu_11600_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_20_fu_11614_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_84_fu_11620_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_40_fu_11631_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_123_fu_11638_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_92_fu_11648_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_116_fu_11654_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_91_fu_11642_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_85_fu_11658_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_41_fu_11669_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_126_fu_11680_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_125_fu_11676_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_21_fu_11690_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_127_fu_11696_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_86_fu_11700_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_25_fu_11711_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln171_177_fu_11722_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_176_fu_11719_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_65_fu_11297_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_69_fu_11495_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_39_fu_11731_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_122_fu_11627_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_108_fu_11596_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_40_fu_11741_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_180_fu_11747_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_93_fu_11370_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_41_fu_11751_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_179_fu_11737_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln171_96_fu_11402_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_117_fu_11665_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_54_fu_11763_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_99_fu_11521_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_195_fu_11778_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_192_fu_11775_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_94_fu_11406_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_118_fu_11707_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_206_fu_11796_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_203_fu_11793_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_103_fu_11557_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln171_77_fu_11431_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_96_fu_11465_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_123_fu_11716_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_252_fu_11820_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_34_fu_11285_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_160_fu_11823_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_251_fu_11817_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_161_fu_11829_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_255_fu_11842_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_254_fu_11839_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_165_fu_11845_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_256_fu_11851_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_253_fu_11835_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_fu_11868_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_11879_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_11897_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_11908_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_29_fu_11930_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_11936_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln153_16_fu_11947_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_161_fu_11954_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_63_fu_11964_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln171_124_fu_12009_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln171_94_fu_12012_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_119_fu_12018_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_87_fu_12022_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_42_fu_12032_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_129_fu_12039_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_95_fu_12043_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_121_fu_12049_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_89_fu_12053_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_43_fu_12078_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_133_fu_12085_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_130_fu_12069_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_44_fu_12095_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_134_fu_12102_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_97_fu_12106_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_125_fu_12112_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_96_fu_12089_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_92_fu_12116_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_98_fu_12127_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_135_fu_12144_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_22_fu_12148_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_136_fu_12154_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_127_fu_12133_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_93_fu_12158_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_132_fu_12075_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_99_fu_12169_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln171_23_fu_12179_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_137_fu_12185_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_129_fu_12175_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_94_fu_12189_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_131_fu_12072_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln171_106_fu_12200_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_138_fu_12207_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_100_fu_12211_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_89_fu_12232_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_139_fu_12225_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_140_fu_12239_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_101_fu_12243_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_133_fu_12228_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_96_fu_12249_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_97_fu_12260_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_46_fu_12279_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_144_fu_12287_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_142_fu_12271_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_47_fu_12297_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_145_fu_12305_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_143_fu_12275_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_24_fu_12309_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_146_fu_12315_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_102_fu_12291_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_99_fu_12319_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_48_fu_12333_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_148_fu_12340_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_147_fu_12330_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_25_fu_12344_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_49_fu_12354_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_150_fu_12361_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln171_103_fu_12365_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln171_137_fu_12371_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_149_fu_12350_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_100_fu_12375_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_50_fu_12393_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_153_fu_12400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_104_fu_12404_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_152_fu_12389_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_101_fu_12410_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_154_fu_12421_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_26_fu_12425_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_105_fu_12435_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_140_fu_12441_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_155_fu_12431_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_51_fu_12452_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_156_fu_12459_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_106_fu_12463_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_103_fu_12469_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_157_fu_12486_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_108_fu_12490_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_142_fu_12496_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_109_fu_12500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_143_fu_12506_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_107_fu_12480_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_104_fu_12510_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_145_fu_12521_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln171_105_fu_12525_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln171_107_fu_12536_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_52_fu_12546_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_159_fu_12553_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_53_fu_12563_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_160_fu_12570_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_111_fu_12574_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_110_fu_12557_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_108_fu_12580_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_109_fu_12591_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln171_30_fu_12604_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_30_fu_12604_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_111_fu_12610_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_58_fu_12629_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_174_fu_12637_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_119_fu_12641_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_59_fu_12651_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_156_fu_12647_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_175_fu_12659_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_172_fu_12621_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_120_fu_12663_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_115_fu_12669_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_60_fu_12680_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_176_fu_12688_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_177_fu_12692_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_122_fu_12702_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_158_fu_12708_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_121_fu_12696_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_116_fu_12712_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_61_fu_12723_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_179_fu_12735_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_173_fu_12625_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_123_fu_12739_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_178_fu_12731_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_124_fu_12749_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_160_fu_12745_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_117_fu_12755_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_65_fu_12770_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_189_fu_12778_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_128_fu_12782_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_167_fu_12788_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_66_fu_12798_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_190_fu_12806_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_130_fu_12810_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_168_fu_12816_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_129_fu_12792_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_122_fu_12820_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_123_fu_12831_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_90_fu_12842_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_192_fu_12850_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_124_fu_12854_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_193_fu_12861_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_136_fu_12326_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_126_fu_12123_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_169_fu_12827_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_157_fu_12676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_44_fu_12877_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_147_fu_12542_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_159_fu_12719_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln171_191_fu_12838_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_148_fu_12587_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_51_fu_12895_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_186_fu_12901_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_50_fu_12889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_138_fu_12382_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_128_fu_12165_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_53_fu_12911_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_188_fu_12921_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_187_fu_12917_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_161_fu_12762_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln171_131_fu_12865_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_149_fu_12597_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_69_fu_12936_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_197_fu_12942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_68_fu_12930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_139_fu_12417_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_130_fu_12196_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_71_fu_12952_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_199_fu_12962_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_100_fu_12003_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_73_fu_12965_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_198_fu_12958_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln171_102_fu_12445_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_131_fu_12217_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln171_89_fu_12977_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_98_fu_11990_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_120_fu_12028_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_90_fu_12987_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_210_fu_12993_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_102_fu_12006_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_91_fu_12997_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_209_fu_12983_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_141_fu_12476_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_132_fu_12221_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_105_fu_13009_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_151_fu_12617_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_144_fu_12517_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_134_fu_12256_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_95_fu_11993_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_122_fu_12059_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_146_fu_12532_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_135_fu_12267_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_32_fu_13059_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln171_178_fu_13065_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_183_fu_13079_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_182_fu_13076_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_46_fu_13082_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_184_fu_13088_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_181_fu_13073_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_47_fu_13092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_38_fu_13068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_189_fu_13104_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_57_fu_13107_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_200_fu_13117_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_75_fu_13120_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_97_fu_13039_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_124_fu_13052_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_154_fu_13130_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_106_fu_13042_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_4_fu_13181_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_3_fu_13184_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_62_fu_13207_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_182_fu_13215_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_183_fu_13227_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_126_fu_13237_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_125_fu_13231_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_118_fu_13242_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_67_fu_13259_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_194_fu_13267_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln171_132_fu_13271_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln171_34_fu_13281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_34_fu_13281_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_170_fu_13277_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_126_fu_13286_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_111_fu_13204_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_5_fu_13190_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_94_fu_13297_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_213_fu_13307_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_28_fu_13194_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_96_fu_13310_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_212_fu_13303_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_97_fu_13316_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_217_fu_13326_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_214_fu_13322_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_163_fu_13249_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_171_fu_13293_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_104_fu_13335_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_219_fu_13345_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_218_fu_13341_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_226_fu_13373_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_104_fu_13361_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_118_fu_13376_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_227_fu_13382_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_225_fu_13370_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_13405_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln171_238_fu_13426_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_105_fu_13392_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_136_fu_13429_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_237_fu_13423_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln171_54_fu_13452_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln171_55_fu_13463_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln171_164_fu_13470_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_163_fu_13459_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_27_fu_13474_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_56_fu_13484_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln171_166_fu_13491_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_162_fu_13449_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln171_113_fu_13495_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln171_150_fu_13501_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_165_fu_13480_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_57_fu_13512_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_168_fu_13519_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_169_fu_13523_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_115_fu_13533_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_152_fu_13539_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_116_fu_13543_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_114_fu_13527_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_112_fu_13548_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_170_fu_13559_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_117_fu_13563_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_113_fu_13569_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_114_fu_13580_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_171_fu_13587_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_118_fu_13591_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_64_fu_13601_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_185_fu_13613_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_184_fu_13609_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_28_fu_13616_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_127_fu_13633_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln171_164_fu_13639_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_187_fu_13629_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_120_fu_13643_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln171_68_fu_13668_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_196_fu_13676_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_195_fu_13664_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_134_fu_13686_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln171_133_fu_13680_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_127_fu_13692_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_69_fu_13706_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln171_198_fu_13713_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_197_fu_13703_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln171_29_fu_13717_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln171_128_fu_13723_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln171_70_fu_13741_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln171_202_fu_13748_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_200_fu_13734_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln171_135_fu_13752_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln171_201_fu_13737_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln171_129_fu_13758_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_172_fu_13699_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_153_fu_13555_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_165_fu_13650_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln171_199_fu_13730_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_154_fu_13576_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_132_fu_13781_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_236_fu_13787_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_131_fu_13775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_166_fu_13654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_173_fu_13765_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_155_fu_13597_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln171_151_fu_13803_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln171_247_fu_13809_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_150_fu_13797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_162_fu_13830_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_208_fu_13842_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_86_fu_13836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_211_fu_13851_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_88_fu_13845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_93_fu_13854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln171_186_fu_13833_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_224_fu_13871_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_113_fu_13865_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14253_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_229_fu_13883_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_228_fu_13880_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_124_fu_13886_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_233_fu_13896_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_230_fu_13892_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_120_fu_13918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14260_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_244_fu_13933_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_243_fu_13930_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_148_fu_13936_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_242_fu_13927_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln171_98_fu_13968_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln171_239_fu_13985_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_245_fu_13993_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_138_fu_13988_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14273_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln171_222_fu_14021_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_111_fu_14024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_220_fu_14015_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln171_249_fu_14038_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_248_fu_14035_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln171_156_fu_14041_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln171_250_fu_14047_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln171_157_fu_14051_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln206_fu_14087_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln207_fu_14092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_14106_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14106_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14115_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14115_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14124_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14124_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14124_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_14132_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14132_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14141_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14141_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14147_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14147_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14147_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln171_7_fu_14156_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_7_fu_14156_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_27_fu_14162_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_27_fu_14162_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_19_fu_14168_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_19_fu_14168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_fu_14174_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_fu_14174_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_6_fu_14180_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_6_fu_14180_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_9_fu_14185_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_9_fu_14185_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_13_fu_14191_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_13_fu_14191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_14_fu_14197_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_14_fu_14197_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_15_fu_14203_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_15_fu_14203_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_16_fu_14209_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_16_fu_14209_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_17_fu_14215_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_17_fu_14215_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_18_fu_14220_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_18_fu_14220_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_23_fu_14225_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_23_fu_14225_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_21_fu_14230_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_21_fu_14230_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_22_fu_14235_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_22_fu_14235_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln171_31_fu_14240_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln171_31_fu_14240_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14246_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14246_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14246_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14253_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14253_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14253_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14260_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14260_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14266_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14266_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14273_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14273_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_reset_start_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_14106_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14106_p20 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14115_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14124_p20 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14132_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14147_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14147_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14246_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14253_p20 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14266_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14266_p20 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_11_fu_8307_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_13_fu_14191_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_13_fu_14191_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_14_fu_14197_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_14_fu_14197_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_15_fu_14203_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_15_fu_14203_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_16_fu_14209_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_17_fu_14215_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_18_fu_14220_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_19_fu_14168_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_19_fu_14168_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_21_fu_14230_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_22_fu_14235_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_23_fu_14225_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_27_fu_14162_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_27_fu_14162_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_29_fu_11930_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_2_fu_8516_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_30_fu_12604_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_31_fu_14240_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_31_fu_14240_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_32_fu_13059_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_3_fu_8390_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_4_fu_8199_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_6_fu_14180_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_7_fu_14156_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_7_fu_14156_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln171_9_fu_14185_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_9_fu_14185_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln171_fu_14174_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_9272 : BOOLEAN;
    signal ap_condition_10649 : BOOLEAN;
    signal ap_condition_10652 : BOOLEAN;
    signal ap_condition_76 : BOOLEAN;
    signal ap_condition_10660 : BOOLEAN;
    signal ap_condition_2303 : BOOLEAN;

    component cnn_mux_63_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_mac_mul_sub_5Rg6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nShg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sThq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sUhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5sVhK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nWhU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component cnn_mul_mul_5s_8nXh4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mul_mul_5s_8nYie IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component cnn_mac_muladd_5sZio IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5s0iy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5s1iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component kernel_l1_stripesbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_l2_stripestde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    l1_stripes_0_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_0_address0,
        ce0 => l1_stripes_0_0_ce0,
        q0 => l1_stripes_0_0_q0,
        address1 => l1_stripes_0_0_address1,
        ce1 => l1_stripes_0_0_ce1,
        we1 => l1_stripes_0_0_we1,
        d1 => l1_stripes_0_0_d1,
        q1 => l1_stripes_0_0_q1);

    l1_stripes_0_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_1_address0,
        ce0 => l1_stripes_0_1_ce0,
        q0 => l1_stripes_0_1_q0,
        address1 => l1_stripes_0_1_address1,
        ce1 => l1_stripes_0_1_ce1,
        we1 => l1_stripes_0_1_we1,
        d1 => l1_stripes_0_1_d1,
        q1 => l1_stripes_0_1_q1);

    l1_stripes_0_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_2_address0,
        ce0 => l1_stripes_0_2_ce0,
        q0 => l1_stripes_0_2_q0,
        address1 => l1_stripes_0_2_address1,
        ce1 => l1_stripes_0_2_ce1,
        we1 => l1_stripes_0_2_we1,
        d1 => l1_stripes_0_2_d1,
        q1 => l1_stripes_0_2_q1);

    l1_stripes_0_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_3_address0,
        ce0 => l1_stripes_0_3_ce0,
        q0 => l1_stripes_0_3_q0,
        address1 => l1_stripes_0_3_address1,
        ce1 => l1_stripes_0_3_ce1,
        we1 => l1_stripes_0_3_we1,
        d1 => l1_stripes_0_3_d1,
        q1 => l1_stripes_0_3_q1);

    l1_stripes_0_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_4_address0,
        ce0 => l1_stripes_0_4_ce0,
        q0 => l1_stripes_0_4_q0,
        address1 => l1_stripes_0_4_address1,
        ce1 => l1_stripes_0_4_ce1,
        we1 => l1_stripes_0_4_we1,
        d1 => l1_stripes_0_4_d1,
        q1 => l1_stripes_0_4_q1);

    l1_stripes_0_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_5_address0,
        ce0 => l1_stripes_0_5_ce0,
        q0 => l1_stripes_0_5_q0,
        address1 => l1_stripes_0_5_address1,
        ce1 => l1_stripes_0_5_ce1,
        we1 => l1_stripes_0_5_we1,
        d1 => l1_stripes_0_5_d1,
        q1 => l1_stripes_0_5_q1);

    l1_stripes_1_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_0_address0,
        ce0 => l1_stripes_1_0_ce0,
        q0 => l1_stripes_1_0_q0,
        address1 => l1_stripes_1_0_address1,
        ce1 => l1_stripes_1_0_ce1,
        we1 => l1_stripes_1_0_we1,
        d1 => l1_stripes_1_0_d1,
        q1 => l1_stripes_1_0_q1);

    l1_stripes_1_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_1_address0,
        ce0 => l1_stripes_1_1_ce0,
        q0 => l1_stripes_1_1_q0,
        address1 => l1_stripes_1_1_address1,
        ce1 => l1_stripes_1_1_ce1,
        we1 => l1_stripes_1_1_we1,
        d1 => l1_stripes_1_1_d1,
        q1 => l1_stripes_1_1_q1);

    l1_stripes_1_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_2_address0,
        ce0 => l1_stripes_1_2_ce0,
        q0 => l1_stripes_1_2_q0,
        address1 => l1_stripes_1_2_address1,
        ce1 => l1_stripes_1_2_ce1,
        we1 => l1_stripes_1_2_we1,
        d1 => l1_stripes_1_2_d1,
        q1 => l1_stripes_1_2_q1);

    l1_stripes_1_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_3_address0,
        ce0 => l1_stripes_1_3_ce0,
        q0 => l1_stripes_1_3_q0,
        address1 => l1_stripes_1_3_address1,
        ce1 => l1_stripes_1_3_ce1,
        we1 => l1_stripes_1_3_we1,
        d1 => l1_stripes_1_3_d1,
        q1 => l1_stripes_1_3_q1);

    l1_stripes_1_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_4_address0,
        ce0 => l1_stripes_1_4_ce0,
        q0 => l1_stripes_1_4_q0,
        address1 => l1_stripes_1_4_address1,
        ce1 => l1_stripes_1_4_ce1,
        we1 => l1_stripes_1_4_we1,
        d1 => l1_stripes_1_4_d1,
        q1 => l1_stripes_1_4_q1);

    l1_stripes_1_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_5_address0,
        ce0 => l1_stripes_1_5_ce0,
        q0 => l1_stripes_1_5_q0,
        address1 => l1_stripes_1_5_address1,
        ce1 => l1_stripes_1_5_ce1,
        we1 => l1_stripes_1_5_we1,
        d1 => l1_stripes_1_5_d1,
        q1 => l1_stripes_1_5_q1);

    l1_stripes_2_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_0_address0,
        ce0 => l1_stripes_2_0_ce0,
        q0 => l1_stripes_2_0_q0,
        address1 => l1_stripes_2_0_address1,
        ce1 => l1_stripes_2_0_ce1,
        we1 => l1_stripes_2_0_we1,
        d1 => l1_stripes_2_0_d1,
        q1 => l1_stripes_2_0_q1);

    l1_stripes_2_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_1_address0,
        ce0 => l1_stripes_2_1_ce0,
        q0 => l1_stripes_2_1_q0,
        address1 => l1_stripes_2_1_address1,
        ce1 => l1_stripes_2_1_ce1,
        we1 => l1_stripes_2_1_we1,
        d1 => l1_stripes_2_1_d1,
        q1 => l1_stripes_2_1_q1);

    l1_stripes_2_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_2_address0,
        ce0 => l1_stripes_2_2_ce0,
        q0 => l1_stripes_2_2_q0,
        address1 => l1_stripes_2_2_address1,
        ce1 => l1_stripes_2_2_ce1,
        we1 => l1_stripes_2_2_we1,
        d1 => l1_stripes_2_2_d1,
        q1 => l1_stripes_2_2_q1);

    l1_stripes_2_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_3_address0,
        ce0 => l1_stripes_2_3_ce0,
        q0 => l1_stripes_2_3_q0,
        address1 => l1_stripes_2_3_address1,
        ce1 => l1_stripes_2_3_ce1,
        we1 => l1_stripes_2_3_we1,
        d1 => l1_stripes_2_3_d1,
        q1 => l1_stripes_2_3_q1);

    l1_stripes_2_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_4_address0,
        ce0 => l1_stripes_2_4_ce0,
        q0 => l1_stripes_2_4_q0,
        address1 => l1_stripes_2_4_address1,
        ce1 => l1_stripes_2_4_ce1,
        we1 => l1_stripes_2_4_we1,
        d1 => l1_stripes_2_4_d1,
        q1 => l1_stripes_2_4_q1);

    l1_stripes_2_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_5_address0,
        ce0 => l1_stripes_2_5_ce0,
        q0 => l1_stripes_2_5_q0,
        address1 => l1_stripes_2_5_address1,
        ce1 => l1_stripes_2_5_ce1,
        we1 => l1_stripes_2_5_we1,
        d1 => l1_stripes_2_5_d1,
        q1 => l1_stripes_2_5_q1);

    l2_stripes_2_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_0_address0,
        ce0 => l2_stripes_2_0_ce0,
        q0 => l2_stripes_2_0_q0,
        address1 => l2_stripes_2_0_address1,
        ce1 => l2_stripes_2_0_ce1,
        we1 => l2_stripes_2_0_we1,
        d1 => l2_stripes_2_0_d1,
        q1 => l2_stripes_2_0_q1);

    l2_stripes_2_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_1_address0,
        ce0 => l2_stripes_2_1_ce0,
        q0 => l2_stripes_2_1_q0,
        address1 => l2_stripes_2_1_address1,
        ce1 => l2_stripes_2_1_ce1,
        we1 => l2_stripes_2_1_we1,
        d1 => l2_stripes_2_1_d1,
        q1 => l2_stripes_2_1_q1);

    l2_stripes_2_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_2_address0,
        ce0 => l2_stripes_2_2_ce0,
        q0 => l2_stripes_2_2_q0,
        address1 => l2_stripes_2_2_address1,
        ce1 => l2_stripes_2_2_ce1,
        we1 => l2_stripes_2_2_we1,
        d1 => l2_stripes_2_2_d1,
        q1 => l2_stripes_2_2_q1);

    l2_stripes_2_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_3_address0,
        ce0 => l2_stripes_2_3_ce0,
        q0 => l2_stripes_2_3_q0,
        address1 => l2_stripes_2_3_address1,
        ce1 => l2_stripes_2_3_ce1,
        we1 => l2_stripes_2_3_we1,
        d1 => l2_stripes_2_3_d1,
        q1 => l2_stripes_2_3_q1);

    l2_stripes_2_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_4_address0,
        ce0 => l2_stripes_2_4_ce0,
        q0 => l2_stripes_2_4_q0,
        address1 => l2_stripes_2_4_address1,
        ce1 => l2_stripes_2_4_ce1,
        we1 => l2_stripes_2_4_we1,
        d1 => l2_stripes_2_4_d1,
        q1 => l2_stripes_2_4_q1);

    l2_stripes_2_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_5_address0,
        ce0 => l2_stripes_2_5_ce0,
        q0 => l2_stripes_2_5_q0,
        address1 => l2_stripes_2_5_address1,
        ce1 => l2_stripes_2_5_ce1,
        we1 => l2_stripes_2_5_we1,
        d1 => l2_stripes_2_5_d1,
        q1 => l2_stripes_2_5_q1);

    l2_stripes_0_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_0_address0,
        ce0 => l2_stripes_0_0_ce0,
        q0 => l2_stripes_0_0_q0,
        address1 => l2_stripes_0_0_address1,
        ce1 => l2_stripes_0_0_ce1,
        we1 => l2_stripes_0_0_we1,
        d1 => l2_stripes_0_0_d1,
        q1 => l2_stripes_0_0_q1);

    l2_stripes_0_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_1_address0,
        ce0 => l2_stripes_0_1_ce0,
        q0 => l2_stripes_0_1_q0,
        address1 => l2_stripes_0_1_address1,
        ce1 => l2_stripes_0_1_ce1,
        we1 => l2_stripes_0_1_we1,
        d1 => l2_stripes_0_1_d1,
        q1 => l2_stripes_0_1_q1);

    l2_stripes_0_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_2_address0,
        ce0 => l2_stripes_0_2_ce0,
        q0 => l2_stripes_0_2_q0,
        address1 => l2_stripes_0_2_address1,
        ce1 => l2_stripes_0_2_ce1,
        we1 => l2_stripes_0_2_we1,
        d1 => l2_stripes_0_2_d1,
        q1 => l2_stripes_0_2_q1);

    l2_stripes_0_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_3_address0,
        ce0 => l2_stripes_0_3_ce0,
        q0 => l2_stripes_0_3_q0,
        address1 => l2_stripes_0_3_address1,
        ce1 => l2_stripes_0_3_ce1,
        we1 => l2_stripes_0_3_we1,
        d1 => l2_stripes_0_3_d1,
        q1 => l2_stripes_0_3_q1);

    l2_stripes_0_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_4_address0,
        ce0 => l2_stripes_0_4_ce0,
        q0 => l2_stripes_0_4_q0,
        address1 => l2_stripes_0_4_address1,
        ce1 => l2_stripes_0_4_ce1,
        we1 => l2_stripes_0_4_we1,
        d1 => l2_stripes_0_4_d1,
        q1 => l2_stripes_0_4_q1);

    l2_stripes_0_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_5_address0,
        ce0 => l2_stripes_0_5_ce0,
        q0 => l2_stripes_0_5_q0,
        address1 => l2_stripes_0_5_address1,
        ce1 => l2_stripes_0_5_ce1,
        we1 => l2_stripes_0_5_we1,
        d1 => l2_stripes_0_5_d1,
        q1 => l2_stripes_0_5_q1);

    l2_stripes_3_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_0_address0,
        ce0 => l2_stripes_3_0_ce0,
        q0 => l2_stripes_3_0_q0,
        address1 => l2_stripes_3_0_address1,
        ce1 => l2_stripes_3_0_ce1,
        we1 => l2_stripes_3_0_we1,
        d1 => l2_stripes_3_0_d1,
        q1 => l2_stripes_3_0_q1);

    l2_stripes_3_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_1_address0,
        ce0 => l2_stripes_3_1_ce0,
        q0 => l2_stripes_3_1_q0,
        address1 => l2_stripes_3_1_address1,
        ce1 => l2_stripes_3_1_ce1,
        we1 => l2_stripes_3_1_we1,
        d1 => l2_stripes_3_1_d1,
        q1 => l2_stripes_3_1_q1);

    l2_stripes_3_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_2_address0,
        ce0 => l2_stripes_3_2_ce0,
        q0 => l2_stripes_3_2_q0,
        address1 => l2_stripes_3_2_address1,
        ce1 => l2_stripes_3_2_ce1,
        we1 => l2_stripes_3_2_we1,
        d1 => l2_stripes_3_2_d1,
        q1 => l2_stripes_3_2_q1);

    l2_stripes_3_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_3_address0,
        ce0 => l2_stripes_3_3_ce0,
        q0 => l2_stripes_3_3_q0,
        address1 => l2_stripes_3_3_address1,
        ce1 => l2_stripes_3_3_ce1,
        we1 => l2_stripes_3_3_we1,
        d1 => l2_stripes_3_3_d1,
        q1 => l2_stripes_3_3_q1);

    l2_stripes_3_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_4_address0,
        ce0 => l2_stripes_3_4_ce0,
        q0 => l2_stripes_3_4_q0,
        address1 => l2_stripes_3_4_address1,
        ce1 => l2_stripes_3_4_ce1,
        we1 => l2_stripes_3_4_we1,
        d1 => l2_stripes_3_4_d1,
        q1 => l2_stripes_3_4_q1);

    l2_stripes_3_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_5_address0,
        ce0 => l2_stripes_3_5_ce0,
        q0 => l2_stripes_3_5_q0,
        address1 => l2_stripes_3_5_address1,
        ce1 => l2_stripes_3_5_ce1,
        we1 => l2_stripes_3_5_we1,
        d1 => l2_stripes_3_5_d1,
        q1 => l2_stripes_3_5_q1);

    l2_stripes_1_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_0_address0,
        ce0 => l2_stripes_1_0_ce0,
        q0 => l2_stripes_1_0_q0,
        address1 => l2_stripes_1_0_address1,
        ce1 => l2_stripes_1_0_ce1,
        we1 => l2_stripes_1_0_we1,
        d1 => l2_stripes_1_0_d1,
        q1 => l2_stripes_1_0_q1);

    l2_stripes_1_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_1_address0,
        ce0 => l2_stripes_1_1_ce0,
        q0 => l2_stripes_1_1_q0,
        address1 => l2_stripes_1_1_address1,
        ce1 => l2_stripes_1_1_ce1,
        we1 => l2_stripes_1_1_we1,
        d1 => l2_stripes_1_1_d1,
        q1 => l2_stripes_1_1_q1);

    l2_stripes_1_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_2_address0,
        ce0 => l2_stripes_1_2_ce0,
        q0 => l2_stripes_1_2_q0,
        address1 => l2_stripes_1_2_address1,
        ce1 => l2_stripes_1_2_ce1,
        we1 => l2_stripes_1_2_we1,
        d1 => l2_stripes_1_2_d1,
        q1 => l2_stripes_1_2_q1);

    l2_stripes_1_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_3_address0,
        ce0 => l2_stripes_1_3_ce0,
        q0 => l2_stripes_1_3_q0,
        address1 => l2_stripes_1_3_address1,
        ce1 => l2_stripes_1_3_ce1,
        we1 => l2_stripes_1_3_we1,
        d1 => l2_stripes_1_3_d1,
        q1 => l2_stripes_1_3_q1);

    l2_stripes_1_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_4_address0,
        ce0 => l2_stripes_1_4_ce0,
        q0 => l2_stripes_1_4_q0,
        address1 => l2_stripes_1_4_address1,
        ce1 => l2_stripes_1_4_ce1,
        we1 => l2_stripes_1_4_we1,
        d1 => l2_stripes_1_4_d1,
        q1 => l2_stripes_1_4_q1);

    l2_stripes_1_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 130,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_5_address0,
        ce0 => l2_stripes_1_5_ce0,
        q0 => l2_stripes_1_5_q0,
        address1 => l2_stripes_1_5_address1,
        ce1 => l2_stripes_1_5_ce1,
        we1 => l2_stripes_1_5_we1,
        d1 => l2_stripes_1_5_d1,
        q1 => l2_stripes_1_5_q1);

    cnn_mux_63_8_1_1_U1 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16161,
        din1 => l2_stripes_3_1_load_reg_16168,
        din2 => l2_stripes_3_2_load_reg_16175,
        din3 => l2_stripes_3_3_load_reg_16182,
        din4 => l2_stripes_3_4_load_reg_16189,
        din5 => l2_stripes_3_5_load_reg_16196,
        din6 => select_ln161_2_reg_16722,
        dout => grp_fu_3463_p8);

    cnn_mux_63_8_1_1_U2 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16454,
        din1 => l2_stripes_1_1_load_reg_16461,
        din2 => l2_stripes_1_2_load_reg_16468,
        din3 => l2_stripes_1_3_load_reg_16475,
        din4 => l2_stripes_1_4_load_reg_16482,
        din5 => l2_stripes_1_5_load_reg_16489,
        din6 => select_ln161_2_reg_16722,
        dout => grp_fu_3474_p8);

    cnn_mux_63_8_1_1_U3 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_16263,
        din1 => l2_stripes_3_1_load_1_reg_16270,
        din2 => l2_stripes_3_2_load_1_reg_16277,
        din3 => l2_stripes_3_3_load_1_reg_16284,
        din4 => l2_stripes_3_4_load_1_reg_16291,
        din5 => l2_stripes_3_5_load_1_reg_16298,
        din6 => select_ln161_2_reg_16722,
        dout => grp_fu_3492_p8);

    cnn_mux_63_8_1_1_U4 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16544,
        din1 => l2_stripes_1_1_load_1_reg_16550,
        din2 => l2_stripes_1_2_load_1_reg_16556,
        din3 => l2_stripes_1_3_load_1_reg_16562,
        din4 => l2_stripes_1_4_load_1_reg_16568,
        din5 => l2_stripes_1_5_load_1_reg_16574,
        din6 => select_ln161_2_reg_16722,
        dout => grp_fu_3503_p8);

    cnn_mux_63_8_1_1_U5 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17180,
        din1 => l2_stripes_2_1_load_2_reg_17187,
        din2 => l2_stripes_2_2_load_2_reg_17194,
        din3 => l2_stripes_2_3_load_2_reg_17201,
        din4 => l2_stripes_2_4_load_2_reg_17208,
        din5 => l2_stripes_2_5_load_2_reg_17215,
        din6 => select_ln161_2_reg_16722,
        dout => grp_fu_3521_p8);

    cnn_mux_63_8_1_1_U6 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16791,
        din1 => l2_stripes_0_1_load_2_reg_16799,
        din2 => l2_stripes_0_2_load_2_reg_16807,
        din3 => l2_stripes_0_3_load_2_reg_16815,
        din4 => l2_stripes_0_4_load_2_reg_16823,
        din5 => l2_stripes_0_5_load_2_reg_16831,
        din6 => select_ln161_2_reg_16722,
        dout => grp_fu_3532_p8);

    cnn_mux_63_8_1_1_U7 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_3550,
        din1 => reg_3554,
        din2 => reg_3558,
        din3 => reg_3562,
        din4 => reg_3566,
        din5 => reg_3570,
        din6 => select_ln81_2_reg_14963,
        dout => grp_fu_3582_p8);

    cnn_mux_63_8_1_1_U8 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q1,
        din1 => l1_stripes_2_1_q1,
        din2 => l1_stripes_2_2_q1,
        din3 => l1_stripes_2_3_q1,
        din4 => l1_stripes_2_4_q1,
        din5 => l1_stripes_2_5_q1,
        din6 => tmp_5_fu_4663_p7,
        dout => tmp_5_fu_4663_p8);

    cnn_mux_63_8_1_1_U9 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14648,
        din1 => l1_stripes_0_1_load_reg_14655,
        din2 => l1_stripes_0_2_load_reg_14662,
        din3 => l1_stripes_0_3_load_reg_14669,
        din4 => l1_stripes_0_4_load_reg_14676,
        din5 => l1_stripes_0_5_load_reg_14683,
        din6 => select_ln81_reg_14636,
        dout => tmp_fu_4800_p8);

    cnn_mux_63_8_1_1_U10 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14690,
        din1 => l1_stripes_1_1_load_reg_14697,
        din2 => l1_stripes_1_2_load_reg_14704,
        din3 => l1_stripes_1_3_load_reg_14711,
        din4 => l1_stripes_1_4_load_reg_14718,
        din5 => l1_stripes_1_5_load_reg_14725,
        din6 => select_ln81_reg_14636,
        dout => tmp_1_fu_4837_p8);

    cnn_mux_63_8_1_1_U11 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_3550,
        din1 => reg_3554,
        din2 => reg_3558,
        din3 => reg_3562,
        din4 => reg_3566,
        din5 => reg_3570,
        din6 => select_ln81_reg_14636,
        dout => tmp_2_fu_4882_p8);

    cnn_mux_63_8_1_1_U12 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14732,
        din1 => l1_stripes_0_1_load_1_reg_14739,
        din2 => l1_stripes_0_2_load_1_reg_14746,
        din3 => l1_stripes_0_3_load_1_reg_14753,
        din4 => l1_stripes_0_4_load_1_reg_14760,
        din5 => l1_stripes_0_5_load_1_reg_14767,
        din6 => select_ln81_reg_14636,
        dout => tmp_3_fu_4911_p8);

    cnn_mux_63_8_1_1_U13 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14774,
        din1 => l1_stripes_1_1_load_1_reg_14781,
        din2 => l1_stripes_1_2_load_1_reg_14788,
        din3 => l1_stripes_1_3_load_1_reg_14795,
        din4 => l1_stripes_1_4_load_1_reg_14802,
        din5 => l1_stripes_1_5_load_1_reg_14809,
        din6 => select_ln81_reg_14636,
        dout => tmp_4_fu_4938_p8);

    cnn_mux_63_8_1_1_U14 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => select_ln81_reg_14636,
        dout => tmp_6_fu_4988_p8);

    cnn_mux_63_8_1_1_U15 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q0,
        din1 => l1_stripes_1_1_q0,
        din2 => l1_stripes_1_2_q0,
        din3 => l1_stripes_1_3_q0,
        din4 => l1_stripes_1_4_q0,
        din5 => l1_stripes_1_5_q0,
        din6 => select_ln81_reg_14636,
        dout => tmp_7_fu_5029_p8);

    cnn_mux_63_8_1_1_U16 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln81_reg_14636,
        dout => tmp_8_fu_5076_p8);

    cnn_mux_63_8_1_1_U17 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => reg_3550,
        din1 => reg_3554,
        din2 => reg_3558,
        din3 => reg_3562,
        din4 => reg_3566,
        din5 => reg_3570,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_11_fu_5111_p8);

    cnn_mux_63_8_1_1_U18 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14732,
        din1 => l1_stripes_0_1_load_1_reg_14739,
        din2 => l1_stripes_0_2_load_1_reg_14746,
        din3 => l1_stripes_0_3_load_1_reg_14753,
        din4 => l1_stripes_0_4_load_1_reg_14760,
        din5 => l1_stripes_0_5_load_1_reg_14767,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_12_fu_5128_p8);

    cnn_mux_63_8_1_1_U19 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14816,
        din1 => l1_stripes_2_1_load_1_reg_14822,
        din2 => l1_stripes_2_2_load_1_reg_14828,
        din3 => l1_stripes_2_3_load_1_reg_14834,
        din4 => l1_stripes_2_4_load_1_reg_14840,
        din5 => l1_stripes_2_5_load_1_reg_14846,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_14_fu_5139_p8);

    cnn_mux_63_8_1_1_U20 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_15_fu_5186_p8);

    cnn_mux_63_8_1_1_U21 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_17_fu_5203_p8);

    cnn_mux_63_8_1_1_U22 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14690,
        din1 => l1_stripes_1_1_load_reg_14697,
        din2 => l1_stripes_1_2_load_reg_14704,
        din3 => l1_stripes_1_3_load_reg_14711,
        din4 => l1_stripes_1_4_load_reg_14718,
        din5 => l1_stripes_1_5_load_reg_14725,
        din6 => select_ln81_2_reg_14963,
        dout => tmp_19_fu_5220_p8);

    cnn_mux_63_8_1_1_U23 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14648,
        din1 => l1_stripes_0_1_load_reg_14655,
        din2 => l1_stripes_0_2_load_reg_14662,
        din3 => l1_stripes_0_3_load_reg_14669,
        din4 => l1_stripes_0_4_load_reg_14676,
        din5 => l1_stripes_0_5_load_reg_14683,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_9_fu_5719_p8);

    cnn_mux_63_8_1_1_U24 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14690,
        din1 => l1_stripes_1_1_load_reg_14697,
        din2 => l1_stripes_1_2_load_reg_14704,
        din3 => l1_stripes_1_3_load_reg_14711,
        din4 => l1_stripes_1_4_load_reg_14718,
        din5 => l1_stripes_1_5_load_reg_14725,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_10_fu_5780_p8);

    cnn_mux_63_8_1_1_U25 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14774,
        din1 => l1_stripes_1_1_load_1_reg_14781,
        din2 => l1_stripes_1_2_load_1_reg_14788,
        din3 => l1_stripes_1_3_load_1_reg_14795,
        din4 => l1_stripes_1_4_load_1_reg_14802,
        din5 => l1_stripes_1_5_load_1_reg_14809,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_13_fu_5940_p8);

    cnn_mux_63_8_1_1_U26 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_15086,
        din1 => l1_stripes_1_1_load_2_reg_15092,
        din2 => l1_stripes_1_2_load_2_reg_15098,
        din3 => l1_stripes_1_3_load_2_reg_15104,
        din4 => l1_stripes_1_4_load_2_reg_15110,
        din5 => l1_stripes_1_5_load_2_reg_15116,
        din6 => select_ln81_1_reg_14950,
        dout => tmp_16_fu_6137_p8);

    cnn_mux_63_8_1_1_U27 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14648,
        din1 => l1_stripes_0_1_load_reg_14655,
        din2 => l1_stripes_0_2_load_reg_14662,
        din3 => l1_stripes_0_3_load_reg_14669,
        din4 => l1_stripes_0_4_load_reg_14676,
        din5 => l1_stripes_0_5_load_reg_14683,
        din6 => select_ln81_2_reg_14963,
        dout => tmp_18_fu_6278_p8);

    cnn_mux_63_8_1_1_U28 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14732,
        din1 => l1_stripes_0_1_load_1_reg_14739,
        din2 => l1_stripes_0_2_load_1_reg_14746,
        din3 => l1_stripes_0_3_load_1_reg_14753,
        din4 => l1_stripes_0_4_load_1_reg_14760,
        din5 => l1_stripes_0_5_load_1_reg_14767,
        din6 => select_ln81_2_reg_14963,
        dout => tmp_21_fu_6448_p8);

    cnn_mux_63_8_1_1_U29 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14774,
        din1 => l1_stripes_1_1_load_1_reg_14781,
        din2 => l1_stripes_1_2_load_1_reg_14788,
        din3 => l1_stripes_1_3_load_1_reg_14795,
        din4 => l1_stripes_1_4_load_1_reg_14802,
        din5 => l1_stripes_1_5_load_1_reg_14809,
        din6 => select_ln81_2_reg_14963,
        dout => tmp_22_fu_6519_p8);

    cnn_mux_63_8_1_1_U30 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_14816,
        din1 => l1_stripes_2_1_load_1_reg_14822,
        din2 => l1_stripes_2_2_load_1_reg_14828,
        din3 => l1_stripes_2_3_load_1_reg_14834,
        din4 => l1_stripes_2_4_load_1_reg_14840,
        din5 => l1_stripes_2_5_load_1_reg_14846,
        din6 => select_ln81_2_reg_14963,
        dout => tmp_23_fu_6574_p8);

    cnn_mux_63_8_1_1_U31 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_15034,
        din1 => l1_stripes_0_1_load_2_reg_15039,
        din2 => l1_stripes_0_2_load_2_reg_15044,
        din3 => l1_stripes_0_3_load_2_reg_15049,
        din4 => l1_stripes_0_4_load_2_reg_15054,
        din5 => l1_stripes_0_5_load_2_reg_15059,
        din6 => select_ln81_2_reg_14963,
        dout => tmp_24_fu_6683_p8);

    cnn_mux_63_8_1_1_U32 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_15086,
        din1 => l1_stripes_1_1_load_2_reg_15092,
        din2 => l1_stripes_1_2_load_2_reg_15098,
        din3 => l1_stripes_1_3_load_2_reg_15104,
        din4 => l1_stripes_1_4_load_2_reg_15110,
        din5 => l1_stripes_1_5_load_2_reg_15116,
        din6 => select_ln81_2_reg_14963,
        dout => tmp_25_fu_6694_p8);

    cnn_mux_63_8_1_1_U33 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_16263,
        din1 => l2_stripes_3_1_load_1_reg_16270,
        din2 => l2_stripes_3_2_load_1_reg_16277,
        din3 => l2_stripes_3_3_load_1_reg_16284,
        din4 => l2_stripes_3_4_load_1_reg_16291,
        din5 => l2_stripes_3_5_load_1_reg_16298,
        din6 => select_ln161_fu_7947_p3,
        dout => tmp_36_fu_7955_p8);

    cnn_mux_63_8_1_1_U34 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_q1,
        din1 => l2_stripes_1_1_q1,
        din2 => l2_stripes_1_2_q1,
        din3 => l2_stripes_1_3_q1,
        din4 => l2_stripes_1_4_q1,
        din5 => l2_stripes_1_5_q1,
        din6 => select_ln161_fu_7947_p3,
        dout => tmp_37_fu_7967_p8);

    cnn_mux_63_8_1_1_U35 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16161,
        din1 => l2_stripes_3_1_load_reg_16168,
        din2 => l2_stripes_3_2_load_reg_16175,
        din3 => l2_stripes_3_3_load_reg_16182,
        din4 => l2_stripes_3_4_load_reg_16189,
        din5 => l2_stripes_3_5_load_reg_16196,
        din6 => select_ln161_reg_16398,
        dout => tmp_32_fu_8166_p8);

    cnn_mux_63_8_1_1_U36 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16454,
        din1 => l2_stripes_1_1_load_reg_16461,
        din2 => l2_stripes_1_2_load_reg_16468,
        din3 => l2_stripes_1_3_load_reg_16475,
        din4 => l2_stripes_1_4_load_reg_16482,
        din5 => l2_stripes_1_5_load_reg_16489,
        din6 => select_ln161_reg_16398,
        dout => tmp_33_fu_8177_p8);

    cnn_mux_63_8_1_1_U37 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16622,
        din1 => l2_stripes_3_1_load_2_reg_16631,
        din2 => l2_stripes_3_2_load_2_reg_16640,
        din3 => l2_stripes_3_3_load_2_reg_16649,
        din4 => l2_stripes_3_4_load_2_reg_16658,
        din5 => l2_stripes_3_5_load_2_reg_16667,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_52_fu_8215_p8);

    cnn_mux_63_8_1_1_U38 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_q0,
        din1 => l2_stripes_1_1_q0,
        din2 => l2_stripes_1_2_q0,
        din3 => l2_stripes_1_3_q0,
        din4 => l2_stripes_1_4_q0,
        din5 => l2_stripes_1_5_q0,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_53_fu_8226_p8);

    cnn_mux_63_8_1_1_U39 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16622,
        din1 => l2_stripes_3_1_load_2_reg_16631,
        din2 => l2_stripes_3_2_load_2_reg_16640,
        din3 => l2_stripes_3_3_load_2_reg_16649,
        din4 => l2_stripes_3_4_load_2_reg_16658,
        din5 => l2_stripes_3_5_load_2_reg_16667,
        din6 => select_ln161_reg_16398,
        dout => tmp_40_fu_8274_p8);

    cnn_mux_63_8_1_1_U40 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_16839,
        din1 => l2_stripes_1_1_load_2_reg_16846,
        din2 => l2_stripes_1_2_load_2_reg_16853,
        din3 => l2_stripes_1_3_load_2_reg_16860,
        din4 => l2_stripes_1_4_load_2_reg_16867,
        din5 => l2_stripes_1_5_load_2_reg_16874,
        din6 => select_ln161_reg_16398,
        dout => tmp_41_fu_8285_p8);

    cnn_mux_63_8_1_1_U41 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_16263,
        din1 => l2_stripes_3_1_load_1_reg_16270,
        din2 => l2_stripes_3_2_load_1_reg_16277,
        din3 => l2_stripes_3_3_load_1_reg_16284,
        din4 => l2_stripes_3_4_load_1_reg_16291,
        din5 => l2_stripes_3_5_load_1_reg_16298,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_48_fu_8313_p8);

    cnn_mux_63_8_1_1_U42 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16544,
        din1 => l2_stripes_1_1_load_1_reg_16550,
        din2 => l2_stripes_1_2_load_1_reg_16556,
        din3 => l2_stripes_1_3_load_1_reg_16562,
        din4 => l2_stripes_1_4_load_1_reg_16568,
        din5 => l2_stripes_1_5_load_1_reg_16574,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_49_fu_8324_p8);

    cnn_mux_63_8_1_1_U43 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_q0,
        din1 => l2_stripes_2_1_q0,
        din2 => l2_stripes_2_2_q0,
        din3 => l2_stripes_2_3_q0,
        din4 => l2_stripes_2_4_q0,
        din5 => l2_stripes_2_5_q0,
        din6 => select_ln161_reg_16398,
        dout => tmp_30_fu_8352_p8);

    cnn_mux_63_8_1_1_U44 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16412,
        din1 => l2_stripes_0_1_load_reg_16419,
        din2 => l2_stripes_0_2_load_reg_16426,
        din3 => l2_stripes_0_3_load_reg_16433,
        din4 => l2_stripes_0_4_load_reg_16440,
        din5 => l2_stripes_0_5_load_reg_16447,
        din6 => select_ln161_reg_16398,
        dout => tmp_31_fu_8369_p8);

    cnn_mux_63_8_1_1_U45 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17055,
        din1 => l2_stripes_2_1_load_1_reg_17063,
        din2 => l2_stripes_2_2_load_1_reg_17071,
        din3 => l2_stripes_2_3_load_1_reg_17079,
        din4 => l2_stripes_2_4_load_1_reg_17087,
        din5 => l2_stripes_2_5_load_1_reg_17095,
        din6 => select_ln161_reg_16398,
        dout => tmp_34_fu_8484_p8);

    cnn_mux_63_8_1_1_U46 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16496,
        din1 => l2_stripes_0_1_load_1_reg_16504,
        din2 => l2_stripes_0_2_load_1_reg_16512,
        din3 => l2_stripes_0_3_load_1_reg_16520,
        din4 => l2_stripes_0_4_load_1_reg_16528,
        din5 => l2_stripes_0_5_load_1_reg_16536,
        din6 => select_ln161_reg_16398,
        dout => tmp_35_fu_8495_p8);

    cnn_mux_63_8_1_1_U47 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17180,
        din1 => l2_stripes_2_1_load_2_reg_17187,
        din2 => l2_stripes_2_2_load_2_reg_17194,
        din3 => l2_stripes_2_3_load_2_reg_17201,
        din4 => l2_stripes_2_4_load_2_reg_17208,
        din5 => l2_stripes_2_5_load_2_reg_17215,
        din6 => select_ln161_reg_16398,
        dout => tmp_38_fu_8525_p8);

    cnn_mux_63_8_1_1_U48 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16791,
        din1 => l2_stripes_0_1_load_2_reg_16799,
        din2 => l2_stripes_0_2_load_2_reg_16807,
        din3 => l2_stripes_0_3_load_2_reg_16815,
        din4 => l2_stripes_0_4_load_2_reg_16823,
        din5 => l2_stripes_0_5_load_2_reg_16831,
        din6 => select_ln161_reg_16398,
        dout => tmp_39_fu_8536_p8);

    cnn_mux_63_8_1_1_U49 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16996,
        din1 => l2_stripes_2_1_load_reg_17002,
        din2 => l2_stripes_2_2_load_reg_17008,
        din3 => l2_stripes_2_3_load_reg_17014,
        din4 => l2_stripes_2_4_load_reg_17020,
        din5 => l2_stripes_2_5_load_reg_17026,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_42_fu_8616_p8);

    cnn_mux_63_8_1_1_U50 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16412,
        din1 => l2_stripes_0_1_load_reg_16419,
        din2 => l2_stripes_0_2_load_reg_16426,
        din3 => l2_stripes_0_3_load_reg_16433,
        din4 => l2_stripes_0_4_load_reg_16440,
        din5 => l2_stripes_0_5_load_reg_16447,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_43_fu_8627_p8);

    cnn_mux_63_8_1_1_U51 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16161,
        din1 => l2_stripes_3_1_load_reg_16168,
        din2 => l2_stripes_3_2_load_reg_16175,
        din3 => l2_stripes_3_3_load_reg_16182,
        din4 => l2_stripes_3_4_load_reg_16189,
        din5 => l2_stripes_3_5_load_reg_16196,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_44_fu_8681_p8);

    cnn_mux_63_8_1_1_U52 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16454,
        din1 => l2_stripes_1_1_load_reg_16461,
        din2 => l2_stripes_1_2_load_reg_16468,
        din3 => l2_stripes_1_3_load_reg_16475,
        din4 => l2_stripes_1_4_load_reg_16482,
        din5 => l2_stripes_1_5_load_reg_16489,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_45_fu_8692_p8);

    cnn_mux_63_8_1_1_U53 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17055,
        din1 => l2_stripes_2_1_load_1_reg_17063,
        din2 => l2_stripes_2_2_load_1_reg_17071,
        din3 => l2_stripes_2_3_load_1_reg_17079,
        din4 => l2_stripes_2_4_load_1_reg_17087,
        din5 => l2_stripes_2_5_load_1_reg_17095,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_46_fu_8710_p8);

    cnn_mux_63_8_1_1_U54 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16496,
        din1 => l2_stripes_0_1_load_1_reg_16504,
        din2 => l2_stripes_0_2_load_1_reg_16512,
        din3 => l2_stripes_0_3_load_1_reg_16520,
        din4 => l2_stripes_0_4_load_1_reg_16528,
        din5 => l2_stripes_0_5_load_1_reg_16536,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_47_fu_8721_p8);

    cnn_mux_63_8_1_1_U55 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_17180,
        din1 => l2_stripes_2_1_load_2_reg_17187,
        din2 => l2_stripes_2_2_load_2_reg_17194,
        din3 => l2_stripes_2_3_load_2_reg_17201,
        din4 => l2_stripes_2_4_load_2_reg_17208,
        din5 => l2_stripes_2_5_load_2_reg_17215,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_50_fu_8739_p8);

    cnn_mux_63_8_1_1_U56 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16791,
        din1 => l2_stripes_0_1_load_2_reg_16799,
        din2 => l2_stripes_0_2_load_2_reg_16807,
        din3 => l2_stripes_0_3_load_2_reg_16815,
        din4 => l2_stripes_0_4_load_2_reg_16823,
        din5 => l2_stripes_0_5_load_2_reg_16831,
        din6 => select_ln161_1_reg_16706,
        dout => tmp_51_fu_8750_p8);

    cnn_mux_63_8_1_1_U57 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16622,
        din1 => l2_stripes_3_1_load_2_reg_16631,
        din2 => l2_stripes_3_2_load_2_reg_16640,
        din3 => l2_stripes_3_3_load_2_reg_16649,
        din4 => l2_stripes_3_4_load_2_reg_16658,
        din5 => l2_stripes_3_5_load_2_reg_16667,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_74_fu_8768_p8);

    cnn_mux_63_8_1_1_U58 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_16839,
        din1 => l2_stripes_1_1_load_2_reg_16846,
        din2 => l2_stripes_1_2_load_2_reg_16853,
        din3 => l2_stripes_1_3_load_2_reg_16860,
        din4 => l2_stripes_1_4_load_2_reg_16867,
        din5 => l2_stripes_1_5_load_2_reg_16874,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_75_fu_8779_p8);

    cnn_mux_63_8_1_1_U59 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16622,
        din1 => l2_stripes_3_1_load_2_reg_16631,
        din2 => l2_stripes_3_2_load_2_reg_16640,
        din3 => l2_stripes_3_3_load_2_reg_16649,
        din4 => l2_stripes_3_4_load_2_reg_16658,
        din5 => l2_stripes_3_5_load_2_reg_16667,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_76_fu_8797_p8);

    cnn_mux_63_8_1_1_U60 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16622,
        din1 => l2_stripes_3_1_load_2_reg_16631,
        din2 => l2_stripes_3_2_load_2_reg_16640,
        din3 => l2_stripes_3_3_load_2_reg_16649,
        din4 => l2_stripes_3_4_load_2_reg_16658,
        din5 => l2_stripes_3_5_load_2_reg_16667,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_77_fu_8815_p8);

    cnn_mux_63_8_1_1_U61 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_16839,
        din1 => l2_stripes_1_1_load_2_reg_16846,
        din2 => l2_stripes_1_2_load_2_reg_16853,
        din3 => l2_stripes_1_3_load_2_reg_16860,
        din4 => l2_stripes_1_4_load_2_reg_16867,
        din5 => l2_stripes_1_5_load_2_reg_16874,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_78_fu_8826_p8);

    cnn_mux_63_8_1_1_U62 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16996,
        din1 => l2_stripes_2_1_load_reg_17002,
        din2 => l2_stripes_2_2_load_reg_17008,
        din3 => l2_stripes_2_3_load_reg_17014,
        din4 => l2_stripes_2_4_load_reg_17020,
        din5 => l2_stripes_2_5_load_reg_17026,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_54_fu_11868_p8);

    cnn_mux_63_8_1_1_U63 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16412,
        din1 => l2_stripes_0_1_load_reg_16419,
        din2 => l2_stripes_0_2_load_reg_16426,
        din3 => l2_stripes_0_3_load_reg_16433,
        din4 => l2_stripes_0_4_load_reg_16440,
        din5 => l2_stripes_0_5_load_reg_16447,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_55_fu_11879_p8);

    cnn_mux_63_8_1_1_U64 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17055,
        din1 => l2_stripes_2_1_load_1_reg_17063,
        din2 => l2_stripes_2_2_load_1_reg_17071,
        din3 => l2_stripes_2_3_load_1_reg_17079,
        din4 => l2_stripes_2_4_load_1_reg_17087,
        din5 => l2_stripes_2_5_load_1_reg_17095,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_60_fu_11897_p8);

    cnn_mux_63_8_1_1_U65 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16496,
        din1 => l2_stripes_0_1_load_1_reg_16504,
        din2 => l2_stripes_0_2_load_1_reg_16512,
        din3 => l2_stripes_0_3_load_1_reg_16520,
        din4 => l2_stripes_0_4_load_1_reg_16528,
        din5 => l2_stripes_0_5_load_1_reg_16536,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_61_fu_11908_p8);

    cnn_mux_63_8_1_1_U66 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_17055,
        din1 => l2_stripes_2_1_load_1_reg_17063,
        din2 => l2_stripes_2_2_load_1_reg_17071,
        din3 => l2_stripes_2_3_load_1_reg_17079,
        din4 => l2_stripes_2_4_load_1_reg_17087,
        din5 => l2_stripes_2_5_load_1_reg_17095,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_62_fu_11936_p8);

    cnn_mux_63_8_1_1_U67 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16496,
        din1 => l2_stripes_0_1_load_1_reg_16504,
        din2 => l2_stripes_0_2_load_1_reg_16512,
        din3 => l2_stripes_0_3_load_1_reg_16520,
        din4 => l2_stripes_0_4_load_1_reg_16528,
        din5 => l2_stripes_0_5_load_1_reg_16536,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_63_fu_11964_p8);

    cnn_mux_63_8_1_1_U68 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16791,
        din1 => l2_stripes_0_1_load_2_reg_16799,
        din2 => l2_stripes_0_2_load_2_reg_16807,
        din3 => l2_stripes_0_3_load_2_reg_16815,
        din4 => l2_stripes_0_4_load_2_reg_16823,
        din5 => l2_stripes_0_5_load_2_reg_16831,
        din6 => select_ln161_2_reg_16722,
        dout => tmp_73_fu_13405_p8);

    cnn_mac_mul_sub_5Rg6_U69 : component cnn_mac_mul_sub_5Rg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14106_p0,
        din1 => grp_fu_14106_p1,
        din2 => grp_fu_14106_p2,
        dout => grp_fu_14106_p3);

    cnn_mac_muladd_5nShg_U70 : component cnn_mac_muladd_5nShg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14115_p0,
        din1 => grp_fu_14115_p1,
        din2 => sub_ln93_45_fu_6176_p2,
        dout => grp_fu_14115_p3);

    cnn_mac_muladd_5sThq_U71 : component cnn_mac_muladd_5sThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14124_p0,
        din1 => grp_fu_14124_p1,
        din2 => grp_fu_14124_p2,
        dout => grp_fu_14124_p3);

    cnn_mac_muladd_5sUhA_U72 : component cnn_mac_muladd_5sUhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14132_p0,
        din1 => grp_fu_14132_p1,
        din2 => sub_ln93_75_reg_15449,
        dout => grp_fu_14132_p3);

    cnn_mac_muladd_5sVhK_U73 : component cnn_mac_muladd_5sVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14141_p0,
        din1 => grp_fu_14141_p1,
        din2 => sub_ln93_49_reg_15282,
        dout => grp_fu_14141_p3);

    cnn_mac_muladd_5nWhU_U74 : component cnn_mac_muladd_5nWhU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_14147_p0,
        din1 => grp_fu_14147_p1,
        din2 => grp_fu_14147_p2,
        dout => grp_fu_14147_p3);

    cnn_mul_mul_5s_8nXh4_U75 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_7_fu_14156_p0,
        din1 => mul_ln171_7_fu_14156_p1,
        dout => mul_ln171_7_fu_14156_p2);

    cnn_mul_mul_5s_8nXh4_U76 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_27_fu_14162_p0,
        din1 => mul_ln171_27_fu_14162_p1,
        dout => mul_ln171_27_fu_14162_p2);

    cnn_mul_mul_5s_8nXh4_U77 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_19_fu_14168_p0,
        din1 => mul_ln171_19_fu_14168_p1,
        dout => mul_ln171_19_fu_14168_p2);

    cnn_mul_mul_5s_8nXh4_U78 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_fu_14174_p0,
        din1 => mul_ln171_fu_14174_p1,
        dout => mul_ln171_fu_14174_p2);

    cnn_mul_mul_5s_8nXh4_U79 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_6_fu_14180_p0,
        din1 => mul_ln171_6_fu_14180_p1,
        dout => mul_ln171_6_fu_14180_p2);

    cnn_mul_mul_5s_8nYie_U80 : component cnn_mul_mul_5s_8nYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln171_9_fu_14185_p0,
        din1 => mul_ln171_9_fu_14185_p1,
        dout => mul_ln171_9_fu_14185_p2);

    cnn_mul_mul_5s_8nYie_U81 : component cnn_mul_mul_5s_8nYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln171_13_fu_14191_p0,
        din1 => mul_ln171_13_fu_14191_p1,
        dout => mul_ln171_13_fu_14191_p2);

    cnn_mul_mul_5s_8nXh4_U82 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_14_fu_14197_p0,
        din1 => mul_ln171_14_fu_14197_p1,
        dout => mul_ln171_14_fu_14197_p2);

    cnn_mul_mul_5s_8nXh4_U83 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_15_fu_14203_p0,
        din1 => mul_ln171_15_fu_14203_p1,
        dout => mul_ln171_15_fu_14203_p2);

    cnn_mul_mul_5s_8nYie_U84 : component cnn_mul_mul_5s_8nYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln171_16_fu_14209_p0,
        din1 => mul_ln171_16_fu_14209_p1,
        dout => mul_ln171_16_fu_14209_p2);

    cnn_mul_mul_5s_8nXh4_U85 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_17_fu_14215_p0,
        din1 => mul_ln171_17_fu_14215_p1,
        dout => mul_ln171_17_fu_14215_p2);

    cnn_mul_mul_5s_8nXh4_U86 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_18_fu_14220_p0,
        din1 => mul_ln171_18_fu_14220_p1,
        dout => mul_ln171_18_fu_14220_p2);

    cnn_mul_mul_5s_8nXh4_U87 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_23_fu_14225_p0,
        din1 => mul_ln171_23_fu_14225_p1,
        dout => mul_ln171_23_fu_14225_p2);

    cnn_mul_mul_5s_8nXh4_U88 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_21_fu_14230_p0,
        din1 => mul_ln171_21_fu_14230_p1,
        dout => mul_ln171_21_fu_14230_p2);

    cnn_mul_mul_5s_8nXh4_U89 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_22_fu_14235_p0,
        din1 => mul_ln171_22_fu_14235_p1,
        dout => mul_ln171_22_fu_14235_p2);

    cnn_mul_mul_5s_8nXh4_U90 : component cnn_mul_mul_5s_8nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln171_31_fu_14240_p0,
        din1 => mul_ln171_31_fu_14240_p1,
        dout => mul_ln171_31_fu_14240_p2);

    cnn_mac_muladd_5sVhK_U91 : component cnn_mac_muladd_5sVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14246_p0,
        din1 => grp_fu_14246_p1,
        din2 => grp_fu_14246_p2,
        dout => grp_fu_14246_p3);

    cnn_mac_muladd_5sZio_U92 : component cnn_mac_muladd_5sZio
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14253_p0,
        din1 => grp_fu_14253_p1,
        din2 => grp_fu_14253_p2,
        dout => grp_fu_14253_p3);

    cnn_mac_muladd_5sVhK_U93 : component cnn_mac_muladd_5sVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14260_p0,
        din1 => grp_fu_14260_p1,
        din2 => sub_ln171_36_reg_17399,
        dout => grp_fu_14260_p3);

    cnn_mac_muladd_5s0iy_U94 : component cnn_mac_muladd_5s0iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14266_p0,
        din1 => grp_fu_14266_p1,
        din2 => grp_fu_14266_p2,
        dout => grp_fu_14266_p3);

    cnn_mac_muladd_5s1iI_U95 : component cnn_mac_muladd_5s1iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14273_p0,
        din1 => grp_fu_14273_p1,
        din2 => add_ln171_109_reg_17506,
        dout => grp_fu_14273_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage29_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348 <= select_ln115_reg_15763;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359 <= select_ln115_1_reg_15768;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370 <= select_ln115_2_fu_8093_p3;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381 <= select_ln115_3_reg_15525;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326 <= ap_const_lv1_0;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326 <= icmp_ln139_reg_15747;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10652)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10649)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3326;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338 <= l1_read_row_offset_l_1_reg_14628;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338 <= select_ln139_1_fu_8160_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10652)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426 <= l1_read_row_offset_l_1_reg_14628;
                elsif ((ap_const_boolean_1 = ap_condition_10649)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_l_2_reg_3338;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln57_fu_3617_p2 = ap_const_lv1_0) and (icmp_ln33_fu_3611_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln51_reg_14288 = ap_const_lv1_0) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291 <= or_ln42_6_reg_14613;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln57_reg_14284 = ap_const_lv1_1) and (icmp_ln33_reg_14280 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln51_reg_14288 = ap_const_lv1_1) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln51_reg_14288 = ap_const_lv1_0) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309 <= select_ln42_14_fu_4583_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln57_reg_14284 = ap_const_lv1_1) and (icmp_ln33_reg_14280 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln51_reg_14288 = ap_const_lv1_1) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln57_fu_3617_p2 = ap_const_lv1_0) and (icmp_ln33_fu_3611_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10652)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448 <= l2_write_row_offset;
                elsif ((ap_const_boolean_1 = ap_condition_10649)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392 <= ap_const_lv1_0;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392 <= icmp_ln128_reg_15556;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9272)) then
                if ((icmp_ln118_reg_14309 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404 <= l2_write_row_offset_2_reg_15500;
                elsif ((icmp_ln118_reg_14309 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3404 <= select_ln128_1_fu_8135_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10652)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10649)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3392;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3168;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3179;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3190;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3201;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3212;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3223;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3234;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3245;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3256;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148 <= icmp_ln203_reg_16115;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3148;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10660)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158 <= select_ln207_fu_14098_p3;
                elsif ((ap_const_boolean_1 = ap_condition_76)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3158;
                end if;
            end if; 
        end if;
    end process;

    l1_write_row_offset_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2303)) then
                if (((icmp_ln51_reg_14288 = ap_const_lv1_1) and (icmp_ln33_reg_14280 = ap_const_lv1_1))) then 
                    l1_write_row_offset <= grp_fu_3458_p2;
                elsif (((icmp_ln57_reg_14284 = ap_const_lv1_1) and (icmp_ln33_reg_14280 = ap_const_lv1_0))) then 
                    l1_write_row_offset <= select_ln61_fu_3704_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                add_ln106_12_reg_15207 <= add_ln106_12_fu_5231_p2;
                    add_ln93_1_reg_15024(12 downto 1) <= add_ln93_1_fu_4973_p2(12 downto 1);
                add_ln93_3_reg_15076 <= add_ln93_3_fu_5017_p2;
                add_ln93_4_reg_15081 <= add_ln93_4_fu_5023_p2;
                    sext_ln93_2_reg_14992(12 downto 1) <= sext_ln93_2_fu_4878_p1(12 downto 1);
                sext_ln93_reg_14980 <= sext_ln93_fu_4833_p1;
                    shl_ln93_19_reg_15071(9 downto 2) <= shl_ln93_19_fu_5005_p3(9 downto 2);
                    shl_ln93_37_reg_15167(9 downto 2) <= shl_ln93_37_fu_5154_p3(9 downto 2);
                    sub_ln93_10_reg_15029(12 downto 1) <= sub_ln93_10_fu_4979_p2(12 downto 1);
                    sub_ln93_19_reg_15128(12 downto 1) <= sub_ln93_19_fu_5070_p2(12 downto 1);
                    sub_ln93_21_reg_15140(11 downto 3) <= sub_ln93_21_fu_5105_p2(11 downto 3);
                tmp_11_reg_15145 <= tmp_11_fu_5111_p8;
                tmp_12_reg_15151 <= tmp_12_fu_5128_p8;
                tmp_14_reg_15160 <= tmp_14_fu_5139_p8;
                tmp_15_reg_15172 <= tmp_15_fu_5186_p8;
                tmp_17_reg_15182 <= tmp_17_fu_5203_p8;
                tmp_19_reg_15192 <= tmp_19_fu_5220_p8;
                tmp_1_reg_14985 <= tmp_1_fu_4837_p8;
                tmp_2_reg_14997 <= tmp_2_fu_4882_p8;
                tmp_3_reg_15004 <= tmp_3_fu_4911_p8;
                tmp_4_reg_15012 <= tmp_4_fu_4938_p8;
                tmp_6_reg_15064 <= tmp_6_fu_4988_p8;
                tmp_7_reg_15122 <= tmp_7_fu_5029_p8;
                tmp_8_reg_15133 <= tmp_8_fu_5076_p8;
                tmp_reg_14975 <= tmp_fu_4800_p8;
                    zext_ln93_24_reg_15019(11 downto 4) <= zext_ln93_24_fu_4957_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln106_14_reg_15374 <= add_ln106_14_fu_6744_p2;
                add_ln106_18_reg_15379 <= add_ln106_18_fu_6780_p2;
                add_ln106_24_reg_15384 <= add_ln106_24_fu_6786_p2;
                    add_ln106_27_reg_15389(13 downto 1) <= add_ln106_27_fu_6792_p2(13 downto 1);
                    add_ln106_34_reg_15394(12 downto 1) <= add_ln106_34_fu_6798_p2(12 downto 1);
                    add_ln106_36_reg_15399(12 downto 1) <= add_ln106_36_fu_6810_p2(12 downto 1);
                add_ln106_39_reg_15404 <= add_ln106_39_fu_6816_p2;
                    add_ln106_43_reg_15409(12 downto 1) <= add_ln106_43_fu_6822_p2(12 downto 1);
                add_ln106_45_reg_15414 <= add_ln106_45_fu_6828_p2;
                add_ln106_49_reg_15419 <= add_ln106_49_fu_6840_p2;
                add_ln106_52_reg_15424 <= add_ln106_52_fu_6862_p2;
                add_ln93_13_reg_15252 <= add_ln93_13_fu_6013_p2;
                    add_ln93_14_reg_15262(13 downto 1) <= add_ln93_14_fu_6094_p2(13 downto 1);
                add_ln93_16_reg_15267 <= add_ln93_16_fu_6110_p2;
                add_ln93_18_reg_15277 <= add_ln93_18_fu_6186_p2;
                    add_ln93_20_reg_15297(13 downto 1) <= add_ln93_20_fu_6308_p2(13 downto 1);
                add_ln93_24_reg_15302 <= add_ln93_24_fu_6327_p2;
                add_ln93_28_reg_15318 <= add_ln93_28_fu_6513_p2;
                add_ln93_30_reg_15338 <= add_ln93_30_fu_6641_p2;
                    add_ln93_33_reg_15343(13 downto 1) <= add_ln93_33_fu_6667_p2(13 downto 1);
                    shl_ln93_41_reg_15257(8 downto 1) <= shl_ln93_41_fu_6066_p3(8 downto 1);
                    shl_ln93_52_reg_15292(10 downto 3) <= shl_ln93_52_fu_6293_p3(10 downto 3);
                    shl_ln93_64_reg_15328(10 downto 3) <= shl_ln93_64_fu_6534_p3(10 downto 3);
                sub_ln93_16_reg_15217 <= sub_ln93_16_fu_5528_p2;
                sub_ln93_1_reg_15212 <= sub_ln93_1_fu_5265_p2;
                sub_ln93_26_reg_15237 <= sub_ln93_26_fu_5768_p2;
                sub_ln93_28_reg_15242 <= sub_ln93_28_fu_5823_p2;
                sub_ln93_36_reg_15247 <= sub_ln93_36_fu_5993_p2;
                    sub_ln93_49_reg_15282(12 downto 2) <= sub_ln93_49_fu_6258_p2(12 downto 2);
                tmp_16_reg_15272 <= tmp_16_fu_6137_p8;
                tmp_18_reg_15287 <= tmp_18_fu_6278_p8;
                tmp_21_reg_15307 <= tmp_21_fu_6448_p8;
                tmp_22_reg_15323 <= tmp_22_fu_6519_p8;
                tmp_23_reg_15333 <= tmp_23_fu_6574_p8;
                tmp_24_reg_15348 <= tmp_24_fu_6683_p8;
                tmp_25_reg_15357 <= tmp_25_fu_6694_p8;
                    tmp_83_reg_15369(11 downto 4) <= tmp_83_fu_6713_p3(11 downto 4);
                tmp_9_reg_15227 <= tmp_9_fu_5719_p8;
                    zext_ln93_114_reg_15313(8 downto 1) <= zext_ln93_114_fu_6471_p1(8 downto 1);
                    zext_ln93_136_reg_15364(7 downto 0) <= zext_ln93_136_fu_6709_p1(7 downto 0);
                    zext_ln93_46_reg_15222(7 downto 0) <= zext_ln93_46_fu_5669_p1(7 downto 0);
                    zext_ln93_51_reg_15232(11 downto 4) <= zext_ln93_51_fu_5738_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                add_ln106_19_reg_15469 <= add_ln106_19_fu_7226_p2;
                add_ln106_1_reg_15459 <= add_ln106_1_fu_7210_p2;
                    add_ln106_21_reg_15474(12 downto 2) <= add_ln106_21_fu_7232_p2(12 downto 2);
                add_ln106_23_reg_15479 <= add_ln106_23_fu_7238_p2;
                add_ln106_28_reg_15484 <= add_ln106_28_fu_7253_p2;
                    add_ln106_37_reg_15489(13 downto 1) <= add_ln106_37_fu_7265_p2(13 downto 1);
                add_ln106_7_reg_15494 <= add_ln106_7_fu_7315_p2;
                add_ln106_9_reg_15464 <= add_ln106_9_fu_7216_p2;
                add_ln106_reg_15454 <= add_ln106_fu_7204_p2;
                    shl_ln93_59_reg_15439(10 downto 3) <= shl_ln93_59_fu_7048_p3(10 downto 3);
                    sub_ln93_41_reg_15429(11 downto 1) <= sub_ln93_41_fu_6940_p2(11 downto 1);
                sub_ln93_43_reg_15434 <= sub_ln93_43_fu_6958_p2;
                sub_ln93_59_reg_15444 <= sub_ln93_59_fu_7081_p2;
                sub_ln93_75_reg_15449 <= sub_ln93_75_fu_7171_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                add_ln106_31_reg_15520 <= add_ln106_31_fu_7429_p2;
                add_ln106_4_reg_15508 <= add_ln106_4_fu_7391_p2;
                add_ln106_5_reg_15514 <= add_ln106_5_fu_7423_p2;
                select_ln115_3_reg_15525 <= select_ln115_3_fu_7443_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                add_ln106_32_reg_15753 <= add_ln106_32_fu_7610_p2;
                select_ln115_1_reg_15768 <= select_ln115_1_fu_7641_p3;
                select_ln115_reg_15763 <= select_ln115_fu_7625_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                add_ln106_38_reg_15758 <= grp_fu_14141_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                add_ln106_42_reg_16126 <= add_ln106_42_fu_7867_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                add_ln106_6_reg_16387 <= add_ln106_6_fu_7903_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001))) then
                add_ln171_101_reg_17501 <= add_ln171_101_fu_11016_p2;
                add_ln171_109_reg_17506 <= add_ln171_109_fu_11043_p2;
                add_ln171_10_reg_17419 <= add_ln171_10_fu_10420_p2;
                add_ln171_123_reg_17511 <= add_ln171_123_fu_11082_p2;
                add_ln171_128_reg_17516 <= add_ln171_128_fu_11114_p2;
                add_ln171_142_reg_17521 <= add_ln171_142_fu_11198_p2;
                add_ln171_147_reg_17526 <= add_ln171_147_fu_11210_p2;
                add_ln171_158_reg_17531 <= add_ln171_158_fu_11255_p2;
                add_ln171_159_reg_17536 <= add_ln171_159_fu_11261_p2;
                add_ln171_15_reg_17424 <= add_ln171_15_fu_10452_p2;
                add_ln171_162_reg_17541 <= add_ln171_162_fu_11267_p2;
                add_ln171_164_reg_17546 <= add_ln171_164_fu_11279_p2;
                add_ln171_33_reg_17461 <= add_ln171_33_fu_10751_p2;
                add_ln171_34_reg_17466 <= add_ln171_34_fu_10757_p2;
                add_ln171_36_reg_17471 <= add_ln171_36_fu_10769_p2;
                add_ln171_61_reg_17476 <= add_ln171_61_fu_10846_p2;
                add_ln171_65_reg_17481 <= add_ln171_65_fu_10878_p2;
                add_ln171_79_reg_17486 <= add_ln171_79_fu_10931_p2;
                add_ln171_83_reg_17491 <= add_ln171_83_fu_10963_p2;
                add_ln171_95_reg_17496 <= add_ln171_95_fu_10984_p2;
                add_ln171_9_reg_17414 <= add_ln171_9_fu_10414_p2;
                mul_ln171_15_reg_17435 <= mul_ln171_15_fu_14203_p2;
                select_ln171_18_reg_17389 <= select_ln171_18_fu_9343_p3;
                select_ln171_22_reg_17394 <= select_ln171_22_fu_9429_p3;
                select_ln171_5_reg_17384 <= select_ln171_5_fu_8971_p3;
                    sext_ln171_107_reg_17450(12 downto 3) <= sext_ln171_107_fu_10594_p1(12 downto 3);
                    sub_ln171_2_reg_17374(12 downto 1) <= sub_ln171_2_fu_8883_p2(12 downto 1);
                sub_ln171_36_reg_17399 <= sub_ln171_36_fu_9618_p2;
                    sub_ln171_55_reg_17404(10 downto 2) <= sub_ln171_55_fu_10074_p2(10 downto 2);
                    sub_ln171_85_reg_17445(12 downto 2) <= sub_ln171_85_fu_10571_p2(12 downto 2);
                    zext_ln171_114_reg_17455(7 downto 0) <= zext_ln171_114_fu_10598_p1(7 downto 0);
                    zext_ln171_97_reg_17429(7 downto 0) <= zext_ln171_97_fu_10534_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln171_102_reg_17819 <= add_ln171_102_fu_13329_p2;
                add_ln171_107_reg_17824 <= add_ln171_107_fu_13348_p2;
                mul_ln171_21_reg_17804 <= mul_ln171_21_fu_14230_p2;
                select_ln171_121_reg_17814 <= select_ln171_121_fu_13253_p3;
                    shl_ln171_63_reg_17809(8 downto 1) <= shl_ln171_63_fu_13219_p3(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln171_103_reg_17897 <= add_ln171_103_fu_13860_p2;
                add_ln171_115_reg_17903 <= add_ln171_115_fu_13874_p2;
                add_ln171_129_reg_17908 <= add_ln171_129_fu_13899_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then
                add_ln171_106_reg_17741 <= add_ln171_106_fu_13015_p2;
                add_ln171_116_reg_17746 <= add_ln171_116_fu_13021_p2;
                add_ln171_117_reg_17751 <= add_ln171_117_fu_13027_p2;
                add_ln171_134_reg_17756 <= add_ln171_134_fu_13033_p2;
                add_ln171_43_reg_17706 <= add_ln171_43_fu_12871_p2;
                add_ln171_45_reg_17711 <= add_ln171_45_fu_12883_p2;
                add_ln171_52_reg_17716 <= add_ln171_52_fu_12905_p2;
                add_ln171_56_reg_17721 <= add_ln171_56_fu_12924_p2;
                add_ln171_70_reg_17726 <= add_ln171_70_fu_12946_p2;
                add_ln171_74_reg_17731 <= add_ln171_74_fu_12971_p2;
                add_ln171_92_reg_17736 <= add_ln171_92_fu_13003_p2;
                mul_ln171_18_reg_17675 <= mul_ln171_18_fu_14220_p2;
                select_ln171_91_reg_17680 <= select_ln171_91_fu_12063_p3;
                    shl_ln171_45_reg_17685(8 downto 1) <= shl_ln171_45_fu_12137_p3(8 downto 1);
                    zext_ln171_151_reg_17690(7 downto 0) <= zext_ln171_151_fu_12386_p1(7 downto 0);
                    zext_ln171_167_reg_17695(7 downto 0) <= zext_ln171_167_fu_12601_p1(7 downto 0);
                    zext_ln171_188_reg_17700(7 downto 0) <= zext_ln171_188_fu_12766_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then
                add_ln171_108_reg_17607 <= add_ln171_108_fu_11805_p2;
                add_ln171_135_reg_17612 <= add_ln171_135_fu_11811_p2;
                add_ln171_166_reg_17617 <= add_ln171_166_fu_11855_p2;
                add_ln171_37_reg_17577 <= add_ln171_37_fu_11725_p2;
                add_ln171_42_reg_17582 <= add_ln171_42_fu_11757_p2;
                add_ln171_55_reg_17587 <= add_ln171_55_fu_11769_p2;
                add_ln171_66_reg_17592 <= add_ln171_66_fu_11781_p2;
                add_ln171_72_reg_17597 <= add_ln171_72_fu_11787_p2;
                add_ln171_84_reg_17602 <= add_ln171_84_fu_11799_p2;
                mul_ln171_16_reg_17551 <= mul_ln171_16_fu_14209_p2;
                mul_ln171_25_reg_17571 <= mul_ln171_25_fu_11711_p2;
                select_ln171_72_reg_17556 <= select_ln171_72_fu_11538_p3;
                select_ln171_75_reg_17561 <= select_ln171_75_fu_11584_p3;
                    sub_ln171_93_reg_17566(12 downto 1) <= sub_ln171_93_fu_11684_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                add_ln171_112_reg_17940 <= add_ln171_112_fu_14029_p2;
                add_ln171_145_reg_17946 <= add_ln171_145_fu_14056_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln171_114_reg_17882 <= add_ln171_114_fu_13769_p2;
                add_ln171_133_reg_17887 <= add_ln171_133_fu_13791_p2;
                add_ln171_152_reg_17892 <= add_ln171_152_fu_13813_p2;
                    select_ln171_119_reg_17872(11 downto 1) <= select_ln171_119_fu_13622_p3(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln171_119_reg_17844 <= add_ln171_119_fu_13386_p2;
                mul_ln171_22_reg_17834 <= mul_ln171_22_fu_14235_p2;
                select_ln153_19_reg_17839 <= select_ln153_19_fu_13364_p3;
                    select_ln171_44_reg_17829(3 downto 1) <= select_ln171_44_fu_13354_p3(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln171_130_reg_17913 <= add_ln171_130_fu_13922_p2;
                add_ln171_149_reg_17919 <= add_ln171_149_fu_13942_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln171_137_reg_17867 <= add_ln171_137_fu_13435_p2;
                mul_ln171_31_reg_17854 <= mul_ln171_31_fu_14240_p2;
                select_ln153_23_reg_17859 <= select_ln153_23_fu_13416_p3;
                    select_ln171_81_reg_17849(12 downto 4) <= select_ln171_81_fu_13395_p3(12 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                add_ln171_144_reg_17929 <= add_ln171_144_fu_13996_p2;
                    select_ln171_88_reg_17924(12 downto 2) <= select_ln171_88_fu_13961_p3(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                add_ln171_153_reg_17935 <= grp_fu_14266_p3;
                l2_kernel_sums_6 <= select_ln177_6_fu_14002_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln171_155_reg_17799 <= add_ln171_155_fu_13136_p2;
                add_ln171_48_reg_17781 <= add_ln171_48_fu_13098_p2;
                add_ln171_67_reg_17787 <= add_ln171_67_fu_13112_p2;
                add_ln171_85_reg_17793 <= add_ln171_85_fu_13125_p2;
                mul_ln171_23_reg_17761 <= mul_ln171_23_fu_14225_p2;
                    zext_ln171_181_reg_17771(7 downto 0) <= zext_ln171_181_fu_13055_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                add_ln171_31_reg_17283 <= add_ln171_31_fu_8645_p2;
                mul_ln171_9_reg_17267 <= mul_ln171_9_fu_14185_p2;
                select_ln153_6_reg_17272 <= select_ln153_6_fu_8638_p3;
                    zext_ln171_26_reg_17257(10 downto 3) <= zext_ln171_26_fu_8580_p1(10 downto 3);
                    zext_ln171_51_reg_17262(7 downto 0) <= zext_ln171_51_fu_8606_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                add_ln171_87_reg_17877 <= grp_fu_14246_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln41_1_reg_14369 <= add_ln41_1_fu_4147_p2;
                icmp_ln42_reg_14354 <= icmp_ln42_fu_4068_p2;
                p_Result_3_reg_14397 <= tmp_data_V_1_reg_14327(31 downto 24);
                p_Result_4_reg_14419 <= tmp_data_V_1_reg_14327(39 downto 32);
                p_Result_5_reg_14441 <= tmp_data_V_1_reg_14327(47 downto 40);
                p_Result_6_reg_14463 <= tmp_data_V_1_reg_14327(55 downto 48);
                p_Result_7_reg_14485 <= tmp_data_V_1_reg_14327(63 downto 56);
                p_Result_s_reg_14375 <= tmp_data_V_1_reg_14327(23 downto 16);
                select_ln42_reg_14359 <= select_ln42_fu_4079_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln41_4_reg_14548 <= add_ln41_4_fu_4351_p2;
                icmp_ln42_4_reg_14553 <= icmp_ln42_4_fu_4357_p2;
                or_ln42_2_reg_14560 <= or_ln42_2_fu_4372_p2;
                select_ln42_6_reg_14537 <= select_ln42_6_fu_4332_p3;
                trunc_ln40_5_reg_14544 <= trunc_ln40_5_fu_4347_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln41_6_reg_14586 <= add_ln41_6_fu_4444_p2;
                icmp_ln42_5_reg_14576 <= icmp_ln42_5_fu_4426_p2;
                select_ln42_8_reg_14565 <= select_ln42_8_fu_4404_p3;
                trunc_ln40_6_reg_14572 <= trunc_ln40_6_fu_4416_p1;
                trunc_ln40_7_reg_14582 <= trunc_ln40_7_fu_4440_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                add_ln87_reg_15562 <= add_ln87_fu_7517_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                and_ln151_reg_15985 <= and_ln151_fu_7712_p2;
                icmp_ln225_reg_16120 <= icmp_ln225_fu_7822_p2;
                trunc_ln151_1_reg_15803 <= trunc_ln151_1_fu_7688_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln67_fu_3639_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln118_reg_14309 <= icmp_ln118_fu_3657_p2;
                tmp_81_reg_14301 <= l1_iteration(1 downto 1);
                trunc_ln71_reg_14296 <= trunc_ln71_fu_3645_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                icmp_ln128_reg_15556 <= icmp_ln128_fu_7490_p2;
                trunc_ln123_reg_15552 <= trunc_ln123_fu_7464_p1;
                    zext_ln123_reg_15530(15 downto 0) <= zext_ln123_fu_7454_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                icmp_ln139_reg_15747 <= icmp_ln139_fu_7579_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_fu_7712_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                icmp_ln186_reg_16106 <= icmp_ln186_fu_7778_p2;
                tmp_86_reg_15989 <= l2_iteration(2 downto 2);
                    zext_ln160_reg_15997(15 downto 0) <= zext_ln160_fu_7748_p1(15 downto 0);
                    zext_ln171_18_reg_16054(16 downto 0) <= zext_ln171_18_fu_7768_p1(16 downto 0);
                    zext_ln171_reg_16002(15 downto 0) <= zext_ln171_fu_7752_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln186_fu_7778_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln151_fu_7712_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                icmp_ln203_reg_16115 <= icmp_ln203_fu_7796_p2;
                tmp_last_V_reg_16110 <= tmp_last_V_fu_7784_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln216_reg_14313 <= icmp_ln216_fu_3669_p2;
                icmp_ln33_reg_14280 <= icmp_ln33_fu_3611_p2;
                icmp_ln67_reg_14292 <= icmp_ln67_fu_3639_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln42_1_reg_14507 <= icmp_ln42_1_fu_4207_p2;
                icmp_ln42_2_reg_14516 <= icmp_ln42_2_fu_4263_p2;
                select_ln42_4_reg_14521 <= select_ln42_4_fu_4275_p3;
                select_ln42_5_reg_14528 <= select_ln42_5_fu_4283_p3;
                trunc_ln40_4_reg_14533 <= trunc_ln40_4_fu_4291_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                icmp_ln42_6_reg_14599 <= icmp_ln42_6_fu_4482_p2;
                icmp_ln42_7_reg_14608 <= icmp_ln42_7_fu_4504_p2;
                or_ln42_6_reg_14613 <= or_ln42_6_fu_4526_p2;
                select_ln42_10_reg_14592 <= select_ln42_10_fu_4476_p3;
                trunc_ln40_8_reg_14604 <= trunc_ln40_8_fu_4494_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln33_fu_3611_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln51_reg_14288 <= icmp_ln51_fu_3623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln33_fu_3611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln57_reg_14284 <= icmp_ln57_fu_3617_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_channel_idx <= select_ln42_15_fu_4531_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_channel_idx_load_reg_14338 <= l1_channel_idx;
                tmp_data_V_1_reg_14327 <= in_r_TDATA;
                trunc_ln40_1_reg_14347 <= trunc_ln40_1_fu_3774_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                l1_iteration <= select_ln216_fu_3675_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3348;
                l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3359;
                l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3370;
                l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3381;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                l1_read_col_offset <= select_ln139_fu_7585_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln216_fu_8432_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l1_read_row_offset <= select_ln216_1_fu_8437_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                l1_read_row_offset_l_1_reg_14628 <= l1_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_stripes_0_0_load_1_reg_14732 <= l1_stripes_0_0_q1;
                l1_stripes_0_0_load_reg_14648 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_1_reg_14739 <= l1_stripes_0_1_q1;
                l1_stripes_0_1_load_reg_14655 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_1_reg_14746 <= l1_stripes_0_2_q1;
                l1_stripes_0_2_load_reg_14662 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_1_reg_14753 <= l1_stripes_0_3_q1;
                l1_stripes_0_3_load_reg_14669 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_1_reg_14760 <= l1_stripes_0_4_q1;
                l1_stripes_0_4_load_reg_14676 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_1_reg_14767 <= l1_stripes_0_5_q1;
                l1_stripes_0_5_load_reg_14683 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_1_reg_14774 <= l1_stripes_1_0_q1;
                l1_stripes_1_0_load_reg_14690 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_1_reg_14781 <= l1_stripes_1_1_q1;
                l1_stripes_1_1_load_reg_14697 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_1_reg_14788 <= l1_stripes_1_2_q1;
                l1_stripes_1_2_load_reg_14704 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_1_reg_14795 <= l1_stripes_1_3_q1;
                l1_stripes_1_3_load_reg_14711 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_1_reg_14802 <= l1_stripes_1_4_q1;
                l1_stripes_1_4_load_reg_14718 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_1_reg_14809 <= l1_stripes_1_5_q1;
                l1_stripes_1_5_load_reg_14725 <= l1_stripes_1_5_q0;
                l1_stripes_2_0_load_1_reg_14816 <= l1_stripes_2_0_q1;
                l1_stripes_2_1_load_1_reg_14822 <= l1_stripes_2_1_q1;
                l1_stripes_2_2_load_1_reg_14828 <= l1_stripes_2_2_q1;
                l1_stripes_2_3_load_1_reg_14834 <= l1_stripes_2_3_q1;
                l1_stripes_2_4_load_1_reg_14840 <= l1_stripes_2_4_q1;
                l1_stripes_2_5_load_1_reg_14846 <= l1_stripes_2_5_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_stripes_0_0_load_2_reg_15034 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_2_reg_15039 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_2_reg_15044 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_2_reg_15049 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_2_reg_15054 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_2_reg_15059 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_2_reg_15086 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_2_reg_15092 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_2_reg_15098 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_2_reg_15104 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_2_reg_15110 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_2_reg_15116 <= l1_stripes_1_5_q0;
                tmp_20_reg_15200 <= grp_fu_3582_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l1_write_col_offset_1_phi_fu_3296_p8 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3309;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_write_col_offset_s_reg_14321 <= l1_write_col_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                l2_iteration <= select_ln225_fu_7828_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                l2_kernel_sums_0 <= select_ln177_fu_13142_p3;
                l2_kernel_sums_1 <= select_ln177_1_fu_13149_p3;
                l2_kernel_sums_2 <= select_ln177_2_fu_13156_p3;
                tmp_66_reg_17766 <= grp_fu_3492_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_3 <= select_ln177_3_fu_13905_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                l2_kernel_sums_4 <= select_ln177_4_fu_14061_p3;
                l2_kernel_sums_7 <= select_ln177_7_fu_14068_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_5 <= select_ln177_5_fu_13948_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4;
                l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4;
                l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4;
                l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4;
                l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4;
                l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4;
                l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4;
                l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln186_fu_7778_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln151_fu_7712_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                l2_read_col_offset <= select_ln203_fu_7802_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln225_fu_4045_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                l2_read_row_offset <= select_ln225_1_fu_4050_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_read_row_offset_l_reg_16393 <= l2_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_stripes_0_0_load_1_reg_16496 <= l2_stripes_0_0_q1;
                l2_stripes_0_0_load_reg_16412 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_1_reg_16504 <= l2_stripes_0_1_q1;
                l2_stripes_0_1_load_reg_16419 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_1_reg_16512 <= l2_stripes_0_2_q1;
                l2_stripes_0_2_load_reg_16426 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_1_reg_16520 <= l2_stripes_0_3_q1;
                l2_stripes_0_3_load_reg_16433 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_1_reg_16528 <= l2_stripes_0_4_q1;
                l2_stripes_0_4_load_reg_16440 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_1_reg_16536 <= l2_stripes_0_5_q1;
                l2_stripes_0_5_load_reg_16447 <= l2_stripes_0_5_q0;
                l2_stripes_1_0_load_1_reg_16544 <= l2_stripes_1_0_q1;
                l2_stripes_1_0_load_reg_16454 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_1_reg_16550 <= l2_stripes_1_1_q1;
                l2_stripes_1_1_load_reg_16461 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_1_reg_16556 <= l2_stripes_1_2_q1;
                l2_stripes_1_2_load_reg_16468 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_1_reg_16562 <= l2_stripes_1_3_q1;
                l2_stripes_1_3_load_reg_16475 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_1_reg_16568 <= l2_stripes_1_4_q1;
                l2_stripes_1_4_load_reg_16482 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_1_reg_16574 <= l2_stripes_1_5_q1;
                l2_stripes_1_5_load_reg_16489 <= l2_stripes_1_5_q0;
                l2_stripes_3_0_load_2_reg_16622 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_2_reg_16631 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_2_reg_16640 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_2_reg_16649 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_2_reg_16658 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_2_reg_16667 <= l2_stripes_3_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                l2_stripes_0_0_load_2_reg_16791 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_2_reg_16799 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_2_reg_16807 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_2_reg_16815 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_2_reg_16823 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_2_reg_16831 <= l2_stripes_0_5_q0;
                l2_stripes_1_0_load_2_reg_16839 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_2_reg_16846 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_2_reg_16853 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_2_reg_16860 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_2_reg_16867 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_2_reg_16874 <= l2_stripes_1_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                l2_stripes_2_0_addr_reg_15773 <= zext_ln123_reg_15530(8 - 1 downto 0);
                l2_stripes_2_1_addr_reg_15778 <= zext_ln123_reg_15530(8 - 1 downto 0);
                l2_stripes_2_2_addr_reg_15783 <= zext_ln123_reg_15530(8 - 1 downto 0);
                l2_stripes_2_3_addr_reg_15788 <= zext_ln123_reg_15530(8 - 1 downto 0);
                l2_stripes_2_4_addr_reg_15793 <= zext_ln123_reg_15530(8 - 1 downto 0);
                l2_stripes_2_5_addr_reg_15798 <= zext_ln123_reg_15530(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l2_stripes_2_0_load_1_reg_17055 <= l2_stripes_2_0_q1;
                l2_stripes_2_0_load_reg_16996 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_1_reg_17063 <= l2_stripes_2_1_q1;
                l2_stripes_2_1_load_reg_17002 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_1_reg_17071 <= l2_stripes_2_2_q1;
                l2_stripes_2_2_load_reg_17008 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_1_reg_17079 <= l2_stripes_2_3_q1;
                l2_stripes_2_3_load_reg_17014 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_1_reg_17087 <= l2_stripes_2_4_q1;
                l2_stripes_2_4_load_reg_17020 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_1_reg_17095 <= l2_stripes_2_5_q1;
                l2_stripes_2_5_load_reg_17026 <= l2_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                l2_stripes_2_0_load_2_reg_17180 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_2_reg_17187 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_2_reg_17194 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_2_reg_17201 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_2_reg_17208 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_2_reg_17215 <= l2_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                l2_stripes_3_0_load_1_reg_16263 <= l2_stripes_3_0_q1;
                l2_stripes_3_0_load_reg_16161 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_1_reg_16270 <= l2_stripes_3_1_q1;
                l2_stripes_3_1_load_reg_16168 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_1_reg_16277 <= l2_stripes_3_2_q1;
                l2_stripes_3_2_load_reg_16175 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_1_reg_16284 <= l2_stripes_3_3_q1;
                l2_stripes_3_3_load_reg_16182 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_1_reg_16291 <= l2_stripes_3_4_q1;
                l2_stripes_3_4_load_reg_16189 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_1_reg_16298 <= l2_stripes_3_5_q1;
                l2_stripes_3_5_load_reg_16196 <= l2_stripes_3_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                l2_write_col_offset <= select_ln128_fu_7496_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln216_1_fu_8444_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                l2_write_row_offset <= select_ln216_2_fu_8449_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                l2_write_row_offset_2_reg_15500 <= l2_write_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln151_1_reg_15803 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                mul_ln171_10_reg_17303 <= mul_ln171_10_fu_8666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln151_1_reg_15803 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mul_ln171_11_reg_16971 <= mul_ln171_11_fu_8307_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                mul_ln171_13_reg_17298 <= mul_ln171_13_fu_14191_p2;
                    zext_ln171_75_reg_17293(7 downto 0) <= zext_ln171_75_fu_8663_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                mul_ln171_14_reg_17314 <= mul_ln171_14_fu_14197_p2;
                select_ln153_10_reg_17340 <= select_ln153_10_fu_8761_p3;
                select_ln153_24_reg_17351 <= select_ln153_24_fu_8790_p3;
                select_ln153_25_reg_17361 <= select_ln153_25_fu_8808_p3;
                select_ln153_26_reg_17368 <= select_ln153_26_fu_8837_p3;
                select_ln153_7_reg_17319 <= select_ln153_7_fu_8703_p3;
                select_ln153_8_reg_17330 <= select_ln153_8_fu_8732_p3;
                    zext_ln171_74_reg_17308(7 downto 0) <= zext_ln171_74_fu_8671_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then
                mul_ln171_17_reg_17622 <= mul_ln171_17_fu_14215_p2;
                select_ln153_12_reg_17627 <= select_ln153_12_fu_11890_p3;
                select_ln153_15_reg_17649 <= select_ln153_15_fu_11919_p3;
                select_ln153_17_reg_17665 <= select_ln153_17_fu_11975_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                mul_ln171_19_reg_17142 <= mul_ln171_19_fu_14168_p2;
                select_ln153_reg_17032 <= select_ln153_fu_8380_p3;
                    zext_ln171_103_reg_17133(7 downto 0) <= zext_ln171_103_fu_8396_p1(7 downto 0);
                    zext_ln171_12_reg_17044(7 downto 0) <= zext_ln171_12_fu_8387_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (trunc_ln151_1_reg_15803 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                mul_ln171_1_reg_17154 <= mul_ln171_1_fu_8471_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (trunc_ln151_1_reg_15803 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001))) then
                mul_ln171_20_reg_17440 <= mul_ln171_20_fu_10537_p2;
                    sub_ln171_56_reg_17409(11 downto 1) <= sub_ln171_56_fu_10102_p2(11 downto 1);
                sub_ln171_5_reg_17379 <= sub_ln171_5_fu_8959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mul_ln171_27_reg_16991 <= mul_ln171_27_fu_14162_p2;
                select_ln153_5_reg_16952 <= select_ln153_5_fu_8296_p3;
                select_ln153_9_reg_16976 <= select_ln153_9_fu_8335_p3;
                    zext_ln171_128_reg_16985(7 downto 0) <= zext_ln171_128_fu_8342_p1(7 downto 0);
                    zext_ln171_59_reg_16962(7 downto 0) <= zext_ln171_59_fu_8303_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (trunc_ln151_1_reg_15803 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then
                mul_ln171_29_reg_17655 <= mul_ln171_29_fu_11930_p2;
                sub_ln171_112_reg_17660 <= sub_ln171_112_fu_11958_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (trunc_ln151_1_reg_15803 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln171_2_reg_17229 <= mul_ln171_2_fu_8516_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln151_1_reg_15803 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln171_32_reg_17776 <= mul_ln171_32_fu_13059_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln151_1_reg_15803 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                mul_ln171_3_reg_17050 <= mul_ln171_3_fu_8390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (trunc_ln151_1_reg_15803 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                mul_ln171_4_reg_16775 <= mul_ln171_4_fu_8199_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln171_6_reg_17240 <= mul_ln171_6_fu_14180_p2;
                select_ln153_4_reg_17245 <= select_ln153_4_fu_8547_p3;
                    zext_ln171_25_reg_17234(7 downto 0) <= zext_ln171_25_fu_8522_p1(7 downto 0);
                    zext_ln171_8_reg_17222(7 downto 0) <= zext_ln171_8_fu_8513_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                mul_ln171_7_reg_16786 <= mul_ln171_7_fu_14156_p2;
                select_ln153_11_reg_16881 <= select_ln153_11_fu_8243_p3;
                select_ln153_1_reg_16759 <= select_ln153_1_fu_8188_p3;
                    zext_ln171_19_reg_16769(7 downto 0) <= zext_ln171_19_fu_8195_p1(7 downto 0);
                    zext_ln171_34_reg_16780(7 downto 0) <= zext_ln171_34_fu_8212_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (trunc_ln151_1_reg_15803 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                mul_ln171_8_reg_17288 <= mul_ln171_8_fu_8651_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                mul_ln171_reg_17164 <= mul_ln171_fu_14174_p2;
                select_ln153_2_reg_17169 <= select_ln153_2_fu_8506_p3;
                    select_ln171_4_reg_17159(2 downto 0) <= select_ln171_4_fu_8477_p3(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_3550 <= l1_stripes_2_0_q0;
                reg_3554 <= l1_stripes_2_1_q0;
                reg_3558 <= l1_stripes_2_2_q0;
                reg_3562 <= l1_stripes_2_3_q0;
                reg_3566 <= l1_stripes_2_4_q0;
                reg_3570 <= l1_stripes_2_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_3574 <= grp_fu_3514_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_3578 <= grp_fu_3543_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln153_14_reg_17639 <= grp_fu_3485_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                select_ln153_3_reg_16580 <= select_ln153_3_fu_7985_p3;
                select_ln161_1_reg_16706 <= select_ln161_1_fu_8029_p3;
                select_ln161_2_reg_16722 <= select_ln161_2_fu_8076_p3;
                select_ln161_reg_16398 <= select_ln161_fu_7947_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                select_ln42_12_reg_14618 <= select_ln42_12_fu_4571_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                select_ln81_1_reg_14950 <= select_ln81_1_fu_4745_p3;
                select_ln81_2_reg_14963 <= select_ln81_2_fu_4792_p3;
                select_ln81_reg_14636 <= select_ln81_fu_4655_p3;
                tmp_5_reg_14852 <= tmp_5_fu_4663_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                    zext_ln171_35_reg_16335(16 downto 0) <= zext_ln171_35_fu_7878_p1(16 downto 0);
            end if;
        end if;
    end process;
    sext_ln93_2_reg_14992(0) <= '0';
    zext_ln93_24_reg_15019(3 downto 0) <= "0000";
    zext_ln93_24_reg_15019(12) <= '0';
    add_ln93_1_reg_15024(0) <= '0';
    sub_ln93_10_reg_15029(0) <= '0';
    shl_ln93_19_reg_15071(1 downto 0) <= "00";
    sub_ln93_19_reg_15128(0) <= '0';
    sub_ln93_21_reg_15140(2 downto 0) <= "000";
    shl_ln93_37_reg_15167(1 downto 0) <= "00";
    zext_ln93_46_reg_15222(12 downto 8) <= "00000";
    zext_ln93_51_reg_15232(3 downto 0) <= "0000";
    zext_ln93_51_reg_15232(12) <= '0';
    shl_ln93_41_reg_15257(0) <= '0';
    add_ln93_14_reg_15262(0) <= '0';
    sub_ln93_49_reg_15282(1 downto 0) <= "00";
    shl_ln93_52_reg_15292(2 downto 0) <= "000";
    add_ln93_20_reg_15297(0) <= '0';
    zext_ln93_114_reg_15313(0) <= '0';
    zext_ln93_114_reg_15313(12 downto 9) <= "0000";
    shl_ln93_64_reg_15328(2 downto 0) <= "000";
    add_ln93_33_reg_15343(0) <= '0';
    zext_ln93_136_reg_15364(12 downto 8) <= "00000";
    tmp_83_reg_15369(3 downto 0) <= "0000";
    add_ln106_27_reg_15389(0) <= '0';
    add_ln106_34_reg_15394(0) <= '0';
    add_ln106_36_reg_15399(0) <= '0';
    add_ln106_43_reg_15409(0) <= '0';
    sub_ln93_41_reg_15429(0) <= '0';
    shl_ln93_59_reg_15439(2 downto 0) <= "000";
    add_ln106_21_reg_15474(1 downto 0) <= "00";
    add_ln106_37_reg_15489(0) <= '0';
    zext_ln123_reg_15530(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln160_reg_15997(16) <= '0';
    zext_ln171_reg_16002(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln171_18_reg_16054(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln171_35_reg_16335(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln171_19_reg_16769(12 downto 8) <= "00000";
    zext_ln171_34_reg_16780(12 downto 8) <= "00000";
    zext_ln171_59_reg_16962(12 downto 8) <= "00000";
    zext_ln171_128_reg_16985(12 downto 8) <= "00000";
    zext_ln171_12_reg_17044(11 downto 8) <= "0000";
    zext_ln171_103_reg_17133(12 downto 8) <= "00000";
    select_ln171_4_reg_17159(12 downto 3) <= "1111111110";
    zext_ln171_8_reg_17222(11 downto 8) <= "0000";
    zext_ln171_25_reg_17234(12 downto 8) <= "00000";
    zext_ln171_26_reg_17257(2 downto 0) <= "000";
    zext_ln171_26_reg_17257(11) <= '0';
    zext_ln171_51_reg_17262(11 downto 8) <= "0000";
    zext_ln171_75_reg_17293(11 downto 8) <= "0000";
    zext_ln171_74_reg_17308(12 downto 8) <= "00000";
    sub_ln171_2_reg_17374(0) <= '0';
    sub_ln171_55_reg_17404(1 downto 0) <= "00";
    sub_ln171_56_reg_17409(0) <= '0';
    zext_ln171_97_reg_17429(12 downto 8) <= "00000";
    sub_ln171_85_reg_17445(1 downto 0) <= "00";
    sext_ln171_107_reg_17450(2 downto 0) <= "000";
    zext_ln171_114_reg_17455(12 downto 8) <= "00000";
    sub_ln171_93_reg_17566(0) <= '0';
    shl_ln171_45_reg_17685(0) <= '0';
    zext_ln171_151_reg_17690(12 downto 8) <= "00000";
    zext_ln171_167_reg_17695(12 downto 8) <= "00000";
    zext_ln171_188_reg_17700(12 downto 8) <= "00000";
    zext_ln171_181_reg_17771(12 downto 8) <= "00000";
    shl_ln171_63_reg_17809(0) <= '0';
    select_ln171_44_reg_17829(0) <= '1';
    select_ln171_44_reg_17829(12 downto 4) <= "111111111";
    select_ln171_81_reg_17849(3 downto 0) <= "0011";
    select_ln171_119_reg_17872(0) <= '0';
    select_ln171_88_reg_17924(1 downto 0) <= "01";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage9_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_reset_idle_pp0, ap_reset_start_pp0, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_start_pp0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_start_pp0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln106_10_fu_7372_p2 <= std_logic_vector(unsigned(add_ln106_3_fu_7363_p2) + unsigned(sext_ln106_2_fu_7369_p1));
    add_ln106_11_fu_7382_p2 <= std_logic_vector(unsigned(add_ln106_2_fu_7357_p2) + unsigned(sext_ln106_3_fu_7378_p1));
    add_ln106_12_fu_5231_p2 <= std_logic_vector(signed(sext_ln93_34_fu_5182_p1) + signed(grp_fu_14106_p3));
    add_ln106_13_fu_6738_p2 <= std_logic_vector(signed(sext_ln93_50_fu_6397_p1) + signed(sext_ln93_27_fu_5903_p1));
    add_ln106_14_fu_6744_p2 <= std_logic_vector(signed(sext_ln106_4_fu_6735_p1) + signed(add_ln106_13_fu_6738_p2));
    add_ln106_15_fu_6750_p2 <= std_logic_vector(signed(sub_ln93_76_fu_6725_p2) + signed(sext_ln93_42_fu_6215_p1));
    add_ln106_16_fu_6760_p2 <= std_logic_vector(unsigned(zext_ln93_97_fu_6289_p1) + unsigned(zext_ln93_63_fu_5907_p1));
    add_ln106_17_fu_6770_p2 <= std_logic_vector(signed(sext_ln93_57_fu_6615_p1) + signed(zext_ln106_fu_6766_p1));
    add_ln106_18_fu_6780_p2 <= std_logic_vector(signed(sext_ln106_6_fu_6756_p1) + signed(sext_ln106_7_fu_6776_p1));
    add_ln106_19_fu_7226_p2 <= std_logic_vector(signed(sext_ln106_5_fu_7220_p1) + signed(sext_ln106_8_fu_7223_p1));
    add_ln106_1_fu_7210_p2 <= std_logic_vector(unsigned(sub_ln93_72_fu_6874_p2) + unsigned(zext_ln93_113_fu_7055_p1));
    add_ln106_20_fu_7397_p2 <= std_logic_vector(unsigned(zext_ln93_135_fu_7347_p1) + unsigned(sub_ln93_59_reg_15444));
    add_ln106_21_fu_7232_p2 <= std_logic_vector(unsigned(sub_ln93_66_fu_7154_p2) + unsigned(zext_ln93_115_fu_7066_p1));
    add_ln106_22_fu_7405_p2 <= std_logic_vector(unsigned(add_ln106_20_fu_7397_p2) + unsigned(sext_ln106_10_fu_7402_p1));
    add_ln106_23_fu_7238_p2 <= std_logic_vector(signed(sext_ln93_69_fu_7200_p1) + signed(sext_ln93_44_fu_7005_p1));
    add_ln106_24_fu_6786_p2 <= std_logic_vector(unsigned(zext_ln93_132_fu_6705_p1) + unsigned(zext_ln93_111_fu_6459_p1));
    add_ln106_25_fu_7418_p2 <= std_logic_vector(unsigned(add_ln106_23_reg_15479) + unsigned(zext_ln106_1_fu_7415_p1));
    add_ln106_26_fu_7244_p2 <= std_logic_vector(unsigned(zext_ln93_119_fu_7087_p1) + unsigned(sext_ln93_31_fu_6920_p1));
    add_ln106_27_fu_6792_p2 <= std_logic_vector(signed(sext_ln93_49_fu_6361_p1) + signed(zext_ln93_87_fu_6168_p1));
    add_ln106_28_fu_7253_p2 <= std_logic_vector(unsigned(add_ln106_26_fu_7244_p2) + unsigned(sext_ln106_12_fu_7250_p1));
    add_ln106_29_fu_7602_p2 <= std_logic_vector(unsigned(zext_ln93_100_fu_7599_p1) + unsigned(sub_ln93_43_reg_15434));
    add_ln106_2_fu_7357_p2 <= std_logic_vector(signed(sext_ln106_fu_7351_p1) + signed(sext_ln106_1_fu_7354_p1));
    add_ln106_31_fu_7429_p2 <= std_logic_vector(unsigned(zext_ln93_112_fu_7331_p1) + unsigned(grp_fu_14132_p3));
    add_ln106_32_fu_7610_p2 <= std_logic_vector(unsigned(add_ln106_29_fu_7602_p2) + unsigned(sext_ln106_14_fu_7607_p1));
    add_ln106_33_fu_7894_p2 <= std_logic_vector(signed(sext_ln106_13_fu_7888_p1) + signed(sext_ln106_15_fu_7891_p1));
    add_ln106_34_fu_6798_p2 <= std_logic_vector(unsigned(sub_ln93_14_fu_5498_p2) + unsigned(sub_ln93_23_fu_5692_p2));
    add_ln106_35_fu_6804_p2 <= std_logic_vector(unsigned(sub_ln93_56_fu_6432_p2) + unsigned(zext_ln93_61_fu_5889_p1));
    add_ln106_36_fu_6810_p2 <= std_logic_vector(unsigned(zext_ln93_75_fu_6022_p1) + unsigned(add_ln106_35_fu_6804_p2));
    add_ln106_37_fu_7265_p2 <= std_logic_vector(signed(sext_ln106_16_fu_7259_p1) + signed(sext_ln106_17_fu_7262_p1));
    add_ln106_39_fu_6816_p2 <= std_logic_vector(unsigned(zext_ln93_117_fu_6530_p1) + unsigned(zext_ln93_97_fu_6289_p1));
    add_ln106_3_fu_7363_p2 <= std_logic_vector(signed(sext_ln93_36_fu_7328_p1) + signed(sext_ln93_12_fu_7325_p1));
    add_ln106_41_fu_7857_p2 <= std_logic_vector(signed(sext_ln106_19_fu_7848_p1) + signed(zext_ln106_3_fu_7854_p1));
    add_ln106_42_fu_7867_p2 <= std_logic_vector(signed(sext_ln106_18_fu_7845_p1) + signed(sext_ln106_20_fu_7863_p1));
    add_ln106_43_fu_6822_p2 <= std_logic_vector(unsigned(zext_ln93_106_fu_6351_p1) + unsigned(sub_ln93_61_fu_6568_p2));
    add_ln106_44_fu_7274_p2 <= std_logic_vector(unsigned(sub_ln93_67_fu_7177_p2) + unsigned(sext_ln106_22_fu_7271_p1));
    add_ln106_45_fu_6828_p2 <= std_logic_vector(signed(sext_ln93_5_fu_5337_p1) + signed(sext_ln93_11_fu_5521_p1));
    add_ln106_46_fu_7287_p2 <= std_logic_vector(unsigned(sub_ln93_46_fu_6979_p2) + unsigned(sext_ln106_24_fu_7284_p1));
    add_ln106_47_fu_7293_p2 <= std_logic_vector(signed(sext_ln106_23_fu_7280_p1) + signed(add_ln106_46_fu_7287_p2));
    add_ln106_48_fu_6834_p2 <= std_logic_vector(signed(sext_ln93_63_fu_6679_p1) + signed(sext_ln93_22_fu_5715_p1));
    add_ln106_49_fu_6840_p2 <= std_logic_vector(signed(sext_ln93_43_fu_6274_p1) + signed(add_ln106_48_fu_6834_p2));
    add_ln106_4_fu_7391_p2 <= std_logic_vector(unsigned(add_ln106_11_fu_7382_p2) + unsigned(sext_ln106_9_fu_7388_p1));
    add_ln106_50_fu_6846_p2 <= std_logic_vector(signed(sext_ln93_68_fu_6731_p1) + signed(sext_ln93_53_fu_6444_p1));
    add_ln106_51_fu_6852_p2 <= std_logic_vector(unsigned(zext_ln93_73_fu_6019_p1) + unsigned(zext_ln93_132_fu_6705_p1));
    add_ln106_52_fu_6862_p2 <= std_logic_vector(unsigned(add_ln106_50_fu_6846_p2) + unsigned(zext_ln106_4_fu_6858_p1));
    add_ln106_53_fu_7305_p2 <= std_logic_vector(signed(sext_ln106_25_fu_7299_p1) + signed(sext_ln106_26_fu_7302_p1));
    add_ln106_5_fu_7423_p2 <= std_logic_vector(signed(sext_ln106_11_fu_7411_p1) + signed(add_ln106_25_fu_7418_p2));
    add_ln106_6_fu_7903_p2 <= std_logic_vector(unsigned(add_ln106_33_fu_7894_p2) + unsigned(sext_ln106_21_fu_7900_p1));
    add_ln106_7_fu_7315_p2 <= std_logic_vector(unsigned(add_ln106_47_fu_7293_p2) + unsigned(sext_ln106_27_fu_7311_p1));
    add_ln106_9_fu_7216_p2 <= std_logic_vector(unsigned(zext_ln93_114_reg_15313) + unsigned(grp_fu_14124_p3));
    add_ln106_fu_7204_p2 <= std_logic_vector(signed(sext_ln93_65_fu_7139_p1) + signed(sub_ln93_68_fu_7185_p2));
    add_ln127_fu_7484_p2 <= std_logic_vector(unsigned(l2_write_col_offset) + unsigned(ap_const_lv16_1));
    add_ln131_fu_8116_p2 <= std_logic_vector(unsigned(l2_write_row_offset_2_reg_15500) + unsigned(ap_const_lv8_1));
    add_ln138_fu_7573_p2 <= std_logic_vector(unsigned(l1_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln142_fu_8141_p2 <= std_logic_vector(unsigned(l1_read_row_offset_l_1_reg_14628) + unsigned(ap_const_lv8_2));
    add_ln160_1_fu_7999_p2 <= std_logic_vector(unsigned(select_ln160_fu_7992_p3) + unsigned(l2_read_row_offset));
    add_ln160_2_fu_8052_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(zext_ln160_3_fu_8044_p1));
    add_ln160_fu_7923_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(zext_ln160_1_fu_7913_p1));
    add_ln161_1_fu_8023_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln163_1_fu_8017_p2));
    add_ln161_2_fu_8070_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln163_2_fu_8064_p2));
    add_ln161_fu_7941_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln163_fu_7935_p2));
    add_ln163_1_fu_8017_p2 <= std_logic_vector(unsigned(add_ln163_3_fu_8011_p2) + unsigned(zext_ln160_2_fu_7920_p1));
    add_ln163_2_fu_8064_p2 <= std_logic_vector(unsigned(zext_ln160_4_fu_8048_p1) + unsigned(trunc_ln160_fu_7916_p1));
    add_ln163_3_fu_8011_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln160_fu_7916_p1));
    add_ln163_fu_7935_p2 <= std_logic_vector(unsigned(zext_ln160_2_fu_7920_p1) + unsigned(trunc_ln160_fu_7916_p1));
    add_ln171_100_fu_11010_p2 <= std_logic_vector(signed(sext_ln171_216_fu_11006_p1) + signed(sext_ln171_80_fu_10383_p1));
    add_ln171_101_fu_11016_p2 <= std_logic_vector(unsigned(add_ln171_100_fu_11010_p2) + unsigned(sext_ln171_215_fu_10996_p1));
    add_ln171_102_fu_13329_p2 <= std_logic_vector(signed(sext_ln171_217_fu_13326_p1) + signed(sext_ln171_214_fu_13322_p1));
    add_ln171_103_fu_13860_p2 <= std_logic_vector(unsigned(add_ln171_102_reg_17819) + unsigned(add_ln171_93_fu_13854_p2));
    add_ln171_104_fu_13335_p2 <= std_logic_vector(signed(sext_ln171_163_fu_13249_p1) + signed(sext_ln171_171_fu_13293_p1));
    add_ln171_105_fu_13009_p2 <= std_logic_vector(signed(sext_ln171_141_fu_12476_p1) + signed(sext_ln171_132_fu_12221_p1));
    add_ln171_106_fu_13015_p2 <= std_logic_vector(unsigned(add_ln171_105_fu_13009_p2) + unsigned(sext_ln171_151_fu_12617_p1));
    add_ln171_107_fu_13348_p2 <= std_logic_vector(signed(sext_ln171_219_fu_13345_p1) + signed(sext_ln171_218_fu_13341_p1));
    add_ln171_108_fu_11805_p2 <= std_logic_vector(signed(sext_ln171_103_fu_11557_p1) + signed(sub_ln171_77_fu_11431_p2));
    add_ln171_109_fu_11043_p2 <= std_logic_vector(signed(sext_ln171_113_fu_10674_p1) + signed(zext_ln171_212_fu_11039_p1));
    add_ln171_10_fu_10420_p2 <= std_logic_vector(signed(sext_ln171_18_fu_9198_p1) + signed(sext_ln171_29_fu_9363_p1));
    add_ln171_111_fu_14024_p2 <= std_logic_vector(signed(sext_ln171_222_fu_14021_p1) + signed(add_ln171_108_reg_17607));
    add_ln171_112_fu_14029_p2 <= std_logic_vector(unsigned(add_ln171_111_fu_14024_p2) + unsigned(sext_ln171_220_fu_14015_p1));
    add_ln171_113_fu_13865_p2 <= std_logic_vector(unsigned(l2_kernel_sums_5) + unsigned(zext_ln171_186_fu_13833_p1));
    add_ln171_114_fu_13769_p2 <= std_logic_vector(signed(sext_ln171_172_fu_13699_p1) + signed(sext_ln171_153_fu_13555_p1));
    add_ln171_115_fu_13874_p2 <= std_logic_vector(signed(sext_ln171_224_fu_13871_p1) + signed(add_ln171_113_fu_13865_p2));
    add_ln171_116_fu_13021_p2 <= std_logic_vector(signed(sext_ln171_144_fu_12517_p1) + signed(sext_ln171_134_fu_12256_p1));
    add_ln171_117_fu_13027_p2 <= std_logic_vector(signed(sext_ln171_95_fu_11993_p1) + signed(sext_ln171_122_fu_12059_p1));
    add_ln171_118_fu_13376_p2 <= std_logic_vector(signed(sext_ln171_226_fu_13373_p1) + signed(sext_ln171_104_fu_13361_p1));
    add_ln171_119_fu_13386_p2 <= std_logic_vector(signed(sext_ln171_227_fu_13382_p1) + signed(sext_ln171_225_fu_13370_p1));
    add_ln171_11_fu_11304_p2 <= std_logic_vector(signed(sext_ln171_83_fu_11301_p1) + signed(add_ln171_9_reg_17414));
    add_ln171_120_fu_13918_p2 <= std_logic_vector(unsigned(add_ln171_119_reg_17844) + unsigned(add_ln171_115_reg_17903));
    add_ln171_122_fu_11076_p2 <= std_logic_vector(signed(sext_ln171_19_fu_9214_p1) + signed(sext_ln171_51_fu_9816_p1));
    add_ln171_123_fu_11082_p2 <= std_logic_vector(unsigned(add_ln171_122_fu_11076_p2) + unsigned(sext_ln171_30_fu_9380_p1));
    add_ln171_124_fu_13886_p2 <= std_logic_vector(signed(sext_ln171_229_fu_13883_p1) + signed(sext_ln171_228_fu_13880_p1));
    add_ln171_125_fu_11088_p2 <= std_logic_vector(signed(sext_ln171_43_fu_9592_p1) + signed(sext_ln171_62_fu_10039_p1));
    add_ln171_126_fu_11098_p2 <= std_logic_vector(signed(sext_ln171_71_fu_10186_p1) + signed(sext_ln171_223_fu_11072_p1));
    add_ln171_127_fu_11104_p2 <= std_logic_vector(unsigned(add_ln171_126_fu_11098_p2) + unsigned(sext_ln171_88_fu_10475_p1));
    add_ln171_128_fu_11114_p2 <= std_logic_vector(signed(sext_ln171_232_fu_11110_p1) + signed(sext_ln171_231_fu_11094_p1));
    add_ln171_129_fu_13899_p2 <= std_logic_vector(signed(sext_ln171_233_fu_13896_p1) + signed(sext_ln171_230_fu_13892_p1));
    add_ln171_12_fu_10426_p2 <= std_logic_vector(signed(sext_ln171_41_fu_9572_p1) + signed(sext_ln171_50_fu_9795_p1));
    add_ln171_130_fu_13922_p2 <= std_logic_vector(unsigned(add_ln171_129_reg_17908) + unsigned(add_ln171_120_fu_13918_p2));
    add_ln171_131_fu_13775_p2 <= std_logic_vector(unsigned(l2_kernel_sums_6) + unsigned(sext_ln171_165_fu_13650_p1));
    add_ln171_132_fu_13781_p2 <= std_logic_vector(unsigned(zext_ln171_199_fu_13730_p1) + unsigned(sext_ln171_154_fu_13576_p1));
    add_ln171_133_fu_13791_p2 <= std_logic_vector(signed(sext_ln171_236_fu_13787_p1) + signed(add_ln171_131_fu_13775_p2));
    add_ln171_134_fu_13033_p2 <= std_logic_vector(signed(sext_ln171_146_fu_12532_p1) + signed(sext_ln171_135_fu_12267_p1));
    add_ln171_135_fu_11811_p2 <= std_logic_vector(signed(sext_ln171_96_fu_11465_p1) + signed(sext_ln171_123_fu_11716_p1));
    add_ln171_136_fu_13429_p2 <= std_logic_vector(signed(sext_ln171_238_fu_13426_p1) + signed(sext_ln171_105_fu_13392_p1));
    add_ln171_137_fu_13435_p2 <= std_logic_vector(unsigned(add_ln171_136_fu_13429_p2) + unsigned(sext_ln171_237_fu_13423_p1));
    add_ln171_138_fu_13988_p2 <= std_logic_vector(signed(sext_ln171_239_fu_13985_p1) + signed(add_ln171_133_reg_17887));
    add_ln171_139_fu_11172_p2 <= std_logic_vector(signed(sext_ln171_114_fu_10685_p1) + signed(select_ln171_6_fu_8976_p3));
    add_ln171_13_fu_10436_p2 <= std_logic_vector(signed(sext_ln171_69_fu_10155_p1) + signed(sext_ln171_82_fu_10410_p1));
    add_ln171_140_fu_11182_p2 <= std_logic_vector(signed(sext_ln171_21_fu_9235_p1) + signed(zext_ln171_58_fu_9820_p1));
    add_ln171_141_fu_11188_p2 <= std_logic_vector(unsigned(add_ln171_140_fu_11182_p2) + unsigned(sext_ln171_31_fu_9401_p1));
    add_ln171_142_fu_11198_p2 <= std_logic_vector(signed(sext_ln171_241_fu_11194_p1) + signed(sext_ln171_240_fu_11178_p1));
    add_ln171_144_fu_13996_p2 <= std_logic_vector(signed(sext_ln171_245_fu_13993_p1) + signed(add_ln171_138_fu_13988_p2));
    add_ln171_145_fu_14056_p2 <= std_logic_vector(unsigned(add_ln171_166_reg_17617) + unsigned(add_ln171_157_fu_14051_p2));
    add_ln171_146_fu_11204_p2 <= std_logic_vector(signed(sext_ln171_72_fu_10208_p1) + signed(sext_ln171_235_fu_11168_p1));
    add_ln171_147_fu_11210_p2 <= std_logic_vector(unsigned(add_ln171_146_fu_11204_p2) + unsigned(sext_ln171_89_fu_10492_p1));
    add_ln171_148_fu_13936_p2 <= std_logic_vector(signed(sext_ln171_244_fu_13933_p1) + signed(sext_ln171_243_fu_13930_p1));
    add_ln171_149_fu_13942_p2 <= std_logic_vector(unsigned(add_ln171_148_fu_13936_p2) + unsigned(sext_ln171_242_fu_13927_p1));
    add_ln171_14_fu_10446_p2 <= std_logic_vector(signed(sext_ln171_85_fu_10442_p1) + signed(sext_ln171_60_fu_10004_p1));
    add_ln171_150_fu_13797_p2 <= std_logic_vector(unsigned(l2_kernel_sums_7) + unsigned(sext_ln171_166_fu_13654_p1));
    add_ln171_151_fu_13803_p2 <= std_logic_vector(signed(sext_ln171_173_fu_13765_p1) + signed(sext_ln171_155_fu_13597_p1));
    add_ln171_152_fu_13813_p2 <= std_logic_vector(signed(sext_ln171_247_fu_13809_p1) + signed(add_ln171_150_fu_13797_p2));
    add_ln171_154_fu_13130_p2 <= std_logic_vector(signed(sext_ln171_97_fu_13039_p1) + signed(sext_ln171_124_fu_13052_p1));
    add_ln171_155_fu_13136_p2 <= std_logic_vector(unsigned(add_ln171_154_fu_13130_p2) + unsigned(sext_ln171_106_fu_13042_p1));
    add_ln171_156_fu_14041_p2 <= std_logic_vector(signed(sext_ln171_249_fu_14038_p1) + signed(sext_ln171_248_fu_14035_p1));
    add_ln171_157_fu_14051_p2 <= std_logic_vector(signed(sext_ln171_250_fu_14047_p1) + signed(add_ln171_152_reg_17892));
    add_ln171_158_fu_11255_p2 <= std_logic_vector(signed(sext_ln171_115_fu_10706_p1) + signed(sext_ln171_9_fu_9015_p1));
    add_ln171_159_fu_11261_p2 <= std_logic_vector(signed(sext_ln171_22_fu_9256_p1) + signed(sext_ln171_53_fu_9846_p1));
    add_ln171_15_fu_10452_p2 <= std_logic_vector(unsigned(add_ln171_14_fu_10446_p2) + unsigned(sext_ln171_84_fu_10432_p1));
    add_ln171_160_fu_11823_p2 <= std_logic_vector(signed(sext_ln171_252_fu_11820_p1) + signed(sext_ln171_34_fu_11285_p1));
    add_ln171_161_fu_11829_p2 <= std_logic_vector(unsigned(add_ln171_160_fu_11823_p2) + unsigned(sext_ln171_251_fu_11817_p1));
    add_ln171_162_fu_11267_p2 <= std_logic_vector(signed(sext_ln171_44_fu_9637_p1) + signed(select_ln171_45_fu_10053_p3));
    add_ln171_163_fu_11273_p2 <= std_logic_vector(signed(sext_ln171_73_fu_10224_p1) + signed(sext_ln171_246_fu_11251_p1));
    add_ln171_164_fu_11279_p2 <= std_logic_vector(unsigned(add_ln171_163_fu_11273_p2) + unsigned(sext_ln171_91_fu_10523_p1));
    add_ln171_165_fu_11845_p2 <= std_logic_vector(signed(sext_ln171_255_fu_11842_p1) + signed(sext_ln171_254_fu_11839_p1));
    add_ln171_166_fu_11855_p2 <= std_logic_vector(signed(sext_ln171_256_fu_11851_p1) + signed(sext_ln171_253_fu_11835_p1));
    add_ln171_16_fu_11312_p2 <= std_logic_vector(signed(sext_ln171_86_fu_11309_p1) + signed(add_ln171_11_fu_11304_p2));
    add_ln171_17_fu_11332_p2 <= std_logic_vector(unsigned(zext_ln171_91_fu_11328_p1) + unsigned(zext_ln171_90_fu_11318_p1));
    add_ln171_18_fu_11389_p2 <= std_logic_vector(unsigned(zext_ln171_91_fu_11328_p1) + unsigned(zext_ln171_95_fu_11385_p1));
    add_ln171_19_fu_11504_p2 <= std_logic_vector(unsigned(zext_ln171_104_fu_11476_p1) + unsigned(zext_ln171_105_fu_11501_p1));
    add_ln171_1_fu_9138_p2 <= std_logic_vector(unsigned(zext_ln171_21_fu_9134_p1) + unsigned(zext_ln171_20_fu_9099_p1));
    add_ln171_20_fu_11614_p2 <= std_logic_vector(unsigned(zext_ln171_121_fu_11610_p1) + unsigned(zext_ln171_120_fu_11600_p1));
    add_ln171_21_fu_11690_p2 <= std_logic_vector(unsigned(zext_ln171_125_fu_11676_p1) + unsigned(zext_ln171_121_fu_11610_p1));
    add_ln171_22_fu_12148_p2 <= std_logic_vector(unsigned(zext_ln171_135_fu_12144_p1) + unsigned(zext_ln171_133_fu_12085_p1));
    add_ln171_23_fu_12179_p2 <= std_logic_vector(unsigned(zext_ln171_134_fu_12102_p1) + unsigned(zext_ln171_132_fu_12075_p1));
    add_ln171_24_fu_12309_p2 <= std_logic_vector(unsigned(zext_ln171_145_fu_12305_p1) + unsigned(zext_ln171_143_fu_12275_p1));
    add_ln171_25_fu_12344_p2 <= std_logic_vector(unsigned(zext_ln171_148_fu_12340_p1) + unsigned(zext_ln171_147_fu_12330_p1));
    add_ln171_26_fu_12425_p2 <= std_logic_vector(unsigned(zext_ln171_154_fu_12421_p1) + unsigned(zext_ln171_148_fu_12340_p1));
    add_ln171_27_fu_13474_p2 <= std_logic_vector(unsigned(zext_ln171_164_fu_13470_p1) + unsigned(zext_ln171_163_fu_13459_p1));
    add_ln171_28_fu_13616_p2 <= std_logic_vector(unsigned(zext_ln171_185_fu_13613_p1) + unsigned(zext_ln171_184_fu_13609_p1));
    add_ln171_29_fu_13717_p2 <= std_logic_vector(unsigned(zext_ln171_198_fu_13713_p1) + unsigned(zext_ln171_197_fu_13703_p1));
    add_ln171_2_fu_7762_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln160_fu_7748_p1));
    add_ln171_30_fu_10732_p2 <= std_logic_vector(unsigned(l2_kernel_sums_0) + unsigned(zext_ln171_204_fu_10728_p1));
    add_ln171_31_fu_8645_p2 <= std_logic_vector(unsigned(select_ln171_fu_8567_p3) + unsigned(select_ln171_16_fu_8599_p3));
    add_ln171_32_fu_10741_p2 <= std_logic_vector(signed(sext_ln171_174_fu_10738_p1) + signed(zext_ln171_203_fu_10717_p1));
    add_ln171_33_fu_10751_p2 <= std_logic_vector(signed(sext_ln171_175_fu_10747_p1) + signed(add_ln171_30_fu_10732_p2));
    add_ln171_34_fu_10757_p2 <= std_logic_vector(unsigned(zext_ln171_13_fu_9025_p1) + unsigned(sub_ln171_39_fu_9686_p2));
    add_ln171_35_fu_10763_p2 <= std_logic_vector(signed(sext_ln171_54_fu_9855_p1) + signed(sext_ln171_75_fu_10276_p1));
    add_ln171_36_fu_10769_p2 <= std_logic_vector(unsigned(add_ln171_35_fu_10763_p2) + unsigned(sext_ln171_35_fu_9436_p1));
    add_ln171_37_fu_11725_p2 <= std_logic_vector(signed(sext_ln171_177_fu_11722_p1) + signed(sext_ln171_176_fu_11719_p1));
    add_ln171_38_fu_13068_p2 <= std_logic_vector(signed(sext_ln171_178_fu_13065_p1) + signed(add_ln171_33_reg_17461));
    add_ln171_39_fu_11731_p2 <= std_logic_vector(signed(sext_ln171_65_fu_11297_p1) + signed(select_ln171_69_fu_11495_p3));
    add_ln171_3_fu_9529_p2 <= std_logic_vector(unsigned(zext_ln171_42_fu_9525_p1) + unsigned(zext_ln171_40_fu_9483_p1));
    add_ln171_40_fu_11741_p2 <= std_logic_vector(unsigned(zext_ln171_122_fu_11627_p1) + unsigned(sext_ln171_108_fu_11596_p1));
    add_ln171_41_fu_11751_p2 <= std_logic_vector(signed(sext_ln171_180_fu_11747_p1) + signed(sext_ln171_93_fu_11370_p1));
    add_ln171_42_fu_11757_p2 <= std_logic_vector(unsigned(add_ln171_41_fu_11751_p2) + unsigned(sext_ln171_179_fu_11737_p1));
    add_ln171_43_fu_12871_p2 <= std_logic_vector(signed(sext_ln171_136_fu_12326_p1) + signed(sext_ln171_126_fu_12123_p1));
    add_ln171_44_fu_12877_p2 <= std_logic_vector(signed(sext_ln171_169_fu_12827_p1) + signed(sext_ln171_157_fu_12676_p1));
    add_ln171_45_fu_12883_p2 <= std_logic_vector(unsigned(add_ln171_44_fu_12877_p2) + unsigned(sext_ln171_147_fu_12542_p1));
    add_ln171_46_fu_13082_p2 <= std_logic_vector(signed(sext_ln171_183_fu_13079_p1) + signed(sext_ln171_182_fu_13076_p1));
    add_ln171_47_fu_13092_p2 <= std_logic_vector(signed(sext_ln171_184_fu_13088_p1) + signed(sext_ln171_181_fu_13073_p1));
    add_ln171_48_fu_13098_p2 <= std_logic_vector(unsigned(add_ln171_47_fu_13092_p2) + unsigned(add_ln171_38_fu_13068_p2));
    add_ln171_49_fu_10799_p2 <= std_logic_vector(unsigned(zext_ln171_207_fu_10795_p1) + unsigned(zext_ln171_205_fu_10775_p1));
    add_ln171_4_fu_7873_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln160_reg_15997));
    add_ln171_50_fu_12889_p2 <= std_logic_vector(unsigned(l2_kernel_sums_1) + unsigned(sext_ln171_159_fu_12719_p1));
    add_ln171_51_fu_12895_p2 <= std_logic_vector(unsigned(zext_ln171_191_fu_12838_p1) + unsigned(sext_ln171_148_fu_12587_p1));
    add_ln171_52_fu_12905_p2 <= std_logic_vector(signed(sext_ln171_186_fu_12901_p1) + signed(add_ln171_50_fu_12889_p2));
    add_ln171_53_fu_12911_p2 <= std_logic_vector(signed(sext_ln171_138_fu_12382_p1) + signed(sext_ln171_128_fu_12165_p1));
    add_ln171_54_fu_11763_p2 <= std_logic_vector(unsigned(zext_ln171_96_fu_11402_p1) + unsigned(sext_ln171_117_fu_11665_p1));
    add_ln171_55_fu_11769_p2 <= std_logic_vector(unsigned(add_ln171_54_fu_11763_p2) + unsigned(sext_ln171_99_fu_11521_p1));
    add_ln171_56_fu_12924_p2 <= std_logic_vector(signed(sext_ln171_188_fu_12921_p1) + signed(sext_ln171_187_fu_12917_p1));
    add_ln171_57_fu_13107_p2 <= std_logic_vector(signed(sext_ln171_189_fu_13104_p1) + signed(add_ln171_52_reg_17716));
    add_ln171_58_fu_10820_p2 <= std_logic_vector(signed(sext_ln171_109_fu_10618_p1) + signed(sext_ln171_2_fu_8917_p1));
    add_ln171_59_fu_10830_p2 <= std_logic_vector(signed(sext_ln171_11_fu_9088_p1) + signed(sext_ln171_46_fu_9712_p1));
    add_ln171_5_fu_9757_p2 <= std_logic_vector(unsigned(zext_ln171_55_fu_9753_p1) + unsigned(zext_ln171_47_fu_9644_p1));
    add_ln171_60_fu_10840_p2 <= std_logic_vector(signed(sext_ln171_191_fu_10836_p1) + signed(sext_ln171_25_fu_9310_p1));
    add_ln171_61_fu_10846_p2 <= std_logic_vector(unsigned(add_ln171_60_fu_10840_p2) + unsigned(sext_ln171_190_fu_10826_p1));
    add_ln171_62_fu_10852_p2 <= std_logic_vector(signed(sext_ln171_36_fu_9466_p1) + signed(sext_ln171_55_fu_9909_p1));
    add_ln171_63_fu_10862_p2 <= std_logic_vector(unsigned(zext_ln171_76_fu_10108_p1) + unsigned(sext_ln171_185_fu_10816_p1));
    add_ln171_64_fu_10868_p2 <= std_logic_vector(unsigned(add_ln171_63_fu_10862_p2) + unsigned(sext_ln171_76_fu_10312_p1));
    add_ln171_65_fu_10878_p2 <= std_logic_vector(signed(sext_ln171_194_fu_10874_p1) + signed(sext_ln171_193_fu_10858_p1));
    add_ln171_66_fu_11781_p2 <= std_logic_vector(signed(sext_ln171_195_fu_11778_p1) + signed(sext_ln171_192_fu_11775_p1));
    add_ln171_67_fu_13112_p2 <= std_logic_vector(unsigned(add_ln171_66_reg_17592) + unsigned(add_ln171_57_fu_13107_p2));
    add_ln171_68_fu_12930_p2 <= std_logic_vector(unsigned(l2_kernel_sums_2) + unsigned(sext_ln171_161_fu_12762_p1));
    add_ln171_69_fu_12936_p2 <= std_logic_vector(unsigned(sub_ln171_131_fu_12865_p2) + unsigned(sext_ln171_149_fu_12597_p1));
    add_ln171_6_fu_9876_p2 <= std_logic_vector(unsigned(zext_ln171_62_fu_9872_p1) + unsigned(zext_ln171_60_fu_9859_p1));
    add_ln171_70_fu_12946_p2 <= std_logic_vector(signed(sext_ln171_197_fu_12942_p1) + signed(add_ln171_68_fu_12930_p2));
    add_ln171_71_fu_12952_p2 <= std_logic_vector(signed(sext_ln171_139_fu_12417_p1) + signed(sext_ln171_130_fu_12196_p1));
    add_ln171_72_fu_11787_p2 <= std_logic_vector(signed(sext_ln171_94_fu_11406_p1) + signed(sext_ln171_118_fu_11707_p1));
    add_ln171_73_fu_12965_p2 <= std_logic_vector(signed(sext_ln171_199_fu_12962_p1) + signed(sext_ln171_100_fu_12003_p1));
    add_ln171_74_fu_12971_p2 <= std_logic_vector(unsigned(add_ln171_73_fu_12965_p2) + unsigned(sext_ln171_198_fu_12958_p1));
    add_ln171_75_fu_13120_p2 <= std_logic_vector(signed(sext_ln171_200_fu_13117_p1) + signed(add_ln171_70_reg_17726));
    add_ln171_76_fu_10905_p2 <= std_logic_vector(signed(sext_ln171_110_fu_10639_p1) + signed(sext_ln171_3_fu_8955_p1));
    add_ln171_77_fu_10915_p2 <= std_logic_vector(signed(sext_ln171_13_fu_9130_p1) + signed(sext_ln171_47_fu_9744_p1));
    add_ln171_78_fu_10925_p2 <= std_logic_vector(signed(sext_ln171_202_fu_10921_p1) + signed(sext_ln171_26_fu_9314_p1));
    add_ln171_79_fu_10931_p2 <= std_logic_vector(unsigned(add_ln171_78_fu_10925_p2) + unsigned(sext_ln171_201_fu_10911_p1));
    add_ln171_7_fu_9950_p2 <= std_logic_vector(unsigned(zext_ln171_62_fu_9872_p1) + unsigned(zext_ln171_65_fu_9946_p1));
    add_ln171_80_fu_10937_p2 <= std_logic_vector(signed(sext_ln171_38_fu_9521_p1) + signed(sext_ln171_56_fu_9925_p1));
    add_ln171_81_fu_10947_p2 <= std_logic_vector(signed(sext_ln171_67_fu_10143_p1) + signed(sext_ln171_196_fu_10901_p1));
    add_ln171_82_fu_10957_p2 <= std_logic_vector(signed(sext_ln171_205_fu_10953_p1) + signed(sext_ln171_78_fu_10362_p1));
    add_ln171_83_fu_10963_p2 <= std_logic_vector(unsigned(add_ln171_82_fu_10957_p2) + unsigned(sext_ln171_204_fu_10943_p1));
    add_ln171_84_fu_11799_p2 <= std_logic_vector(signed(sext_ln171_206_fu_11796_p1) + signed(sext_ln171_203_fu_11793_p1));
    add_ln171_85_fu_13125_p2 <= std_logic_vector(unsigned(add_ln171_84_reg_17602) + unsigned(add_ln171_75_fu_13120_p2));
    add_ln171_86_fu_13836_p2 <= std_logic_vector(unsigned(l2_kernel_sums_3) + unsigned(sext_ln171_162_fu_13830_p1));
    add_ln171_88_fu_13845_p2 <= std_logic_vector(signed(sext_ln171_208_fu_13842_p1) + signed(add_ln171_86_fu_13836_p2));
    add_ln171_89_fu_12977_p2 <= std_logic_vector(unsigned(select_ln171_102_fu_12445_p3) + unsigned(sext_ln171_131_fu_12217_p1));
    add_ln171_8_fu_10169_p2 <= std_logic_vector(unsigned(zext_ln171_71_fu_10070_p1) + unsigned(zext_ln171_70_fu_10060_p1));
    add_ln171_90_fu_12987_p2 <= std_logic_vector(unsigned(zext_ln171_98_fu_11990_p1) + unsigned(sext_ln171_120_fu_12028_p1));
    add_ln171_91_fu_12997_p2 <= std_logic_vector(signed(sext_ln171_210_fu_12993_p1) + signed(sext_ln171_102_fu_12006_p1));
    add_ln171_92_fu_13003_p2 <= std_logic_vector(unsigned(add_ln171_91_fu_12997_p2) + unsigned(sext_ln171_209_fu_12983_p1));
    add_ln171_93_fu_13854_p2 <= std_logic_vector(signed(sext_ln171_211_fu_13851_p1) + signed(add_ln171_88_fu_13845_p2));
    add_ln171_94_fu_13297_p2 <= std_logic_vector(signed(sext_ln171_111_fu_13204_p1) + signed(sext_ln171_5_fu_13190_p1));
    add_ln171_95_fu_10984_p2 <= std_logic_vector(signed(sext_ln171_16_fu_9174_p1) + signed(sext_ln171_48_fu_9774_p1));
    add_ln171_96_fu_13310_p2 <= std_logic_vector(signed(sext_ln171_213_fu_13307_p1) + signed(sext_ln171_28_fu_13194_p1));
    add_ln171_97_fu_13316_p2 <= std_logic_vector(unsigned(add_ln171_96_fu_13310_p2) + unsigned(sext_ln171_212_fu_13303_p1));
    add_ln171_98_fu_10990_p2 <= std_logic_vector(signed(sext_ln171_40_fu_9555_p1) + signed(sext_ln171_58_fu_9967_p1));
    add_ln171_99_fu_11000_p2 <= std_logic_vector(signed(sext_ln171_68_fu_10147_p1) + signed(sext_ln171_207_fu_10980_p1));
    add_ln171_9_fu_10414_p2 <= std_logic_vector(unsigned(l2_kernel_sums_4) + unsigned(sext_ln171_6_fu_8964_p1));
    add_ln171_fu_8900_p2 <= std_logic_vector(unsigned(zext_ln171_6_fu_8896_p1) + unsigned(zext_ln171_3_fu_8848_p1));
    add_ln202_fu_7790_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln206_fu_14087_p2 <= std_logic_vector(unsigned(l2_read_row_offset_l_reg_16393) + unsigned(ap_const_lv8_2));
    add_ln215_fu_3663_p2 <= std_logic_vector(unsigned(l1_iteration) + unsigned(ap_const_lv32_1));
    add_ln219_fu_8406_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426) + unsigned(ap_const_lv8_2));
    add_ln221_fu_8426_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448) + unsigned(ap_const_lv8_FF));
    add_ln224_fu_7816_p2 <= std_logic_vector(unsigned(l2_iteration) + unsigned(ap_const_lv32_1));
    add_ln41_1_fu_4147_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_1_fu_4086_p3));
    add_ln41_2_fu_4257_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_3_fu_4224_p3));
    add_ln41_3_fu_4316_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_5_reg_14528));
    add_ln41_4_fu_4351_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_7_fu_4339_p3));
    add_ln41_5_fu_4420_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_9_fu_4410_p3));
    add_ln41_6_fu_4444_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln42_11_fu_4432_p3));
    add_ln41_7_fu_4498_p2 <= std_logic_vector(unsigned(select_ln42_13_fu_4487_p3) + unsigned(ap_const_lv8_1));
    add_ln41_fu_4063_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(l1_channel_idx_load_reg_14338));
    add_ln45_1_fu_4212_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_reg_14359));
    add_ln45_2_fu_4269_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_2_fu_4217_p3));
    add_ln45_3_fu_4327_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_4_reg_14521));
    add_ln45_4_fu_4399_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_6_reg_14537));
    add_ln45_5_fu_4471_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_8_reg_14565));
    add_ln45_6_fu_4566_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln42_10_reg_14592));
    add_ln45_7_fu_4577_p2 <= std_logic_vector(unsigned(select_ln42_12_fu_4571_p3) + unsigned(ap_const_lv16_1));
    add_ln45_fu_4074_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(l1_write_col_offset_s_reg_14321));
    add_ln80_1_fu_4715_p2 <= std_logic_vector(unsigned(l1_read_row_offset) + unsigned(select_ln80_fu_4708_p3));
    add_ln80_2_fu_4768_p2 <= std_logic_vector(unsigned(zext_ln80_2_fu_4760_p1) + unsigned(l1_read_row_offset));
    add_ln80_fu_4631_p2 <= std_logic_vector(unsigned(zext_ln80_fu_4621_p1) + unsigned(l1_read_row_offset));
    add_ln81_1_fu_4739_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln83_1_fu_4733_p2));
    add_ln81_2_fu_4786_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln83_2_fu_4780_p2));
    add_ln81_fu_4649_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln83_fu_4643_p2));
    add_ln83_1_fu_4733_p2 <= std_logic_vector(unsigned(zext_ln80_1_fu_4624_p1) + unsigned(add_ln83_3_fu_4727_p2));
    add_ln83_2_fu_4780_p2 <= std_logic_vector(unsigned(trunc_ln80_fu_4627_p1) + unsigned(zext_ln80_3_fu_4764_p1));
    add_ln83_3_fu_4727_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln80_fu_4627_p1));
    add_ln83_fu_4643_p2 <= std_logic_vector(unsigned(trunc_ln80_fu_4627_p1) + unsigned(zext_ln80_1_fu_4624_p1));
    add_ln87_1_fu_7545_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(add_ln87_fu_7517_p2));
    add_ln87_2_fu_4681_p2 <= std_logic_vector(unsigned(ap_const_lv16_2) + unsigned(add_ln87_reg_15562));
    add_ln87_fu_7517_p2 <= std_logic_vector(unsigned(zext_ln71_fu_7514_p1) + unsigned(l1_read_col_offset));
    add_ln93_10_fu_5663_p2 <= std_logic_vector(signed(sext_ln93_3_fu_5288_p1) + signed(sext_ln93_20_fu_5659_p1));
    add_ln93_11_fu_5839_p2 <= std_logic_vector(signed(sext_ln93_25_fu_5835_p1) + signed(sub_ln93_20_fu_5647_p2));
    add_ln93_12_fu_6914_p2 <= std_logic_vector(signed(sext_ln93_29_fu_6910_p1) + signed(sext_ln93_24_fu_6879_p1));
    add_ln93_13_fu_6013_p2 <= std_logic_vector(signed(sext_ln93_32_fu_6009_p1) + signed(sext_ln93_26_fu_5863_p1));
    add_ln93_14_fu_6094_p2 <= std_logic_vector(signed(sext_ln93_13_fu_5554_p1) + signed(sext_ln93_6_fu_5387_p1));
    add_ln93_15_fu_6100_p2 <= std_logic_vector(unsigned(sub_ln93_42_fu_6088_p2) + unsigned(sub_ln93_33_fu_5934_p2));
    add_ln93_16_fu_6110_p2 <= std_logic_vector(signed(sext_ln93_23_fu_5764_p1) + signed(sext_ln93_38_fu_6106_p1));
    add_ln93_17_fu_6952_p2 <= std_logic_vector(signed(sext_ln93_37_fu_6946_p1) + signed(sext_ln93_39_fu_6949_p1));
    add_ln93_18_fu_6186_p2 <= std_logic_vector(signed(sext_ln93_41_fu_6182_p1) + signed(sext_ln93_30_fu_5977_p1));
    add_ln93_19_fu_6964_p2 <= std_logic_vector(unsigned(sub_ln93_28_reg_15242) + unsigned(add_ln93_18_reg_15277));
    add_ln93_1_fu_4973_p2 <= std_logic_vector(signed(sext_ln93_2_fu_4878_p1) + signed(zext_ln93_28_fu_4969_p1));
    add_ln93_20_fu_6308_p2 <= std_logic_vector(signed(sext_ln93_17_fu_5598_p1) + signed(sext_ln93_8_fu_5425_p1));
    add_ln93_21_fu_7012_p2 <= std_logic_vector(signed(sext_ln93_1_fu_6868_p1) + signed(sext_ln93_45_fu_7009_p1));
    add_ln93_22_fu_6314_p2 <= std_logic_vector(unsigned(zext_ln93_55_fu_5803_p1) + unsigned(zext_ln93_56_fu_5815_p1));
    add_ln93_24_fu_6327_p2 <= std_logic_vector(unsigned(zext_ln93_103_fu_6320_p1) + unsigned(sext_ln93_46_fu_6324_p1));
    add_ln93_25_fu_7021_p2 <= std_logic_vector(unsigned(add_ln93_21_fu_7012_p2) + unsigned(sext_ln93_47_fu_7018_p1));
    add_ln93_26_fu_6493_p2 <= std_logic_vector(signed(sext_ln93_40_fu_6133_p1) + signed(sub_ln93_27_fu_5774_p2));
    add_ln93_27_fu_6503_p2 <= std_logic_vector(unsigned(sub_ln93_58_fu_6487_p2) + unsigned(zext_ln93_101_fu_6301_p1));
    add_ln93_28_fu_6513_p2 <= std_logic_vector(signed(sext_ln93_54_fu_6499_p1) + signed(sext_ln93_55_fu_6509_p1));
    add_ln93_29_fu_6631_p2 <= std_logic_vector(unsigned(zext_ln93_59_fu_5874_p1) + unsigned(sub_ln93_22_fu_5675_p2));
    add_ln93_2_fu_5447_p2 <= std_logic_vector(unsigned(zext_ln93_27_fu_5440_p1) + unsigned(sext_ln93_9_fu_5444_p1));
    add_ln93_30_fu_6641_p2 <= std_logic_vector(unsigned(sub_ln93_12_fu_5471_p2) + unsigned(sext_ln93_58_fu_6637_p1));
    add_ln93_31_fu_6647_p2 <= std_logic_vector(unsigned(sub_ln93_48_fu_6241_p2) + unsigned(sub_ln93_40_fu_6057_p2));
    add_ln93_32_fu_6657_p2 <= std_logic_vector(unsigned(zext_ln93_125_fu_6627_p1) + unsigned(sext_ln93_51_fu_6418_p1));
    add_ln93_33_fu_6667_p2 <= std_logic_vector(signed(sext_ln93_60_fu_6653_p1) + signed(sext_ln93_61_fu_6663_p1));
    add_ln93_34_fu_7096_p2 <= std_logic_vector(signed(sext_ln93_59_fu_7090_p1) + signed(sext_ln93_62_fu_7093_p1));
    add_ln93_3_fu_5017_p2 <= std_logic_vector(signed(sext_ln93_fu_4833_p1) + signed(zext_ln93_22_fu_4934_p1));
    add_ln93_4_fu_5023_p2 <= std_logic_vector(unsigned(zext_ln93_17_fu_4922_p1) + unsigned(zext_ln93_37_fu_5013_p1));
    add_ln93_5_fu_5585_p2 <= std_logic_vector(signed(sext_ln93_15_fu_5579_p1) + signed(zext_ln93_40_fu_5582_p1));
    add_ln93_6_fu_5618_p2 <= std_logic_vector(signed(sext_ln93_2_reg_14992) + signed(zext_ln93_26_fu_5436_p1));
    add_ln93_7_fu_5627_p2 <= std_logic_vector(unsigned(zext_ln93_23_fu_5406_p1) + unsigned(sub_ln93_71_fu_5612_p2));
    add_ln93_8_fu_5637_p2 <= std_logic_vector(signed(sext_ln93_18_fu_5623_p1) + signed(sext_ln93_19_fu_5633_p1));
    add_ln93_9_fu_5653_p2 <= std_logic_vector(signed(sext_ln93_17_fu_5598_p1) + signed(sext_ln93_10_fu_5453_p1));
    add_ln93_fu_5397_p2 <= std_logic_vector(unsigned(sub_ln93_70_fu_5391_p2) + unsigned(sext_ln93_reg_14980));
    and_ln151_fu_7712_p2 <= (xor_ln151_fu_7706_p2 and icmp_ln151_fu_7692_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage17_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage18_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage19_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, icmp_ln33_reg_14280)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln33_reg_14280 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_r_TVALID, icmp_ln33_reg_14280)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((icmp_ln33_reg_14280 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage20_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage21_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage22_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage23_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage24_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage25_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage26_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage27_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage27_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage28_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage28_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage29_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage29_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state3_io)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_block_state3_io)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_r_TVALID, icmp_ln33_reg_14280)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln33_reg_14280 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage29_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(out_r_TREADY, ap_predicate_op266_write_state3)
    begin
                ap_block_state3_io <= ((ap_predicate_op266_write_state3 = ap_const_boolean_1) and (out_r_TREADY = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_10649_assign_proc : process(icmp_ln67_reg_14292, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
                ap_condition_10649 <= ((icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001));
    end process;


    ap_condition_10652_assign_proc : process(icmp_ln67_reg_14292, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
                ap_condition_10652 <= ((icmp_ln67_reg_14292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001));
    end process;


    ap_condition_10660_assign_proc : process(ap_enable_reg_pp0_iter1, and_ln151_reg_15985, icmp_ln186_reg_16106, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
                ap_condition_10660 <= ((icmp_ln186_reg_16106 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_2303_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2303 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_76_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_9272_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_9272 <= ((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_l1_write_col_offset_1_phi_fu_3296_p8 <= ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3291;

    ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, trunc_ln151_1_reg_15803, ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4 <= trunc_ln151_1_reg_15803;
        else 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3172_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3168;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179, select_ln177_8_fu_3912_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4 <= select_ln177_8_fu_3912_p3;
        else 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3183_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3179;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190, select_ln177_9_fu_3920_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4 <= select_ln177_9_fu_3920_p3;
        else 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3194_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3190;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201, select_ln177_10_fu_3928_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4 <= select_ln177_10_fu_3928_p3;
        else 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3205_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3201;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212, select_ln177_11_fu_3936_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4 <= select_ln177_11_fu_3936_p3;
        else 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3216_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3212;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223, select_ln177_12_fu_3944_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4 <= select_ln177_12_fu_3944_p3;
        else 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3227_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3223;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234, select_ln177_13_fu_3952_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4 <= select_ln177_13_fu_3952_p3;
        else 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3238_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3234;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245, select_ln177_14_fu_3960_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4 <= select_ln177_14_fu_3960_p3;
        else 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3249_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3245;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256, select_ln177_15_fu_3968_p3)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4 <= select_ln177_15_fu_3968_p3;
        else 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3260_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3256;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4_assign_proc : process(and_ln151_reg_15985, ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4)
    begin
        if ((ap_const_lv1_1 = and_ln151_reg_15985)) then 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4 <= ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4;
        else 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106, ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148)
    begin
        if (((icmp_ln186_reg_16106 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln151_reg_15985))) then 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3151_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3148;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4_assign_proc : process(and_ln151_reg_15985, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3279)
    begin
        if ((ap_const_lv1_1 = and_ln151_reg_15985)) then 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3158;
        else 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3279;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3168 <= "X";
    ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3179 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3190 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3201 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3212 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3223 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3234 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3245 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3256 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3148 <= "X";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3158 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3279 <= "XXXXXXXX";

    ap_predicate_op266_write_state3_assign_proc : process(and_ln151_reg_15985, icmp_ln186_reg_16106)
    begin
                ap_predicate_op266_write_state3 <= ((icmp_ln186_reg_16106 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln151_reg_15985));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage29_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_start_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_start_pp0 <= ap_const_logic_1;
        else 
            ap_reset_start_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_14106_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14106_p1 <= grp_fu_14106_p10(8 - 1 downto 0);
    grp_fu_14106_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_14852),13));
    grp_fu_14106_p2 <= grp_fu_14106_p20(9 - 1 downto 0);
    grp_fu_14106_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_6_fu_4899_p3),13));
    grp_fu_14115_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14115_p1 <= grp_fu_14115_p10(8 - 1 downto 0);
    grp_fu_14115_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_15192),13));
    grp_fu_14124_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_14124_p1 <= zext_ln93_46_reg_15222(8 - 1 downto 0);
    grp_fu_14124_p2 <= grp_fu_14124_p20(10 - 1 downto 0);
    grp_fu_14124_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_51_fu_6984_p3),13));
    grp_fu_14132_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_14132_p1 <= grp_fu_14132_p10(8 - 1 downto 0);
    grp_fu_14132_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15357),13));
    grp_fu_14141_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_14141_p1 <= zext_ln93_136_reg_15364(8 - 1 downto 0);
    grp_fu_14147_p0 <= ap_const_lv12_D(5 - 1 downto 0);
    grp_fu_14147_p1 <= grp_fu_14147_p10(8 - 1 downto 0);
    grp_fu_14147_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_15333),12));
    grp_fu_14147_p2 <= grp_fu_14147_p20(9 - 1 downto 0);
    grp_fu_14147_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln106_39_reg_15404),12));
    grp_fu_14246_p0 <= grp_fu_14246_p00(5 - 1 downto 0);
    grp_fu_14246_p00 <= 
        ap_const_lv13_1FF3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF1;
    grp_fu_14246_p1 <= zext_ln171_188_reg_17700(8 - 1 downto 0);
    grp_fu_14246_p2 <= 
        sext_ln171_150_fu_13501_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_165_fu_13480_p1;
    grp_fu_14253_p0 <= select_ln171_81_reg_17849(5 - 1 downto 0);
    grp_fu_14253_p1 <= zext_ln171_114_reg_17455(8 - 1 downto 0);
    grp_fu_14253_p2 <= grp_fu_14253_p20(12 - 1 downto 0);
    grp_fu_14253_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_5_reg_17384),13));
    grp_fu_14260_p0 <= select_ln171_44_reg_17829(5 - 1 downto 0);
    grp_fu_14260_p1 <= zext_ln171_59_reg_16962(8 - 1 downto 0);
    grp_fu_14266_p0 <= grp_fu_14266_p00(5 - 1 downto 0);
    grp_fu_14266_p00 <= 
        ap_const_lv13_1FF5 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_3;
    grp_fu_14266_p1 <= zext_ln171_151_reg_17690(8 - 1 downto 0);
    grp_fu_14266_p2 <= grp_fu_14266_p20(9 - 1 downto 0);
    grp_fu_14266_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_98_fu_13968_p3),13));
    grp_fu_14273_p0 <= select_ln171_88_reg_17924(5 - 1 downto 0);
    grp_fu_14273_p1 <= zext_ln171_128_reg_16985(8 - 1 downto 0);
    grp_fu_3458_p2 <= std_logic_vector(unsigned(l1_write_row_offset) + unsigned(ap_const_lv8_1));
    grp_fu_3485_p3 <= 
        grp_fu_3463_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        grp_fu_3474_p8;
    grp_fu_3514_p3 <= 
        grp_fu_3492_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        grp_fu_3503_p8;
    grp_fu_3543_p3 <= 
        grp_fu_3521_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        grp_fu_3532_p8;
    icmp_ln115_1_fu_7636_p2 <= "1" when (signed(add_ln106_5_reg_15514) > signed(l1_maxes_1)) else "0";
    icmp_ln115_2_fu_8088_p2 <= "1" when (signed(add_ln106_6_reg_16387) > signed(l1_maxes_2)) else "0";
    icmp_ln115_3_fu_7438_p2 <= "1" when (signed(add_ln106_7_reg_15494) > signed(l1_maxes_3)) else "0";
    icmp_ln115_fu_7620_p2 <= "1" when (signed(add_ln106_4_reg_15508) > signed(l1_maxes_0)) else "0";
    icmp_ln118_fu_3657_p2 <= "1" when (trunc_ln33_fu_3603_p1 = ap_const_lv2_3) else "0";
    icmp_ln128_fu_7490_p2 <= "1" when (add_ln127_fu_7484_p2 = ap_const_lv16_81) else "0";
    icmp_ln132_fu_8121_p2 <= "1" when (add_ln131_fu_8116_p2 = ap_const_lv8_6) else "0";
    icmp_ln139_fu_7579_p2 <= "1" when (add_ln138_fu_7573_p2 = ap_const_lv16_100) else "0";
    icmp_ln143_fu_8146_p2 <= "1" when (add_ln142_fu_8141_p2 = ap_const_lv8_6) else "0";
    icmp_ln151_fu_7692_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_BFF)) else "0";
    icmp_ln161_1_fu_8005_p2 <= "1" when (unsigned(add_ln160_1_fu_7999_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln161_2_fu_8058_p2 <= "1" when (unsigned(add_ln160_2_fu_8052_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln161_fu_7929_p2 <= "1" when (unsigned(add_ln160_fu_7923_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln181_1_fu_3828_p2 <= "1" when (signed(add_ln171_67_reg_17787) > signed(l2_maxes_1)) else "0";
    icmp_ln181_2_fu_3840_p2 <= "1" when (signed(add_ln171_85_reg_17793) > signed(l2_maxes_2)) else "0";
    icmp_ln181_3_fu_3852_p2 <= "1" when (signed(add_ln171_103_reg_17897) > signed(l2_maxes_3)) else "0";
    icmp_ln181_4_fu_3864_p2 <= "1" when (signed(add_ln171_112_reg_17940) > signed(l2_maxes_4)) else "0";
    icmp_ln181_5_fu_3876_p2 <= "1" when (signed(add_ln171_130_reg_17913) > signed(l2_maxes_5)) else "0";
    icmp_ln181_6_fu_3888_p2 <= "1" when (signed(add_ln171_144_reg_17929) > signed(l2_maxes_6)) else "0";
    icmp_ln181_7_fu_3900_p2 <= "1" when (signed(add_ln171_145_reg_17946) > signed(l2_maxes_7)) else "0";
    icmp_ln181_fu_3816_p2 <= "1" when (signed(add_ln171_48_reg_17781) > signed(l2_maxes_0)) else "0";
    icmp_ln186_fu_7778_p2 <= "1" when (trunc_ln151_fu_7684_p1 = ap_const_lv3_7) else "0";
    icmp_ln203_fu_7796_p2 <= "1" when (add_ln202_fu_7790_p2 = ap_const_lv16_80) else "0";
    icmp_ln207_fu_14092_p2 <= "1" when (add_ln206_fu_14087_p2 = ap_const_lv8_6) else "0";
    icmp_ln216_fu_3669_p2 <= "1" when (add_ln215_fu_3663_p2 = ap_const_lv32_10200) else "0";
    icmp_ln220_fu_8412_p2 <= "1" when (add_ln219_fu_8406_p2 = ap_const_lv8_6) else "0";
    icmp_ln225_fu_7822_p2 <= "1" when (add_ln224_fu_7816_p2 = ap_const_lv32_10400) else "0";
    icmp_ln33_fu_3611_p2 <= "1" when (unsigned(trunc_ln33_1_fu_3607_p1) < unsigned(ap_const_lv9_C0)) else "0";
    icmp_ln42_1_fu_4207_p2 <= "1" when (add_ln41_1_reg_14369 = ap_const_lv8_3) else "0";
    icmp_ln42_2_fu_4263_p2 <= "1" when (add_ln41_2_fu_4257_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_3_fu_4321_p2 <= "1" when (add_ln41_3_fu_4316_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_4_fu_4357_p2 <= "1" when (add_ln41_4_fu_4351_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_5_fu_4426_p2 <= "1" when (add_ln41_5_fu_4420_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_6_fu_4482_p2 <= "1" when (add_ln41_6_reg_14586 = ap_const_lv8_3) else "0";
    icmp_ln42_7_fu_4504_p2 <= "1" when (add_ln41_7_fu_4498_p2 = ap_const_lv8_3) else "0";
    icmp_ln42_fu_4068_p2 <= "1" when (add_ln41_fu_4063_p2 = ap_const_lv8_3) else "0";
    icmp_ln51_fu_3623_p2 <= "1" when (trunc_ln33_1_fu_3607_p1 = ap_const_lv9_5F) else "0";
    icmp_ln57_fu_3617_p2 <= "1" when (trunc_ln33_1_fu_3607_p1 = ap_const_lv9_1FF) else "0";
    icmp_ln61_fu_3698_p2 <= "1" when (grp_fu_3458_p2 = ap_const_lv8_6) else "0";
    icmp_ln67_fu_3639_p2 <= "1" when (tmp_28_fu_3629_p4 = ap_const_lv22_0) else "0";
    icmp_ln81_1_fu_4721_p2 <= "1" when (unsigned(add_ln80_1_fu_4715_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln81_2_fu_4774_p2 <= "1" when (unsigned(add_ln80_2_fu_4768_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln81_fu_4637_p2 <= "1" when (unsigned(add_ln80_fu_4631_p2) > unsigned(ap_const_lv8_5)) else "0";

    in_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln33_reg_14280)
    begin
        if (((icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_0_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_0) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_1_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_1) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_2_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_2) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_3_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_0_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_3) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_4_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_0_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_0) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_4) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_5_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_0_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_0_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (trunc_ln40_8_reg_14604 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_0)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_1)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_2)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_3)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_4)) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_0_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_1_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_0) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_1_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_1_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_1) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_2_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_1_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_2) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_3_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_1_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_3) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_4_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_1_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln40_8_reg_14604 = ap_const_lv2_1) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_4) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_5_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_1_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_1_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_7_reg_14582 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_6_reg_14572 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_5_reg_14544 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_4_reg_14533 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (trunc_ln40_8_reg_14604 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_0)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_1)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_2)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_3)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_4)) and (trunc_ln40_fu_3770_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_0_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_2_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14582 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14582 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14572 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14572 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14544 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14544 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14533 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14533 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14604 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14604 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3770_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3770_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3774_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_1_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_2_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14582 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14582 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14572 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14572 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14544 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14544 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14533 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14533 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14604 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14604 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3770_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3770_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3774_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_2_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_2_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14582 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14582 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14572 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14572 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14544 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14544 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14533 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14533 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14604 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14604 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3770_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3770_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3774_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_3_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_2_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14582 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14582 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14572 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14572 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14544 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14544 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14533 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14533 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14604 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14604 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3770_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3770_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3774_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_4_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_2_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14582 = ap_const_lv2_0)) and not((trunc_ln40_7_reg_14582 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14572 = ap_const_lv2_0)) and not((trunc_ln40_6_reg_14572 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14544 = ap_const_lv2_0)) and not((trunc_ln40_5_reg_14544 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14533 = ap_const_lv2_0)) and not((trunc_ln40_4_reg_14533 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0)) and not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0)) and not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14604 = ap_const_lv2_0)) and not((trunc_ln40_8_reg_14604 = ap_const_lv2_1)) and (trunc_ln40_1_reg_14347 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3770_p1 = ap_const_lv2_0)) and not((trunc_ln40_fu_3770_p1 = ap_const_lv2_1)) and (trunc_ln40_1_fu_3774_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, zext_ln93_8_fu_4686_p1, ap_block_pp0_stage10, zext_ln93_fu_7523_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address0 <= zext_ln93_fu_7523_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_5_address0 <= zext_ln93_8_fu_4686_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, zext_ln40_fu_3744_p1, zext_ln40_1_fu_4121_p1, ap_block_pp0_stage2, zext_ln40_2_fu_4231_p1, ap_block_pp0_stage3, zext_ln40_3_fu_4295_p1, ap_block_pp0_stage4, zext_ln40_4_fu_4378_p1, ap_block_pp0_stage5, zext_ln40_5_fu_4450_p1, ap_block_pp0_stage6, zext_ln40_6_fu_4545_p1, ap_block_pp0_stage7, zext_ln40_7_fu_4590_p1, ap_block_pp0_stage8, zext_ln93_4_fu_7551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address1 <= zext_ln93_4_fu_7551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_address1 <= zext_ln40_7_fu_4590_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_address1 <= zext_ln40_6_fu_4545_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_address1 <= zext_ln40_5_fu_4450_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_address1 <= zext_ln40_4_fu_4378_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_address1 <= zext_ln40_3_fu_4295_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_address1 <= zext_ln40_2_fu_4231_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_address1 <= zext_ln40_1_fu_4121_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_address1 <= zext_ln40_fu_3744_p1(9 - 1 downto 0);
            else 
                l1_stripes_2_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)))) then 
            l1_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            l1_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, tmp_data_V_1_reg_14327, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14375, p_Result_3_reg_14397, p_Result_4_reg_14419, p_Result_5_reg_14441, p_Result_6_reg_14463, p_Result_7_reg_14485, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, trunc_ln681_fu_3722_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_d1 <= p_Result_7_reg_14485;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_d1 <= p_Result_6_reg_14463;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_d1 <= p_Result_5_reg_14441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_d1 <= p_Result_4_reg_14419;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_d1 <= p_Result_3_reg_14397;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_d1 <= p_Result_s_reg_14375;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_d1 <= tmp_data_V_1_reg_14327(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_d1 <= trunc_ln681_fu_3722_p1;
            else 
                l1_stripes_2_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln33_reg_14280, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, trunc_ln40_fu_3770_p1, trunc_ln40_1_fu_3774_p1, trunc_ln40_1_reg_14347, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln40_2_fu_4143_p1, trunc_ln40_3_fu_4253_p1, trunc_ln40_4_reg_14533, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln40_5_reg_14544, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln40_6_reg_14572, trunc_ln40_7_reg_14582, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln40_8_reg_14604, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln40_7_reg_14582 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_7_reg_14582 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_6_reg_14572 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_6_reg_14572 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_5_reg_14544 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_5_reg_14544 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_4_reg_14533 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_4_reg_14533 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_2_fu_4143_p1 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_3_fu_4253_p1 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln40_8_reg_14604 = ap_const_lv2_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_0)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_2)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_3)) and not((trunc_ln40_8_reg_14604 = ap_const_lv2_1)) and not((trunc_ln40_1_reg_14347 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or (not((trunc_ln40_fu_3770_p1 = ap_const_lv2_0)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_0)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_1)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_2)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_3)) and not((trunc_ln40_1_fu_3774_p1 = ap_const_lv3_4)) and not((trunc_ln40_fu_3770_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln33_reg_14280 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_0_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_0_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_0_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_0_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_0_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_0_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_0_d1 <= select_ln115_fu_7625_p3(12 downto 5);

    l2_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_0))) then 
            l2_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_1_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_1_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_0_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_1_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_1_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_0_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_1_d1 <= select_ln115_fu_7625_p3(12 downto 5);

    l2_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_1))) then 
            l2_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_2_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_2_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_0_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_2_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_2_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_0_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_2_d1 <= select_ln115_fu_7625_p3(12 downto 5);

    l2_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_2))) then 
            l2_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_3_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_3_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_0_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_3_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_3_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_0_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_3_d1 <= select_ln115_fu_7625_p3(12 downto 5);

    l2_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_3))) then 
            l2_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_4_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_4_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_0_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_4_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_4_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_0_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_4_d1 <= select_ln115_fu_7625_p3(12 downto 5);

    l2_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_4))) then 
            l2_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_5_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_5_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_0_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_5_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_0_5_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_0_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_5_d1 <= select_ln115_fu_7625_p3(12 downto 5);

    l2_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((not((trunc_ln123_reg_15552 = ap_const_lv3_0)) and not((trunc_ln123_reg_15552 = ap_const_lv3_1)) and not((trunc_ln123_reg_15552 = ap_const_lv3_2)) and not((trunc_ln123_reg_15552 = ap_const_lv3_3)) and not((trunc_ln123_reg_15552 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_0_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_0_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_1_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_0_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_0_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_1_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_0_d1 <= select_ln115_1_fu_7641_p3(12 downto 5);

    l2_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_0))) then 
            l2_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_1_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_1_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_1_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_1_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_1_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_1_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_1_d1 <= select_ln115_1_fu_7641_p3(12 downto 5);

    l2_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_1))) then 
            l2_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_2_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_2_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_1_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_2_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_2_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_1_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_2_d1 <= select_ln115_1_fu_7641_p3(12 downto 5);

    l2_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_2))) then 
            l2_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_3_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_3_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_1_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_3_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_3_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_1_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_3_d1 <= select_ln115_1_fu_7641_p3(12 downto 5);

    l2_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_3))) then 
            l2_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_4_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_4_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_1_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_4_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_4_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_1_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_4_d1 <= select_ln115_1_fu_7641_p3(12 downto 5);

    l2_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_4))) then 
            l2_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, ap_CS_fsm_pp0_stage16, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_5_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_5_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_1_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln123_reg_15530, ap_CS_fsm_pp0_stage15, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_1_5_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_1_5_address1 <= zext_ln123_reg_15530(8 - 1 downto 0);
            else 
                l2_stripes_1_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_5_d1 <= select_ln115_1_fu_7641_p3(12 downto 5);

    l2_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((not((trunc_ln123_reg_15552 = ap_const_lv3_0)) and not((trunc_ln123_reg_15552 = ap_const_lv3_1)) and not((trunc_ln123_reg_15552 = ap_const_lv3_2)) and not((trunc_ln123_reg_15552 = ap_const_lv3_3)) and not((trunc_ln123_reg_15552 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
            l2_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_2_0_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_0_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_2_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_2_0_addr_reg_15773, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_0_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_0_address1 <= l2_stripes_2_0_addr_reg_15773;
            else 
                l2_stripes_2_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_0_d1 <= select_ln115_2_fu_8093_p3(12 downto 5);

    l2_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_0))) then 
            l2_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_2_1_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_1_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_2_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_2_1_addr_reg_15778, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_1_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_1_address1 <= l2_stripes_2_1_addr_reg_15778;
            else 
                l2_stripes_2_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_1_d1 <= select_ln115_2_fu_8093_p3(12 downto 5);

    l2_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_1))) then 
            l2_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_2_2_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_2_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_2_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_2_2_addr_reg_15783, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_2_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_2_address1 <= l2_stripes_2_2_addr_reg_15783;
            else 
                l2_stripes_2_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_2_d1 <= select_ln115_2_fu_8093_p3(12 downto 5);

    l2_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_2))) then 
            l2_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_2_3_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_3_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_2_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_2_3_addr_reg_15788, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_3_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_3_address1 <= l2_stripes_2_3_addr_reg_15788;
            else 
                l2_stripes_2_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_3_d1 <= select_ln115_2_fu_8093_p3(12 downto 5);

    l2_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_3))) then 
            l2_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_2_4_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_4_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_2_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_2_4_addr_reg_15793, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_4_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_4_address1 <= l2_stripes_2_4_addr_reg_15793;
            else 
                l2_stripes_2_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_4_d1 <= select_ln115_2_fu_8093_p3(12 downto 5);

    l2_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (trunc_ln123_reg_15552 = ap_const_lv3_4))) then 
            l2_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln171_reg_16002, zext_ln171_35_reg_16335, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage19, ap_block_pp0_stage20)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
                l2_stripes_2_5_address0 <= zext_ln171_35_reg_16335(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_5_address0 <= zext_ln171_reg_16002(8 - 1 downto 0);
            else 
                l2_stripes_2_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, l2_stripes_2_5_addr_reg_15798, zext_ln171_18_reg_16054, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_2_5_address1 <= zext_ln171_18_reg_16054(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_5_address1 <= l2_stripes_2_5_addr_reg_15798;
            else 
                l2_stripes_2_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)))) then 
            l2_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_5_d1 <= select_ln115_2_fu_8093_p3(12 downto 5);

    l2_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, trunc_ln123_reg_15552, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((not((trunc_ln123_reg_15552 = ap_const_lv3_0)) and not((trunc_ln123_reg_15552 = ap_const_lv3_1)) and not((trunc_ln123_reg_15552 = ap_const_lv3_2)) and not((trunc_ln123_reg_15552 = ap_const_lv3_3)) and not((trunc_ln123_reg_15552 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then 
            l2_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln171_fu_7752_p1, ap_CS_fsm_pp0_stage16, zext_ln171_35_fu_7878_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_0_address0 <= zext_ln171_35_fu_7878_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_0_address0 <= zext_ln171_fu_7752_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_0_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, zext_ln123_fu_7454_p1, ap_CS_fsm_pp0_stage15, zext_ln171_18_fu_7768_p1, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_0_address1 <= zext_ln171_18_fu_7768_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                l2_stripes_3_0_address1 <= zext_ln123_fu_7454_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_0_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_3_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)))) then 
            l2_stripes_3_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_0_d1 <= select_ln115_3_fu_7443_p3(12 downto 5);

    l2_stripes_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, trunc_ln123_fu_7464_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (trunc_ln123_fu_7464_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then 
            l2_stripes_3_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln171_fu_7752_p1, ap_CS_fsm_pp0_stage16, zext_ln171_35_fu_7878_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_1_address0 <= zext_ln171_35_fu_7878_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_1_address0 <= zext_ln171_fu_7752_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_1_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, zext_ln123_fu_7454_p1, ap_CS_fsm_pp0_stage15, zext_ln171_18_fu_7768_p1, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_1_address1 <= zext_ln171_18_fu_7768_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                l2_stripes_3_1_address1 <= zext_ln123_fu_7454_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_1_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_3_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)))) then 
            l2_stripes_3_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_1_d1 <= select_ln115_3_fu_7443_p3(12 downto 5);

    l2_stripes_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, trunc_ln123_fu_7464_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (trunc_ln123_fu_7464_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then 
            l2_stripes_3_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln171_fu_7752_p1, ap_CS_fsm_pp0_stage16, zext_ln171_35_fu_7878_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_2_address0 <= zext_ln171_35_fu_7878_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_2_address0 <= zext_ln171_fu_7752_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_2_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, zext_ln123_fu_7454_p1, ap_CS_fsm_pp0_stage15, zext_ln171_18_fu_7768_p1, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_2_address1 <= zext_ln171_18_fu_7768_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                l2_stripes_3_2_address1 <= zext_ln123_fu_7454_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_2_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_3_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)))) then 
            l2_stripes_3_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_2_d1 <= select_ln115_3_fu_7443_p3(12 downto 5);

    l2_stripes_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, trunc_ln123_fu_7464_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (trunc_ln123_fu_7464_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then 
            l2_stripes_3_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln171_fu_7752_p1, ap_CS_fsm_pp0_stage16, zext_ln171_35_fu_7878_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_3_address0 <= zext_ln171_35_fu_7878_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_3_address0 <= zext_ln171_fu_7752_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_3_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, zext_ln123_fu_7454_p1, ap_CS_fsm_pp0_stage15, zext_ln171_18_fu_7768_p1, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_3_address1 <= zext_ln171_18_fu_7768_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                l2_stripes_3_3_address1 <= zext_ln123_fu_7454_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_3_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_3_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)))) then 
            l2_stripes_3_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_3_d1 <= select_ln115_3_fu_7443_p3(12 downto 5);

    l2_stripes_3_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, trunc_ln123_fu_7464_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (trunc_ln123_fu_7464_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then 
            l2_stripes_3_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln171_fu_7752_p1, ap_CS_fsm_pp0_stage16, zext_ln171_35_fu_7878_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_4_address0 <= zext_ln171_35_fu_7878_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_4_address0 <= zext_ln171_fu_7752_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_4_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, zext_ln123_fu_7454_p1, ap_CS_fsm_pp0_stage15, zext_ln171_18_fu_7768_p1, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_4_address1 <= zext_ln171_18_fu_7768_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                l2_stripes_3_4_address1 <= zext_ln123_fu_7454_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_4_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_3_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)))) then 
            l2_stripes_3_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_4_d1 <= select_ln115_3_fu_7443_p3(12 downto 5);

    l2_stripes_3_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, trunc_ln123_fu_7464_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (trunc_ln123_fu_7464_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then 
            l2_stripes_3_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, zext_ln171_fu_7752_p1, ap_CS_fsm_pp0_stage16, zext_ln171_35_fu_7878_p1, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_3_5_address0 <= zext_ln171_35_fu_7878_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_5_address0 <= zext_ln171_fu_7752_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_5_address0 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, zext_ln123_fu_7454_p1, ap_CS_fsm_pp0_stage15, zext_ln171_18_fu_7768_p1, ap_block_pp0_stage14, ap_block_pp0_stage15)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                l2_stripes_3_5_address1 <= zext_ln171_18_fu_7768_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                l2_stripes_3_5_address1 <= zext_ln123_fu_7454_p1(8 - 1 downto 0);
            else 
                l2_stripes_3_5_address1 <= "XXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)))) then 
            l2_stripes_3_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)))) then 
            l2_stripes_3_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_5_d1 <= select_ln115_3_fu_7443_p3(12 downto 5);

    l2_stripes_3_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln67_reg_14292, icmp_ln118_reg_14309, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, trunc_ln123_fu_7464_p1)
    begin
        if ((not((trunc_ln123_fu_7464_p1 = ap_const_lv3_0)) and not((trunc_ln123_fu_7464_p1 = ap_const_lv3_1)) and not((trunc_ln123_fu_7464_p1 = ap_const_lv3_2)) and not((trunc_ln123_fu_7464_p1 = ap_const_lv3_3)) and not((trunc_ln123_fu_7464_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln67_reg_14292 = ap_const_lv1_0) and (icmp_ln118_reg_14309 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then 
            l2_stripes_3_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    local_col_index_fu_7734_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(zext_ln156_fu_7730_p1));
    mul_ln171_10_fu_8666_p1 <= zext_ln171_59_reg_16962(8 - 1 downto 0);
    mul_ln171_10_fu_8666_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln171_10_fu_8666_p1))), 13));
    mul_ln171_11_fu_8307_p1 <= mul_ln171_11_fu_8307_p10(8 - 1 downto 0);
    mul_ln171_11_fu_8307_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_5_fu_8296_p3),13));
    mul_ln171_11_fu_8307_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln171_11_fu_8307_p1), 13));
    mul_ln171_13_fu_14191_p0 <= mul_ln171_13_fu_14191_p00(5 - 1 downto 0);
    mul_ln171_13_fu_14191_p00 <= 
        ap_const_lv12_E when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv12_D;
    mul_ln171_13_fu_14191_p1 <= mul_ln171_13_fu_14191_p10(8 - 1 downto 0);
    mul_ln171_13_fu_14191_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_6_reg_17272),12));
    mul_ln171_14_fu_14197_p0 <= mul_ln171_14_fu_14197_p00(5 - 1 downto 0);
    mul_ln171_14_fu_14197_p00 <= 
        ap_const_lv13_1FF3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_A;
    mul_ln171_14_fu_14197_p1 <= mul_ln171_14_fu_14197_p10(8 - 1 downto 0);
    mul_ln171_14_fu_14197_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_6_reg_17272),13));
    mul_ln171_15_fu_14203_p0 <= mul_ln171_15_fu_14203_p00(5 - 1 downto 0);
    mul_ln171_15_fu_14203_p00 <= 
        ap_const_lv13_B when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln171_15_fu_14203_p1 <= mul_ln171_15_fu_14203_p10(8 - 1 downto 0);
    mul_ln171_15_fu_14203_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_8_reg_17330),13));
    mul_ln171_16_fu_14209_p0 <= mul_ln171_16_fu_14209_p00(5 - 1 downto 0);
    mul_ln171_16_fu_14209_p00 <= 
        ap_const_lv12_A when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv12_B;
    mul_ln171_16_fu_14209_p1 <= zext_ln171_90_fu_11318_p1(8 - 1 downto 0);
    mul_ln171_17_fu_14215_p0 <= mul_ln171_17_fu_14215_p00(5 - 1 downto 0);
    mul_ln171_17_fu_14215_p00 <= 
        ap_const_lv13_B when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF1;
    mul_ln171_17_fu_14215_p1 <= zext_ln171_97_reg_17429(8 - 1 downto 0);
    mul_ln171_18_fu_14220_p0 <= mul_ln171_18_fu_14220_p00(5 - 1 downto 0);
    mul_ln171_18_fu_14220_p00 <= 
        ap_const_lv13_7 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln171_18_fu_14220_p1 <= zext_ln171_97_reg_17429(8 - 1 downto 0);
    mul_ln171_19_fu_14168_p0 <= mul_ln171_19_fu_14168_p00(5 - 1 downto 0);
    mul_ln171_19_fu_14168_p00 <= 
        ap_const_lv13_1FF5 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF4;
    mul_ln171_19_fu_14168_p1 <= mul_ln171_19_fu_14168_p10(8 - 1 downto 0);
    mul_ln171_19_fu_14168_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_9_reg_16976),13));
    mul_ln171_1_fu_8471_p1 <= zext_ln171_1_fu_8468_p1(8 - 1 downto 0);
    mul_ln171_1_fu_8471_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln171_1_fu_8471_p1), 13));
    mul_ln171_20_fu_10537_p1 <= zext_ln171_103_reg_17133(8 - 1 downto 0);
    mul_ln171_20_fu_10537_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln171_20_fu_10537_p1), 13));
    mul_ln171_21_fu_14230_p0 <= mul_ln171_21_fu_14230_p00(5 - 1 downto 0);
    mul_ln171_21_fu_14230_p00 <= 
        ap_const_lv13_1FF3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_E;
    mul_ln171_21_fu_14230_p1 <= zext_ln171_103_reg_17133(8 - 1 downto 0);
    mul_ln171_22_fu_14235_p0 <= mul_ln171_22_fu_14235_p00(5 - 1 downto 0);
    mul_ln171_22_fu_14235_p00 <= 
        ap_const_lv13_1FFB when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln171_22_fu_14235_p1 <= zext_ln171_103_reg_17133(8 - 1 downto 0);
    mul_ln171_23_fu_14225_p0 <= mul_ln171_23_fu_14225_p00(5 - 1 downto 0);
    mul_ln171_23_fu_14225_p00 <= 
        ap_const_lv13_1FFD when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF3;
    mul_ln171_23_fu_14225_p1 <= zext_ln171_114_reg_17455(8 - 1 downto 0);
    mul_ln171_25_fu_11711_p1 <= zext_ln171_128_reg_16985(8 - 1 downto 0);
    mul_ln171_25_fu_11711_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_D) * unsigned(mul_ln171_25_fu_11711_p1), 13));
    mul_ln171_27_fu_14162_p0 <= mul_ln171_27_fu_14162_p00(5 - 1 downto 0);
    mul_ln171_27_fu_14162_p00 <= 
        ap_const_lv13_D when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF4;
    mul_ln171_27_fu_14162_p1 <= mul_ln171_27_fu_14162_p10(8 - 1 downto 0);
    mul_ln171_27_fu_14162_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_11_reg_16881),13));
    mul_ln171_29_fu_11930_p1 <= mul_ln171_29_fu_11930_p10(8 - 1 downto 0);
    mul_ln171_29_fu_11930_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_15_fu_11919_p3),13));
    mul_ln171_29_fu_11930_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln171_29_fu_11930_p1))), 13));
    mul_ln171_2_fu_8516_p1 <= mul_ln171_2_fu_8516_p10(8 - 1 downto 0);
    mul_ln171_2_fu_8516_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_reg_17032),12));
    mul_ln171_2_fu_8516_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_D) * unsigned(mul_ln171_2_fu_8516_p1), 12));
    mul_ln171_30_fu_12604_p1 <= mul_ln171_30_fu_12604_p10(8 - 1 downto 0);
    mul_ln171_30_fu_12604_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_17_reg_17665),13));
    mul_ln171_30_fu_12604_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln171_30_fu_12604_p1))), 13));
    mul_ln171_31_fu_14240_p0 <= mul_ln171_31_fu_14240_p00(5 - 1 downto 0);
    mul_ln171_31_fu_14240_p00 <= 
        ap_const_lv13_3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF3;
    mul_ln171_31_fu_14240_p1 <= mul_ln171_31_fu_14240_p10(8 - 1 downto 0);
    mul_ln171_31_fu_14240_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_19_reg_17839),13));
    mul_ln171_32_fu_13059_p1 <= mul_ln171_32_fu_13059_p10(8 - 1 downto 0);
    mul_ln171_32_fu_13059_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3514_p3),13));
    mul_ln171_32_fu_13059_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln171_32_fu_13059_p1))), 13));
    mul_ln171_34_fu_13281_p1 <= zext_ln171_188_reg_17700(8 - 1 downto 0);
    mul_ln171_34_fu_13281_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln171_34_fu_13281_p1))), 13));
    mul_ln171_3_fu_8390_p1 <= mul_ln171_3_fu_8390_p10(8 - 1 downto 0);
    mul_ln171_3_fu_8390_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_1_reg_16759),12));
    mul_ln171_3_fu_8390_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_B) * unsigned(mul_ln171_3_fu_8390_p1), 12));
    mul_ln171_4_fu_8199_p1 <= mul_ln171_4_fu_8199_p10(8 - 1 downto 0);
    mul_ln171_4_fu_8199_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_1_fu_8188_p3),13));
    mul_ln171_4_fu_8199_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln171_4_fu_8199_p1))), 13));
    mul_ln171_5_fu_8594_p1 <= zext_ln171_25_reg_17234(8 - 1 downto 0);
    mul_ln171_5_fu_8594_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln171_5_fu_8594_p1))), 13));
    mul_ln171_6_fu_14180_p0 <= select_ln171_4_reg_17159(5 - 1 downto 0);
    mul_ln171_6_fu_14180_p1 <= mul_ln171_6_fu_14180_p10(8 - 1 downto 0);
    mul_ln171_6_fu_14180_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_2_reg_17169),13));
    mul_ln171_7_fu_14156_p0 <= mul_ln171_7_fu_14156_p00(5 - 1 downto 0);
    mul_ln171_7_fu_14156_p00 <= 
        ap_const_lv13_1FF5 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_5;
    mul_ln171_7_fu_14156_p1 <= mul_ln171_7_fu_14156_p10(8 - 1 downto 0);
    mul_ln171_7_fu_14156_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_3_reg_16580),13));
    mul_ln171_8_fu_8651_p1 <= zext_ln171_34_reg_16780(8 - 1 downto 0);
    mul_ln171_8_fu_8651_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_D) * unsigned(mul_ln171_8_fu_8651_p1), 13));
    mul_ln171_9_fu_14185_p0 <= mul_ln171_9_fu_14185_p00(5 - 1 downto 0);
    mul_ln171_9_fu_14185_p00 <= 
        ap_const_lv12_7 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv12_D;
    mul_ln171_9_fu_14185_p1 <= mul_ln171_9_fu_14185_p10(8 - 1 downto 0);
    mul_ln171_9_fu_14185_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_4_reg_17245),12));
    mul_ln171_fu_14174_p0 <= mul_ln171_fu_14174_p00(5 - 1 downto 0);
    mul_ln171_fu_14174_p00 <= 
        ap_const_lv13_1FF2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln171_fu_14174_p1 <= zext_ln171_1_fu_8468_p1(8 - 1 downto 0);
    or_ln1_fu_8037_p3 <= (ap_const_lv1_1 & tmp_86_reg_15989);
    or_ln216_1_fu_8444_p2 <= (icmp_ln216_reg_14313 or ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3436);
    or_ln216_fu_8432_p2 <= (icmp_ln216_reg_14313 or ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3414);
    or_ln225_fu_4045_p2 <= (icmp_ln225_reg_16120 or ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3271_p4);
    or_ln42_1_fu_4367_p2 <= (icmp_ln42_3_fu_4321_p2 or icmp_ln42_2_reg_14516);
    or_ln42_2_fu_4372_p2 <= (or_ln42_fu_4363_p2 or or_ln42_1_fu_4367_p2);
    or_ln42_3_fu_4510_p2 <= (icmp_ln42_5_reg_14576 or icmp_ln42_4_reg_14553);
    or_ln42_4_fu_4514_p2 <= (icmp_ln42_7_fu_4504_p2 or icmp_ln42_6_fu_4482_p2);
    or_ln42_5_fu_4520_p2 <= (or_ln42_4_fu_4514_p2 or or_ln42_3_fu_4510_p2);
    or_ln42_6_fu_4526_p2 <= (or_ln42_5_fu_4520_p2 or or_ln42_2_reg_14560);
    or_ln42_fu_4363_p2 <= (icmp_ln42_reg_14354 or icmp_ln42_1_reg_14507);
    or_ln_fu_4753_p3 <= (ap_const_lv1_1 & tmp_81_reg_14301);
    out_r_TDATA <= (((((((select_ln177_15_fu_3968_p3 & select_ln177_14_fu_3960_p3) & select_ln177_13_fu_3952_p3) & select_ln177_12_fu_3944_p3) & select_ln177_11_fu_3936_p3) & select_ln177_10_fu_3928_p3) & select_ln177_9_fu_3920_p3) & select_ln177_8_fu_3912_p3);

    out_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, out_r_TREADY, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, and_ln151_reg_15985, icmp_ln186_reg_16106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln186_reg_16106 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln151_reg_15985) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TKEEP <= ap_const_lv16_FFFF;
    out_r_TLAST <= tmp_last_V_reg_16110;
    out_r_TSTRB <= ap_const_lv16_0;

    out_r_TVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage9, ap_predicate_op266_write_state3, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_predicate_op266_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln115_1_fu_7641_p3 <= 
        add_ln106_5_reg_15514 when (icmp_ln115_1_fu_7636_p2(0) = '1') else 
        l1_maxes_1;
    select_ln115_2_fu_8093_p3 <= 
        add_ln106_6_reg_16387 when (icmp_ln115_2_fu_8088_p2(0) = '1') else 
        l1_maxes_2;
    select_ln115_3_fu_7443_p3 <= 
        add_ln106_7_reg_15494 when (icmp_ln115_3_fu_7438_p2(0) = '1') else 
        l1_maxes_3;
    select_ln115_fu_7625_p3 <= 
        add_ln106_4_reg_15508 when (icmp_ln115_fu_7620_p2(0) = '1') else 
        l1_maxes_0;
    select_ln128_1_fu_8135_p3 <= 
        select_ln132_fu_8127_p3 when (icmp_ln128_reg_15556(0) = '1') else 
        l2_write_row_offset_2_reg_15500;
    select_ln128_fu_7496_p3 <= 
        ap_const_lv16_1 when (icmp_ln128_fu_7490_p2(0) = '1') else 
        add_ln127_fu_7484_p2;
    select_ln132_fu_8127_p3 <= 
        ap_const_lv8_0 when (icmp_ln132_fu_8121_p2(0) = '1') else 
        add_ln131_fu_8116_p2;
    select_ln139_1_fu_8160_p3 <= 
        select_ln143_fu_8152_p3 when (icmp_ln139_reg_15747(0) = '1') else 
        l1_read_row_offset_l_1_reg_14628;
    select_ln139_fu_7585_p3 <= 
        ap_const_lv16_0 when (icmp_ln139_fu_7579_p2(0) = '1') else 
        add_ln138_fu_7573_p2;
    select_ln143_fu_8152_p3 <= 
        ap_const_lv8_0 when (icmp_ln143_fu_8146_p2(0) = '1') else 
        add_ln142_fu_8141_p2;
    select_ln153_10_fu_8761_p3 <= 
        tmp_50_fu_8739_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_51_fu_8750_p8;
    select_ln153_11_fu_8243_p3 <= 
        tmp_52_fu_8215_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_53_fu_8226_p8;
    select_ln153_12_fu_11890_p3 <= 
        tmp_54_fu_11868_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_55_fu_11879_p8;
    select_ln153_15_fu_11919_p3 <= 
        tmp_60_fu_11897_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_61_fu_11908_p8;
    select_ln153_16_fu_11947_p3 <= 
        tmp_62_fu_11936_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_61_fu_11908_p8;
    select_ln153_17_fu_11975_p3 <= 
        tmp_62_fu_11936_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_63_fu_11964_p8;
    select_ln153_19_fu_13364_p3 <= 
        tmp_66_reg_17766 when (trunc_ln151_1_reg_15803(0) = '1') else 
        grp_fu_3503_p8;
    select_ln153_1_fu_8188_p3 <= 
        tmp_32_fu_8166_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_33_fu_8177_p8;
    select_ln153_23_fu_13416_p3 <= 
        grp_fu_3521_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_73_fu_13405_p8;
    select_ln153_24_fu_8790_p3 <= 
        tmp_74_fu_8768_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_75_fu_8779_p8;
    select_ln153_25_fu_8808_p3 <= 
        tmp_76_fu_8797_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_75_fu_8779_p8;
    select_ln153_26_fu_8837_p3 <= 
        tmp_77_fu_8815_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_78_fu_8826_p8;
    select_ln153_2_fu_8506_p3 <= 
        tmp_34_fu_8484_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_35_fu_8495_p8;
    select_ln153_3_fu_7985_p3 <= 
        tmp_36_fu_7955_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_37_fu_7967_p8;
    select_ln153_4_fu_8547_p3 <= 
        tmp_38_fu_8525_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_39_fu_8536_p8;
    select_ln153_5_fu_8296_p3 <= 
        tmp_40_fu_8274_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_41_fu_8285_p8;
    select_ln153_6_fu_8638_p3 <= 
        tmp_42_fu_8616_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_43_fu_8627_p8;
    select_ln153_7_fu_8703_p3 <= 
        tmp_44_fu_8681_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_45_fu_8692_p8;
    select_ln153_8_fu_8732_p3 <= 
        tmp_46_fu_8710_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_47_fu_8721_p8;
    select_ln153_9_fu_8335_p3 <= 
        tmp_48_fu_8313_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_49_fu_8324_p8;
    select_ln153_fu_8380_p3 <= 
        tmp_30_fu_8352_p8 when (trunc_ln151_1_reg_15803(0) = '1') else 
        tmp_31_fu_8369_p8;
    select_ln160_fu_7992_p3 <= 
        ap_const_lv8_2 when (tmp_86_reg_15989(0) = '1') else 
        ap_const_lv8_1;
    select_ln161_1_fu_8029_p3 <= 
        add_ln161_1_fu_8023_p2 when (icmp_ln161_1_fu_8005_p2(0) = '1') else 
        add_ln163_1_fu_8017_p2;
    select_ln161_2_fu_8076_p3 <= 
        add_ln161_2_fu_8070_p2 when (icmp_ln161_2_fu_8058_p2(0) = '1') else 
        add_ln163_2_fu_8064_p2;
    select_ln161_fu_7947_p3 <= 
        add_ln161_fu_7941_p2 when (icmp_ln161_fu_7929_p2(0) = '1') else 
        add_ln163_fu_7935_p2;
    select_ln171_100_fu_12375_p3 <= 
        sext_ln171_137_fu_12371_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_149_fu_12350_p1;
    select_ln171_101_fu_12410_p3 <= 
        sub_ln171_104_fu_12404_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_152_fu_12389_p1;
    select_ln171_102_fu_12445_p3 <= 
        sext_ln171_140_fu_12441_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_155_fu_12431_p1;
    select_ln171_103_fu_12469_p3 <= 
        sub_ln171_106_fu_12463_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_155_fu_12431_p1;
    select_ln171_104_fu_12510_p3 <= 
        sext_ln171_143_fu_12506_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_107_fu_12480_p2;
    select_ln171_105_fu_12525_p3 <= 
        zext_ln171_157_fu_12486_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_145_fu_12521_p1;
    select_ln171_106_fu_12200_p3 <= 
        zext_ln171_131_fu_12072_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        shl_ln171_45_fu_12137_p3;
    select_ln171_107_fu_12536_p3 <= 
        ap_const_lv13_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        mul_ln171_29_reg_17655;
    select_ln171_108_fu_12580_p3 <= 
        sub_ln171_111_fu_12574_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_110_fu_12557_p2;
    select_ln171_109_fu_12591_p3 <= 
        ap_const_lv9_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_112_reg_17660;
    select_ln171_10_fu_9123_p3 <= 
        sub_ln171_13_fu_9118_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_12_fu_9113_p2;
    select_ln171_111_fu_12610_p3 <= 
        mul_ln171_30_fu_12604_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_0;
    select_ln171_112_fu_13548_p3 <= 
        sub_ln171_116_fu_13543_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_114_fu_13527_p2;
    select_ln171_113_fu_13569_p3 <= 
        zext_ln171_169_fu_13523_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_117_fu_13563_p2;
    select_ln171_114_fu_13580_p3 <= 
        shl_ln171_57_fu_13512_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv12_0;
    select_ln171_115_fu_12669_p3 <= 
        zext_ln171_172_fu_12621_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_120_fu_12663_p2;
    select_ln171_116_fu_12712_p3 <= 
        sext_ln171_158_fu_12708_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_121_fu_12696_p2;
    select_ln171_117_fu_12755_p3 <= 
        sub_ln171_124_fu_12749_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_160_fu_12745_p1;
    select_ln171_118_fu_13242_p3 <= 
        sub_ln171_126_fu_13237_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_125_fu_13231_p2;
    select_ln171_119_fu_13622_p3 <= 
        zext_ln171_184_fu_13609_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_28_fu_13616_p2;
    select_ln171_11_fu_9167_p3 <= 
        sext_ln171_15_fu_9163_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_22_fu_9144_p1;
    select_ln171_120_fu_13643_p3 <= 
        sext_ln171_164_fu_13639_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_187_fu_13629_p1;
    select_ln171_121_fu_13253_p3 <= 
        zext_ln171_183_fu_13227_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        mul_ln171_32_reg_17776;
    select_ln171_122_fu_12820_p3 <= 
        sext_ln171_168_fu_12816_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_129_fu_12792_p2;
    select_ln171_123_fu_12831_p3 <= 
        ap_const_lv11_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        shl_ln171_65_fu_12770_p3;
    select_ln171_124_fu_12854_p3 <= 
        tmp_90_fu_12842_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_192_fu_12850_p1;
    select_ln171_126_fu_13286_p3 <= 
        mul_ln171_34_fu_13281_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_170_fu_13277_p1;
    select_ln171_127_fu_13692_p3 <= 
        sub_ln171_134_fu_13686_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_133_fu_13680_p2;
    select_ln171_128_fu_13723_p3 <= 
        ap_const_lv12_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_29_fu_13717_p2;
    select_ln171_129_fu_13758_p3 <= 
        sub_ln171_135_fu_13752_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_201_fu_13737_p1;
    select_ln171_12_fu_9192_p3 <= 
        mul_ln171_4_reg_16775 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_17_fu_9188_p1;
    select_ln171_130_fu_10809_p3 <= 
        zext_ln171_208_fu_10805_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_136_fu_10789_p2;
    select_ln171_131_fu_10894_p3 <= 
        zext_ln171_209_fu_10890_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_137_fu_10884_p2;
    select_ln171_132_fu_10973_p3 <= 
        sub_ln171_136_fu_10789_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_210_fu_10969_p1;
    select_ln171_133_fu_11032_p3 <= 
        shl_ln171_74_fu_11025_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_211_fu_11022_p1;
    select_ln171_134_fu_11065_p3 <= 
        sub_ln171_139_fu_11059_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_138_fu_11049_p2;
    select_ln171_135_fu_11161_p3 <= 
        zext_ln171_216_fu_11157_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_141_fu_11144_p2;
    select_ln171_136_fu_11244_p3 <= 
        zext_ln171_218_fu_11234_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_142_fu_11238_p2;
    select_ln171_13_fu_9207_p3 <= 
        sub_ln171_17_fu_9202_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_20_fu_9099_p1;
    select_ln171_14_fu_9228_p3 <= 
        sub_ln171_18_fu_9222_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_20_fu_9218_p1;
    select_ln171_15_fu_9249_p3 <= 
        sub_ln171_12_fu_9113_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_19_fu_9243_p2;
    select_ln171_16_fu_8599_p3 <= 
        mul_ln171_5_fu_8594_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_23_fu_8590_p1;
    select_ln171_17_fu_9303_p3 <= 
        sub_ln171_22_fu_9297_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_24_fu_9271_p1;
    select_ln171_18_fu_9343_p3 <= 
        sub_ln171_24_fu_9338_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_27_fu_9334_p1;
    select_ln171_19_fu_9356_p3 <= 
        ap_const_lv13_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_25_fu_9350_p2;
    select_ln171_1_fu_8910_p3 <= 
        zext_ln171_7_fu_8906_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_2_fu_8883_p2;
    select_ln171_20_fu_9373_p3 <= 
        sub_ln171_26_fu_9367_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv9_0;
    select_ln171_21_fu_9394_p3 <= 
        ap_const_lv10_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_27_fu_9388_p2;
    select_ln171_22_fu_9429_p3 <= 
        sub_ln171_29_fu_9423_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_33_fu_9419_p1;
    select_ln171_24_fu_9459_p3 <= 
        sub_ln171_30_fu_9453_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_37_fu_9449_p1;
    select_ln171_25_fu_9514_p3 <= 
        sext_ln171_37_fu_9510_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_31_fu_9487_p2;
    select_ln171_26_fu_9548_p3 <= 
        sub_ln171_33_fu_9543_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_43_fu_9535_p1;
    select_ln171_27_fu_9565_p3 <= 
        sext_ln171_37_fu_9510_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_34_fu_9559_p2;
    select_ln171_28_fu_9586_p3 <= 
        mul_ln171_8_reg_17288 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_42_fu_9582_p1;
    select_ln171_29_fu_9607_p3 <= 
        shl_ln171_13_fu_9493_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_38_fu_9470_p1;
    select_ln171_2_fu_8948_p3 <= 
        sub_ln171_4_fu_8942_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_3_fu_8936_p2;
    select_ln171_30_fu_9630_p3 <= 
        sub_ln171_37_fu_9624_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_41_fu_9500_p1;
    select_ln171_31_fu_9675_p3 <= 
        ap_const_lv12_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_38_fu_9658_p2;
    select_ln171_32_fu_9737_p3 <= 
        zext_ln171_54_fu_9733_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_41_fu_9720_p2;
    select_ln171_33_fu_9767_p3 <= 
        zext_ln171_56_fu_9763_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_42_fu_9748_p2;
    select_ln171_34_fu_9788_p3 <= 
        sext_ln171_49_fu_9784_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_56_fu_9763_p1;
    select_ln171_35_fu_9809_p3 <= 
        sub_ln171_44_fu_9803_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_0;
    select_ln171_37_fu_9839_p3 <= 
        sub_ln171_46_fu_9833_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_52_fu_9829_p1;
    select_ln171_38_fu_9850_p3 <= 
        zext_ln171_59_reg_16962 when (trunc_ln151_1_reg_15803(0) = '1') else 
        mul_ln171_10_reg_17303;
    select_ln171_39_fu_9902_p3 <= 
        sub_ln171_47_fu_9897_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_63_fu_9882_p1;
    select_ln171_3_fu_13184_p3 <= 
        sext_ln171_4_fu_13181_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_2_reg_17374;
    select_ln171_40_fu_9919_p3 <= 
        sub_ln171_48_fu_9913_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        mul_ln171_11_reg_16971;
    select_ln171_41_fu_9960_p3 <= 
        zext_ln171_66_fu_9956_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_57_fu_9935_p1;
    select_ln171_42_fu_9997_p3 <= 
        sext_ln171_59_fu_9993_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_50_fu_9971_p2;
    select_ln171_43_fu_10032_p3 <= 
        sub_ln171_53_fu_10026_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_61_fu_10022_p1;
    select_ln171_44_fu_13354_p3 <= 
        ap_const_lv13_1FFB when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF5;
    select_ln171_45_fu_10053_p3 <= 
        zext_ln171_63_fu_9882_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_63_fu_10049_p1;
    select_ln171_46_fu_11291_p3 <= 
        sub_ln171_56_reg_17409 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_64_fu_11288_p1;
    select_ln171_48_fu_10136_p3 <= 
        sub_ln171_57_fu_10130_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_66_fu_10115_p1;
    select_ln171_4_fu_8477_p3 <= 
        ap_const_lv13_1FF2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF5;
    select_ln171_50_fu_10179_p3 <= 
        zext_ln171_79_fu_10175_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_70_fu_10165_p1;
    select_ln171_51_fu_10201_p3 <= 
        sub_ln171_61_fu_10196_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_60_fu_10190_p2;
    select_ln171_52_fu_10217_p3 <= 
        sub_ln171_62_fu_10212_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_77_fu_10111_p1;
    select_ln171_53_fu_10269_p3 <= 
        sub_ln171_64_fu_10263_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_81_fu_10238_p1;
    select_ln171_54_fu_10305_p3 <= 
        zext_ln171_85_fu_10301_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_65_fu_10295_p2;
    select_ln171_55_fu_10355_p3 <= 
        sub_ln171_68_fu_10349_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_66_fu_10322_p2;
    select_ln171_56_fu_10376_p3 <= 
        sext_ln171_79_fu_10372_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_68_fu_10349_p2;
    select_ln171_57_fu_10403_p3 <= 
        sext_ln171_81_fu_10399_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_70_fu_10387_p2;
    select_ln171_58_fu_10468_p3 <= 
        sext_ln171_87_fu_10464_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_72_fu_10458_p2;
    select_ln171_59_fu_10485_p3 <= 
        sub_ln171_73_fu_10479_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_84_fu_10291_p1;
    select_ln171_5_fu_8971_p3 <= 
        mul_ln171_2_reg_17229 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_8_reg_17222;
    select_ln171_60_fu_10496_p3 <= 
        shl_ln171_28_fu_10328_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_82_fu_10249_p1;
    select_ln171_61_fu_11363_p3 <= 
        sext_ln171_92_fu_11359_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_92_fu_11338_p1;
    select_ln171_62_fu_11395_p3 <= 
        add_ln171_18_fu_11389_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_94_fu_11381_p1;
    select_ln171_65_fu_11420_p3 <= 
        zext_ln171_99_fu_11416_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        shl_ln171_29_fu_11321_p3;
    select_ln171_67_fu_11458_p3 <= 
        sub_ln171_78_fu_11452_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_92_fu_11338_p1;
    select_ln171_69_fu_11495_p3 <= 
        zext_ln171_103_reg_17133 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_80_fu_11490_p2;
    select_ln171_6_fu_8976_p3 <= 
        ap_const_lv13_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_3_fu_8936_p2;
    select_ln171_70_fu_11514_p3 <= 
        sub_ln171_80_fu_11490_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_106_fu_11510_p1;
    select_ln171_72_fu_11538_p3 <= 
        mul_ln171_20_reg_17440 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_101_fu_11534_p1;
    select_ln171_73_fu_11550_p3 <= 
        ap_const_lv12_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_82_fu_11544_p2;
    select_ln171_75_fu_11584_p3 <= 
        sub_ln171_84_fu_11578_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_83_fu_11561_p2;
    select_ln171_76_fu_11591_p3 <= 
        sext_ln171_107_reg_17450 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_85_reg_17445;
    select_ln171_77_fu_10601_p3 <= 
        zext_ln171_112_fu_10567_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        shl_ln171_35_fu_10545_p3;
    select_ln171_78_fu_10632_p3 <= 
        sub_ln171_88_fu_10626_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_109_fu_10542_p1;
    select_ln171_7_fu_9008_p3 <= 
        sub_ln171_8_fu_9002_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_8_fu_8998_p1;
    select_ln171_80_fu_10667_p3 <= 
        zext_ln171_118_fu_10663_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_112_fu_10652_p1;
    select_ln171_81_fu_13395_p3 <= 
        ap_const_lv13_3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF3;
    select_ln171_82_fu_10678_p3 <= 
        ap_const_lv9_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_89_fu_10646_p2;
    select_ln171_83_fu_10699_p3 <= 
        sub_ln171_85_fu_10571_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_90_fu_10693_p2;
    select_ln171_84_fu_11620_p3 <= 
        zext_ln171_120_fu_11600_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_20_fu_11614_p2;
    select_ln171_85_fu_11658_p3 <= 
        sext_ln171_116_fu_11654_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_91_fu_11642_p2;
    select_ln171_86_fu_11700_p3 <= 
        zext_ln171_127_fu_11696_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_93_fu_11684_p2;
    select_ln171_87_fu_12022_p3 <= 
        mul_ln171_25_reg_17571 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_119_fu_12018_p1;
    select_ln171_88_fu_13961_p3 <= 
        ap_const_lv13_9 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv13_1FF5;
    select_ln171_89_fu_12053_p3 <= 
        sub_ln171_93_reg_17566 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_121_fu_12049_p1;
    select_ln171_8_fu_9019_p3 <= 
        ap_const_lv12_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        mul_ln171_3_reg_17050;
    select_ln171_91_fu_12063_p3 <= 
        sext_ln171_119_fu_12018_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        mul_ln171_25_reg_17571;
    select_ln171_92_fu_12116_p3 <= 
        sext_ln171_125_fu_12112_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_96_fu_12089_p2;
    select_ln171_93_fu_12158_p3 <= 
        zext_ln171_136_fu_12154_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_127_fu_12133_p1;
    select_ln171_94_fu_12189_p3 <= 
        zext_ln171_137_fu_12185_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_129_fu_12175_p1;
    select_ln171_96_fu_12249_p3 <= 
        sub_ln171_101_fu_12243_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_133_fu_12228_p1;
    select_ln171_97_fu_12260_p3 <= 
        sext_ln171_129_fu_12175_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        zext_ln171_137_fu_12185_p1;
    select_ln171_98_fu_13968_p3 <= 
        shl_ln171_45_reg_17685 when (trunc_ln151_1_reg_15803(0) = '1') else 
        ap_const_lv9_0;
    select_ln171_99_fu_12319_p3 <= 
        zext_ln171_146_fu_12315_p1 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sub_ln171_102_fu_12291_p2;
    select_ln171_9_fu_9081_p3 <= 
        sub_ln171_10_fu_9075_p2 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_10_fu_9049_p1;
    select_ln171_fu_8567_p3 <= 
        mul_ln171_1_reg_17154 when (trunc_ln151_1_reg_15803(0) = '1') else 
        sext_ln171_fu_8563_p1;
    select_ln177_10_fu_3928_p3 <= 
        select_ln181_2_fu_3845_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_2;
    select_ln177_11_fu_3936_p3 <= 
        select_ln181_3_fu_3857_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_3;
    select_ln177_12_fu_3944_p3 <= 
        select_ln181_4_fu_3869_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_4;
    select_ln177_13_fu_3952_p3 <= 
        select_ln181_5_fu_3881_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_5;
    select_ln177_14_fu_3960_p3 <= 
        select_ln181_6_fu_3893_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_6;
    select_ln177_15_fu_3968_p3 <= 
        select_ln181_7_fu_3905_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_7;
    select_ln177_1_fu_13149_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_67_fu_13112_p2;
    select_ln177_2_fu_13156_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_85_fu_13125_p2;
    select_ln177_3_fu_13905_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_103_fu_13860_p2;
    select_ln177_4_fu_14061_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_112_fu_14029_p2;
    select_ln177_5_fu_13948_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_130_fu_13922_p2;
    select_ln177_6_fu_14002_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_144_fu_13996_p2;
    select_ln177_7_fu_14068_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_145_fu_14056_p2;
    select_ln177_8_fu_3912_p3 <= 
        select_ln181_fu_3821_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_0;
    select_ln177_9_fu_3920_p3 <= 
        select_ln181_1_fu_3833_p3 when (trunc_ln151_1_reg_15803(0) = '1') else 
        l2_maxes_1;
    select_ln177_fu_13142_p3 <= 
        ap_const_lv16_0 when (trunc_ln151_1_reg_15803(0) = '1') else 
        add_ln171_48_fu_13098_p2;
    select_ln181_1_fu_3833_p3 <= 
        add_ln171_67_reg_17787 when (icmp_ln181_1_fu_3828_p2(0) = '1') else 
        l2_maxes_1;
    select_ln181_2_fu_3845_p3 <= 
        add_ln171_85_reg_17793 when (icmp_ln181_2_fu_3840_p2(0) = '1') else 
        l2_maxes_2;
    select_ln181_3_fu_3857_p3 <= 
        add_ln171_103_reg_17897 when (icmp_ln181_3_fu_3852_p2(0) = '1') else 
        l2_maxes_3;
    select_ln181_4_fu_3869_p3 <= 
        add_ln171_112_reg_17940 when (icmp_ln181_4_fu_3864_p2(0) = '1') else 
        l2_maxes_4;
    select_ln181_5_fu_3881_p3 <= 
        add_ln171_130_reg_17913 when (icmp_ln181_5_fu_3876_p2(0) = '1') else 
        l2_maxes_5;
    select_ln181_6_fu_3893_p3 <= 
        add_ln171_144_reg_17929 when (icmp_ln181_6_fu_3888_p2(0) = '1') else 
        l2_maxes_6;
    select_ln181_7_fu_3905_p3 <= 
        add_ln171_145_reg_17946 when (icmp_ln181_7_fu_3900_p2(0) = '1') else 
        l2_maxes_7;
    select_ln181_fu_3821_p3 <= 
        add_ln171_48_reg_17781 when (icmp_ln181_fu_3816_p2(0) = '1') else 
        l2_maxes_0;
    select_ln203_fu_7802_p3 <= 
        ap_const_lv16_0 when (icmp_ln203_fu_7796_p2(0) = '1') else 
        add_ln202_fu_7790_p2;
    select_ln207_fu_14098_p3 <= 
        ap_const_lv8_0 when (icmp_ln207_fu_14092_p2(0) = '1') else 
        add_ln206_fu_14087_p2;
    select_ln216_1_fu_8437_p3 <= 
        select_ln220_fu_8418_p3 when (icmp_ln216_reg_14313(0) = '1') else 
        ap_phi_reg_pp0_iter0_l1_read_row_offset_l_reg_3426;
    select_ln216_2_fu_8449_p3 <= 
        add_ln221_fu_8426_p2 when (icmp_ln216_reg_14313(0) = '1') else 
        ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3448;
    select_ln216_fu_3675_p3 <= 
        ap_const_lv32_200 when (icmp_ln216_fu_3669_p2(0) = '1') else 
        add_ln215_fu_3663_p2;
    select_ln220_fu_8418_p3 <= 
        ap_const_lv8_0 when (icmp_ln220_fu_8412_p2(0) = '1') else 
        add_ln219_fu_8406_p2;
    select_ln225_1_fu_4050_p3 <= 
        ap_const_lv8_0 when (icmp_ln225_reg_16120(0) = '1') else 
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3283_p4;
    select_ln225_fu_7828_p3 <= 
        ap_const_lv32_400 when (icmp_ln225_fu_7822_p2(0) = '1') else 
        add_ln224_fu_7816_p2;
    select_ln42_10_fu_4476_p3 <= 
        add_ln45_5_fu_4471_p2 when (icmp_ln42_5_reg_14576(0) = '1') else 
        select_ln42_8_reg_14565;
    select_ln42_11_fu_4432_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_5_fu_4426_p2(0) = '1') else 
        add_ln41_5_fu_4420_p2;
    select_ln42_12_fu_4571_p3 <= 
        add_ln45_6_fu_4566_p2 when (icmp_ln42_6_reg_14599(0) = '1') else 
        select_ln42_10_reg_14592;
    select_ln42_13_fu_4487_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_6_fu_4482_p2(0) = '1') else 
        add_ln41_6_reg_14586;
    select_ln42_14_fu_4583_p3 <= 
        add_ln45_7_fu_4577_p2 when (icmp_ln42_7_reg_14608(0) = '1') else 
        select_ln42_12_fu_4571_p3;
    select_ln42_15_fu_4531_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_7_fu_4504_p2(0) = '1') else 
        add_ln41_7_fu_4498_p2;
    select_ln42_1_fu_4086_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_fu_4068_p2(0) = '1') else 
        add_ln41_fu_4063_p2;
    select_ln42_2_fu_4217_p3 <= 
        add_ln45_1_fu_4212_p2 when (icmp_ln42_1_fu_4207_p2(0) = '1') else 
        select_ln42_reg_14359;
    select_ln42_3_fu_4224_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_1_fu_4207_p2(0) = '1') else 
        add_ln41_1_reg_14369;
    select_ln42_4_fu_4275_p3 <= 
        add_ln45_2_fu_4269_p2 when (icmp_ln42_2_fu_4263_p2(0) = '1') else 
        select_ln42_2_fu_4217_p3;
    select_ln42_5_fu_4283_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_2_fu_4263_p2(0) = '1') else 
        add_ln41_2_fu_4257_p2;
    select_ln42_6_fu_4332_p3 <= 
        add_ln45_3_fu_4327_p2 when (icmp_ln42_3_fu_4321_p2(0) = '1') else 
        select_ln42_4_reg_14521;
    select_ln42_7_fu_4339_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_3_fu_4321_p2(0) = '1') else 
        add_ln41_3_fu_4316_p2;
    select_ln42_8_fu_4404_p3 <= 
        add_ln45_4_fu_4399_p2 when (icmp_ln42_4_reg_14553(0) = '1') else 
        select_ln42_6_reg_14537;
    select_ln42_9_fu_4410_p3 <= 
        ap_const_lv8_0 when (icmp_ln42_4_reg_14553(0) = '1') else 
        add_ln41_4_reg_14548;
    select_ln42_fu_4079_p3 <= 
        add_ln45_fu_4074_p2 when (icmp_ln42_fu_4068_p2(0) = '1') else 
        l1_write_col_offset_s_reg_14321;
    select_ln61_fu_3704_p3 <= 
        ap_const_lv8_0 when (icmp_ln61_fu_3698_p2(0) = '1') else 
        grp_fu_3458_p2;
    select_ln80_fu_4708_p3 <= 
        ap_const_lv8_2 when (tmp_81_reg_14301(0) = '1') else 
        ap_const_lv8_1;
    select_ln81_1_fu_4745_p3 <= 
        add_ln81_1_fu_4739_p2 when (icmp_ln81_1_fu_4721_p2(0) = '1') else 
        add_ln83_1_fu_4733_p2;
    select_ln81_2_fu_4792_p3 <= 
        add_ln81_2_fu_4786_p2 when (icmp_ln81_2_fu_4774_p2(0) = '1') else 
        add_ln83_2_fu_4780_p2;
    select_ln81_fu_4655_p3 <= 
        add_ln81_fu_4649_p2 when (icmp_ln81_fu_4637_p2(0) = '1') else 
        add_ln83_fu_4643_p2;
        sext_ln106_10_fu_7402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_21_reg_15474),15));

        sext_ln106_11_fu_7411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_22_fu_7405_p2),16));

        sext_ln106_12_fu_7250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_27_reg_15389),15));

        sext_ln106_13_fu_7888_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_28_reg_15484),16));

        sext_ln106_14_fu_7607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_31_reg_15520),15));

        sext_ln106_15_fu_7891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_32_reg_15753),16));

        sext_ln106_16_fu_7259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_34_reg_15394),14));

        sext_ln106_17_fu_7262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_36_reg_15399),14));

        sext_ln106_18_fu_7845_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_37_reg_15489),15));

        sext_ln106_19_fu_7848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_38_reg_15758),14));

        sext_ln106_1_fu_7354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_1_reg_15459),16));

        sext_ln106_20_fu_7863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_41_fu_7857_p2),15));

        sext_ln106_21_fu_7900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_42_reg_16126),16));

        sext_ln106_22_fu_7271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_43_reg_15409),15));

        sext_ln106_23_fu_7280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_44_fu_7274_p2),16));

        sext_ln106_24_fu_7284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_45_reg_15414),16));

        sext_ln106_25_fu_7299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_49_reg_15419),15));

        sext_ln106_26_fu_7302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_52_reg_15424),15));

        sext_ln106_27_fu_7311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_53_fu_7305_p2),16));

        sext_ln106_2_fu_7369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_9_reg_15464),14));

        sext_ln106_3_fu_7378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_10_fu_7372_p2),16));

        sext_ln106_4_fu_6735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_12_reg_15207),14));

        sext_ln106_5_fu_7220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_14_reg_15374),15));

        sext_ln106_6_fu_6756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_15_fu_6750_p2),14));

        sext_ln106_7_fu_6776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_17_fu_6770_p2),14));

        sext_ln106_8_fu_7223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_18_reg_15379),15));

        sext_ln106_9_fu_7388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_19_reg_15469),16));

        sext_ln106_fu_7351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln106_reg_15454),16));

        sext_ln171_100_fu_12003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_19_reg_17142),15));

        sext_ln171_101_fu_11534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_81_fu_11528_p2),13));

        sext_ln171_102_fu_12006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_72_reg_17556),15));

        sext_ln171_103_fu_11557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_73_fu_11550_p3),16));

        sext_ln171_104_fu_13361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_21_reg_17804),15));

        sext_ln171_105_fu_13392_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_22_reg_17834),15));

        sext_ln171_106_fu_13042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_75_reg_17561),14));

        sext_ln171_107_fu_10594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_86_fu_10588_p2),13));

        sext_ln171_108_fu_11596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_76_fu_11591_p3),14));

        sext_ln171_109_fu_10618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_87_fu_10612_p2),14));

        sext_ln171_10_fu_9049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_9_fu_9043_p2),13));

        sext_ln171_110_fu_10639_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_78_fu_10632_p3),14));

        sext_ln171_111_fu_13204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_23_reg_17761),14));

        sext_ln171_112_fu_10652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_89_fu_10646_p2),10));

        sext_ln171_113_fu_10674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_80_fu_10667_p3),12));

        sext_ln171_114_fu_10685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_82_fu_10678_p3),13));

        sext_ln171_115_fu_10706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_83_fu_10699_p3),14));

        sext_ln171_116_fu_11654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_92_fu_11648_p2),13));

        sext_ln171_117_fu_11665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_85_fu_11658_p3),14));

        sext_ln171_118_fu_11707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_86_fu_11700_p3),14));

        sext_ln171_119_fu_12018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_94_fu_12012_p2),13));

        sext_ln171_11_fu_9088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_9_fu_9081_p3),14));

        sext_ln171_120_fu_12028_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_87_fu_12022_p3),14));

        sext_ln171_121_fu_12049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_95_fu_12043_p2),13));

        sext_ln171_122_fu_12059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_89_fu_12053_p3),14));

        sext_ln171_123_fu_11716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_27_reg_16991),14));

        sext_ln171_124_fu_13052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_91_reg_17680),14));

        sext_ln171_125_fu_12112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_97_fu_12106_p2),12));

        sext_ln171_126_fu_12123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_92_fu_12116_p3),14));

        sext_ln171_127_fu_12133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_98_fu_12127_p2),13));

        sext_ln171_128_fu_12165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_93_fu_12158_p3),14));

        sext_ln171_129_fu_12175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_99_fu_12169_p2),12));

        sext_ln171_12_fu_9109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_11_fu_9103_p2),13));

        sext_ln171_130_fu_12196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_94_fu_12189_p3),14));

        sext_ln171_131_fu_12217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_100_fu_12211_p2),13));

        sext_ln171_132_fu_12221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_99_fu_12169_p2),14));

        sext_ln171_133_fu_12228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_96_fu_12089_p2),13));

        sext_ln171_134_fu_12256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_96_fu_12249_p3),14));

        sext_ln171_135_fu_12267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_97_fu_12260_p3),13));

        sext_ln171_136_fu_12326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_99_fu_12319_p3),14));

        sext_ln171_137_fu_12371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_103_fu_12365_p2),13));

        sext_ln171_138_fu_12382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_100_fu_12375_p3),14));

        sext_ln171_139_fu_12417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_101_fu_12410_p3),14));

        sext_ln171_13_fu_9130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_10_fu_9123_p3),14));

        sext_ln171_140_fu_12441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_105_fu_12435_p2),13));

        sext_ln171_141_fu_12476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_103_fu_12469_p3),14));

        sext_ln171_142_fu_12496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_108_fu_12490_p2),12));

        sext_ln171_143_fu_12506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_109_fu_12500_p2),13));

        sext_ln171_144_fu_12517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_104_fu_12510_p3),14));

        sext_ln171_145_fu_12521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_103_fu_12365_p2),11));

        sext_ln171_146_fu_12532_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_105_fu_12525_p3),13));

        sext_ln171_147_fu_12542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_107_fu_12536_p3),14));

        sext_ln171_148_fu_12587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_108_fu_12580_p3),14));

        sext_ln171_149_fu_12597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_109_fu_12591_p3),13));

        sext_ln171_14_fu_9154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_14_fu_9148_p2),12));

        sext_ln171_150_fu_13501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_113_fu_13495_p2),13));

        sext_ln171_151_fu_12617_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_111_fu_12610_p3),14));

        sext_ln171_152_fu_13539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_115_fu_13533_p2),13));

        sext_ln171_153_fu_13555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_112_fu_13548_p3),14));

        sext_ln171_154_fu_13576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_113_fu_13569_p3),14));

        sext_ln171_155_fu_13597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_118_fu_13591_p2),14));

        sext_ln171_156_fu_12647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_119_fu_12641_p2),13));

        sext_ln171_157_fu_12676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_115_fu_12669_p3),14));

        sext_ln171_158_fu_12708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_122_fu_12702_p2),13));

        sext_ln171_159_fu_12719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_116_fu_12712_p3),16));

        sext_ln171_15_fu_9163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_15_fu_9158_p2),13));

        sext_ln171_160_fu_12745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_123_fu_12739_p2),13));

        sext_ln171_161_fu_12762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_117_fu_12755_p3),16));

        sext_ln171_162_fu_13830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_31_reg_17854),16));

        sext_ln171_163_fu_13249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_118_fu_13242_p3),14));

        sext_ln171_164_fu_13639_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_127_fu_13633_p2),13));

        sext_ln171_165_fu_13650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_120_fu_13643_p3),16));

        sext_ln171_166_fu_13654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_121_reg_17814),16));

        sext_ln171_167_fu_12788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_128_fu_12782_p2),13));

        sext_ln171_168_fu_12816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_130_fu_12810_p2),13));

        sext_ln171_169_fu_12827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_122_fu_12820_p3),14));

        sext_ln171_16_fu_9174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_11_fu_9167_p3),14));

        sext_ln171_170_fu_13277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_132_fu_13271_p2),13));

        sext_ln171_171_fu_13293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_126_fu_13286_p3),14));

        sext_ln171_172_fu_13699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_127_fu_13692_p3),14));

        sext_ln171_173_fu_13765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_129_fu_13758_p3),14));

        sext_ln171_174_fu_10738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_31_reg_17283),14));

        sext_ln171_175_fu_10747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_32_fu_10741_p2),16));

        sext_ln171_176_fu_11719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_34_reg_17466),15));

        sext_ln171_177_fu_11722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_36_reg_17471),15));

        sext_ln171_178_fu_13065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_37_reg_17577),16));

        sext_ln171_179_fu_11737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_39_fu_11731_p2),15));

        sext_ln171_17_fu_9188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_16_fu_9182_p2),13));

        sext_ln171_180_fu_11747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_40_fu_11741_p2),15));

        sext_ln171_181_fu_13073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_42_reg_17582),16));

        sext_ln171_182_fu_13076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_43_reg_17706),15));

        sext_ln171_183_fu_13079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_45_reg_17711),15));

        sext_ln171_184_fu_13088_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_46_fu_13082_p2),16));

        sext_ln171_185_fu_10816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_130_fu_10809_p3),14));

        sext_ln171_186_fu_12901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_51_fu_12895_p2),16));

        sext_ln171_187_fu_12917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_53_fu_12911_p2),15));

        sext_ln171_188_fu_12921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_55_reg_17587),15));

        sext_ln171_189_fu_13104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_56_reg_17721),16));

        sext_ln171_18_fu_9198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_12_fu_9192_p3),14));

        sext_ln171_190_fu_10826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_58_fu_10820_p2),15));

        sext_ln171_191_fu_10836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_59_fu_10830_p2),15));

        sext_ln171_192_fu_11775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_61_reg_17476),16));

        sext_ln171_193_fu_10858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_62_fu_10852_p2),15));

        sext_ln171_194_fu_10874_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_64_fu_10868_p2),15));

        sext_ln171_195_fu_11778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_65_reg_17481),16));

        sext_ln171_196_fu_10901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_131_fu_10894_p3),14));

        sext_ln171_197_fu_12942_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_69_fu_12936_p2),16));

        sext_ln171_198_fu_12958_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_71_fu_12952_p2),15));

        sext_ln171_199_fu_12962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_72_reg_17597),15));

        sext_ln171_19_fu_9214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_13_fu_9207_p3),14));

        sext_ln171_1_fu_8868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_1_fu_8862_p2),13));

        sext_ln171_200_fu_13117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_74_reg_17731),16));

        sext_ln171_201_fu_10911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_76_fu_10905_p2),15));

        sext_ln171_202_fu_10921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_77_fu_10915_p2),15));

        sext_ln171_203_fu_11793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_79_reg_17486),16));

        sext_ln171_204_fu_10943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_80_fu_10937_p2),15));

        sext_ln171_205_fu_10953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_81_fu_10947_p2),15));

        sext_ln171_206_fu_11796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_83_reg_17491),16));

        sext_ln171_207_fu_10980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_132_fu_10973_p3),14));

        sext_ln171_208_fu_13842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_87_reg_17877),16));

        sext_ln171_209_fu_12983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_89_fu_12977_p2),15));

        sext_ln171_20_fu_9218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_16_fu_9182_p2),12));

        sext_ln171_210_fu_12993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_90_fu_12987_p2),15));

        sext_ln171_211_fu_13851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_92_reg_17736),16));

        sext_ln171_212_fu_13303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_94_fu_13297_p2),15));

        sext_ln171_213_fu_13307_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_95_reg_17496),15));

        sext_ln171_214_fu_13322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_97_fu_13316_p2),16));

        sext_ln171_215_fu_10996_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_98_fu_10990_p2),15));

        sext_ln171_216_fu_11006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_99_fu_11000_p2),15));

        sext_ln171_217_fu_13326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_101_reg_17501),16));

        sext_ln171_218_fu_13341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_104_fu_13335_p2),15));

        sext_ln171_219_fu_13345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_106_reg_17741),15));

        sext_ln171_21_fu_9235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_14_fu_9228_p3),13));

        sext_ln171_220_fu_14015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_107_reg_17824),16));

        sext_ln171_222_fu_14021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14273_p3),16));

        sext_ln171_223_fu_11072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_134_fu_11065_p3),14));

        sext_ln171_224_fu_13871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_114_reg_17882),16));

        sext_ln171_225_fu_13370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_116_reg_17746),16));

        sext_ln171_226_fu_13373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_117_reg_17751),15));

        sext_ln171_227_fu_13382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_118_fu_13376_p2),16));

        sext_ln171_228_fu_13880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14253_p3),15));

        sext_ln171_229_fu_13883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_123_reg_17511),15));

        sext_ln171_22_fu_9256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_15_fu_9249_p3),14));

        sext_ln171_230_fu_13892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_124_fu_13886_p2),16));

        sext_ln171_231_fu_11094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_125_fu_11088_p2),15));

        sext_ln171_232_fu_11110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_127_fu_11104_p2),15));

        sext_ln171_233_fu_13896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_128_reg_17516),16));

        sext_ln171_234_fu_11140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_140_fu_11134_p2),13));

        sext_ln171_235_fu_11168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_135_fu_11161_p3),14));

        sext_ln171_236_fu_13787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_132_fu_13781_p2),16));

        sext_ln171_237_fu_13423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_134_reg_17756),15));

        sext_ln171_238_fu_13426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_135_reg_17612),15));

        sext_ln171_239_fu_13985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_137_reg_17867),16));

        sext_ln171_23_fu_8590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_20_fu_8584_p2),13));

        sext_ln171_240_fu_11178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_139_fu_11172_p2),14));

        sext_ln171_241_fu_11194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_141_fu_11188_p2),14));

        sext_ln171_242_fu_13927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_142_reg_17521),15));

        sext_ln171_243_fu_13930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14260_p3),15));

        sext_ln171_244_fu_13933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_147_reg_17526),15));

        sext_ln171_245_fu_13993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_149_reg_17919),16));

        sext_ln171_246_fu_11251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_136_fu_11244_p3),14));

        sext_ln171_247_fu_13809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_151_fu_13803_p2),16));

        sext_ln171_248_fu_14035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_153_reg_17935),15));

        sext_ln171_249_fu_14038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_155_reg_17799),15));

        sext_ln171_24_fu_9271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_21_fu_9266_p2),13));

        sext_ln171_250_fu_14047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_156_fu_14041_p2),16));

        sext_ln171_251_fu_11817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_158_reg_17531),15));

        sext_ln171_252_fu_11820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_159_reg_17536),15));

        sext_ln171_253_fu_11835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_161_fu_11829_p2),16));

        sext_ln171_254_fu_11839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_162_reg_17541),15));

        sext_ln171_255_fu_11842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_164_reg_17546),15));

        sext_ln171_256_fu_11851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_165_fu_11845_p2),16));

        sext_ln171_25_fu_9310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_17_fu_9303_p3),15));

        sext_ln171_26_fu_9314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_6_reg_17240),15));

        sext_ln171_27_fu_9334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_23_fu_9328_p2),13));

        sext_ln171_28_fu_13194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_18_reg_17389),15));

        sext_ln171_29_fu_9363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_19_fu_9356_p3),14));

        sext_ln171_2_fu_8917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_1_fu_8910_p3),14));

        sext_ln171_30_fu_9380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_20_fu_9373_p3),14));

        sext_ln171_31_fu_9401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_21_fu_9394_p3),13));

        sext_ln171_32_fu_9409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_23_fu_9328_p2),12));

        sext_ln171_33_fu_9419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_28_fu_9413_p2),13));

        sext_ln171_34_fu_11285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_22_reg_17394),15));

        sext_ln171_35_fu_9436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_7_reg_16786),14));

        sext_ln171_36_fu_9466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_24_fu_9459_p3),14));

        sext_ln171_37_fu_9510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_32_fu_9504_p2),12));

        sext_ln171_38_fu_9521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_25_fu_9514_p3),14));

        sext_ln171_39_fu_9539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_31_fu_9487_p2),13));

        sext_ln171_3_fu_8955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_2_fu_8948_p3),14));

        sext_ln171_40_fu_9555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_26_fu_9548_p3),14));

        sext_ln171_41_fu_9572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_27_fu_9565_p3),13));

        sext_ln171_42_fu_9582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_35_fu_9576_p2),13));

        sext_ln171_43_fu_9592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_28_fu_9586_p3),14));

        sext_ln171_44_fu_9637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_30_fu_9630_p3),13));

        sext_ln171_45_fu_9682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_31_fu_9675_p3),13));

        sext_ln171_46_fu_9712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_40_fu_9706_p2),14));

        sext_ln171_47_fu_9744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_32_fu_9737_p3),14));

        sext_ln171_48_fu_9774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_33_fu_9767_p3),14));

        sext_ln171_49_fu_9784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_43_fu_9778_p2),12));

        sext_ln171_4_fu_13181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_5_reg_17379),13));

        sext_ln171_50_fu_9795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_34_fu_9788_p3),13));

        sext_ln171_51_fu_9816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_35_fu_9809_p3),14));

        sext_ln171_52_fu_9829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_45_fu_9823_p2),12));

        sext_ln171_53_fu_9846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_37_fu_9839_p3),14));

        sext_ln171_54_fu_9855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_38_fu_9850_p3),14));

        sext_ln171_55_fu_9909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_39_fu_9902_p3),14));

        sext_ln171_56_fu_9925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_40_fu_9919_p3),14));

        sext_ln171_57_fu_9935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_49_fu_9929_p2),13));

        sext_ln171_58_fu_9967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_41_fu_9960_p3),14));

        sext_ln171_59_fu_9993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_51_fu_9987_p2),13));

        sext_ln171_5_fu_13190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_3_fu_13184_p3),14));

        sext_ln171_60_fu_10004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_42_fu_9997_p3),15));

        sext_ln171_61_fu_10022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_52_fu_10016_p2),13));

        sext_ln171_62_fu_10039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_43_fu_10032_p3),14));

        sext_ln171_63_fu_10049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_54_fu_10043_p2),13));

        sext_ln171_64_fu_11288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_55_reg_17404),12));

        sext_ln171_65_fu_11297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_46_fu_11291_p3),13));

        sext_ln171_66_fu_10115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_55_fu_10074_p2),13));

        sext_ln171_67_fu_10143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_48_fu_10136_p3),14));

        sext_ln171_68_fu_10147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_14_reg_17314),14));

        sext_ln171_69_fu_10155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_58_fu_10150_p2),14));

        sext_ln171_6_fu_8964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_reg_17164),16));

        sext_ln171_70_fu_10165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_59_fu_10159_p2),12));

        sext_ln171_71_fu_10186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_50_fu_10179_p3),14));

        sext_ln171_72_fu_10208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_51_fu_10201_p3),14));

        sext_ln171_73_fu_10224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_52_fu_10217_p3),14));

        sext_ln171_74_fu_10259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_63_fu_10253_p2),12));

        sext_ln171_75_fu_10276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_53_fu_10269_p3),14));

        sext_ln171_76_fu_10312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_54_fu_10305_p3),14));

        sext_ln171_77_fu_10345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_67_fu_10339_p2),13));

        sext_ln171_78_fu_10362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_55_fu_10355_p3),15));

        sext_ln171_79_fu_10372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_69_fu_10366_p2),13));

        sext_ln171_7_fu_8989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_6_fu_8983_p2),12));

        sext_ln171_80_fu_10383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_56_fu_10376_p3),15));

        sext_ln171_81_fu_10399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_71_fu_10393_p2),13));

        sext_ln171_82_fu_10410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_57_fu_10403_p3),14));

        sext_ln171_83_fu_11301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_10_reg_17419),16));

        sext_ln171_84_fu_10432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_12_fu_10426_p2),15));

        sext_ln171_85_fu_10442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_13_fu_10436_p2),15));

        sext_ln171_86_fu_11309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln171_15_reg_17424),16));

        sext_ln171_87_fu_10464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_69_fu_10366_p2),12));

        sext_ln171_88_fu_10475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_58_fu_10468_p3),14));

        sext_ln171_89_fu_10492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_59_fu_10485_p3),14));

        sext_ln171_8_fu_8998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_7_fu_8993_p2),13));

        sext_ln171_90_fu_10513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_74_fu_10507_p2),13));

        sext_ln171_91_fu_10523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_75_fu_10517_p2),14));

        sext_ln171_92_fu_11359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_76_fu_11353_p2),13));

        sext_ln171_93_fu_11370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_61_fu_11363_p3),15));

        sext_ln171_94_fu_11406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_15_reg_17435),14));

        sext_ln171_95_fu_11993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_17_reg_17622),14));

        sext_ln171_96_fu_11465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_67_fu_11458_p3),14));

        sext_ln171_97_fu_13039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln171_18_reg_17675),14));

        sext_ln171_98_fu_11486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_79_fu_11480_p2),13));

        sext_ln171_99_fu_11521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_70_fu_11514_p3),14));

        sext_ln171_9_fu_9015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln171_7_fu_9008_p3),14));

        sext_ln171_fu_8563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln171_fu_8557_p2),13));

        sext_ln93_10_fu_5453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_10_reg_15029),14));

        sext_ln93_11_fu_5521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_15_fu_5515_p2),13));

        sext_ln93_12_fu_7325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_16_reg_15217),14));

        sext_ln93_13_fu_5554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_17_fu_5548_p2),14));

        sext_ln93_14_fu_5575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_18_fu_5569_p2),14));

        sext_ln93_15_fu_5579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_3_reg_15076),13));

        sext_ln93_16_fu_5591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_5_fu_5585_p2),14));

        sext_ln93_17_fu_5598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_19_reg_15128),14));

        sext_ln93_18_fu_5623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_6_fu_5618_p2),14));

        sext_ln93_19_fu_5633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_7_fu_5627_p2),14));

        sext_ln93_1_fu_6868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_1_reg_15212),15));

        sext_ln93_20_fu_5659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_9_fu_5653_p2),15));

        sext_ln93_21_fu_5672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_21_reg_15140),13));

        sext_ln93_22_fu_5715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_24_fu_5709_p2),14));

        sext_ln93_23_fu_5764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_25_fu_5758_p2),14));

        sext_ln93_24_fu_6879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_26_reg_15237),15));

        sext_ln93_25_fu_5835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_29_fu_5829_p2),14));

        sext_ln93_26_fu_5863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_30_fu_5857_p2),16));

        sext_ln93_27_fu_5903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_31_fu_5897_p2),14));

        sext_ln93_28_fu_5930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_32_fu_5924_p2),13));

        sext_ln93_29_fu_6910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_34_fu_6904_p2),15));

        sext_ln93_2_fu_4878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_2_fu_4872_p2),13));

        sext_ln93_30_fu_5977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_35_fu_5971_p2),14));

        sext_ln93_31_fu_6920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_36_reg_15247),15));

        sext_ln93_32_fu_6009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_73_fu_6003_p2),16));

        sext_ln93_33_fu_5172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_37_fu_5166_p2),12));

        sext_ln93_34_fu_5182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_38_fu_5176_p2),13));

        sext_ln93_35_fu_6042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_39_fu_6036_p2),13));

        sext_ln93_36_fu_7328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_41_reg_15429),14));

        sext_ln93_37_fu_6946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_14_reg_15262),15));

        sext_ln93_38_fu_6106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_15_fu_6100_p2),14));

        sext_ln93_39_fu_6949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_16_reg_15267),15));

        sext_ln93_3_fu_5288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_3_fu_5282_p2),15));

        sext_ln93_40_fu_6133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_44_fu_6127_p2),14));

        sext_ln93_41_fu_6182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_45_fu_6176_p2),14));

        sext_ln93_42_fu_6215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_47_fu_6209_p2),13));

        sext_ln93_43_fu_6274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_74_fu_6268_p2),14));

        sext_ln93_44_fu_7005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_50_fu_6999_p2),16));

        sext_ln93_45_fu_7009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_20_reg_15297),15));

        sext_ln93_46_fu_6324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14115_p3),14));

        sext_ln93_47_fu_7018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_24_reg_15302),15));

        sext_ln93_48_fu_7044_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_51_fu_7038_p2),15));

        sext_ln93_49_fu_6361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_52_fu_6355_p2),14));

        sext_ln93_4_fu_5327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_4_fu_5321_p2),14));

        sext_ln93_50_fu_6397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_53_fu_6391_p2),14));

        sext_ln93_51_fu_6418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_54_fu_6412_p2),13));

        sext_ln93_52_fu_6428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_55_fu_6422_p2),13));

        sext_ln93_53_fu_6444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_57_fu_6438_p2),14));

        sext_ln93_54_fu_6499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_26_fu_6493_p2),15));

        sext_ln93_55_fu_6509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_27_fu_6503_p2),15));

        sext_ln93_56_fu_6552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_60_fu_6546_p2),13));

        sext_ln93_57_fu_6615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_62_fu_6609_p2),13));

        sext_ln93_58_fu_6637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_29_fu_6631_p2),14));

        sext_ln93_59_fu_7090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_30_reg_15338),15));

        sext_ln93_5_fu_5337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_5_fu_5331_p2),13));

        sext_ln93_60_fu_6653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_31_fu_6647_p2),14));

        sext_ln93_61_fu_6663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_32_fu_6657_p2),14));

        sext_ln93_62_fu_7093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_33_reg_15343),15));

        sext_ln93_63_fu_6679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_63_fu_6673_p2),14));

        sext_ln93_64_fu_7129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_64_fu_7123_p2),12));

        sext_ln93_65_fu_7139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_65_fu_7133_p2),15));

        sext_ln93_68_fu_6731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_76_fu_6725_p2),14));

        sext_ln93_69_fu_7200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_69_fu_7194_p2),16));

        sext_ln93_6_fu_5387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_8_fu_5381_p2),14));

        sext_ln93_7_fu_5402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_fu_5397_p2),13));

        sext_ln93_8_fu_5425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_9_fu_5420_p2),14));

        sext_ln93_9_fu_5444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln93_1_reg_15024),14));

        sext_ln93_fu_4833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln93_fu_4827_p2),12));

    shl_ln171_10_fu_9317_p3 <= (select_ln153_2_reg_17169 & ap_const_lv2_0);
    shl_ln171_11_fu_9442_p3 <= (select_ln153_3_reg_16580 & ap_const_lv1_0);
    shl_ln171_12_fu_9476_p3 <= (select_ln153_3_reg_16580 & ap_const_lv3_0);
    shl_ln171_13_fu_9493_p3 <= (select_ln153_3_reg_16580 & ap_const_lv2_0);
    shl_ln171_14_fu_9596_p3 <= (select_ln153_3_reg_16580 & ap_const_lv4_0);
    shl_ln171_15_fu_9647_p3 <= (select_ln153_4_reg_17245 & ap_const_lv3_0);
    shl_ln171_16_fu_9664_p3 <= (select_ln153_4_reg_17245 & ap_const_lv1_0);
    shl_ln171_17_fu_9695_p3 <= (select_ln153_4_reg_17245 & ap_const_lv4_0);
    shl_ln171_18_fu_9726_p3 <= (select_ln153_4_reg_17245 & ap_const_lv2_0);
    shl_ln171_19_fu_9865_p3 <= (select_ln153_5_reg_16952 & ap_const_lv3_0);
    shl_ln171_1_fu_8872_p3 <= (select_ln153_reg_17032 & ap_const_lv1_0);
    shl_ln171_20_fu_9939_p3 <= (select_ln153_5_reg_16952 & ap_const_lv1_0);
    shl_ln171_21_fu_10063_p3 <= (select_ln153_6_reg_17272 & ap_const_lv2_0);
    shl_ln171_22_fu_10080_p3 <= (select_ln153_6_reg_17272 & ap_const_lv3_0);
    shl_ln171_23_fu_10091_p3 <= (select_ln153_6_reg_17272 & ap_const_lv1_0);
    shl_ln171_24_fu_10119_p3 <= (select_ln153_6_reg_17272 & ap_const_lv4_0);
    shl_ln171_25_fu_10231_p3 <= (select_ln153_7_reg_17319 & ap_const_lv1_0);
    shl_ln171_26_fu_10242_p3 <= (select_ln153_7_reg_17319 & ap_const_lv2_0);
    shl_ln171_27_fu_10280_p3 <= (select_ln153_7_reg_17319 & ap_const_lv4_0);
    shl_ln171_28_fu_10328_p3 <= (select_ln153_7_reg_17319 & ap_const_lv3_0);
    shl_ln171_29_fu_11321_p3 <= (select_ln153_8_reg_17330 & ap_const_lv3_0);
    shl_ln171_2_fu_8889_p3 <= (select_ln153_reg_17032 & ap_const_lv2_0);
    shl_ln171_30_fu_11342_p3 <= (select_ln153_8_reg_17330 & ap_const_lv1_0);
    shl_ln171_31_fu_11374_p3 <= (select_ln153_8_reg_17330 & ap_const_lv2_0);
    shl_ln171_32_fu_11437_p3 <= (select_ln153_8_reg_17330 & ap_const_lv4_0);
    shl_ln171_33_fu_11469_p3 <= (select_ln153_9_reg_16976 & ap_const_lv3_0);
    shl_ln171_34_fu_11567_p3 <= (select_ln153_9_reg_16976 & ap_const_lv1_0);
    shl_ln171_35_fu_10545_p3 <= (select_ln153_10_reg_17340 & ap_const_lv4_0);
    shl_ln171_36_fu_10556_p3 <= (select_ln153_10_reg_17340 & ap_const_lv2_0);
    shl_ln171_37_fu_10577_p3 <= (select_ln153_10_reg_17340 & ap_const_lv3_0);
    shl_ln171_38_fu_10656_p3 <= (select_ln153_10_reg_17340 & ap_const_lv1_0);
    shl_ln171_39_fu_11603_p3 <= (select_ln153_11_reg_16881 & ap_const_lv3_0);
    shl_ln171_3_fu_8921_p3 <= (select_ln153_reg_17032 & ap_const_lv4_0);
    shl_ln171_40_fu_11631_p3 <= (select_ln153_11_reg_16881 & ap_const_lv4_0);
    shl_ln171_41_fu_11669_p3 <= (select_ln153_11_reg_16881 & ap_const_lv1_0);
    shl_ln171_42_fu_12032_p3 <= (select_ln153_11_reg_16881 & ap_const_lv2_0);
    shl_ln171_43_fu_12078_p3 <= (select_ln153_12_reg_17627 & ap_const_lv3_0);
    shl_ln171_44_fu_12095_p3 <= (select_ln153_12_reg_17627 & ap_const_lv2_0);
    shl_ln171_45_fu_12137_p3 <= (select_ln153_12_reg_17627 & ap_const_lv1_0);
    shl_ln171_46_fu_12279_p3 <= (grp_fu_3485_p3 & ap_const_lv4_0);
    shl_ln171_47_fu_12297_p3 <= (grp_fu_3485_p3 & ap_const_lv3_0);
    shl_ln171_48_fu_12333_p3 <= (select_ln153_14_reg_17639 & ap_const_lv3_0);
    shl_ln171_49_fu_12354_p3 <= (select_ln153_14_reg_17639 & ap_const_lv1_0);
    shl_ln171_4_fu_9053_p3 <= (select_ln153_1_reg_16759 & ap_const_lv4_0);
    shl_ln171_50_fu_12393_p3 <= (select_ln153_14_reg_17639 & ap_const_lv4_0);
    shl_ln171_51_fu_12452_p3 <= (select_ln153_14_reg_17639 & ap_const_lv2_0);
    shl_ln171_52_fu_12546_p3 <= (select_ln153_15_reg_17649 & ap_const_lv4_0);
    shl_ln171_53_fu_12563_p3 <= (select_ln153_15_reg_17649 & ap_const_lv1_0);
    shl_ln171_54_fu_13452_p3 <= (select_ln153_17_reg_17665 & ap_const_lv3_0);
    shl_ln171_55_fu_13463_p3 <= (select_ln153_17_reg_17665 & ap_const_lv1_0);
    shl_ln171_56_fu_13484_p3 <= (select_ln153_17_reg_17665 & ap_const_lv2_0);
    shl_ln171_57_fu_13512_p3 <= (select_ln153_17_reg_17665 & ap_const_lv4_0);
    shl_ln171_58_fu_12629_p3 <= (reg_3574 & ap_const_lv3_0);
    shl_ln171_59_fu_12651_p3 <= (reg_3574 & ap_const_lv1_0);
    shl_ln171_5_fu_9064_p3 <= (select_ln153_1_reg_16759 & ap_const_lv1_0);
    shl_ln171_60_fu_12680_p3 <= (reg_3574 & ap_const_lv4_0);
    shl_ln171_61_fu_12723_p3 <= (reg_3574 & ap_const_lv2_0);
    shl_ln171_62_fu_13207_p3 <= (reg_3574 & ap_const_lv4_0);
    shl_ln171_63_fu_13219_p3 <= (reg_3574 & ap_const_lv1_0);
    shl_ln171_64_fu_13601_p3 <= (reg_3574 & ap_const_lv3_0);
    shl_ln171_65_fu_12770_p3 <= (reg_3578 & ap_const_lv3_0);
    shl_ln171_66_fu_12798_p3 <= (reg_3578 & ap_const_lv2_0);
    shl_ln171_67_fu_13259_p3 <= (reg_3578 & ap_const_lv1_0);
    shl_ln171_68_fu_13668_p3 <= (reg_3578 & ap_const_lv3_0);
    shl_ln171_69_fu_13706_p3 <= (select_ln153_23_reg_17859 & ap_const_lv3_0);
    shl_ln171_6_fu_9092_p3 <= (select_ln153_1_reg_16759 & ap_const_lv3_0);
    shl_ln171_70_fu_13741_p3 <= (select_ln153_23_reg_17859 & ap_const_lv4_0);
    shl_ln171_71_fu_10710_p3 <= (select_ln153_24_reg_17351 & ap_const_lv3_0);
    shl_ln171_72_fu_10721_p3 <= (select_ln153_24_reg_17351 & ap_const_lv1_0);
    shl_ln171_73_fu_10778_p3 <= (select_ln153_24_reg_17351 & ap_const_lv4_0);
    shl_ln171_74_fu_11025_p3 <= (select_ln153_24_reg_17351 & ap_const_lv2_0);
    shl_ln171_75_fu_11123_p3 <= (select_ln153_25_reg_17361 & ap_const_lv3_0);
    shl_ln171_76_fu_11150_p3 <= (select_ln153_25_reg_17361 & ap_const_lv2_0);
    shl_ln171_77_fu_11216_p3 <= (select_ln153_26_reg_17368 & ap_const_lv4_0);
    shl_ln171_78_fu_11227_p3 <= (select_ln153_26_reg_17368 & ap_const_lv1_0);
    shl_ln171_7_fu_8573_p3 <= (select_ln153_2_reg_17169 & ap_const_lv3_0);
    shl_ln171_8_fu_9275_p3 <= (select_ln153_2_reg_17169 & ap_const_lv4_0);
    shl_ln171_9_fu_9286_p3 <= (select_ln153_2_reg_17169 & ap_const_lv1_0);
    shl_ln171_s_fu_9032_p3 <= (select_ln153_1_reg_16759 & ap_const_lv2_0);
    shl_ln1_fu_8851_p3 <= (select_ln153_reg_17032 & ap_const_lv3_0);
    shl_ln93_10_fu_4926_p3 <= (tmp_3_fu_4911_p8 & ap_const_lv2_0);
    shl_ln93_11_fu_4949_p3 <= (tmp_4_fu_4938_p8 & ap_const_lv4_0);
    shl_ln93_12_fu_5409_p3 <= (tmp_4_reg_15012 & ap_const_lv2_0);
    shl_ln93_13_fu_5429_p3 <= (tmp_4_reg_15012 & ap_const_lv3_0);
    shl_ln93_14_fu_4961_p3 <= (tmp_4_fu_4938_p8 & ap_const_lv1_0);
    shl_ln93_15_fu_5456_p3 <= (tmp_5_reg_14852 & ap_const_lv4_0);
    shl_ln93_16_fu_5477_p3 <= (tmp_5_reg_14852 & ap_const_lv1_0);
    shl_ln93_17_fu_5504_p3 <= (tmp_5_reg_14852 & ap_const_lv3_0);
    shl_ln93_18_fu_5534_p3 <= (tmp_6_reg_15064 & ap_const_lv4_0);
    shl_ln93_19_fu_5005_p3 <= (tmp_6_fu_4988_p8 & ap_const_lv2_0);
    shl_ln93_1_fu_4815_p3 <= (tmp_fu_4800_p8 & ap_const_lv2_0);
    shl_ln93_20_fu_5558_p3 <= (tmp_6_reg_15064 & ap_const_lv1_0);
    shl_ln93_21_fu_5046_p3 <= (tmp_7_fu_5029_p8 & ap_const_lv4_0);
    shl_ln93_22_fu_5058_p3 <= (tmp_7_fu_5029_p8 & ap_const_lv1_0);
    shl_ln93_23_fu_5093_p3 <= (tmp_8_fu_5076_p8 & ap_const_lv3_0);
    shl_ln93_24_fu_5681_p3 <= (tmp_8_reg_15133 & ap_const_lv1_0);
    shl_ln93_25_fu_5698_p3 <= (tmp_8_reg_15133 & ap_const_lv4_0);
    shl_ln93_26_fu_5746_p3 <= (tmp_9_fu_5719_p8 & ap_const_lv1_0);
    shl_ln93_27_fu_5795_p3 <= (tmp_10_fu_5780_p8 & ap_const_lv3_0);
    shl_ln93_28_fu_5807_p3 <= (tmp_10_fu_5780_p8 & ap_const_lv1_0);
    shl_ln93_29_fu_5845_p3 <= (tmp_10_fu_5780_p8 & ap_const_lv4_0);
    shl_ln93_2_fu_5254_p3 <= (tmp_1_reg_14985 & ap_const_lv4_0);
    shl_ln93_30_fu_5867_p3 <= (tmp_11_reg_15145 & ap_const_lv3_0);
    shl_ln93_31_fu_5882_p3 <= (tmp_11_reg_15145 & ap_const_lv1_0);
    shl_ln93_32_fu_5913_p3 <= (tmp_12_reg_15151 & ap_const_lv3_0);
    shl_ln93_33_fu_6882_p3 <= (tmp_12_reg_15151 & ap_const_lv4_0);
    shl_ln93_34_fu_6893_p3 <= (tmp_12_reg_15151 & ap_const_lv2_0);
    shl_ln93_35_fu_5959_p3 <= (tmp_13_fu_5940_p8 & ap_const_lv3_0);
    shl_ln93_36_fu_5981_p3 <= (tmp_13_fu_5940_p8 & ap_const_lv4_0);
    shl_ln93_37_fu_5154_p3 <= (tmp_14_fu_5139_p8 & ap_const_lv2_0);
    shl_ln93_38_fu_6025_p3 <= (tmp_14_reg_15160 & ap_const_lv3_0);
    shl_ln93_39_fu_6046_p3 <= (tmp_14_reg_15160 & ap_const_lv1_0);
    shl_ln93_3_fu_4848_p3 <= (tmp_1_fu_4837_p8 & ap_const_lv3_0);
    shl_ln93_40_fu_6926_p3 <= (tmp_15_reg_15172 & ap_const_lv3_0);
    shl_ln93_41_fu_6066_p3 <= (tmp_15_reg_15172 & ap_const_lv1_0);
    shl_ln93_42_fu_6077_p3 <= (tmp_15_reg_15172 & ap_const_lv4_0);
    shl_ln93_43_fu_6116_p3 <= (tmp_15_reg_15172 & ap_const_lv2_0);
    shl_ln93_44_fu_6148_p3 <= (tmp_16_fu_6137_p8 & ap_const_lv4_0);
    shl_ln93_45_fu_6160_p3 <= (tmp_16_fu_6137_p8 & ap_const_lv1_0);
    shl_ln93_46_fu_6968_p3 <= (tmp_16_reg_15272 & ap_const_lv3_0);
    shl_ln93_47_fu_6198_p3 <= (tmp_17_reg_15182 & ap_const_lv3_0);
    shl_ln93_48_fu_6219_p3 <= (tmp_17_reg_15182 & ap_const_lv4_0);
    shl_ln93_49_fu_6230_p3 <= (tmp_17_reg_15182 & ap_const_lv1_0);
    shl_ln93_4_fu_4860_p3 <= (tmp_1_fu_4837_p8 & ap_const_lv1_0);
    shl_ln93_50_fu_6247_p3 <= (tmp_17_reg_15182 & ap_const_lv2_0);
    shl_ln93_51_fu_6984_p3 <= (tmp_18_reg_15287 & ap_const_lv2_0);
    shl_ln93_52_fu_6293_p3 <= (tmp_18_fu_6278_p8 & ap_const_lv3_0);
    shl_ln93_53_fu_7027_p3 <= (tmp_19_reg_15192 & ap_const_lv2_0);
    shl_ln93_54_fu_6333_p3 <= (tmp_19_reg_15192 & ap_const_lv4_0);
    shl_ln93_55_fu_6344_p3 <= (tmp_19_reg_15192 & ap_const_lv1_0);
    shl_ln93_56_fu_6365_p3 <= (tmp_20_reg_15200 & ap_const_lv4_0);
    shl_ln93_57_fu_6376_p3 <= (tmp_20_reg_15200 & ap_const_lv1_0);
    shl_ln93_58_fu_6401_p3 <= (tmp_20_reg_15200 & ap_const_lv3_0);
    shl_ln93_59_fu_7048_p3 <= (tmp_21_reg_15307 & ap_const_lv3_0);
    shl_ln93_5_fu_5271_p3 <= (tmp_1_reg_14985 & ap_const_lv2_0);
    shl_ln93_60_fu_6463_p3 <= (tmp_21_fu_6448_p8 & ap_const_lv1_0);
    shl_ln93_61_fu_7059_p3 <= (tmp_21_reg_15307 & ap_const_lv2_0);
    shl_ln93_62_fu_6475_p3 <= (tmp_21_fu_6448_p8 & ap_const_lv4_0);
    shl_ln93_63_fu_7070_p3 <= (tmp_22_reg_15323 & ap_const_lv2_0);
    shl_ln93_64_fu_6534_p3 <= (tmp_22_fu_6519_p8 & ap_const_lv3_0);
    shl_ln93_65_fu_6556_p3 <= (tmp_22_fu_6519_p8 & ap_const_lv1_0);
    shl_ln93_66_fu_6585_p3 <= (tmp_23_fu_6574_p8 & ap_const_lv3_0);
    shl_ln93_67_fu_6597_p3 <= (tmp_23_fu_6574_p8 & ap_const_lv1_0);
    shl_ln93_68_fu_6619_p3 <= (tmp_23_fu_6574_p8 & ap_const_lv2_0);
    shl_ln93_69_fu_7108_p3 <= (tmp_24_reg_15348 & ap_const_lv2_0);
    shl_ln93_6_fu_4899_p3 <= (tmp_2_fu_4882_p8 & ap_const_lv1_0);
    shl_ln93_70_fu_7143_p3 <= (tmp_24_reg_15348 & ap_const_lv4_0);
    shl_ln93_71_fu_7340_p3 <= (tmp_25_reg_15357 & ap_const_lv3_0);
    shl_ln93_7_fu_5295_p3 <= (tmp_2_reg_14997 & ap_const_lv4_0);
    shl_ln93_8_fu_5306_p3 <= (tmp_2_reg_14997 & ap_const_lv2_0);
    shl_ln93_9_fu_5347_p3 <= (tmp_3_reg_15004 & ap_const_lv4_0);
    shl_ln93_s_fu_5370_p3 <= (tmp_3_reg_15004 & ap_const_lv3_0);
    shl_ln_fu_5236_p3 <= (tmp_reg_14975 & ap_const_lv1_0);
    sub_ln171_100_fu_12211_p2 <= std_logic_vector(unsigned(zext_ln171_138_fu_12207_p1) - unsigned(zext_ln171_133_fu_12085_p1));
    sub_ln171_101_fu_12243_p2 <= std_logic_vector(unsigned(zext_ln171_139_fu_12225_p1) - unsigned(zext_ln171_140_fu_12239_p1));
    sub_ln171_102_fu_12291_p2 <= std_logic_vector(unsigned(zext_ln171_144_fu_12287_p1) - unsigned(zext_ln171_142_fu_12271_p1));
    sub_ln171_103_fu_12365_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln171_150_fu_12361_p1));
    sub_ln171_104_fu_12404_p2 <= std_logic_vector(unsigned(zext_ln171_153_fu_12400_p1) - unsigned(zext_ln171_151_fu_12386_p1));
    sub_ln171_105_fu_12435_p2 <= std_logic_vector(unsigned(zext_ln171_148_fu_12340_p1) - unsigned(zext_ln171_154_fu_12421_p1));
    sub_ln171_106_fu_12463_p2 <= std_logic_vector(unsigned(zext_ln171_156_fu_12459_p1) - unsigned(zext_ln171_153_fu_12400_p1));
    sub_ln171_107_fu_12480_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln171_153_fu_12400_p1));
    sub_ln171_108_fu_12490_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_157_fu_12486_p1));
    sub_ln171_109_fu_12500_p2 <= std_logic_vector(signed(sext_ln171_142_fu_12496_p1) - signed(zext_ln171_147_fu_12330_p1));
    sub_ln171_10_fu_9075_p2 <= std_logic_vector(unsigned(zext_ln171_16_fu_9060_p1) - unsigned(zext_ln171_17_fu_9071_p1));
    sub_ln171_110_fu_12557_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln171_159_fu_12553_p1));
    sub_ln171_111_fu_12574_p2 <= std_logic_vector(unsigned(zext_ln171_159_fu_12553_p1) - unsigned(zext_ln171_160_fu_12570_p1));
    sub_ln171_112_fu_11958_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_161_fu_11954_p1));
    sub_ln171_113_fu_13495_p2 <= std_logic_vector(unsigned(zext_ln171_166_fu_13491_p1) - unsigned(zext_ln171_162_fu_13449_p1));
    sub_ln171_114_fu_13527_p2 <= std_logic_vector(unsigned(zext_ln171_168_fu_13519_p1) - unsigned(zext_ln171_169_fu_13523_p1));
    sub_ln171_115_fu_13533_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_163_fu_13459_p1));
    sub_ln171_116_fu_13543_p2 <= std_logic_vector(signed(sext_ln171_152_fu_13539_p1) - signed(zext_ln171_167_reg_17695));
    sub_ln171_117_fu_13563_p2 <= std_logic_vector(unsigned(zext_ln171_168_fu_13519_p1) - unsigned(zext_ln171_170_fu_13559_p1));
    sub_ln171_118_fu_13591_p2 <= std_logic_vector(unsigned(zext_ln171_171_fu_13587_p1) - unsigned(zext_ln171_170_fu_13559_p1));
    sub_ln171_119_fu_12641_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_174_fu_12637_p1));
    sub_ln171_11_fu_9103_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_20_fu_9099_p1));
    sub_ln171_120_fu_12663_p2 <= std_logic_vector(signed(sext_ln171_156_fu_12647_p1) - signed(zext_ln171_175_fu_12659_p1));
    sub_ln171_121_fu_12696_p2 <= std_logic_vector(unsigned(zext_ln171_175_fu_12659_p1) - unsigned(zext_ln171_176_fu_12688_p1));
    sub_ln171_122_fu_12702_p2 <= std_logic_vector(unsigned(zext_ln171_174_fu_12637_p1) - unsigned(zext_ln171_177_fu_12692_p1));
    sub_ln171_123_fu_12739_p2 <= std_logic_vector(unsigned(zext_ln171_179_fu_12735_p1) - unsigned(zext_ln171_173_fu_12625_p1));
    sub_ln171_124_fu_12749_p2 <= std_logic_vector(unsigned(zext_ln171_176_fu_12688_p1) - unsigned(zext_ln171_178_fu_12731_p1));
    sub_ln171_125_fu_13231_p2 <= std_logic_vector(unsigned(zext_ln171_182_fu_13215_p1) - unsigned(zext_ln171_183_fu_13227_p1));
    sub_ln171_126_fu_13237_p2 <= std_logic_vector(unsigned(zext_ln171_181_reg_17771) - unsigned(zext_ln171_182_fu_13215_p1));
    sub_ln171_127_fu_13633_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_184_fu_13609_p1));
    sub_ln171_128_fu_12782_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_189_fu_12778_p1));
    sub_ln171_129_fu_12792_p2 <= std_logic_vector(signed(sext_ln171_167_fu_12788_p1) - signed(zext_ln171_188_fu_12766_p1));
    sub_ln171_12_fu_9113_p2 <= std_logic_vector(signed(sext_ln171_12_fu_9109_p1) - signed(zext_ln171_19_reg_16769));
    sub_ln171_130_fu_12810_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_190_fu_12806_p1));
    sub_ln171_131_fu_12865_p2 <= std_logic_vector(unsigned(zext_ln171_188_fu_12766_p1) - unsigned(zext_ln171_193_fu_12861_p1));
    sub_ln171_132_fu_13271_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln171_194_fu_13267_p1));
    sub_ln171_133_fu_13680_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_196_fu_13676_p1));
    sub_ln171_134_fu_13686_p2 <= std_logic_vector(unsigned(zext_ln171_196_fu_13676_p1) - unsigned(zext_ln171_195_fu_13664_p1));
    sub_ln171_135_fu_13752_p2 <= std_logic_vector(unsigned(zext_ln171_202_fu_13748_p1) - unsigned(zext_ln171_200_fu_13734_p1));
    sub_ln171_136_fu_10789_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln171_206_fu_10785_p1));
    sub_ln171_137_fu_10884_p2 <= std_logic_vector(unsigned(zext_ln171_205_fu_10775_p1) - unsigned(zext_ln171_207_fu_10795_p1));
    sub_ln171_138_fu_11049_p2 <= std_logic_vector(unsigned(zext_ln171_210_fu_10969_p1) - unsigned(zext_ln171_206_fu_10785_p1));
    sub_ln171_139_fu_11059_p2 <= std_logic_vector(unsigned(zext_ln171_206_fu_10785_p1) - unsigned(zext_ln171_213_fu_11055_p1));
    sub_ln171_13_fu_9118_p2 <= std_logic_vector(unsigned(zext_ln171_19_reg_16769) - unsigned(zext_ln171_16_fu_9060_p1));
    sub_ln171_140_fu_11134_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_215_fu_11130_p1));
    sub_ln171_141_fu_11144_p2 <= std_logic_vector(signed(sext_ln171_234_fu_11140_p1) - signed(zext_ln171_214_fu_11120_p1));
    sub_ln171_142_fu_11238_p2 <= std_logic_vector(unsigned(zext_ln171_217_fu_11223_p1) - unsigned(zext_ln171_218_fu_11234_p1));
    sub_ln171_14_fu_9148_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_15_fu_9039_p1));
    sub_ln171_15_fu_9158_p2 <= std_logic_vector(signed(sext_ln171_14_fu_9154_p1) - signed(zext_ln171_12_reg_17044));
    sub_ln171_16_fu_9182_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln171_23_fu_9178_p1));
    sub_ln171_17_fu_9202_p2 <= std_logic_vector(unsigned(zext_ln171_12_reg_17044) - unsigned(zext_ln171_20_fu_9099_p1));
    sub_ln171_18_fu_9222_p2 <= std_logic_vector(unsigned(zext_ln171_21_fu_9134_p1) - unsigned(zext_ln171_20_fu_9099_p1));
    sub_ln171_19_fu_9243_p2 <= std_logic_vector(unsigned(zext_ln171_16_fu_9060_p1) - unsigned(zext_ln171_24_fu_9239_p1));
    sub_ln171_1_fu_8862_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_4_fu_8858_p1));
    sub_ln171_20_fu_8584_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_26_fu_8580_p1));
    sub_ln171_21_fu_9266_p2 <= std_logic_vector(unsigned(zext_ln171_28_fu_9263_p1) - unsigned(zext_ln171_26_reg_17257));
    sub_ln171_22_fu_9297_p2 <= std_logic_vector(unsigned(zext_ln171_29_fu_9282_p1) - unsigned(zext_ln171_30_fu_9293_p1));
    sub_ln171_23_fu_9328_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_31_fu_9324_p1));
    sub_ln171_24_fu_9338_p2 <= std_logic_vector(unsigned(zext_ln171_29_fu_9282_p1) - unsigned(zext_ln171_25_reg_17234));
    sub_ln171_25_fu_9350_p2 <= std_logic_vector(unsigned(zext_ln171_30_fu_9293_p1) - unsigned(zext_ln171_29_fu_9282_p1));
    sub_ln171_26_fu_9367_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_27_fu_9260_p1));
    sub_ln171_27_fu_9388_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln171_32_fu_9384_p1));
    sub_ln171_28_fu_9413_p2 <= std_logic_vector(signed(sext_ln171_32_fu_9409_p1) - signed(zext_ln171_28_fu_9263_p1));
    sub_ln171_29_fu_9423_p2 <= std_logic_vector(unsigned(zext_ln171_29_fu_9282_p1) - unsigned(zext_ln171_33_fu_9405_p1));
    sub_ln171_2_fu_8883_p2 <= std_logic_vector(signed(sext_ln171_1_fu_8868_p1) - signed(zext_ln171_5_fu_8879_p1));
    sub_ln171_30_fu_9453_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln171_37_fu_9449_p1));
    sub_ln171_31_fu_9487_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_40_fu_9483_p1));
    sub_ln171_32_fu_9504_p2 <= std_logic_vector(unsigned(zext_ln171_41_fu_9500_p1) - unsigned(zext_ln171_39_fu_9473_p1));
    sub_ln171_33_fu_9543_p2 <= std_logic_vector(signed(sext_ln171_39_fu_9539_p1) - signed(zext_ln171_34_reg_16780));
    sub_ln171_34_fu_9559_p2 <= std_logic_vector(unsigned(zext_ln171_40_fu_9483_p1) - unsigned(zext_ln171_42_fu_9525_p1));
    sub_ln171_35_fu_9576_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_36_fu_9439_p1));
    sub_ln171_36_fu_9618_p2 <= std_logic_vector(unsigned(zext_ln171_44_fu_9603_p1) - unsigned(zext_ln171_45_fu_9614_p1));
    sub_ln171_37_fu_9624_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_41_fu_9500_p1));
    sub_ln171_38_fu_9658_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_48_fu_9654_p1));
    sub_ln171_39_fu_9686_p2 <= std_logic_vector(signed(sext_ln171_45_fu_9682_p1) - signed(zext_ln171_49_fu_9671_p1));
    sub_ln171_3_fu_8936_p2 <= std_logic_vector(unsigned(zext_ln171_9_fu_8928_p1) - unsigned(zext_ln171_10_fu_8932_p1));
    sub_ln171_40_fu_9706_p2 <= std_logic_vector(unsigned(zext_ln171_52_fu_9702_p1) - unsigned(zext_ln171_50_fu_9692_p1));
    sub_ln171_41_fu_9720_p2 <= std_logic_vector(unsigned(zext_ln171_53_fu_9716_p1) - unsigned(zext_ln171_48_fu_9654_p1));
    sub_ln171_42_fu_9748_p2 <= std_logic_vector(unsigned(zext_ln171_48_fu_9654_p1) - unsigned(zext_ln171_51_reg_17262));
    sub_ln171_43_fu_9778_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_46_fu_9641_p1));
    sub_ln171_44_fu_9803_p2 <= std_logic_vector(unsigned(zext_ln171_52_fu_9702_p1) - unsigned(zext_ln171_57_fu_9799_p1));
    sub_ln171_45_fu_9823_p2 <= std_logic_vector(unsigned(zext_ln171_55_fu_9753_p1) - unsigned(zext_ln171_47_fu_9644_p1));
    sub_ln171_46_fu_9833_p2 <= std_logic_vector(unsigned(zext_ln171_48_fu_9654_p1) - unsigned(zext_ln171_53_fu_9716_p1));
    sub_ln171_47_fu_9897_p2 <= std_logic_vector(unsigned(zext_ln171_59_reg_16962) - unsigned(zext_ln171_64_fu_9893_p1));
    sub_ln171_48_fu_9913_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln171_64_fu_9893_p1));
    sub_ln171_49_fu_9929_p2 <= std_logic_vector(unsigned(zext_ln171_60_fu_9859_p1) - unsigned(zext_ln171_62_fu_9872_p1));
    sub_ln171_4_fu_8942_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln171_9_fu_8928_p1));
    sub_ln171_50_fu_9971_p2 <= std_logic_vector(unsigned(zext_ln171_64_fu_9893_p1) - unsigned(zext_ln171_59_reg_16962));
    sub_ln171_51_fu_9987_p2 <= std_logic_vector(unsigned(zext_ln171_61_fu_9862_p1) - unsigned(zext_ln171_67_fu_9983_p1));
    sub_ln171_52_fu_10016_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln171_69_fu_10012_p1));
    sub_ln171_53_fu_10026_p2 <= std_logic_vector(unsigned(zext_ln171_68_fu_10008_p1) - unsigned(zext_ln171_64_fu_9893_p1));
    sub_ln171_54_fu_10043_p2 <= std_logic_vector(unsigned(zext_ln171_65_fu_9946_p1) - unsigned(zext_ln171_62_fu_9872_p1));
    sub_ln171_55_fu_10074_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_71_fu_10070_p1));
    sub_ln171_56_fu_10102_p2 <= std_logic_vector(unsigned(zext_ln171_72_fu_10087_p1) - unsigned(zext_ln171_73_fu_10098_p1));
    sub_ln171_57_fu_10130_p2 <= std_logic_vector(unsigned(zext_ln171_77_fu_10111_p1) - unsigned(zext_ln171_78_fu_10126_p1));
    sub_ln171_58_fu_10150_p2 <= std_logic_vector(unsigned(zext_ln171_78_fu_10126_p1) - unsigned(zext_ln171_74_reg_17308));
    sub_ln171_59_fu_10159_p2 <= std_logic_vector(unsigned(zext_ln171_70_fu_10060_p1) - unsigned(zext_ln171_71_fu_10070_p1));
    sub_ln171_5_fu_8959_p2 <= std_logic_vector(unsigned(zext_ln171_8_reg_17222) - unsigned(zext_ln171_4_fu_8858_p1));
    sub_ln171_60_fu_10190_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_72_fu_10087_p1));
    sub_ln171_61_fu_10196_p2 <= std_logic_vector(unsigned(zext_ln171_72_fu_10087_p1) - unsigned(zext_ln171_75_reg_17293));
    sub_ln171_62_fu_10212_p2 <= std_logic_vector(unsigned(zext_ln171_74_reg_17308) - unsigned(zext_ln171_78_fu_10126_p1));
    sub_ln171_63_fu_10253_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_82_fu_10249_p1));
    sub_ln171_64_fu_10263_p2 <= std_logic_vector(signed(sext_ln171_74_fu_10259_p1) - signed(zext_ln171_80_fu_10228_p1));
    sub_ln171_65_fu_10295_p2 <= std_logic_vector(unsigned(zext_ln171_84_fu_10291_p1) - unsigned(zext_ln171_83_fu_10287_p1));
    sub_ln171_66_fu_10322_p2 <= std_logic_vector(unsigned(zext_ln171_83_fu_10287_p1) - unsigned(zext_ln171_87_fu_10319_p1));
    sub_ln171_67_fu_10339_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_88_fu_10335_p1));
    sub_ln171_68_fu_10349_p2 <= std_logic_vector(signed(sext_ln171_77_fu_10345_p1) - signed(zext_ln171_85_fu_10301_p1));
    sub_ln171_69_fu_10366_p2 <= std_logic_vector(unsigned(zext_ln171_86_fu_10316_p1) - unsigned(zext_ln171_82_fu_10249_p1));
    sub_ln171_6_fu_8983_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_6_fu_8896_p1));
    sub_ln171_70_fu_10387_p2 <= std_logic_vector(unsigned(zext_ln171_83_fu_10287_p1) - unsigned(zext_ln171_84_fu_10291_p1));
    sub_ln171_71_fu_10393_p2 <= std_logic_vector(unsigned(zext_ln171_81_fu_10238_p1) - unsigned(zext_ln171_88_fu_10335_p1));
    sub_ln171_72_fu_10458_p2 <= std_logic_vector(unsigned(zext_ln171_88_fu_10335_p1) - unsigned(zext_ln171_80_fu_10228_p1));
    sub_ln171_73_fu_10479_p2 <= std_logic_vector(signed(sext_ln171_77_fu_10345_p1) - signed(zext_ln171_87_fu_10319_p1));
    sub_ln171_74_fu_10507_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_89_fu_10503_p1));
    sub_ln171_75_fu_10517_p2 <= std_logic_vector(signed(sext_ln171_90_fu_10513_p1) - signed(zext_ln171_87_fu_10319_p1));
    sub_ln171_76_fu_11353_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln171_93_fu_11349_p1));
    sub_ln171_77_fu_11431_p2 <= std_logic_vector(unsigned(add_ln171_16_fu_11312_p2) - unsigned(zext_ln171_100_fu_11427_p1));
    sub_ln171_78_fu_11452_p2 <= std_logic_vector(unsigned(zext_ln171_102_fu_11448_p1) - unsigned(zext_ln171_101_fu_11444_p1));
    sub_ln171_79_fu_11480_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_104_fu_11476_p1));
    sub_ln171_7_fu_8993_p2 <= std_logic_vector(signed(sext_ln171_7_fu_8989_p1) - signed(zext_ln171_8_reg_17222));
    sub_ln171_80_fu_11490_p2 <= std_logic_vector(signed(sext_ln171_98_fu_11486_p1) - signed(zext_ln171_103_reg_17133));
    sub_ln171_81_fu_11528_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_107_fu_11525_p1));
    sub_ln171_82_fu_11544_p2 <= std_logic_vector(unsigned(zext_ln171_104_fu_11476_p1) - unsigned(zext_ln171_105_fu_11501_p1));
    sub_ln171_83_fu_11561_p2 <= std_logic_vector(unsigned(zext_ln171_105_fu_11501_p1) - unsigned(zext_ln171_104_fu_11476_p1));
    sub_ln171_84_fu_11578_p2 <= std_logic_vector(unsigned(zext_ln171_104_fu_11476_p1) - unsigned(zext_ln171_108_fu_11574_p1));
    sub_ln171_85_fu_10571_p2 <= std_logic_vector(unsigned(zext_ln171_110_fu_10552_p1) - unsigned(zext_ln171_111_fu_10563_p1));
    sub_ln171_86_fu_10588_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_113_fu_10584_p1));
    sub_ln171_87_fu_10612_p2 <= std_logic_vector(unsigned(zext_ln171_114_fu_10598_p1) - unsigned(zext_ln171_115_fu_10608_p1));
    sub_ln171_88_fu_10626_p2 <= std_logic_vector(unsigned(zext_ln171_109_fu_10542_p1) - unsigned(zext_ln171_116_fu_10622_p1));
    sub_ln171_89_fu_10646_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_117_fu_10643_p1));
    sub_ln171_8_fu_9002_p2 <= std_logic_vector(unsigned(zext_ln171_10_fu_8932_p1) - unsigned(zext_ln171_9_fu_8928_p1));
    sub_ln171_90_fu_10693_p2 <= std_logic_vector(signed(sext_ln171_107_fu_10594_p1) - signed(zext_ln171_119_fu_10689_p1));
    sub_ln171_91_fu_11642_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln171_123_fu_11638_p1));
    sub_ln171_92_fu_11648_p2 <= std_logic_vector(unsigned(zext_ln171_121_fu_11610_p1) - unsigned(zext_ln171_120_fu_11600_p1));
    sub_ln171_93_fu_11684_p2 <= std_logic_vector(unsigned(zext_ln171_126_fu_11680_p1) - unsigned(zext_ln171_123_fu_11638_p1));
    sub_ln171_94_fu_12012_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_124_fu_12009_p1));
    sub_ln171_95_fu_12043_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_129_fu_12039_p1));
    sub_ln171_96_fu_12089_p2 <= std_logic_vector(unsigned(zext_ln171_133_fu_12085_p1) - unsigned(zext_ln171_130_fu_12069_p1));
    sub_ln171_97_fu_12106_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln171_134_fu_12102_p1));
    sub_ln171_98_fu_12127_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln171_133_fu_12085_p1));
    sub_ln171_99_fu_12169_p2 <= std_logic_vector(unsigned(zext_ln171_132_fu_12075_p1) - unsigned(zext_ln171_134_fu_12102_p1));
    sub_ln171_9_fu_9043_p2 <= std_logic_vector(unsigned(zext_ln171_15_fu_9039_p1) - unsigned(zext_ln171_14_fu_9029_p1));
    sub_ln171_fu_8557_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln171_2_fu_8554_p1));
    sub_ln93_10_fu_4979_p2 <= std_logic_vector(unsigned(zext_ln93_28_fu_4969_p1) - unsigned(zext_ln93_24_fu_4957_p1));
    sub_ln93_12_fu_5471_p2 <= std_logic_vector(signed(sext_ln93_4_fu_5327_p1) - signed(zext_ln93_31_fu_5467_p1));
    sub_ln93_13_fu_5492_p2 <= std_logic_vector(unsigned(zext_ln93_30_fu_5463_p1) - unsigned(zext_ln93_33_fu_5488_p1));
    sub_ln93_14_fu_5498_p2 <= std_logic_vector(unsigned(sub_ln93_13_fu_5492_p2) - unsigned(zext_ln93_16_fu_5317_p1));
    sub_ln93_15_fu_5515_p2 <= std_logic_vector(unsigned(zext_ln93_32_fu_5484_p1) - unsigned(zext_ln93_34_fu_5511_p1));
    sub_ln93_16_fu_5528_p2 <= std_logic_vector(unsigned(sub_ln93_7_fu_5364_p2) - unsigned(zext_ln93_35_fu_5525_p1));
    sub_ln93_17_fu_5548_p2 <= std_logic_vector(unsigned(zext_ln93_36_fu_5541_p1) - unsigned(zext_ln93_38_fu_5545_p1));
    sub_ln93_18_fu_5569_p2 <= std_logic_vector(signed(sext_ln93_7_fu_5402_p1) - signed(zext_ln93_39_fu_5565_p1));
    sub_ln93_19_fu_5070_p2 <= std_logic_vector(unsigned(zext_ln93_43_fu_5066_p1) - unsigned(zext_ln93_42_fu_5054_p1));
    sub_ln93_1_fu_5265_p2 <= std_logic_vector(unsigned(zext_ln93_7_fu_5261_p1) - unsigned(zext_ln93_6_fu_5251_p1));
    sub_ln93_20_fu_5647_p2 <= std_logic_vector(unsigned(add_ln93_2_fu_5447_p2) - unsigned(zext_ln93_45_fu_5643_p1));
    sub_ln93_21_fu_5105_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln93_47_fu_5101_p1));
    sub_ln93_22_fu_5675_p2 <= std_logic_vector(signed(sext_ln93_21_fu_5672_p1) - signed(zext_ln93_46_fu_5669_p1));
    sub_ln93_23_fu_5692_p2 <= std_logic_vector(signed(sext_ln93_21_fu_5672_p1) - signed(zext_ln93_48_fu_5688_p1));
    sub_ln93_24_fu_5709_p2 <= std_logic_vector(unsigned(zext_ln93_49_fu_5705_p1) - unsigned(zext_ln93_46_fu_5669_p1));
    sub_ln93_25_fu_5758_p2 <= std_logic_vector(unsigned(zext_ln93_51_fu_5738_p1) - unsigned(zext_ln93_53_fu_5754_p1));
    sub_ln93_26_fu_5768_p2 <= std_logic_vector(signed(sext_ln93_14_fu_5575_p1) - signed(zext_ln93_52_fu_5742_p1));
    sub_ln93_27_fu_5774_p2 <= std_logic_vector(signed(sext_ln93_16_fu_5591_p1) - signed(zext_ln93_52_fu_5742_p1));
    sub_ln93_28_fu_5823_p2 <= std_logic_vector(unsigned(add_ln93_8_fu_5637_p2) - unsigned(zext_ln93_57_fu_5819_p1));
    sub_ln93_29_fu_5829_p2 <= std_logic_vector(unsigned(zext_ln93_55_fu_5803_p1) - unsigned(zext_ln93_54_fu_5791_p1));
    sub_ln93_2_fu_4872_p2 <= std_logic_vector(unsigned(zext_ln93_9_fu_4856_p1) - unsigned(zext_ln93_10_fu_4868_p1));
    sub_ln93_30_fu_5857_p2 <= std_logic_vector(unsigned(add_ln93_10_fu_5663_p2) - unsigned(zext_ln93_58_fu_5853_p1));
    sub_ln93_31_fu_5897_p2 <= std_logic_vector(unsigned(zext_ln93_62_fu_5893_p1) - unsigned(zext_ln93_60_fu_5878_p1));
    sub_ln93_32_fu_5924_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln93_65_fu_5920_p1));
    sub_ln93_33_fu_5934_p2 <= std_logic_vector(signed(sext_ln93_28_fu_5930_p1) - signed(zext_ln93_64_fu_5910_p1));
    sub_ln93_34_fu_6904_p2 <= std_logic_vector(unsigned(zext_ln93_67_fu_6900_p1) - unsigned(zext_ln93_66_fu_6889_p1));
    sub_ln93_35_fu_5971_p2 <= std_logic_vector(unsigned(zext_ln93_70_fu_5967_p1) - unsigned(zext_ln93_69_fu_5955_p1));
    sub_ln93_36_fu_5993_p2 <= std_logic_vector(unsigned(add_ln93_11_fu_5839_p2) - unsigned(zext_ln93_71_fu_5989_p1));
    sub_ln93_37_fu_5166_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln93_76_fu_5162_p1));
    sub_ln93_38_fu_5176_p2 <= std_logic_vector(signed(sext_ln93_33_fu_5172_p1) - signed(zext_ln93_74_fu_5150_p1));
    sub_ln93_39_fu_6036_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln93_77_fu_6032_p1));
    sub_ln93_3_fu_5282_p2 <= std_logic_vector(unsigned(zext_ln93_11_fu_5278_p1) - unsigned(zext_ln93_7_fu_5261_p1));
    sub_ln93_40_fu_6057_p2 <= std_logic_vector(signed(sext_ln93_35_fu_6042_p1) - signed(zext_ln93_78_fu_6053_p1));
    sub_ln93_41_fu_6940_p2 <= std_logic_vector(unsigned(zext_ln93_81_fu_6933_p1) - unsigned(zext_ln93_83_fu_6937_p1));
    sub_ln93_42_fu_6088_p2 <= std_logic_vector(unsigned(zext_ln93_84_fu_6084_p1) - unsigned(zext_ln93_82_fu_6073_p1));
    sub_ln93_43_fu_6958_p2 <= std_logic_vector(unsigned(add_ln93_12_fu_6914_p2) - unsigned(zext_ln93_79_fu_6923_p1));
    sub_ln93_44_fu_6127_p2 <= std_logic_vector(unsigned(zext_ln93_85_fu_6123_p1) - unsigned(zext_ln93_80_fu_6063_p1));
    sub_ln93_45_fu_6176_p2 <= std_logic_vector(unsigned(zext_ln93_88_fu_6172_p1) - unsigned(zext_ln93_86_fu_6156_p1));
    sub_ln93_46_fu_6979_p2 <= std_logic_vector(unsigned(add_ln93_13_reg_15252) - unsigned(zext_ln93_89_fu_6975_p1));
    sub_ln93_47_fu_6209_p2 <= std_logic_vector(unsigned(zext_ln93_92_fu_6205_p1) - unsigned(zext_ln93_90_fu_6192_p1));
    sub_ln93_48_fu_6241_p2 <= std_logic_vector(unsigned(zext_ln93_93_fu_6226_p1) - unsigned(zext_ln93_94_fu_6237_p1));
    sub_ln93_49_fu_6258_p2 <= std_logic_vector(unsigned(zext_ln93_93_fu_6226_p1) - unsigned(zext_ln93_95_fu_6254_p1));
    sub_ln93_4_fu_5321_p2 <= std_logic_vector(unsigned(zext_ln93_14_fu_5302_p1) - unsigned(zext_ln93_16_fu_5317_p1));
    sub_ln93_50_fu_6999_p2 <= std_logic_vector(unsigned(add_ln93_17_fu_6952_p2) - unsigned(zext_ln93_99_fu_6995_p1));
    sub_ln93_51_fu_7038_p2 <= std_logic_vector(unsigned(add_ln93_19_fu_6964_p2) - unsigned(zext_ln93_104_fu_7034_p1));
    sub_ln93_52_fu_6355_p2 <= std_logic_vector(unsigned(zext_ln93_105_fu_6340_p1) - unsigned(zext_ln93_106_fu_6351_p1));
    sub_ln93_53_fu_6391_p2 <= std_logic_vector(unsigned(zext_ln93_109_fu_6387_p1) - unsigned(zext_ln93_107_fu_6372_p1));
    sub_ln93_54_fu_6412_p2 <= std_logic_vector(unsigned(zext_ln93_110_fu_6408_p1) - unsigned(zext_ln93_108_fu_6383_p1));
    sub_ln93_55_fu_6422_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln93_110_fu_6408_p1));
    sub_ln93_56_fu_6432_p2 <= std_logic_vector(signed(sext_ln93_52_fu_6428_p1) - signed(zext_ln93_109_fu_6387_p1));
    sub_ln93_57_fu_6438_p2 <= std_logic_vector(unsigned(zext_ln93_108_fu_6383_p1) - unsigned(zext_ln93_110_fu_6408_p1));
    sub_ln93_58_fu_6487_p2 <= std_logic_vector(unsigned(zext_ln93_114_fu_6471_p1) - unsigned(zext_ln93_116_fu_6483_p1));
    sub_ln93_59_fu_7081_p2 <= std_logic_vector(signed(sext_ln93_48_fu_7044_p1) - signed(zext_ln93_118_fu_7077_p1));
    sub_ln93_5_fu_5331_p2 <= std_logic_vector(unsigned(zext_ln93_15_fu_5313_p1) - unsigned(zext_ln93_12_fu_5292_p1));
    sub_ln93_60_fu_6546_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln93_120_fu_6542_p1));
    sub_ln93_61_fu_6568_p2 <= std_logic_vector(signed(sext_ln93_56_fu_6552_p1) - signed(zext_ln93_121_fu_6564_p1));
    sub_ln93_62_fu_6609_p2 <= std_logic_vector(unsigned(zext_ln93_123_fu_6593_p1) - unsigned(zext_ln93_124_fu_6605_p1));
    sub_ln93_63_fu_6673_p2 <= std_logic_vector(unsigned(zext_ln93_124_fu_6605_p1) - unsigned(zext_ln93_123_fu_6593_p1));
    sub_ln93_64_fu_7123_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln93_129_fu_7119_p1));
    sub_ln93_65_fu_7133_p2 <= std_logic_vector(signed(sext_ln93_64_fu_7129_p1) - signed(zext_ln93_127_fu_7105_p1));
    sub_ln93_66_fu_7154_p2 <= std_logic_vector(unsigned(zext_ln93_128_fu_7115_p1) - unsigned(zext_ln93_130_fu_7150_p1));
    sub_ln93_67_fu_7177_p2 <= std_logic_vector(unsigned(add_ln93_28_reg_15318) - unsigned(zext_ln93_126_fu_7102_p1));
    sub_ln93_68_fu_7185_p2 <= std_logic_vector(unsigned(add_ln93_25_fu_7021_p2) - unsigned(zext_ln93_134_fu_7182_p1));
    sub_ln93_69_fu_7194_p2 <= std_logic_vector(unsigned(add_ln93_34_fu_7096_p2) - unsigned(zext_ln93_138_fu_7191_p1));
    sub_ln93_6_fu_5358_p2 <= std_logic_vector(unsigned(zext_ln93_20_fu_5354_p1) - unsigned(zext_ln93_18_fu_5341_p1));
    sub_ln93_70_fu_5391_p2 <= std_logic_vector(unsigned(zext_ln93_19_fu_5344_p1) - unsigned(zext_ln93_21_fu_5377_p1));
    sub_ln93_71_fu_5612_p2 <= std_logic_vector(unsigned(zext_ln93_41_fu_5595_p1) - unsigned(zext_ln93_44_fu_5608_p1));
    sub_ln93_72_fu_6874_p2 <= std_logic_vector(unsigned(zext_ln93_50_fu_6871_p1) - unsigned(zext_ln93_51_reg_15232));
    sub_ln93_73_fu_6003_p2 <= std_logic_vector(unsigned(zext_ln93_68_fu_5951_p1) - unsigned(zext_ln93_72_fu_5999_p1));
    sub_ln93_74_fu_6268_p2 <= std_logic_vector(unsigned(zext_ln93_91_fu_6195_p1) - unsigned(zext_ln93_96_fu_6264_p1));
    sub_ln93_75_fu_7171_p2 <= std_logic_vector(unsigned(zext_ln93_127_fu_7105_p1) - unsigned(zext_ln93_131_fu_7167_p1));
    sub_ln93_76_fu_6725_p2 <= std_logic_vector(unsigned(zext_ln93_136_fu_6709_p1) - unsigned(zext_ln93_137_fu_6721_p1));
    sub_ln93_7_fu_5364_p2 <= std_logic_vector(unsigned(sub_ln93_6_fu_5358_p2) - unsigned(zext_ln93_3_fu_5247_p1));
    sub_ln93_8_fu_5381_p2 <= std_logic_vector(unsigned(zext_ln93_21_fu_5377_p1) - unsigned(zext_ln93_2_fu_5243_p1));
    sub_ln93_9_fu_5420_p2 <= std_logic_vector(unsigned(zext_ln93_24_reg_15019) - unsigned(zext_ln93_25_fu_5416_p1));
    sub_ln93_fu_4827_p2 <= std_logic_vector(unsigned(zext_ln93_5_fu_4823_p1) - unsigned(zext_ln93_1_fu_4811_p1));
    tmp_28_fu_3629_p4 <= l1_iteration(31 downto 10);
    tmp_5_fu_4663_p7 <= 
        add_ln81_fu_4649_p2 when (icmp_ln81_fu_4637_p2(0) = '1') else 
        add_ln83_fu_4643_p2;
    tmp_79_fu_5601_p3 <= (tmp_7_reg_15122 & ap_const_lv3_0);
    tmp_80_fu_5730_p3 <= (tmp_9_fu_5719_p8 & ap_const_lv4_0);
    tmp_82_fu_7160_p3 <= (tmp_24_reg_15348 & ap_const_lv3_0);
    tmp_83_fu_6713_p3 <= (grp_fu_3582_p8 & ap_const_lv4_0);
    tmp_84_fu_7698_p3 <= l2_iteration(9 downto 9);
    tmp_85_fu_7722_p3 <= l2_iteration(1 downto 1);
    tmp_87_fu_9886_p3 <= (select_ln153_5_reg_16952 & ap_const_lv4_0);
    tmp_88_fu_9976_p3 <= (select_ln153_5_reg_16952 & ap_const_lv2_0);
    tmp_89_fu_12232_p3 <= (select_ln153_12_reg_17627 & ap_const_lv4_0);
    tmp_90_fu_12842_p3 <= (reg_3578 & ap_const_lv4_0);
    tmp_last_V_fu_7784_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_101F8)) else "0";
    trunc_ln123_fu_7464_p1 <= l2_write_row_offset(3 - 1 downto 0);
    trunc_ln151_1_fu_7688_p1 <= l2_iteration(1 - 1 downto 0);
    trunc_ln151_fu_7684_p1 <= l2_iteration(3 - 1 downto 0);
    trunc_ln160_fu_7916_p1 <= l2_read_row_offset(3 - 1 downto 0);
    trunc_ln33_1_fu_3607_p1 <= l1_iteration(9 - 1 downto 0);
    trunc_ln33_fu_3603_p1 <= l1_iteration(2 - 1 downto 0);
    trunc_ln40_1_fu_3774_p1 <= l1_write_row_offset(3 - 1 downto 0);
    trunc_ln40_2_fu_4143_p1 <= select_ln42_1_fu_4086_p3(2 - 1 downto 0);
    trunc_ln40_3_fu_4253_p1 <= select_ln42_3_fu_4224_p3(2 - 1 downto 0);
    trunc_ln40_4_fu_4291_p1 <= select_ln42_5_fu_4283_p3(2 - 1 downto 0);
    trunc_ln40_5_fu_4347_p1 <= select_ln42_7_fu_4339_p3(2 - 1 downto 0);
    trunc_ln40_6_fu_4416_p1 <= select_ln42_9_fu_4410_p3(2 - 1 downto 0);
    trunc_ln40_7_fu_4440_p1 <= select_ln42_11_fu_4432_p3(2 - 1 downto 0);
    trunc_ln40_8_fu_4494_p1 <= select_ln42_13_fu_4487_p3(2 - 1 downto 0);
    trunc_ln40_fu_3770_p1 <= l1_channel_idx(2 - 1 downto 0);
    trunc_ln681_fu_3722_p1 <= in_r_TDATA(8 - 1 downto 0);
    trunc_ln71_fu_3645_p1 <= l1_iteration(1 - 1 downto 0);
    trunc_ln80_fu_4627_p1 <= l1_read_row_offset(3 - 1 downto 0);
    xor_ln151_fu_7706_p2 <= (tmp_84_fu_7698_p3 xor ap_const_lv1_1);
    zext_ln106_1_fu_7415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln106_24_reg_15384),16));
    zext_ln106_3_fu_7854_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_14147_p3),14));
    zext_ln106_4_fu_6858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln106_51_fu_6852_p2),14));
    zext_ln106_fu_6766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln106_16_fu_6760_p2),13));
    zext_ln123_fu_7454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l2_write_col_offset),64));
    zext_ln156_fu_7730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_fu_7722_p3),16));
    zext_ln160_1_fu_7913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_reg_15989),8));
    zext_ln160_2_fu_7920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_86_reg_15989),3));
    zext_ln160_3_fu_8044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8037_p3),8));
    zext_ln160_4_fu_8048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_8037_p3),3));
    zext_ln160_fu_7748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_7734_p2),17));
    zext_ln171_100_fu_11427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_65_fu_11420_p3),16));
    zext_ln171_101_fu_11444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_32_fu_11437_p3),13));
    zext_ln171_102_fu_11448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_31_fu_11374_p3),13));
    zext_ln171_103_fu_8396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_9_reg_16976),13));
    zext_ln171_104_fu_11476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_33_fu_11469_p3),12));
    zext_ln171_105_fu_11501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_9_reg_16976),12));
    zext_ln171_106_fu_11510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_19_fu_11504_p2),13));
    zext_ln171_107_fu_11525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_9_reg_16976),9));
    zext_ln171_108_fu_11574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_34_fu_11567_p3),12));
    zext_ln171_109_fu_10542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_10_reg_17340),11));
    zext_ln171_10_fu_8932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_2_fu_8889_p3),13));
    zext_ln171_110_fu_10552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_35_fu_10545_p3),13));
    zext_ln171_111_fu_10563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_36_fu_10556_p3),13));
    zext_ln171_112_fu_10567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_36_fu_10556_p3),12));
    zext_ln171_113_fu_10584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_37_fu_10577_p3),12));
    zext_ln171_114_fu_10598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_10_reg_17340),13));
    zext_ln171_115_fu_10608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_77_fu_10601_p3),13));
    zext_ln171_116_fu_10622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_36_fu_10556_p3),11));
    zext_ln171_117_fu_10643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_10_reg_17340),9));
    zext_ln171_118_fu_10663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_38_fu_10656_p3),10));
    zext_ln171_119_fu_10689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_38_fu_10656_p3),13));
    zext_ln171_120_fu_11600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_11_reg_16881),12));
    zext_ln171_121_fu_11610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_39_fu_11603_p3),12));
    zext_ln171_122_fu_11627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_84_fu_11620_p3),14));
    zext_ln171_123_fu_11638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_40_fu_11631_p3),13));
    zext_ln171_124_fu_12009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_11_reg_16881),9));
    zext_ln171_125_fu_11676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_41_fu_11669_p3),12));
    zext_ln171_126_fu_11680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_41_fu_11669_p3),13));
    zext_ln171_127_fu_11696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_21_fu_11690_p2),13));
    zext_ln171_128_fu_8342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_11_reg_16881),13));
    zext_ln171_129_fu_12039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_42_fu_12032_p3),11));
    zext_ln171_12_fu_8387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_1_reg_16759),12));
    zext_ln171_130_fu_12069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_12_reg_17627),12));
    zext_ln171_131_fu_12072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_12_reg_17627),9));
    zext_ln171_132_fu_12075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_12_reg_17627),11));
    zext_ln171_133_fu_12085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_43_fu_12078_p3),12));
    zext_ln171_134_fu_12102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_44_fu_12095_p3),11));
    zext_ln171_135_fu_12144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_45_fu_12137_p3),12));
    zext_ln171_136_fu_12154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_22_fu_12148_p2),13));
    zext_ln171_137_fu_12185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_23_fu_12179_p2),12));
    zext_ln171_138_fu_12207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_106_fu_12200_p3),12));
    zext_ln171_139_fu_12225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_12_reg_17627),13));
    zext_ln171_13_fu_9025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_8_fu_9019_p3),13));
    zext_ln171_140_fu_12239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_fu_12232_p3),13));
    zext_ln171_142_fu_12271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3485_p3),13));
    zext_ln171_143_fu_12275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3485_p3),12));
    zext_ln171_144_fu_12287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_46_fu_12279_p3),13));
    zext_ln171_145_fu_12305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_47_fu_12297_p3),12));
    zext_ln171_146_fu_12315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_24_fu_12309_p2),13));
    zext_ln171_147_fu_12330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_14_reg_17639),12));
    zext_ln171_148_fu_12340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_48_fu_12333_p3),12));
    zext_ln171_149_fu_12350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_25_fu_12344_p2),13));
    zext_ln171_14_fu_9029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_1_reg_16759),11));
    zext_ln171_150_fu_12361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_49_fu_12354_p3),10));
    zext_ln171_151_fu_12386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_14_reg_17639),13));
    zext_ln171_152_fu_12389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_48_fu_12333_p3),13));
    zext_ln171_153_fu_12400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_50_fu_12393_p3),13));
    zext_ln171_154_fu_12421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_49_fu_12354_p3),12));
    zext_ln171_155_fu_12431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_26_fu_12425_p2),13));
    zext_ln171_156_fu_12459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_51_fu_12452_p3),13));
    zext_ln171_157_fu_12486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_51_fu_12452_p3),11));
    zext_ln171_159_fu_12553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_52_fu_12546_p3),13));
    zext_ln171_15_fu_9039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_s_fu_9032_p3),11));
    zext_ln171_160_fu_12570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_53_fu_12563_p3),13));
    zext_ln171_161_fu_11954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_16_fu_11947_p3),9));
    zext_ln171_162_fu_13449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_17_reg_17665),11));
    zext_ln171_163_fu_13459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_54_fu_13452_p3),12));
    zext_ln171_164_fu_13470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_55_fu_13463_p3),12));
    zext_ln171_165_fu_13480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_27_fu_13474_p2),13));
    zext_ln171_166_fu_13491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_56_fu_13484_p3),11));
    zext_ln171_167_fu_12601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_17_reg_17665),13));
    zext_ln171_168_fu_13519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_57_fu_13512_p3),13));
    zext_ln171_169_fu_13523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_55_fu_13463_p3),13));
    zext_ln171_16_fu_9060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_4_fu_9053_p3),13));
    zext_ln171_170_fu_13559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_56_fu_13484_p3),13));
    zext_ln171_171_fu_13587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_114_fu_13580_p3),13));
    zext_ln171_172_fu_12621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3574),13));
    zext_ln171_173_fu_12625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3574),11));
    zext_ln171_174_fu_12637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_58_fu_12629_p3),12));
    zext_ln171_175_fu_12659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_59_fu_12651_p3),13));
    zext_ln171_176_fu_12688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_60_fu_12680_p3),13));
    zext_ln171_177_fu_12692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_59_fu_12651_p3),12));
    zext_ln171_178_fu_12731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_61_fu_12723_p3),13));
    zext_ln171_179_fu_12735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_61_fu_12723_p3),11));
    zext_ln171_17_fu_9071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_5_fu_9064_p3),13));
    zext_ln171_181_fu_13055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3514_p3),13));
    zext_ln171_182_fu_13215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_62_fu_13207_p3),13));
    zext_ln171_183_fu_13227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_63_fu_13219_p3),13));
    zext_ln171_184_fu_13609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_64_fu_13601_p3),12));
    zext_ln171_185_fu_13613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_63_reg_17809),12));
    zext_ln171_186_fu_13833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_119_reg_17872),16));
    zext_ln171_187_fu_13629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_28_fu_13616_p2),13));
    zext_ln171_188_fu_12766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3578),13));
    zext_ln171_189_fu_12778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_65_fu_12770_p3),12));
    zext_ln171_18_fu_7768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_2_fu_7762_p2),64));
    zext_ln171_190_fu_12806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_66_fu_12798_p3),11));
    zext_ln171_191_fu_12838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_123_fu_12831_p3),14));
    zext_ln171_192_fu_12850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_66_fu_12798_p3),12));
    zext_ln171_193_fu_12861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_124_fu_12854_p3),13));
    zext_ln171_194_fu_13267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_67_fu_13259_p3),10));
    zext_ln171_195_fu_13664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3578),12));
    zext_ln171_196_fu_13676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_68_fu_13668_p3),12));
    zext_ln171_197_fu_13703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_23_reg_17859),12));
    zext_ln171_198_fu_13713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_69_fu_13706_p3),12));
    zext_ln171_199_fu_13730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_128_fu_13723_p3),14));
    zext_ln171_19_fu_8195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_1_fu_8188_p3),13));
    zext_ln171_1_fu_8468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_reg_17032),13));
    zext_ln171_200_fu_13734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_23_reg_17859),13));
    zext_ln171_201_fu_13737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_69_fu_13706_p3),13));
    zext_ln171_202_fu_13748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_70_fu_13741_p3),13));
    zext_ln171_203_fu_10717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_71_fu_10710_p3),14));
    zext_ln171_204_fu_10728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_72_fu_10721_p3),16));
    zext_ln171_205_fu_10775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_24_reg_17351),12));
    zext_ln171_206_fu_10785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_73_fu_10778_p3),13));
    zext_ln171_207_fu_10795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_71_fu_10710_p3),12));
    zext_ln171_208_fu_10805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_49_fu_10799_p2),13));
    zext_ln171_209_fu_10890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_72_fu_10721_p3),12));
    zext_ln171_20_fu_9099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_6_fu_9092_p3),12));
    zext_ln171_210_fu_10969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_72_fu_10721_p3),13));
    zext_ln171_211_fu_11022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_24_reg_17351),10));
    zext_ln171_212_fu_11039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_133_fu_11032_p3),12));
    zext_ln171_213_fu_11055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_74_fu_11025_p3),13));
    zext_ln171_214_fu_11120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_25_reg_17361),13));
    zext_ln171_215_fu_11130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_75_fu_11123_p3),12));
    zext_ln171_216_fu_11157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_76_fu_11150_p3),13));
    zext_ln171_217_fu_11223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_77_fu_11216_p3),13));
    zext_ln171_218_fu_11234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_78_fu_11227_p3),13));
    zext_ln171_21_fu_9134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_5_fu_9064_p3),12));
    zext_ln171_22_fu_9144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_1_fu_9138_p2),13));
    zext_ln171_23_fu_9178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_5_fu_9064_p3),10));
    zext_ln171_24_fu_9239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_s_fu_9032_p3),13));
    zext_ln171_25_fu_8522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_2_reg_17169),13));
    zext_ln171_26_fu_8580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_7_fu_8573_p3),12));
    zext_ln171_27_fu_9260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_2_reg_17169),9));
    zext_ln171_28_fu_9263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_2_reg_17169),12));
    zext_ln171_29_fu_9282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_8_fu_9275_p3),13));
    zext_ln171_2_fu_8554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_reg_17032),9));
    zext_ln171_30_fu_9293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_9_fu_9286_p3),13));
    zext_ln171_31_fu_9324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_10_fu_9317_p3),11));
    zext_ln171_32_fu_9384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_9_fu_9286_p3),10));
    zext_ln171_33_fu_9405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_10_fu_9317_p3),13));
    zext_ln171_34_fu_8212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_3_reg_16580),13));
    zext_ln171_35_fu_7878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_4_fu_7873_p2),64));
    zext_ln171_36_fu_9439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_3_reg_16580),9));
    zext_ln171_37_fu_9449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_11_fu_9442_p3),10));
    zext_ln171_38_fu_9470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_3_reg_16580),10));
    zext_ln171_39_fu_9473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_3_reg_16580),11));
    zext_ln171_3_fu_8848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_reg_17032),11));
    zext_ln171_40_fu_9483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_12_fu_9476_p3),12));
    zext_ln171_41_fu_9500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_13_fu_9493_p3),11));
    zext_ln171_42_fu_9525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_11_fu_9442_p3),12));
    zext_ln171_43_fu_9535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_3_fu_9529_p2),13));
    zext_ln171_44_fu_9603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_14_fu_9596_p3),13));
    zext_ln171_45_fu_9614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_29_fu_9607_p3),13));
    zext_ln171_46_fu_9641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_4_reg_17245),9));
    zext_ln171_47_fu_9644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_4_reg_17245),11));
    zext_ln171_48_fu_9654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_15_fu_9647_p3),12));
    zext_ln171_49_fu_9671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_16_fu_9664_p3),13));
    zext_ln171_4_fu_8858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_8851_p3),12));
    zext_ln171_50_fu_9692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_4_reg_17245),13));
    zext_ln171_51_fu_8606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_4_reg_17245),12));
    zext_ln171_52_fu_9702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_17_fu_9695_p3),13));
    zext_ln171_53_fu_9716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_16_fu_9664_p3),12));
    zext_ln171_54_fu_9733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_18_fu_9726_p3),12));
    zext_ln171_55_fu_9753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_18_fu_9726_p3),11));
    zext_ln171_56_fu_9763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_5_fu_9757_p2),12));
    zext_ln171_57_fu_9799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_18_fu_9726_p3),13));
    zext_ln171_58_fu_9820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln171_9_reg_17267),13));
    zext_ln171_59_fu_8303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_5_fu_8296_p3),13));
    zext_ln171_5_fu_8879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_1_fu_8872_p3),13));
    zext_ln171_60_fu_9859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_5_reg_16952),12));
    zext_ln171_61_fu_9862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_5_reg_16952),11));
    zext_ln171_62_fu_9872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_19_fu_9865_p3),12));
    zext_ln171_63_fu_9882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_6_fu_9876_p2),13));
    zext_ln171_64_fu_9893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_87_fu_9886_p3),13));
    zext_ln171_65_fu_9946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_20_fu_9939_p3),12));
    zext_ln171_66_fu_9956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_7_fu_9950_p2),13));
    zext_ln171_67_fu_9983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_88_fu_9976_p3),11));
    zext_ln171_68_fu_10008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_20_fu_9939_p3),13));
    zext_ln171_69_fu_10012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_20_fu_9939_p3),10));
    zext_ln171_6_fu_8896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_2_fu_8889_p3),11));
    zext_ln171_70_fu_10060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_6_reg_17272),11));
    zext_ln171_71_fu_10070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_21_fu_10063_p3),11));
    zext_ln171_72_fu_10087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_22_fu_10080_p3),12));
    zext_ln171_73_fu_10098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_23_fu_10091_p3),12));
    zext_ln171_74_fu_8671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_6_reg_17272),13));
    zext_ln171_75_fu_8663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_6_reg_17272),12));
    zext_ln171_76_fu_10108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln171_13_reg_17298),14));
    zext_ln171_77_fu_10111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_21_fu_10063_p3),13));
    zext_ln171_78_fu_10126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_24_fu_10119_p3),13));
    zext_ln171_79_fu_10175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_8_fu_10169_p2),12));
    zext_ln171_7_fu_8906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_fu_8900_p2),13));
    zext_ln171_80_fu_10228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_7_reg_17319),12));
    zext_ln171_81_fu_10238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_25_fu_10231_p3),12));
    zext_ln171_82_fu_10249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_26_fu_10242_p3),11));
    zext_ln171_83_fu_10287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_27_fu_10280_p3),13));
    zext_ln171_84_fu_10291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_26_fu_10242_p3),13));
    zext_ln171_85_fu_10301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_25_fu_10231_p3),13));
    zext_ln171_86_fu_10316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_7_reg_17319),11));
    zext_ln171_87_fu_10319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_7_reg_17319),13));
    zext_ln171_88_fu_10335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_28_fu_10328_p3),12));
    zext_ln171_89_fu_10503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_60_fu_10496_p3),12));
    zext_ln171_8_fu_8513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_reg_17032),12));
    zext_ln171_90_fu_11318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_8_reg_17330),12));
    zext_ln171_91_fu_11328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_29_fu_11321_p3),12));
    zext_ln171_92_fu_11338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_17_fu_11332_p2),13));
    zext_ln171_93_fu_11349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_30_fu_11342_p3),10));
    zext_ln171_94_fu_11381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_31_fu_11374_p3),12));
    zext_ln171_95_fu_11385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_30_fu_11342_p3),12));
    zext_ln171_96_fu_11402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln171_62_fu_11395_p3),14));
    zext_ln171_97_fu_10534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln153_8_reg_17330),13));
    zext_ln171_98_fu_11990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln171_16_reg_17551),14));
    zext_ln171_99_fu_11416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_31_fu_11374_p3),11));
    zext_ln171_9_fu_8928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln171_3_fu_8921_p3),13));
    zext_ln171_fu_7752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_7734_p2),64));
    zext_ln40_1_fu_4121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_fu_4079_p3),64));
    zext_ln40_2_fu_4231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_2_fu_4217_p3),64));
    zext_ln40_3_fu_4295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_4_reg_14521),64));
    zext_ln40_4_fu_4378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_6_reg_14537),64));
    zext_ln40_5_fu_4450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_8_reg_14565),64));
    zext_ln40_6_fu_4545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_10_reg_14592),64));
    zext_ln40_7_fu_4590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln42_12_reg_14618),64));
    zext_ln40_fu_3744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l1_write_col_offset),64));
    zext_ln71_fu_7514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln71_reg_14296),16));
    zext_ln80_1_fu_4624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_reg_14301),3));
    zext_ln80_2_fu_4760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4753_p3),8));
    zext_ln80_3_fu_4764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4753_p3),3));
    zext_ln80_fu_4621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_81_reg_14301),8));
    zext_ln93_100_fu_7599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_52_reg_15292),15));
    zext_ln93_101_fu_6301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_52_fu_6293_p3),13));
    zext_ln93_103_fu_6320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln93_22_fu_6314_p2),14));
    zext_ln93_104_fu_7034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_53_fu_7027_p3),14));
    zext_ln93_105_fu_6340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_54_fu_6333_p3),13));
    zext_ln93_106_fu_6351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_55_fu_6344_p3),13));
    zext_ln93_107_fu_6372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_56_fu_6365_p3),13));
    zext_ln93_108_fu_6383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_57_fu_6376_p3),12));
    zext_ln93_109_fu_6387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_57_fu_6376_p3),13));
    zext_ln93_10_fu_4868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_4_fu_4860_p3),12));
    zext_ln93_110_fu_6408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_58_fu_6401_p3),12));
    zext_ln93_111_fu_6459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_6448_p8),9));
    zext_ln93_112_fu_7331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_59_reg_15439),14));
    zext_ln93_113_fu_7055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_59_fu_7048_p3),13));
    zext_ln93_114_fu_6471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_60_fu_6463_p3),13));
    zext_ln93_115_fu_7066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_61_fu_7059_p3),13));
    zext_ln93_116_fu_6483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_62_fu_6475_p3),13));
    zext_ln93_117_fu_6530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_6519_p8),9));
    zext_ln93_118_fu_7077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_63_fu_7070_p3),15));
    zext_ln93_119_fu_7087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_64_reg_15328),15));
    zext_ln93_11_fu_5278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_5_fu_5271_p3),13));
    zext_ln93_120_fu_6542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_64_fu_6534_p3),12));
    zext_ln93_121_fu_6564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_65_fu_6556_p3),13));
    zext_ln93_123_fu_6593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_66_fu_6585_p3),12));
    zext_ln93_124_fu_6605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_67_fu_6597_p3),12));
    zext_ln93_125_fu_6627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_68_fu_6619_p3),13));
    zext_ln93_126_fu_7102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_15348),15));
    zext_ln93_127_fu_7105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_15348),12));
    zext_ln93_128_fu_7115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_69_fu_7108_p3),13));
    zext_ln93_129_fu_7119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_69_fu_7108_p3),11));
    zext_ln93_12_fu_5292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_14997),11));
    zext_ln93_130_fu_7150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_70_fu_7143_p3),13));
    zext_ln93_131_fu_7167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_82_fu_7160_p3),12));
    zext_ln93_132_fu_6705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_6694_p8),9));
    zext_ln93_134_fu_7182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15357),15));
    zext_ln93_135_fu_7347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_71_fu_7340_p3),15));
    zext_ln93_136_fu_6709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_3582_p8),13));
    zext_ln93_137_fu_6721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_fu_6713_p3),13));
    zext_ln93_138_fu_7191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_83_reg_15369),15));
    zext_ln93_14_fu_5302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_7_fu_5295_p3),13));
    zext_ln93_15_fu_5313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_8_fu_5306_p3),11));
    zext_ln93_16_fu_5317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_8_fu_5306_p3),13));
    zext_ln93_17_fu_4922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_4911_p8),11));
    zext_ln93_18_fu_5341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_15004),13));
    zext_ln93_19_fu_5344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_15004),12));
    zext_ln93_1_fu_4811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_4800_p8),11));
    zext_ln93_20_fu_5354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_9_fu_5347_p3),13));
    zext_ln93_21_fu_5377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_s_fu_5370_p3),12));
    zext_ln93_22_fu_4934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_10_fu_4926_p3),12));
    zext_ln93_23_fu_5406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_15012),12));
    zext_ln93_24_fu_4957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_11_fu_4949_p3),13));
    zext_ln93_25_fu_5416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_12_fu_5409_p3),13));
    zext_ln93_26_fu_5436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_13_fu_5429_p3),13));
    zext_ln93_27_fu_5440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_13_fu_5429_p3),14));
    zext_ln93_28_fu_4969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_14_fu_4961_p3),13));
    zext_ln93_2_fu_5243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_5236_p3),12));
    zext_ln93_30_fu_5463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_15_fu_5456_p3),13));
    zext_ln93_31_fu_5467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_15_fu_5456_p3),14));
    zext_ln93_32_fu_5484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_16_fu_5477_p3),12));
    zext_ln93_33_fu_5488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_16_fu_5477_p3),13));
    zext_ln93_34_fu_5511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_17_fu_5504_p3),12));
    zext_ln93_35_fu_5525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_15064),13));
    zext_ln93_36_fu_5541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_18_fu_5534_p3),13));
    zext_ln93_37_fu_5013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_19_fu_5005_p3),11));
    zext_ln93_38_fu_5545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_19_reg_15071),13));
    zext_ln93_39_fu_5565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_20_fu_5558_p3),13));
    zext_ln93_3_fu_5247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_5236_p3),13));
    zext_ln93_40_fu_5582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln93_4_reg_15081),13));
    zext_ln93_41_fu_5595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_15122),12));
    zext_ln93_42_fu_5054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_21_fu_5046_p3),13));
    zext_ln93_43_fu_5066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_22_fu_5058_p3),13));
    zext_ln93_44_fu_5608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_5601_p3),12));
    zext_ln93_45_fu_5643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_5601_p3),14));
    zext_ln93_46_fu_5669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_15133),13));
    zext_ln93_47_fu_5101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_23_fu_5093_p3),12));
    zext_ln93_48_fu_5688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_24_fu_5681_p3),13));
    zext_ln93_49_fu_5705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_25_fu_5698_p3),13));
    zext_ln93_4_fu_7551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_1_fu_7545_p2),64));
    zext_ln93_50_fu_6871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_15227),13));
    zext_ln93_51_fu_5738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_fu_5730_p3),13));
    zext_ln93_52_fu_5742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_fu_5730_p3),14));
    zext_ln93_53_fu_5754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_26_fu_5746_p3),13));
    zext_ln93_54_fu_5791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_5780_p8),12));
    zext_ln93_55_fu_5803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_27_fu_5795_p3),12));
    zext_ln93_56_fu_5815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_28_fu_5807_p3),12));
    zext_ln93_57_fu_5819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_28_fu_5807_p3),14));
    zext_ln93_58_fu_5853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_29_fu_5845_p3),15));
    zext_ln93_59_fu_5874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_30_fu_5867_p3),13));
    zext_ln93_5_fu_4823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_1_fu_4815_p3),11));
    zext_ln93_60_fu_5878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_30_fu_5867_p3),12));
    zext_ln93_61_fu_5889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_31_fu_5882_p3),13));
    zext_ln93_62_fu_5893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_31_fu_5882_p3),12));
    zext_ln93_63_fu_5907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_15151),9));
    zext_ln93_64_fu_5910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_15151),13));
    zext_ln93_65_fu_5920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_32_fu_5913_p3),12));
    zext_ln93_66_fu_6889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_33_fu_6882_p3),13));
    zext_ln93_67_fu_6900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_34_fu_6893_p3),13));
    zext_ln93_68_fu_5951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_5940_p8),13));
    zext_ln93_69_fu_5955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_5940_p8),12));
    zext_ln93_6_fu_5251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_14985),13));
    zext_ln93_70_fu_5967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_35_fu_5959_p3),12));
    zext_ln93_71_fu_5989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_36_fu_5981_p3),14));
    zext_ln93_72_fu_5999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_36_fu_5981_p3),13));
    zext_ln93_73_fu_6019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_15160),9));
    zext_ln93_74_fu_5150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_5139_p8),12));
    zext_ln93_75_fu_6022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_37_reg_15167),13));
    zext_ln93_76_fu_5162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_37_fu_5154_p3),11));
    zext_ln93_77_fu_6032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_38_fu_6025_p3),12));
    zext_ln93_78_fu_6053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_39_fu_6046_p3),13));
    zext_ln93_79_fu_6923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_15172),15));
    zext_ln93_7_fu_5261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_2_fu_5254_p3),13));
    zext_ln93_80_fu_6063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_15172),11));
    zext_ln93_81_fu_6933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_40_fu_6926_p3),12));
    zext_ln93_82_fu_6073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_41_fu_6066_p3),13));
    zext_ln93_83_fu_6937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_41_reg_15257),12));
    zext_ln93_84_fu_6084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_42_fu_6077_p3),13));
    zext_ln93_85_fu_6123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_43_fu_6116_p3),11));
    zext_ln93_86_fu_6156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_44_fu_6148_p3),13));
    zext_ln93_87_fu_6168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_45_fu_6160_p3),14));
    zext_ln93_88_fu_6172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_45_fu_6160_p3),13));
    zext_ln93_89_fu_6975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_46_fu_6968_p3),16));
    zext_ln93_8_fu_4686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_2_fu_4681_p2),64));
    zext_ln93_90_fu_6192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_15182),12));
    zext_ln93_91_fu_6195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_15182),11));
    zext_ln93_92_fu_6205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_47_fu_6198_p3),12));
    zext_ln93_93_fu_6226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_48_fu_6219_p3),13));
    zext_ln93_94_fu_6237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_49_fu_6230_p3),13));
    zext_ln93_95_fu_6254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_50_fu_6247_p3),13));
    zext_ln93_96_fu_6264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_50_fu_6247_p3),11));
    zext_ln93_97_fu_6289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_6278_p8),9));
    zext_ln93_99_fu_6995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_51_fu_6984_p3),15));
    zext_ln93_9_fu_4856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln93_3_fu_4848_p3),12));
    zext_ln93_fu_7523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_fu_7517_p2),64));
end behav;
