
f767-GitHub-v5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016388  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001664  080165a0  080165a0  000265a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017c04  08017c04  0003105c  2**0
                  CONTENTS
  4 .ARM          00000008  08017c04  08017c04  00027c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017c0c  08017c0c  0003105c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017c0c  08017c0c  00027c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017c10  08017c10  00027c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000105c  20000000  08017c14  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000584  2000105c  08018c70  0003105c  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  200015e0  08018c70  000315e0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0003105c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cc53  00000000  00000000  0003108a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f60  00000000  00000000  0004dcdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  00051c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b0  00000000  00000000  00053090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c72e  00000000  00000000  00054340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c921  00000000  00000000  00080a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e367  00000000  00000000  0009d38f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ab6f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006338  00000000  00000000  001ab748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001b1a80  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001b1b4c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000105c 	.word	0x2000105c
 800021c:	00000000 	.word	0x00000000
 8000220:	08016570 	.word	0x08016570

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20001060 	.word	0x20001060
 800023c:	08016570 	.word	0x08016570

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b9a8 	b.w	8000658 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f83a 	bl	8000388 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__aeabi_f2lz>:
 8000320:	ee07 0a90 	vmov	s15, r0
 8000324:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800032c:	d401      	bmi.n	8000332 <__aeabi_f2lz+0x12>
 800032e:	f000 b80b 	b.w	8000348 <__aeabi_f2ulz>
 8000332:	eef1 7a67 	vneg.f32	s15, s15
 8000336:	b508      	push	{r3, lr}
 8000338:	ee17 0a90 	vmov	r0, s15
 800033c:	f000 f804 	bl	8000348 <__aeabi_f2ulz>
 8000340:	4240      	negs	r0, r0
 8000342:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000346:	bd08      	pop	{r3, pc}

08000348 <__aeabi_f2ulz>:
 8000348:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000378 <__aeabi_f2ulz+0x30>
 800034c:	ee07 0a90 	vmov	s15, r0
 8000350:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000380 <__aeabi_f2ulz+0x38>
 8000354:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000358:	ee27 6b06 	vmul.f64	d6, d7, d6
 800035c:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000360:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000364:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000368:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800036c:	ee16 1a10 	vmov	r1, s12
 8000370:	ee17 0a90 	vmov	r0, s15
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	00000000 	.word	0x00000000
 800037c:	3df00000 	.word	0x3df00000
 8000380:	00000000 	.word	0x00000000
 8000384:	41f00000 	.word	0x41f00000

08000388 <__udivmoddi4>:
 8000388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800038c:	9d08      	ldr	r5, [sp, #32]
 800038e:	4604      	mov	r4, r0
 8000390:	468e      	mov	lr, r1
 8000392:	2b00      	cmp	r3, #0
 8000394:	d14d      	bne.n	8000432 <__udivmoddi4+0xaa>
 8000396:	428a      	cmp	r2, r1
 8000398:	4694      	mov	ip, r2
 800039a:	d969      	bls.n	8000470 <__udivmoddi4+0xe8>
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	b152      	cbz	r2, 80003b8 <__udivmoddi4+0x30>
 80003a2:	fa01 f302 	lsl.w	r3, r1, r2
 80003a6:	f1c2 0120 	rsb	r1, r2, #32
 80003aa:	fa20 f101 	lsr.w	r1, r0, r1
 80003ae:	fa0c fc02 	lsl.w	ip, ip, r2
 80003b2:	ea41 0e03 	orr.w	lr, r1, r3
 80003b6:	4094      	lsls	r4, r2
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	0c21      	lsrs	r1, r4, #16
 80003be:	fbbe f6f8 	udiv	r6, lr, r8
 80003c2:	fa1f f78c 	uxth.w	r7, ip
 80003c6:	fb08 e316 	mls	r3, r8, r6, lr
 80003ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003ce:	fb06 f107 	mul.w	r1, r6, r7
 80003d2:	4299      	cmp	r1, r3
 80003d4:	d90a      	bls.n	80003ec <__udivmoddi4+0x64>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f106 30ff 	add.w	r0, r6, #4294967295
 80003de:	f080 811f 	bcs.w	8000620 <__udivmoddi4+0x298>
 80003e2:	4299      	cmp	r1, r3
 80003e4:	f240 811c 	bls.w	8000620 <__udivmoddi4+0x298>
 80003e8:	3e02      	subs	r6, #2
 80003ea:	4463      	add	r3, ip
 80003ec:	1a5b      	subs	r3, r3, r1
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f4:	fb08 3310 	mls	r3, r8, r0, r3
 80003f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003fc:	fb00 f707 	mul.w	r7, r0, r7
 8000400:	42a7      	cmp	r7, r4
 8000402:	d90a      	bls.n	800041a <__udivmoddi4+0x92>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 33ff 	add.w	r3, r0, #4294967295
 800040c:	f080 810a 	bcs.w	8000624 <__udivmoddi4+0x29c>
 8000410:	42a7      	cmp	r7, r4
 8000412:	f240 8107 	bls.w	8000624 <__udivmoddi4+0x29c>
 8000416:	4464      	add	r4, ip
 8000418:	3802      	subs	r0, #2
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	1be4      	subs	r4, r4, r7
 8000420:	2600      	movs	r6, #0
 8000422:	b11d      	cbz	r5, 800042c <__udivmoddi4+0xa4>
 8000424:	40d4      	lsrs	r4, r2
 8000426:	2300      	movs	r3, #0
 8000428:	e9c5 4300 	strd	r4, r3, [r5]
 800042c:	4631      	mov	r1, r6
 800042e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000432:	428b      	cmp	r3, r1
 8000434:	d909      	bls.n	800044a <__udivmoddi4+0xc2>
 8000436:	2d00      	cmp	r5, #0
 8000438:	f000 80ef 	beq.w	800061a <__udivmoddi4+0x292>
 800043c:	2600      	movs	r6, #0
 800043e:	e9c5 0100 	strd	r0, r1, [r5]
 8000442:	4630      	mov	r0, r6
 8000444:	4631      	mov	r1, r6
 8000446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044a:	fab3 f683 	clz	r6, r3
 800044e:	2e00      	cmp	r6, #0
 8000450:	d14a      	bne.n	80004e8 <__udivmoddi4+0x160>
 8000452:	428b      	cmp	r3, r1
 8000454:	d302      	bcc.n	800045c <__udivmoddi4+0xd4>
 8000456:	4282      	cmp	r2, r0
 8000458:	f200 80f9 	bhi.w	800064e <__udivmoddi4+0x2c6>
 800045c:	1a84      	subs	r4, r0, r2
 800045e:	eb61 0303 	sbc.w	r3, r1, r3
 8000462:	2001      	movs	r0, #1
 8000464:	469e      	mov	lr, r3
 8000466:	2d00      	cmp	r5, #0
 8000468:	d0e0      	beq.n	800042c <__udivmoddi4+0xa4>
 800046a:	e9c5 4e00 	strd	r4, lr, [r5]
 800046e:	e7dd      	b.n	800042c <__udivmoddi4+0xa4>
 8000470:	b902      	cbnz	r2, 8000474 <__udivmoddi4+0xec>
 8000472:	deff      	udf	#255	; 0xff
 8000474:	fab2 f282 	clz	r2, r2
 8000478:	2a00      	cmp	r2, #0
 800047a:	f040 8092 	bne.w	80005a2 <__udivmoddi4+0x21a>
 800047e:	eba1 010c 	sub.w	r1, r1, ip
 8000482:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000486:	fa1f fe8c 	uxth.w	lr, ip
 800048a:	2601      	movs	r6, #1
 800048c:	0c20      	lsrs	r0, r4, #16
 800048e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000492:	fb07 1113 	mls	r1, r7, r3, r1
 8000496:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049a:	fb0e f003 	mul.w	r0, lr, r3
 800049e:	4288      	cmp	r0, r1
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x12c>
 80004a2:	eb1c 0101 	adds.w	r1, ip, r1
 80004a6:	f103 38ff 	add.w	r8, r3, #4294967295
 80004aa:	d202      	bcs.n	80004b2 <__udivmoddi4+0x12a>
 80004ac:	4288      	cmp	r0, r1
 80004ae:	f200 80cb 	bhi.w	8000648 <__udivmoddi4+0x2c0>
 80004b2:	4643      	mov	r3, r8
 80004b4:	1a09      	subs	r1, r1, r0
 80004b6:	b2a4      	uxth	r4, r4
 80004b8:	fbb1 f0f7 	udiv	r0, r1, r7
 80004bc:	fb07 1110 	mls	r1, r7, r0, r1
 80004c0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004c4:	fb0e fe00 	mul.w	lr, lr, r0
 80004c8:	45a6      	cmp	lr, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x156>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x154>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f200 80bb 	bhi.w	8000652 <__udivmoddi4+0x2ca>
 80004dc:	4608      	mov	r0, r1
 80004de:	eba4 040e 	sub.w	r4, r4, lr
 80004e2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x9a>
 80004e8:	f1c6 0720 	rsb	r7, r6, #32
 80004ec:	40b3      	lsls	r3, r6
 80004ee:	fa22 fc07 	lsr.w	ip, r2, r7
 80004f2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004f6:	fa20 f407 	lsr.w	r4, r0, r7
 80004fa:	fa01 f306 	lsl.w	r3, r1, r6
 80004fe:	431c      	orrs	r4, r3
 8000500:	40f9      	lsrs	r1, r7
 8000502:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000506:	fa00 f306 	lsl.w	r3, r0, r6
 800050a:	fbb1 f8f9 	udiv	r8, r1, r9
 800050e:	0c20      	lsrs	r0, r4, #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fb09 1118 	mls	r1, r9, r8, r1
 8000518:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800051c:	fb08 f00e 	mul.w	r0, r8, lr
 8000520:	4288      	cmp	r0, r1
 8000522:	fa02 f206 	lsl.w	r2, r2, r6
 8000526:	d90b      	bls.n	8000540 <__udivmoddi4+0x1b8>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000530:	f080 8088 	bcs.w	8000644 <__udivmoddi4+0x2bc>
 8000534:	4288      	cmp	r0, r1
 8000536:	f240 8085 	bls.w	8000644 <__udivmoddi4+0x2bc>
 800053a:	f1a8 0802 	sub.w	r8, r8, #2
 800053e:	4461      	add	r1, ip
 8000540:	1a09      	subs	r1, r1, r0
 8000542:	b2a4      	uxth	r4, r4
 8000544:	fbb1 f0f9 	udiv	r0, r1, r9
 8000548:	fb09 1110 	mls	r1, r9, r0, r1
 800054c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000550:	fb00 fe0e 	mul.w	lr, r0, lr
 8000554:	458e      	cmp	lr, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x1e2>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000560:	d26c      	bcs.n	800063c <__udivmoddi4+0x2b4>
 8000562:	458e      	cmp	lr, r1
 8000564:	d96a      	bls.n	800063c <__udivmoddi4+0x2b4>
 8000566:	3802      	subs	r0, #2
 8000568:	4461      	add	r1, ip
 800056a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800056e:	fba0 9402 	umull	r9, r4, r0, r2
 8000572:	eba1 010e 	sub.w	r1, r1, lr
 8000576:	42a1      	cmp	r1, r4
 8000578:	46c8      	mov	r8, r9
 800057a:	46a6      	mov	lr, r4
 800057c:	d356      	bcc.n	800062c <__udivmoddi4+0x2a4>
 800057e:	d053      	beq.n	8000628 <__udivmoddi4+0x2a0>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x212>
 8000582:	ebb3 0208 	subs.w	r2, r3, r8
 8000586:	eb61 010e 	sbc.w	r1, r1, lr
 800058a:	fa01 f707 	lsl.w	r7, r1, r7
 800058e:	fa22 f306 	lsr.w	r3, r2, r6
 8000592:	40f1      	lsrs	r1, r6
 8000594:	431f      	orrs	r7, r3
 8000596:	e9c5 7100 	strd	r7, r1, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	40d8      	lsrs	r0, r3
 80005a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80005ac:	fa21 f303 	lsr.w	r3, r1, r3
 80005b0:	4091      	lsls	r1, r2
 80005b2:	4301      	orrs	r1, r0
 80005b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005b8:	fa1f fe8c 	uxth.w	lr, ip
 80005bc:	fbb3 f0f7 	udiv	r0, r3, r7
 80005c0:	fb07 3610 	mls	r6, r7, r0, r3
 80005c4:	0c0b      	lsrs	r3, r1, #16
 80005c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005ca:	fb00 f60e 	mul.w	r6, r0, lr
 80005ce:	429e      	cmp	r6, r3
 80005d0:	fa04 f402 	lsl.w	r4, r4, r2
 80005d4:	d908      	bls.n	80005e8 <__udivmoddi4+0x260>
 80005d6:	eb1c 0303 	adds.w	r3, ip, r3
 80005da:	f100 38ff 	add.w	r8, r0, #4294967295
 80005de:	d22f      	bcs.n	8000640 <__udivmoddi4+0x2b8>
 80005e0:	429e      	cmp	r6, r3
 80005e2:	d92d      	bls.n	8000640 <__udivmoddi4+0x2b8>
 80005e4:	3802      	subs	r0, #2
 80005e6:	4463      	add	r3, ip
 80005e8:	1b9b      	subs	r3, r3, r6
 80005ea:	b289      	uxth	r1, r1
 80005ec:	fbb3 f6f7 	udiv	r6, r3, r7
 80005f0:	fb07 3316 	mls	r3, r7, r6, r3
 80005f4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005f8:	fb06 f30e 	mul.w	r3, r6, lr
 80005fc:	428b      	cmp	r3, r1
 80005fe:	d908      	bls.n	8000612 <__udivmoddi4+0x28a>
 8000600:	eb1c 0101 	adds.w	r1, ip, r1
 8000604:	f106 38ff 	add.w	r8, r6, #4294967295
 8000608:	d216      	bcs.n	8000638 <__udivmoddi4+0x2b0>
 800060a:	428b      	cmp	r3, r1
 800060c:	d914      	bls.n	8000638 <__udivmoddi4+0x2b0>
 800060e:	3e02      	subs	r6, #2
 8000610:	4461      	add	r1, ip
 8000612:	1ac9      	subs	r1, r1, r3
 8000614:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000618:	e738      	b.n	800048c <__udivmoddi4+0x104>
 800061a:	462e      	mov	r6, r5
 800061c:	4628      	mov	r0, r5
 800061e:	e705      	b.n	800042c <__udivmoddi4+0xa4>
 8000620:	4606      	mov	r6, r0
 8000622:	e6e3      	b.n	80003ec <__udivmoddi4+0x64>
 8000624:	4618      	mov	r0, r3
 8000626:	e6f8      	b.n	800041a <__udivmoddi4+0x92>
 8000628:	454b      	cmp	r3, r9
 800062a:	d2a9      	bcs.n	8000580 <__udivmoddi4+0x1f8>
 800062c:	ebb9 0802 	subs.w	r8, r9, r2
 8000630:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000634:	3801      	subs	r0, #1
 8000636:	e7a3      	b.n	8000580 <__udivmoddi4+0x1f8>
 8000638:	4646      	mov	r6, r8
 800063a:	e7ea      	b.n	8000612 <__udivmoddi4+0x28a>
 800063c:	4620      	mov	r0, r4
 800063e:	e794      	b.n	800056a <__udivmoddi4+0x1e2>
 8000640:	4640      	mov	r0, r8
 8000642:	e7d1      	b.n	80005e8 <__udivmoddi4+0x260>
 8000644:	46d0      	mov	r8, sl
 8000646:	e77b      	b.n	8000540 <__udivmoddi4+0x1b8>
 8000648:	3b02      	subs	r3, #2
 800064a:	4461      	add	r1, ip
 800064c:	e732      	b.n	80004b4 <__udivmoddi4+0x12c>
 800064e:	4630      	mov	r0, r6
 8000650:	e709      	b.n	8000466 <__udivmoddi4+0xde>
 8000652:	4464      	add	r4, ip
 8000654:	3802      	subs	r0, #2
 8000656:	e742      	b.n	80004de <__udivmoddi4+0x156>

08000658 <__aeabi_idiv0>:
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000660:	4b0d      	ldr	r3, [pc, #52]	; (8000698 <MX_CRC_Init+0x3c>)
 8000662:	4a0e      	ldr	r2, [pc, #56]	; (800069c <MX_CRC_Init+0x40>)
 8000664:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000666:	4b0c      	ldr	r3, [pc, #48]	; (8000698 <MX_CRC_Init+0x3c>)
 8000668:	2200      	movs	r2, #0
 800066a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800066c:	4b0a      	ldr	r3, [pc, #40]	; (8000698 <MX_CRC_Init+0x3c>)
 800066e:	2200      	movs	r2, #0
 8000670:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000672:	4b09      	ldr	r3, [pc, #36]	; (8000698 <MX_CRC_Init+0x3c>)
 8000674:	2200      	movs	r2, #0
 8000676:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000678:	4b07      	ldr	r3, [pc, #28]	; (8000698 <MX_CRC_Init+0x3c>)
 800067a:	2200      	movs	r2, #0
 800067c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800067e:	4b06      	ldr	r3, [pc, #24]	; (8000698 <MX_CRC_Init+0x3c>)
 8000680:	2201      	movs	r2, #1
 8000682:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000684:	4804      	ldr	r0, [pc, #16]	; (8000698 <MX_CRC_Init+0x3c>)
 8000686:	f003 fd81 	bl	800418c <HAL_CRC_Init>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000690:	f001 f8d0 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20001078 	.word	0x20001078
 800069c:	40023000 	.word	0x40023000

080006a0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b085      	sub	sp, #20
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a0a      	ldr	r2, [pc, #40]	; (80006d8 <HAL_CRC_MspInit+0x38>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d10b      	bne.n	80006ca <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80006b2:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <HAL_CRC_MspInit+0x3c>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	4a09      	ldr	r2, [pc, #36]	; (80006dc <HAL_CRC_MspInit+0x3c>)
 80006b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006bc:	6313      	str	r3, [r2, #48]	; 0x30
 80006be:	4b07      	ldr	r3, [pc, #28]	; (80006dc <HAL_CRC_MspInit+0x3c>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80006ca:	bf00      	nop
 80006cc:	3714      	adds	r7, #20
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	40023000 	.word	0x40023000
 80006dc:	40023800 	.word	0x40023800

080006e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006e6:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_DMA_Init+0x38>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	4a0b      	ldr	r2, [pc, #44]	; (8000718 <MX_DMA_Init+0x38>)
 80006ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006f0:	6313      	str	r3, [r2, #48]	; 0x30
 80006f2:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_DMA_Init+0x38>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	2100      	movs	r1, #0
 8000702:	2044      	movs	r0, #68	; 0x44
 8000704:	f003 fd0b 	bl	800411e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000708:	2044      	movs	r0, #68	; 0x44
 800070a:	f003 fd24 	bl	8004156 <HAL_NVIC_EnableIRQ>

}
 800070e:	bf00      	nop
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40023800 	.word	0x40023800

0800071c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	; 0x30
 8000720:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	f107 031c 	add.w	r3, r7, #28
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000732:	4b44      	ldr	r3, [pc, #272]	; (8000844 <MX_GPIO_Init+0x128>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4a43      	ldr	r2, [pc, #268]	; (8000844 <MX_GPIO_Init+0x128>)
 8000738:	f043 0310 	orr.w	r3, r3, #16
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b41      	ldr	r3, [pc, #260]	; (8000844 <MX_GPIO_Init+0x128>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074a:	4b3e      	ldr	r3, [pc, #248]	; (8000844 <MX_GPIO_Init+0x128>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	4a3d      	ldr	r2, [pc, #244]	; (8000844 <MX_GPIO_Init+0x128>)
 8000750:	f043 0320 	orr.w	r3, r3, #32
 8000754:	6313      	str	r3, [r2, #48]	; 0x30
 8000756:	4b3b      	ldr	r3, [pc, #236]	; (8000844 <MX_GPIO_Init+0x128>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	f003 0320 	and.w	r3, r3, #32
 800075e:	617b      	str	r3, [r7, #20]
 8000760:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000762:	4b38      	ldr	r3, [pc, #224]	; (8000844 <MX_GPIO_Init+0x128>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	4a37      	ldr	r2, [pc, #220]	; (8000844 <MX_GPIO_Init+0x128>)
 8000768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800076c:	6313      	str	r3, [r2, #48]	; 0x30
 800076e:	4b35      	ldr	r3, [pc, #212]	; (8000844 <MX_GPIO_Init+0x128>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	4b32      	ldr	r3, [pc, #200]	; (8000844 <MX_GPIO_Init+0x128>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a31      	ldr	r2, [pc, #196]	; (8000844 <MX_GPIO_Init+0x128>)
 8000780:	f043 0301 	orr.w	r3, r3, #1
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b2f      	ldr	r3, [pc, #188]	; (8000844 <MX_GPIO_Init+0x128>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0301 	and.w	r3, r3, #1
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	4b2c      	ldr	r3, [pc, #176]	; (8000844 <MX_GPIO_Init+0x128>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a2b      	ldr	r2, [pc, #172]	; (8000844 <MX_GPIO_Init+0x128>)
 8000798:	f043 0302 	orr.w	r3, r3, #2
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b29      	ldr	r3, [pc, #164]	; (8000844 <MX_GPIO_Init+0x128>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0302 	and.w	r3, r3, #2
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007aa:	4b26      	ldr	r3, [pc, #152]	; (8000844 <MX_GPIO_Init+0x128>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a25      	ldr	r2, [pc, #148]	; (8000844 <MX_GPIO_Init+0x128>)
 80007b0:	f043 0304 	orr.w	r3, r3, #4
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b23      	ldr	r3, [pc, #140]	; (8000844 <MX_GPIO_Init+0x128>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0304 	and.w	r3, r3, #4
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80007c2:	2200      	movs	r2, #0
 80007c4:	f647 0110 	movw	r1, #30736	; 0x7810
 80007c8:	481f      	ldr	r0, [pc, #124]	; (8000848 <MX_GPIO_Init+0x12c>)
 80007ca:	f004 faf1 	bl	8004db0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2110      	movs	r1, #16
 80007d2:	481e      	ldr	r0, [pc, #120]	; (800084c <MX_GPIO_Init+0x130>)
 80007d4:	f004 faec 	bl	8004db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 80007de:	481c      	ldr	r0, [pc, #112]	; (8000850 <MX_GPIO_Init+0x134>)
 80007e0:	f004 fae6 	bl	8004db0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE4 PE11 PE12 PE13
                           PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80007e4:	f647 0310 	movw	r3, #30736	; 0x7810
 80007e8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007f6:	f107 031c 	add.w	r3, r7, #28
 80007fa:	4619      	mov	r1, r3
 80007fc:	4812      	ldr	r0, [pc, #72]	; (8000848 <MX_GPIO_Init+0x12c>)
 80007fe:	f004 f92b 	bl	8004a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000802:	2310      	movs	r3, #16
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	2301      	movs	r3, #1
 8000808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000812:	f107 031c 	add.w	r3, r7, #28
 8000816:	4619      	mov	r1, r3
 8000818:	480c      	ldr	r0, [pc, #48]	; (800084c <MX_GPIO_Init+0x130>)
 800081a:	f004 f91d 	bl	8004a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800081e:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8000822:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	2301      	movs	r3, #1
 8000826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000830:	f107 031c 	add.w	r3, r7, #28
 8000834:	4619      	mov	r1, r3
 8000836:	4806      	ldr	r0, [pc, #24]	; (8000850 <MX_GPIO_Init+0x134>)
 8000838:	f004 f90e 	bl	8004a58 <HAL_GPIO_Init>

}
 800083c:	bf00      	nop
 800083e:	3730      	adds	r7, #48	; 0x30
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40023800 	.word	0x40023800
 8000848:	40021000 	.word	0x40021000
 800084c:	40020000 	.word	0x40020000
 8000850:	40020400 	.word	0x40020400

08000854 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000858:	f3bf 8f4f 	dsb	sy
}
 800085c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800085e:	f3bf 8f6f 	isb	sy
}
 8000862:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000864:	4b0d      	ldr	r3, [pc, #52]	; (800089c <SCB_EnableICache+0x48>)
 8000866:	2200      	movs	r2, #0
 8000868:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800086c:	f3bf 8f4f 	dsb	sy
}
 8000870:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000872:	f3bf 8f6f 	isb	sy
}
 8000876:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000878:	4b08      	ldr	r3, [pc, #32]	; (800089c <SCB_EnableICache+0x48>)
 800087a:	695b      	ldr	r3, [r3, #20]
 800087c:	4a07      	ldr	r2, [pc, #28]	; (800089c <SCB_EnableICache+0x48>)
 800087e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000882:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000884:	f3bf 8f4f 	dsb	sy
}
 8000888:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800088a:	f3bf 8f6f 	isb	sy
}
 800088e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80008a6:	4b1f      	ldr	r3, [pc, #124]	; (8000924 <SCB_EnableDCache+0x84>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80008ae:	f3bf 8f4f 	dsb	sy
}
 80008b2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80008b4:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <SCB_EnableDCache+0x84>)
 80008b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80008ba:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	0b5b      	lsrs	r3, r3, #13
 80008c0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80008c4:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	08db      	lsrs	r3, r3, #3
 80008ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80008ce:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	015a      	lsls	r2, r3, #5
 80008d4:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80008d8:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80008da:	68ba      	ldr	r2, [r7, #8]
 80008dc:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008de:	4911      	ldr	r1, [pc, #68]	; (8000924 <SCB_EnableDCache+0x84>)
 80008e0:	4313      	orrs	r3, r2
 80008e2:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	1e5a      	subs	r2, r3, #1
 80008ea:	60ba      	str	r2, [r7, #8]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d1ef      	bne.n	80008d0 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	1e5a      	subs	r2, r3, #1
 80008f4:	60fa      	str	r2, [r7, #12]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d1e5      	bne.n	80008c6 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80008fa:	f3bf 8f4f 	dsb	sy
}
 80008fe:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000900:	4b08      	ldr	r3, [pc, #32]	; (8000924 <SCB_EnableDCache+0x84>)
 8000902:	695b      	ldr	r3, [r3, #20]
 8000904:	4a07      	ldr	r2, [pc, #28]	; (8000924 <SCB_EnableDCache+0x84>)
 8000906:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800090a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800090c:	f3bf 8f4f 	dsb	sy
}
 8000910:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000912:	f3bf 8f6f 	isb	sy
}
 8000916:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	e000ed00 	.word	0xe000ed00

08000928 <in_func>:
    uint8_t *fbuf;     																								/* Pointer to the frame buffer for output function */
    uint16_t wfbuf;    																								/* Width of the frame buffer [pix] */
} IODEV;

uint16_t in_func (JDEC* jd, uint8_t* buff, uint16_t nbyte)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	4613      	mov	r3, r2
 8000934:	80fb      	strh	r3, [r7, #6]
    IODEV *dev = (IODEV*)jd->device;   																				/* Device identifier for the session (5th argument of jd_prepare function) */
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800093a:	617b      	str	r3, [r7, #20]
    int i;

    if (buff) {
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d027      	beq.n	8000992 <in_func+0x6a>
//    	read_bulk_4ByteAdd_SharedFM(dev->fp, buff, nbyte);
//    	read_bulk_4ByteAdd_LocalFM(dev->fp, buff, nbyte);
    	W25qxx_ReadBytes( buff, dev->fp, nbyte );
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	88fa      	ldrh	r2, [r7, #6]
 8000948:	4619      	mov	r1, r3
 800094a:	68b8      	ldr	r0, [r7, #8]
 800094c:	f001 fd9c 	bl	8002488 <W25qxx_ReadBytes>

    	StringLength=sprintf(txString,"Value from FM %02X and Address %04u \r\n",*(buff+nbyte-1),dev->fp-1);
 8000950:	88fb      	ldrh	r3, [r7, #6]
 8000952:	3b01      	subs	r3, #1
 8000954:	68ba      	ldr	r2, [r7, #8]
 8000956:	4413      	add	r3, r2
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	461a      	mov	r2, r3
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	3b01      	subs	r3, #1
 8000962:	4911      	ldr	r1, [pc, #68]	; (80009a8 <in_func+0x80>)
 8000964:	4811      	ldr	r0, [pc, #68]	; (80009ac <in_func+0x84>)
 8000966:	f013 fceb 	bl	8014340 <siprintf>
 800096a:	4603      	mov	r3, r0
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b10      	ldr	r3, [pc, #64]	; (80009b0 <in_func+0x88>)
 8000970:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000972:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <in_func+0x88>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	b29a      	uxth	r2, r3
 8000978:	2364      	movs	r3, #100	; 0x64
 800097a:	490c      	ldr	r1, [pc, #48]	; (80009ac <in_func+0x84>)
 800097c:	480d      	ldr	r0, [pc, #52]	; (80009b4 <in_func+0x8c>)
 800097e:	f006 fb27 	bl	8006fd0 <HAL_UART_Transmit>

    	dev->fp += nbyte;
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	88fb      	ldrh	r3, [r7, #6]
 8000988:	441a      	add	r2, r3
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	601a      	str	r2, [r3, #0]

        return nbyte;
 800098e:	88fb      	ldrh	r3, [r7, #6]
 8000990:	e006      	b.n	80009a0 <in_func+0x78>
    } else {
    	/* Remove bytes from input stream */
    	dev->fp += nbyte;
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	88fb      	ldrh	r3, [r7, #6]
 8000998:	441a      	add	r2, r3
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	601a      	str	r2, [r3, #0]
        return nbyte;
 800099e:	88fb      	ldrh	r3, [r7, #6]
    }
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3718      	adds	r7, #24
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	080165a0 	.word	0x080165a0
 80009ac:	200010a4 	.word	0x200010a4
 80009b0:	200010a0 	.word	0x200010a0
 80009b4:	200012f8 	.word	0x200012f8

080009b8 <out_func>:

uint16_t out_func (JDEC* jd, void* bitmap, JRECT* rect)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b08a      	sub	sp, #40	; 0x28
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
    IODEV *dev = (IODEV*)jd->device;
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009c8:	61bb      	str	r3, [r7, #24]
    uint8_t *src, *dst;
    uint16_t y, bws, bwd;


    /* Copy the decompressed RGB rectangular to the frame buffer (assuming RGB888 cfg) */
    src = (uint8_t*)bitmap;
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	627b      	str	r3, [r7, #36]	; 0x24
    dst = dev->fbuf + N_BPP * (rect->top * dev->wfbuf + rect->left);  													/* Left-top of destination rectangular */
 80009ce:	69bb      	ldr	r3, [r7, #24]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	8892      	ldrh	r2, [r2, #4]
 80009d6:	4611      	mov	r1, r2
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	8912      	ldrh	r2, [r2, #8]
 80009dc:	fb01 f202 	mul.w	r2, r1, r2
 80009e0:	6879      	ldr	r1, [r7, #4]
 80009e2:	8809      	ldrh	r1, [r1, #0]
 80009e4:	440a      	add	r2, r1
 80009e6:	4413      	add	r3, r2
 80009e8:	623b      	str	r3, [r7, #32]
    bws = N_BPP * (rect->right - rect->left + 1);     																	/* Width of source rectangular [byte] */
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	885a      	ldrh	r2, [r3, #2]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	b29b      	uxth	r3, r3
 80009f6:	3301      	adds	r3, #1
 80009f8:	82fb      	strh	r3, [r7, #22]
    bwd = N_BPP * dev->wfbuf;                         																	/* Width of frame buffer [byte] */
 80009fa:	69bb      	ldr	r3, [r7, #24]
 80009fc:	891b      	ldrh	r3, [r3, #8]
 80009fe:	82bb      	strh	r3, [r7, #20]
    for (y = rect->top; y <= rect->bottom; y++) {
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	889b      	ldrh	r3, [r3, #4]
 8000a04:	83fb      	strh	r3, [r7, #30]
 8000a06:	e010      	b.n	8000a2a <out_func+0x72>
        memcpy(dst, src, bws);   																					/* Copy a line */
 8000a08:	8afb      	ldrh	r3, [r7, #22]
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000a0e:	6a38      	ldr	r0, [r7, #32]
 8000a10:	f012 febe 	bl	8013790 <memcpy>
        src += bws; dst += bwd;  																					/* Next line */
 8000a14:	8afb      	ldrh	r3, [r7, #22]
 8000a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a18:	4413      	add	r3, r2
 8000a1a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a1c:	8abb      	ldrh	r3, [r7, #20]
 8000a1e:	6a3a      	ldr	r2, [r7, #32]
 8000a20:	4413      	add	r3, r2
 8000a22:	623b      	str	r3, [r7, #32]
    for (y = rect->top; y <= rect->bottom; y++) {
 8000a24:	8bfb      	ldrh	r3, [r7, #30]
 8000a26:	3301      	adds	r3, #1
 8000a28:	83fb      	strh	r3, [r7, #30]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	88db      	ldrh	r3, [r3, #6]
 8000a2e:	8bfa      	ldrh	r2, [r7, #30]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d9e9      	bls.n	8000a08 <out_func+0x50>
    }

    return 1;    																									/* Continue to decompress */
 8000a34:	2301      	movs	r3, #1
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3728      	adds	r7, #40	; 0x28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	f5ad 3da2 	sub.w	sp, sp, #82944	; 0x14400
 8000a46:	b0e3      	sub	sp, #396	; 0x18c
 8000a48:	af02      	add	r7, sp, #8
	  void *work;       																								/* Pointer to the decompressor work area */
	  JDEC jdec;        																								/* Decompression object */
	  JRESULT res;      																								/* Result code of TJpgDec API */
	  IODEV devid;      																								/* User defined device identifier */
	  int i;
	  int image_size = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	4ac1      	ldr	r2, [pc, #772]	; (8000d54 <main+0x314>)
 8000a4e:	443a      	add	r2, r7
 8000a50:	6013      	str	r3, [r2, #0]

	  double predict;
	  uint8_t SR = 0x24;
 8000a52:	2324      	movs	r3, #36	; 0x24
 8000a54:	4ac0      	ldr	r2, [pc, #768]	; (8000d58 <main+0x318>)
 8000a56:	443a      	add	r2, r7
 8000a58:	7013      	strb	r3, [r2, #0]

	  size_t sz_work = 5100;
 8000a5a:	f241 33ec 	movw	r3, #5100	; 0x13ec
 8000a5e:	4abf      	ldr	r2, [pc, #764]	; (8000d5c <main+0x31c>)
 8000a60:	443a      	add	r2, r7
 8000a62:	6013      	str	r3, [r2, #0]

	  char buf[50];
	  int buf_len = 0;
 8000a64:	2300      	movs	r3, #0
 8000a66:	4abe      	ldr	r2, [pc, #760]	; (8000d60 <main+0x320>)
 8000a68:	443a      	add	r2, r7
 8000a6a:	6013      	str	r3, [r2, #0]
	  ai_i32 nbatch_ICU;

	  uint32_t timestamp;
	  uint32_t timestamp_ICU;

	  uint8_t prediction = 0xFF;
 8000a6c:	23ff      	movs	r3, #255	; 0xff
 8000a6e:	4abd      	ldr	r2, [pc, #756]	; (8000d64 <main+0x324>)
 8000a70:	443a      	add	r2, r7
 8000a72:	7013      	strb	r3, [r2, #0]
	  // Buffers used to store input and output tensors
	  ai_i8 in_data[AI_SINE_MODEL_IN_1_SIZE_BYTES];
	  ai_i8 out_data[AI_SINE_MODEL_OUT_1_SIZE_BYTES];

	  // Pointer to our model
	  ai_handle sine_model = AI_HANDLE_NULL;
 8000a74:	4bbc      	ldr	r3, [pc, #752]	; (8000d68 <main+0x328>)
 8000a76:	443b      	add	r3, r7
 8000a78:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]

	  // Initialize wrapper structs that hold pointers to data and info about the
	  // data (tensor height, width, channels)
	  ai_buffer ai_input[AI_SINE_MODEL_IN_NUM] = AI_SINE_MODEL_IN;
 8000a80:	4bb9      	ldr	r3, [pc, #740]	; (8000d68 <main+0x328>)
 8000a82:	443b      	add	r3, r7
 8000a84:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000a88:	4ab8      	ldr	r2, [pc, #736]	; (8000d6c <main+0x32c>)
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	4bb6      	ldr	r3, [pc, #728]	; (8000d68 <main+0x328>)
 8000a8e:	443b      	add	r3, r7
 8000a90:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000a94:	2200      	movs	r2, #0
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	4bb3      	ldr	r3, [pc, #716]	; (8000d68 <main+0x328>)
 8000a9a:	443b      	add	r3, r7
 8000a9c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	4bb0      	ldr	r3, [pc, #704]	; (8000d68 <main+0x328>)
 8000aa6:	443b      	add	r3, r7
 8000aa8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000aac:	2200      	movs	r2, #0
 8000aae:	60da      	str	r2, [r3, #12]
 8000ab0:	4bad      	ldr	r3, [pc, #692]	; (8000d68 <main+0x328>)
 8000ab2:	443b      	add	r3, r7
 8000ab4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000ab8:	2201      	movs	r2, #1
 8000aba:	611a      	str	r2, [r3, #16]
 8000abc:	4baa      	ldr	r3, [pc, #680]	; (8000d68 <main+0x328>)
 8000abe:	443b      	add	r3, r7
 8000ac0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	751a      	strb	r2, [r3, #20]
 8000ac8:	4ba7      	ldr	r3, [pc, #668]	; (8000d68 <main+0x328>)
 8000aca:	443b      	add	r3, r7
 8000acc:	f5a3 72d4 	sub.w	r2, r3, #424	; 0x1a8
 8000ad0:	6953      	ldr	r3, [r2, #20]
 8000ad2:	2104      	movs	r1, #4
 8000ad4:	f361 231f 	bfi	r3, r1, #8, #24
 8000ad8:	6153      	str	r3, [r2, #20]
 8000ada:	4ba3      	ldr	r3, [pc, #652]	; (8000d68 <main+0x328>)
 8000adc:	443b      	add	r3, r7
 8000ade:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8000ae2:	4aa3      	ldr	r2, [pc, #652]	; (8000d70 <main+0x330>)
 8000ae4:	461c      	mov	r4, r3
 8000ae6:	4613      	mov	r3, r2
 8000ae8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000aea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000aee:	4b9e      	ldr	r3, [pc, #632]	; (8000d68 <main+0x328>)
 8000af0:	443b      	add	r3, r7
 8000af2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000af6:	4a9f      	ldr	r2, [pc, #636]	; (8000d74 <main+0x334>)
 8000af8:	443a      	add	r2, r7
 8000afa:	619a      	str	r2, [r3, #24]
	  ai_buffer ai_output[AI_SINE_MODEL_OUT_NUM] = AI_SINE_MODEL_OUT;
 8000afc:	4b9a      	ldr	r3, [pc, #616]	; (8000d68 <main+0x328>)
 8000afe:	443b      	add	r3, r7
 8000b00:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000b04:	4a99      	ldr	r2, [pc, #612]	; (8000d6c <main+0x32c>)
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	4b97      	ldr	r3, [pc, #604]	; (8000d68 <main+0x328>)
 8000b0a:	443b      	add	r3, r7
 8000b0c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000b10:	2200      	movs	r2, #0
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	4b94      	ldr	r3, [pc, #592]	; (8000d68 <main+0x328>)
 8000b16:	443b      	add	r3, r7
 8000b18:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	4b91      	ldr	r3, [pc, #580]	; (8000d68 <main+0x328>)
 8000b22:	443b      	add	r3, r7
 8000b24:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000b28:	2200      	movs	r2, #0
 8000b2a:	60da      	str	r2, [r3, #12]
 8000b2c:	4b8e      	ldr	r3, [pc, #568]	; (8000d68 <main+0x328>)
 8000b2e:	443b      	add	r3, r7
 8000b30:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000b34:	2201      	movs	r2, #1
 8000b36:	611a      	str	r2, [r3, #16]
 8000b38:	4b8b      	ldr	r3, [pc, #556]	; (8000d68 <main+0x328>)
 8000b3a:	443b      	add	r3, r7
 8000b3c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000b40:	2201      	movs	r2, #1
 8000b42:	751a      	strb	r2, [r3, #20]
 8000b44:	4b88      	ldr	r3, [pc, #544]	; (8000d68 <main+0x328>)
 8000b46:	443b      	add	r3, r7
 8000b48:	f5a3 72ea 	sub.w	r2, r3, #468	; 0x1d4
 8000b4c:	6953      	ldr	r3, [r2, #20]
 8000b4e:	2104      	movs	r1, #4
 8000b50:	f361 231f 	bfi	r3, r1, #8, #24
 8000b54:	6153      	str	r3, [r2, #20]
 8000b56:	4b84      	ldr	r3, [pc, #528]	; (8000d68 <main+0x328>)
 8000b58:	443b      	add	r3, r7
 8000b5a:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8000b5e:	4a84      	ldr	r2, [pc, #528]	; (8000d70 <main+0x330>)
 8000b60:	461c      	mov	r4, r3
 8000b62:	4613      	mov	r3, r2
 8000b64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b66:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b6a:	4b7f      	ldr	r3, [pc, #508]	; (8000d68 <main+0x328>)
 8000b6c:	443b      	add	r3, r7
 8000b6e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000b72:	4a81      	ldr	r2, [pc, #516]	; (8000d78 <main+0x338>)
 8000b74:	443a      	add	r2, r7
 8000b76:	619a      	str	r2, [r3, #24]


	  // Set working memory and get weights/biases from model
	  ai_network_params ai_params = {
	    AI_SINE_MODEL_DATA_WEIGHTS(ai_sine_model_data_weights_get()),
 8000b78:	f007 fe06 	bl	8008788 <ai_sine_model_data_weights_get>
 8000b7c:	4602      	mov	r2, r0
 8000b7e:	4b7a      	ldr	r3, [pc, #488]	; (8000d68 <main+0x328>)
 8000b80:	443b      	add	r3, r7
 8000b82:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8000b86:	4611      	mov	r1, r2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f007 fdc9 	bl	8008720 <ai_sine_model_data_weights_buffer_get>
	    AI_SINE_MODEL_DATA_ACTIVATIONS(activations)
 8000b8e:	4b76      	ldr	r3, [pc, #472]	; (8000d68 <main+0x328>)
 8000b90:	443b      	add	r3, r7
 8000b92:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8000b96:	331c      	adds	r3, #28
 8000b98:	f507 32a2 	add.w	r2, r7, #82944	; 0x14400
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f007 fd8a 	bl	80086b8 <ai_sine_model_data_activations_buffer_get>
	  // Buffers used to store input and output tensors
	  ai_i8 image[AI_NETWORK_IN_1_SIZE_BYTES];
	  ai_i8 out_data_ICU[AI_NETWORK_OUT_1_SIZE_BYTES];

	  // Pointer to our model
	  ai_handle icu_tflite = AI_HANDLE_NULL;
 8000ba4:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000ba8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]

	  // Initialize wrapper structs that hold pointers to data and info about the
	  // data (tensor height, width, channels)
	  ai_buffer ai_input_ICU[AI_NETWORK_IN_NUM] = AI_NETWORK_IN;
 8000bb0:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000bb4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8000bb8:	4a70      	ldr	r2, [pc, #448]	; (8000d7c <main+0x33c>)
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000bc0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000bcc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000bd8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8000bdc:	2200      	movs	r2, #0
 8000bde:	60da      	str	r2, [r3, #12]
 8000be0:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000be4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8000be8:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000bec:	611a      	str	r2, [r3, #16]
 8000bee:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000bf2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	751a      	strb	r2, [r3, #20]
 8000bfa:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000bfe:	f5a3 72c0 	sub.w	r2, r3, #384	; 0x180
 8000c02:	6953      	ldr	r3, [r2, #20]
 8000c04:	2104      	movs	r1, #4
 8000c06:	f361 231f 	bfi	r3, r1, #8, #24
 8000c0a:	6153      	str	r3, [r2, #20]
 8000c0c:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c10:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8000c14:	4a5a      	ldr	r2, [pc, #360]	; (8000d80 <main+0x340>)
 8000c16:	461c      	mov	r4, r3
 8000c18:	4613      	mov	r3, r2
 8000c1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000c20:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c24:	f5a3 72c0 	sub.w	r2, r3, #384	; 0x180
 8000c28:	4b56      	ldr	r3, [pc, #344]	; (8000d84 <main+0x344>)
 8000c2a:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000c2e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000c32:	443b      	add	r3, r7
 8000c34:	6193      	str	r3, [r2, #24]
	  ai_buffer ai_output_ICU[AI_NETWORK_OUT_NUM] = AI_NETWORK_OUT;
 8000c36:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c3a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8000c3e:	4a4f      	ldr	r2, [pc, #316]	; (8000d7c <main+0x33c>)
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c46:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c52:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c5e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c6a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8000c6e:	2202      	movs	r2, #2
 8000c70:	611a      	str	r2, [r3, #16]
 8000c72:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c76:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	751a      	strb	r2, [r3, #20]
 8000c7e:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c82:	f5a3 72d6 	sub.w	r2, r3, #428	; 0x1ac
 8000c86:	6953      	ldr	r3, [r2, #20]
 8000c88:	2104      	movs	r1, #4
 8000c8a:	f361 231f 	bfi	r3, r1, #8, #24
 8000c8e:	6153      	str	r3, [r2, #20]
 8000c90:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000c94:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8000c98:	4a3b      	ldr	r2, [pc, #236]	; (8000d88 <main+0x348>)
 8000c9a:	461c      	mov	r4, r3
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ca0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000ca4:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000ca8:	f5a3 72d6 	sub.w	r2, r3, #428	; 0x1ac
 8000cac:	4b37      	ldr	r3, [pc, #220]	; (8000d8c <main+0x34c>)
 8000cae:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000cb2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000cb6:	443b      	add	r3, r7
 8000cb8:	6193      	str	r3, [r2, #24]

	  // Set working memory and get weights/biases from model
//	  ai_network_params ai_params_ICU = AI_NETWORK_PARAMS_INIT(AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()), AI_NETWORK_DATA_ACTIVATIONS(activations_ICU));
	  ai_network_params ai_params_ICU = {
			  AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 8000cba:	f007 fba5 	bl	8008408 <ai_network_data_weights_get>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000cc4:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000cc8:	4611      	mov	r1, r2
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f007 fb68 	bl	80083a0 <ai_network_data_weights_buffer_get>
			  AI_NETWORK_DATA_ACTIVATIONS(activations_ICU)
 8000cd0:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000cd4:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000cd8:	f103 021c 	add.w	r2, r3, #28
 8000cdc:	4b2c      	ldr	r3, [pc, #176]	; (8000d90 <main+0x350>)
 8000cde:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000ce2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000ce6:	443b      	add	r3, r7
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4610      	mov	r0, r2
 8000cec:	f007 fb24 	bl	8008338 <ai_network_data_activations_buffer_get>
	  };



	  //		ai_input_ICU[0].n_batches = 1;
	  		ai_input_ICU[0].data = AI_HANDLE_PTR(image);
 8000cf0:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000cf4:	f5a3 72c0 	sub.w	r2, r3, #384	; 0x180
 8000cf8:	4b26      	ldr	r3, [pc, #152]	; (8000d94 <main+0x354>)
 8000cfa:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000cfe:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000d02:	443b      	add	r3, r7
 8000d04:	6053      	str	r3, [r2, #4]
	  //		ai_output_ICU[0].n_batches = 1;
	  		ai_output_ICU[0].data = AI_HANDLE_PTR(out_data_ICU);
 8000d06:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000d0a:	f5a3 72d6 	sub.w	r2, r3, #428	; 0x1ac
 8000d0e:	4b22      	ldr	r3, [pc, #136]	; (8000d98 <main+0x358>)
 8000d10:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000d14:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000d18:	443b      	add	r3, r7
 8000d1a:	6053      	str	r3, [r2, #4]
	  		//End of ICU part 2


	  	  // Set pointers wrapper structs to our data buffers
	  //	  ai_input[0].n_batches = 1;
	  	  ai_input[0].data = AI_HANDLE_PTR(in_data);
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <main+0x328>)
 8000d1e:	443b      	add	r3, r7
 8000d20:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8000d24:	4a1d      	ldr	r2, [pc, #116]	; (8000d9c <main+0x35c>)
 8000d26:	443a      	add	r2, r7
 8000d28:	605a      	str	r2, [r3, #4]
	  //	  ai_output[0].n_batches = 1;
	  	  ai_output[0].data = AI_HANDLE_PTR(out_data);
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <main+0x328>)
 8000d2c:	443b      	add	r3, r7
 8000d2e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8000d32:	4a1b      	ldr	r2, [pc, #108]	; (8000da0 <main+0x360>)
 8000d34:	443a      	add	r2, r7
 8000d36:	605a      	str	r2, [r3, #4]

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000d38:	f7ff fd8c 	bl	8000854 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000d3c:	f7ff fdb0 	bl	80008a0 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d40:	f003 f891 	bl	8003e66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d44:	f000 fd0e 	bl	8001764 <SystemClock_Config>
  //localPortFM hspi4

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d48:	f7ff fce8 	bl	800071c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d4c:	f7ff fcc8 	bl	80006e0 <MX_DMA_Init>
 8000d50:	e028      	b.n	8000da4 <main+0x364>
 8000d52:	bf00      	nop
 8000d54:	00014564 	.word	0x00014564
 8000d58:	00014563 	.word	0x00014563
 8000d5c:	0001455c 	.word	0x0001455c
 8000d60:	0001457c 	.word	0x0001457c
 8000d64:	0001457b 	.word	0x0001457b
 8000d68:	00014580 	.word	0x00014580
 8000d6c:	01821040 	.word	0x01821040
 8000d70:	080168c8 	.word	0x080168c8
 8000d74:	000143c8 	.word	0x000143c8
 8000d78:	0001439c 	.word	0x0001439c
 8000d7c:	00840440 	.word	0x00840440
 8000d80:	080168d8 	.word	0x080168d8
 8000d84:	fffece70 	.word	0xfffece70
 8000d88:	080168e8 	.word	0x080168e8
 8000d8c:	fffece44 	.word	0xfffece44
 8000d90:	ffff19a4 	.word	0xffff19a4
 8000d94:	fffecea4 	.word	0xfffecea4
 8000d98:	fffecea0 	.word	0xfffecea0
 8000d9c:	000143fc 	.word	0x000143fc
 8000da0:	000143f8 	.word	0x000143f8
  MX_SPI4_Init();
 8000da4:	f000 fe72 	bl	8001a8c <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8000da8:	f001 f8a2 	bl	8001ef0 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000dac:	f000 fdf8 	bl	80019a0 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000db0:	f000 fe34 	bl	8001a1c <MX_SPI3_Init>
  MX_QUADSPI_Init();
 8000db4:	f000 fd46 	bl	8001844 <MX_QUADSPI_Init>
  MX_USART2_UART_Init();
 8000db8:	f001 f8ca 	bl	8001f50 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8000dbc:	f001 f840 	bl	8001e40 <MX_TIM14_Init>
  MX_CRC_Init();
 8000dc0:	f7ff fc4c 	bl	800065c <MX_CRC_Init>
  MX_TIM13_Init();
 8000dc4:	f001 f818 	bl	8001df8 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  W25qxx_Init();
 8000dc8:	f001 fa96 	bl	80022f8 <W25qxx_Init>

//  HAL_Delay(5000);

  //#define testPortFM shrdPortFM //shrdPortFM or localPortFM

  printf("GRSS Satellite .. ICU code \r\n--------------------------\r\n");
 8000dcc:	4896      	ldr	r0, [pc, #600]	; (8001028 <main+0x5e8>)
 8000dce:	f013 fa9f 	bl	8014310 <puts>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); // Control the sharedFM, SET=STM32 RESET=ATMEGA
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dd8:	4894      	ldr	r0, [pc, #592]	; (800102c <main+0x5ec>)
 8000dda:	f003 ffe9 	bl	8004db0 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000dde:	2064      	movs	r0, #100	; 0x64
 8000de0:	f003 f89e 	bl	8003f20 <HAL_Delay>

  char readBytes[5000]="ABC";
 8000de4:	f507 63b0 	add.w	r3, r7, #1408	; 0x580
 8000de8:	f2a3 537c 	subw	r3, r3, #1404	; 0x57c
 8000dec:	4a90      	ldr	r2, [pc, #576]	; (8001030 <main+0x5f0>)
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	3304      	adds	r3, #4
 8000df2:	f241 3284 	movw	r2, #4996	; 0x1384
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f012 fcf1 	bl	80137e0 <memset>
//	uint8_t* Target;
#define Target  Space

//	W25qxx_EraseBlock(0);

	HAL_Delay(10);
 8000dfe:	200a      	movs	r0, #10
 8000e00:	f003 f88e 	bl	8003f20 <HAL_Delay>
	W25qxx_ReadBytes( readBytes, 0, sizeof(Target)%sizeof(readBytes) );
 8000e04:	4b8b      	ldr	r3, [pc, #556]	; (8001034 <main+0x5f4>)
 8000e06:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000e0a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000e0e:	443b      	add	r3, r7
 8000e10:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f001 fb36 	bl	8002488 <W25qxx_ReadBytes>

	HAL_Delay(10);
 8000e1c:	200a      	movs	r0, #10
 8000e1e:	f003 f87f 	bl	8003f20 <HAL_Delay>
//	W25qxx_WriteBlock(Target, 0, 0, sizeof(Target));

	StringLength=sprintf(txString,"\r\nTarget size=%d,Space size=%d, Earth size=%d\r\n",sizeof(Target),sizeof(Space),sizeof(Earth));
 8000e22:	f643 731b 	movw	r3, #16155	; 0x3f1b
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	f240 43bd 	movw	r3, #1213	; 0x4bd
 8000e2c:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8000e30:	4981      	ldr	r1, [pc, #516]	; (8001038 <main+0x5f8>)
 8000e32:	4882      	ldr	r0, [pc, #520]	; (800103c <main+0x5fc>)
 8000e34:	f013 fa84 	bl	8014340 <siprintf>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	4b80      	ldr	r3, [pc, #512]	; (8001040 <main+0x600>)
 8000e3e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8000e40:	4b7f      	ldr	r3, [pc, #508]	; (8001040 <main+0x600>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	2364      	movs	r3, #100	; 0x64
 8000e48:	497c      	ldr	r1, [pc, #496]	; (800103c <main+0x5fc>)
 8000e4a:	487e      	ldr	r0, [pc, #504]	; (8001044 <main+0x604>)
 8000e4c:	f006 f8c0 	bl	8006fd0 <HAL_UART_Transmit>


	compression_ratio = 1;
 8000e50:	4b7d      	ldr	r3, [pc, #500]	; (8001048 <main+0x608>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	601a      	str	r2, [r3, #0]




	  // Greetings!
	  buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI\r\n");
 8000e56:	4b7d      	ldr	r3, [pc, #500]	; (800104c <main+0x60c>)
 8000e58:	443b      	add	r3, r7
 8000e5a:	497d      	ldr	r1, [pc, #500]	; (8001050 <main+0x610>)
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f013 fa6f 	bl	8014340 <siprintf>
 8000e62:	4b7c      	ldr	r3, [pc, #496]	; (8001054 <main+0x614>)
 8000e64:	443b      	add	r3, r7
 8000e66:	6018      	str	r0, [r3, #0]
	  HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8000e68:	4b7a      	ldr	r3, [pc, #488]	; (8001054 <main+0x614>)
 8000e6a:	443b      	add	r3, r7
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	4976      	ldr	r1, [pc, #472]	; (800104c <main+0x60c>)
 8000e72:	4439      	add	r1, r7
 8000e74:	2364      	movs	r3, #100	; 0x64
 8000e76:	4873      	ldr	r0, [pc, #460]	; (8001044 <main+0x604>)
 8000e78:	f006 f8aa 	bl	8006fd0 <HAL_UART_Transmit>


	  // Create instance of neural network
	  ai_err = ai_sine_model_create(&sine_model, AI_SINE_MODEL_DATA_CONFIG);
 8000e7c:	4b76      	ldr	r3, [pc, #472]	; (8001058 <main+0x618>)
 8000e7e:	443b      	add	r3, r7
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f007 fbb6 	bl	80085f4 <ai_sine_model_create>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	4a74      	ldr	r2, [pc, #464]	; (800105c <main+0x61c>)
 8000e8c:	443a      	add	r2, r7
 8000e8e:	6013      	str	r3, [r2, #0]
	  if (ai_err.type != AI_ERROR_NONE)
 8000e90:	4b72      	ldr	r3, [pc, #456]	; (800105c <main+0x61c>)
 8000e92:	443b      	add	r3, r7
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d013      	beq.n	8000ec2 <main+0x482>
	  {
	    buf_len = sprintf(buf, "Error: could not create NN instance\r\n");
 8000e9a:	4b6c      	ldr	r3, [pc, #432]	; (800104c <main+0x60c>)
 8000e9c:	443b      	add	r3, r7
 8000e9e:	4970      	ldr	r1, [pc, #448]	; (8001060 <main+0x620>)
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f013 fa4d 	bl	8014340 <siprintf>
 8000ea6:	4b6b      	ldr	r3, [pc, #428]	; (8001054 <main+0x614>)
 8000ea8:	443b      	add	r3, r7
 8000eaa:	6018      	str	r0, [r3, #0]
	    HAL_UART_Transmit(&debugPort, (uint8_t *)buf, buf_len, 100);
 8000eac:	4b69      	ldr	r3, [pc, #420]	; (8001054 <main+0x614>)
 8000eae:	443b      	add	r3, r7
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	4965      	ldr	r1, [pc, #404]	; (800104c <main+0x60c>)
 8000eb6:	4439      	add	r1, r7
 8000eb8:	2364      	movs	r3, #100	; 0x64
 8000eba:	4862      	ldr	r0, [pc, #392]	; (8001044 <main+0x604>)
 8000ebc:	f006 f888 	bl	8006fd0 <HAL_UART_Transmit>
	    while(1);
 8000ec0:	e7fe      	b.n	8000ec0 <main+0x480>
	  }
	  else
	  {
		    buf_len = sprintf(buf, "NN instance created! \r\n");
 8000ec2:	4b62      	ldr	r3, [pc, #392]	; (800104c <main+0x60c>)
 8000ec4:	443b      	add	r3, r7
 8000ec6:	4967      	ldr	r1, [pc, #412]	; (8001064 <main+0x624>)
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f013 fa39 	bl	8014340 <siprintf>
 8000ece:	4b61      	ldr	r3, [pc, #388]	; (8001054 <main+0x614>)
 8000ed0:	443b      	add	r3, r7
 8000ed2:	6018      	str	r0, [r3, #0]
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8000ed4:	4b5f      	ldr	r3, [pc, #380]	; (8001054 <main+0x614>)
 8000ed6:	443b      	add	r3, r7
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	495b      	ldr	r1, [pc, #364]	; (800104c <main+0x60c>)
 8000ede:	4439      	add	r1, r7
 8000ee0:	2364      	movs	r3, #100	; 0x64
 8000ee2:	4858      	ldr	r0, [pc, #352]	; (8001044 <main+0x604>)
 8000ee4:	f006 f874 	bl	8006fd0 <HAL_UART_Transmit>
	  }

	  // Initialize neural network
	  if (!ai_sine_model_init(sine_model, &ai_params))
 8000ee8:	4b5f      	ldr	r3, [pc, #380]	; (8001068 <main+0x628>)
 8000eea:	443b      	add	r3, r7
 8000eec:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a5e      	ldr	r2, [pc, #376]	; (800106c <main+0x62c>)
 8000ef4:	443a      	add	r2, r7
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f007 fb91 	bl	8008620 <ai_sine_model_init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	f083 0301 	eor.w	r3, r3, #1
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d013      	beq.n	8000f32 <main+0x4f2>
	  {
	    buf_len = sprintf(buf, "Error: could not initialize NN\r\n");
 8000f0a:	4b50      	ldr	r3, [pc, #320]	; (800104c <main+0x60c>)
 8000f0c:	443b      	add	r3, r7
 8000f0e:	4958      	ldr	r1, [pc, #352]	; (8001070 <main+0x630>)
 8000f10:	4618      	mov	r0, r3
 8000f12:	f013 fa15 	bl	8014340 <siprintf>
 8000f16:	4b4f      	ldr	r3, [pc, #316]	; (8001054 <main+0x614>)
 8000f18:	443b      	add	r3, r7
 8000f1a:	6018      	str	r0, [r3, #0]
	    HAL_UART_Transmit(&debugPort, (uint8_t *)buf, buf_len, 100);
 8000f1c:	4b4d      	ldr	r3, [pc, #308]	; (8001054 <main+0x614>)
 8000f1e:	443b      	add	r3, r7
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	4949      	ldr	r1, [pc, #292]	; (800104c <main+0x60c>)
 8000f26:	4439      	add	r1, r7
 8000f28:	2364      	movs	r3, #100	; 0x64
 8000f2a:	4846      	ldr	r0, [pc, #280]	; (8001044 <main+0x604>)
 8000f2c:	f006 f850 	bl	8006fd0 <HAL_UART_Transmit>
	    while(1);
 8000f30:	e7fe      	b.n	8000f30 <main+0x4f0>
	  }
	  else
	  {
		    buf_len = sprintf(buf, "NN initialized\r\n");
 8000f32:	4b46      	ldr	r3, [pc, #280]	; (800104c <main+0x60c>)
 8000f34:	443b      	add	r3, r7
 8000f36:	494f      	ldr	r1, [pc, #316]	; (8001074 <main+0x634>)
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f013 fa01 	bl	8014340 <siprintf>
 8000f3e:	4b45      	ldr	r3, [pc, #276]	; (8001054 <main+0x614>)
 8000f40:	443b      	add	r3, r7
 8000f42:	6018      	str	r0, [r3, #0]
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8000f44:	4b43      	ldr	r3, [pc, #268]	; (8001054 <main+0x614>)
 8000f46:	443b      	add	r3, r7
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	493f      	ldr	r1, [pc, #252]	; (800104c <main+0x60c>)
 8000f4e:	4439      	add	r1, r7
 8000f50:	2364      	movs	r3, #100	; 0x64
 8000f52:	483c      	ldr	r0, [pc, #240]	; (8001044 <main+0x604>)
 8000f54:	f006 f83c 	bl	8006fd0 <HAL_UART_Transmit>
	  }


	  // Create instance of neural network
	  ai_err_ICU = ai_network_create(&icu_tflite, AI_NETWORK_DATA_CONFIG);
 8000f58:	4b47      	ldr	r3, [pc, #284]	; (8001078 <main+0x638>)
 8000f5a:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000f5e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000f62:	443b      	add	r3, r7
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f007 f984 	bl	8008274 <ai_network_create>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	4b3e      	ldr	r3, [pc, #248]	; (8001068 <main+0x628>)
 8000f70:	443b      	add	r3, r7
 8000f72:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000f76:	601a      	str	r2, [r3, #0]
	  if (ai_err_ICU.type != AI_ERROR_NONE)
 8000f78:	4b3b      	ldr	r3, [pc, #236]	; (8001068 <main+0x628>)
 8000f7a:	443b      	add	r3, r7
 8000f7c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d013      	beq.n	8000fae <main+0x56e>
	  {
	    buf_len = sprintf(buf, "Error: could not create NN instance\r\n");
 8000f86:	4b31      	ldr	r3, [pc, #196]	; (800104c <main+0x60c>)
 8000f88:	443b      	add	r3, r7
 8000f8a:	4935      	ldr	r1, [pc, #212]	; (8001060 <main+0x620>)
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f013 f9d7 	bl	8014340 <siprintf>
 8000f92:	4b30      	ldr	r3, [pc, #192]	; (8001054 <main+0x614>)
 8000f94:	443b      	add	r3, r7
 8000f96:	6018      	str	r0, [r3, #0]
	    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8000f98:	4b2e      	ldr	r3, [pc, #184]	; (8001054 <main+0x614>)
 8000f9a:	443b      	add	r3, r7
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	492a      	ldr	r1, [pc, #168]	; (800104c <main+0x60c>)
 8000fa2:	4439      	add	r1, r7
 8000fa4:	2364      	movs	r3, #100	; 0x64
 8000fa6:	4827      	ldr	r0, [pc, #156]	; (8001044 <main+0x604>)
 8000fa8:	f006 f812 	bl	8006fd0 <HAL_UART_Transmit>
	    while(1);
 8000fac:	e7fe      	b.n	8000fac <main+0x56c>
	  }
	  else
	  {
		    buf_len = sprintf(buf, "NN instance created! \r\n");
 8000fae:	4b27      	ldr	r3, [pc, #156]	; (800104c <main+0x60c>)
 8000fb0:	443b      	add	r3, r7
 8000fb2:	492c      	ldr	r1, [pc, #176]	; (8001064 <main+0x624>)
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f013 f9c3 	bl	8014340 <siprintf>
 8000fba:	4b26      	ldr	r3, [pc, #152]	; (8001054 <main+0x614>)
 8000fbc:	443b      	add	r3, r7
 8000fbe:	6018      	str	r0, [r3, #0]
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8000fc0:	4b24      	ldr	r3, [pc, #144]	; (8001054 <main+0x614>)
 8000fc2:	443b      	add	r3, r7
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	4920      	ldr	r1, [pc, #128]	; (800104c <main+0x60c>)
 8000fca:	4439      	add	r1, r7
 8000fcc:	2364      	movs	r3, #100	; 0x64
 8000fce:	481d      	ldr	r0, [pc, #116]	; (8001044 <main+0x604>)
 8000fd0:	f005 fffe 	bl	8006fd0 <HAL_UART_Transmit>
	  }

	  // Initialize neural network
	  if (!ai_network_init(icu_tflite, &ai_params_ICU))
 8000fd4:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8000fd8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	4b27      	ldr	r3, [pc, #156]	; (800107c <main+0x63c>)
 8000fe0:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 8000fe4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000fe8:	443b      	add	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4610      	mov	r0, r2
 8000fee:	f007 f957 	bl	80082a0 <ai_network_init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	f083 0301 	eor.w	r3, r3, #1
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d040      	beq.n	8001080 <main+0x640>
	  {
	    buf_len = sprintf(buf, "Error: could not initialize NN\r\n");
 8000ffe:	4b13      	ldr	r3, [pc, #76]	; (800104c <main+0x60c>)
 8001000:	443b      	add	r3, r7
 8001002:	491b      	ldr	r1, [pc, #108]	; (8001070 <main+0x630>)
 8001004:	4618      	mov	r0, r3
 8001006:	f013 f99b 	bl	8014340 <siprintf>
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <main+0x614>)
 800100c:	443b      	add	r3, r7
 800100e:	6018      	str	r0, [r3, #0]
	    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001010:	4b10      	ldr	r3, [pc, #64]	; (8001054 <main+0x614>)
 8001012:	443b      	add	r3, r7
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	b29a      	uxth	r2, r3
 8001018:	490c      	ldr	r1, [pc, #48]	; (800104c <main+0x60c>)
 800101a:	4439      	add	r1, r7
 800101c:	2364      	movs	r3, #100	; 0x64
 800101e:	4809      	ldr	r0, [pc, #36]	; (8001044 <main+0x604>)
 8001020:	f005 ffd6 	bl	8006fd0 <HAL_UART_Transmit>
	    while(1);
 8001024:	e7fe      	b.n	8001024 <main+0x5e4>
 8001026:	bf00      	nop
 8001028:	080165c8 	.word	0x080165c8
 800102c:	40020400 	.word	0x40020400
 8001030:	00434241 	.word	0x00434241
 8001034:	fffeba84 	.word	0xfffeba84
 8001038:	08016604 	.word	0x08016604
 800103c:	200010a4 	.word	0x200010a4
 8001040:	200010a0 	.word	0x200010a0
 8001044:	200012f8 	.word	0x200012f8
 8001048:	2000109c 	.word	0x2000109c
 800104c:	00014488 	.word	0x00014488
 8001050:	08016634 	.word	0x08016634
 8001054:	0001457c 	.word	0x0001457c
 8001058:	000143f4 	.word	0x000143f4
 800105c:	00014484 	.word	0x00014484
 8001060:	0801664c 	.word	0x0801664c
 8001064:	08016674 	.word	0x08016674
 8001068:	00014580 	.word	0x00014580
 800106c:	00014364 	.word	0x00014364
 8001070:	0801668c 	.word	0x0801668c
 8001074:	080166b0 	.word	0x080166b0
 8001078:	fffece9c 	.word	0xfffece9c
 800107c:	fffece0c 	.word	0xfffece0c
	  }
	  else
	  {
		    buf_len = sprintf(buf, "NN initialized\r\n");
 8001080:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <main+0x6ac>)
 8001082:	443b      	add	r3, r7
 8001084:	491a      	ldr	r1, [pc, #104]	; (80010f0 <main+0x6b0>)
 8001086:	4618      	mov	r0, r3
 8001088:	f013 f95a 	bl	8014340 <siprintf>
 800108c:	4b19      	ldr	r3, [pc, #100]	; (80010f4 <main+0x6b4>)
 800108e:	443b      	add	r3, r7
 8001090:	6018      	str	r0, [r3, #0]
		    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001092:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <main+0x6b4>)
 8001094:	443b      	add	r3, r7
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	b29a      	uxth	r2, r3
 800109a:	4914      	ldr	r1, [pc, #80]	; (80010ec <main+0x6ac>)
 800109c:	4439      	add	r1, r7
 800109e:	2364      	movs	r3, #100	; 0x64
 80010a0:	4815      	ldr	r0, [pc, #84]	; (80010f8 <main+0x6b8>)
 80010a2:	f005 ff95 	bl	8006fd0 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		work = (void*)malloc(sz_work);
 80010a6:	4b15      	ldr	r3, [pc, #84]	; (80010fc <main+0x6bc>)
 80010a8:	443b      	add	r3, r7
 80010aa:	6818      	ldr	r0, [r3, #0]
 80010ac:	f012 fb60 	bl	8013770 <malloc>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4a13      	ldr	r2, [pc, #76]	; (8001100 <main+0x6c0>)
 80010b4:	443a      	add	r2, r7
 80010b6:	6013      	str	r3, [r2, #0]
	  	count++;
 80010b8:	4b12      	ldr	r3, [pc, #72]	; (8001104 <main+0x6c4>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	3301      	adds	r3, #1
 80010be:	4a11      	ldr	r2, [pc, #68]	; (8001104 <main+0x6c4>)
 80010c0:	6013      	str	r3, [r2, #0]

	  	if (count == 1) {
 80010c2:	4b10      	ldr	r3, [pc, #64]	; (8001104 <main+0x6c4>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d10b      	bne.n	80010e2 <main+0x6a2>
	  		W25qxx_ReadBytes( readBytes, 0, sizeof(Target) );
 80010ca:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <main+0x6c8>)
 80010cc:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 80010d0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80010d4:	443b      	add	r3, r7
 80010d6:	f240 42bd 	movw	r2, #1213	; 0x4bd
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f001 f9d3 	bl	8002488 <W25qxx_ReadBytes>
	  	}

		  // Fill input buffer (use test value)
			for (uint32_t i = 0; i < AI_SINE_MODEL_IN_1_SIZE; i++)
 80010e2:	2300      	movs	r3, #0
 80010e4:	4a09      	ldr	r2, [pc, #36]	; (800110c <main+0x6cc>)
 80010e6:	443a      	add	r2, r7
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	e022      	b.n	8001132 <main+0x6f2>
 80010ec:	00014488 	.word	0x00014488
 80010f0:	080166b0 	.word	0x080166b0
 80010f4:	0001457c 	.word	0x0001457c
 80010f8:	200012f8 	.word	0x200012f8
 80010fc:	0001455c 	.word	0x0001455c
 8001100:	00014558 	.word	0x00014558
 8001104:	200010e0 	.word	0x200010e0
 8001108:	fffeba84 	.word	0xfffeba84
 800110c:	00014574 	.word	0x00014574
			{
			  ((ai_float *)in_data)[i] = (ai_float)1.0f;
 8001110:	4b98      	ldr	r3, [pc, #608]	; (8001374 <main+0x934>)
 8001112:	443b      	add	r3, r7
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	4a97      	ldr	r2, [pc, #604]	; (8001378 <main+0x938>)
 800111a:	443a      	add	r2, r7
 800111c:	4413      	add	r3, r2
 800111e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001122:	601a      	str	r2, [r3, #0]
			for (uint32_t i = 0; i < AI_SINE_MODEL_IN_1_SIZE; i++)
 8001124:	4b93      	ldr	r3, [pc, #588]	; (8001374 <main+0x934>)
 8001126:	443b      	add	r3, r7
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	3301      	adds	r3, #1
 800112c:	4a91      	ldr	r2, [pc, #580]	; (8001374 <main+0x934>)
 800112e:	443a      	add	r2, r7
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	4b90      	ldr	r3, [pc, #576]	; (8001374 <main+0x934>)
 8001134:	443b      	add	r3, r7
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d0e9      	beq.n	8001110 <main+0x6d0>
			}

			// Get current timestamp
			timestamp = htim13.Instance->CNT;
 800113c:	4b8f      	ldr	r3, [pc, #572]	; (800137c <main+0x93c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001142:	4a8f      	ldr	r2, [pc, #572]	; (8001380 <main+0x940>)
 8001144:	443a      	add	r2, r7
 8001146:	6013      	str	r3, [r2, #0]

			// Perform inference
			nbatch = ai_sine_model_run(sine_model, &ai_input[0], &ai_output[0]);
 8001148:	4b8e      	ldr	r3, [pc, #568]	; (8001384 <main+0x944>)
 800114a:	443b      	add	r3, r7
 800114c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a8d      	ldr	r2, [pc, #564]	; (8001388 <main+0x948>)
 8001154:	443a      	add	r2, r7
 8001156:	498d      	ldr	r1, [pc, #564]	; (800138c <main+0x94c>)
 8001158:	4439      	add	r1, r7
 800115a:	4618      	mov	r0, r3
 800115c:	f007 fa9c 	bl	8008698 <ai_sine_model_run>
 8001160:	4b8b      	ldr	r3, [pc, #556]	; (8001390 <main+0x950>)
 8001162:	443b      	add	r3, r7
 8001164:	6018      	str	r0, [r3, #0]
			if (nbatch != 1) {
 8001166:	4b8a      	ldr	r3, [pc, #552]	; (8001390 <main+0x950>)
 8001168:	443b      	add	r3, r7
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b01      	cmp	r3, #1
 800116e:	d012      	beq.n	8001196 <main+0x756>
			  buf_len = sprintf(buf, "Error: could not run inference\r\n");
 8001170:	4b88      	ldr	r3, [pc, #544]	; (8001394 <main+0x954>)
 8001172:	443b      	add	r3, r7
 8001174:	4988      	ldr	r1, [pc, #544]	; (8001398 <main+0x958>)
 8001176:	4618      	mov	r0, r3
 8001178:	f013 f8e2 	bl	8014340 <siprintf>
 800117c:	4b87      	ldr	r3, [pc, #540]	; (800139c <main+0x95c>)
 800117e:	443b      	add	r3, r7
 8001180:	6018      	str	r0, [r3, #0]
			  HAL_UART_Transmit(&debugPort, (uint8_t *)buf, buf_len, 100);
 8001182:	4b86      	ldr	r3, [pc, #536]	; (800139c <main+0x95c>)
 8001184:	443b      	add	r3, r7
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	b29a      	uxth	r2, r3
 800118a:	4982      	ldr	r1, [pc, #520]	; (8001394 <main+0x954>)
 800118c:	4439      	add	r1, r7
 800118e:	2364      	movs	r3, #100	; 0x64
 8001190:	4883      	ldr	r0, [pc, #524]	; (80013a0 <main+0x960>)
 8001192:	f005 ff1d 	bl	8006fd0 <HAL_UART_Transmit>
			}

			// Read output (predicted y) of neural network
			y_val = ((float *)out_data)[0];
 8001196:	4b83      	ldr	r3, [pc, #524]	; (80013a4 <main+0x964>)
 8001198:	443b      	add	r3, r7
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a82      	ldr	r2, [pc, #520]	; (80013a8 <main+0x968>)
 800119e:	443a      	add	r2, r7
 80011a0:	6013      	str	r3, [r2, #0]

			// Print output of neural network along with inference time (microseconds)
			buf_len = sprintf(buf,
 80011a2:	4b81      	ldr	r3, [pc, #516]	; (80013a8 <main+0x968>)
 80011a4:	443b      	add	r3, r7
 80011a6:	edd3 7a00 	vldr	s15, [r3]
 80011aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
							  "Output: %f | Duration: %lu\r\n",
							  y_val,
							  htim13.Instance->CNT - timestamp);
 80011ae:	4b73      	ldr	r3, [pc, #460]	; (800137c <main+0x93c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
			buf_len = sprintf(buf,
 80011b4:	4b72      	ldr	r3, [pc, #456]	; (8001380 <main+0x940>)
 80011b6:	443b      	add	r3, r7
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	4875      	ldr	r0, [pc, #468]	; (8001394 <main+0x954>)
 80011be:	4438      	add	r0, r7
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	ec53 2b17 	vmov	r2, r3, d7
 80011c6:	4979      	ldr	r1, [pc, #484]	; (80013ac <main+0x96c>)
 80011c8:	f013 f8ba 	bl	8014340 <siprintf>
 80011cc:	4b73      	ldr	r3, [pc, #460]	; (800139c <main+0x95c>)
 80011ce:	443b      	add	r3, r7
 80011d0:	6018      	str	r0, [r3, #0]
			HAL_UART_Transmit(&debugPort, (uint8_t *)buf, buf_len, 100);
 80011d2:	4b72      	ldr	r3, [pc, #456]	; (800139c <main+0x95c>)
 80011d4:	443b      	add	r3, r7
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	b29a      	uxth	r2, r3
 80011da:	496e      	ldr	r1, [pc, #440]	; (8001394 <main+0x954>)
 80011dc:	4439      	add	r1, r7
 80011de:	2364      	movs	r3, #100	; 0x64
 80011e0:	486f      	ldr	r0, [pc, #444]	; (80013a0 <main+0x960>)
 80011e2:	f005 fef5 	bl	8006fd0 <HAL_UART_Transmit>

			// Wait before doing it again
			HAL_Delay(500);
 80011e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011ea:	f002 fe99 	bl	8003f20 <HAL_Delay>


	  	handshakeCAM = 0;
 80011ee:	4b70      	ldr	r3, [pc, #448]	; (80013b0 <main+0x970>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
	  	 // 	if (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_RXNE) == SET) {
	  	  //		HAL_UART_Receive(&huart3, (uint8_t *) &handshakeCAM, 1, 1000);												/* Wait for CAM to command ICU, expects 0x29*/
	  	  //		__HAL_UART_CLEAR_FLAG(&huart3, UART_FLAG_RXNE);

	  	  		//if (handshakeCAM == 0x29) {
	  	  			StringLength=sprintf(txString,"\r\n\nImage Processing Starts Now\r\n");
 80011f4:	496f      	ldr	r1, [pc, #444]	; (80013b4 <main+0x974>)
 80011f6:	4870      	ldr	r0, [pc, #448]	; (80013b8 <main+0x978>)
 80011f8:	f013 f8a2 	bl	8014340 <siprintf>
 80011fc:	4603      	mov	r3, r0
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	4b6e      	ldr	r3, [pc, #440]	; (80013bc <main+0x97c>)
 8001202:	701a      	strb	r2, [r3, #0]
	  	  			HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8001204:	4b6d      	ldr	r3, [pc, #436]	; (80013bc <main+0x97c>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	b29a      	uxth	r2, r3
 800120a:	2364      	movs	r3, #100	; 0x64
 800120c:	496a      	ldr	r1, [pc, #424]	; (80013b8 <main+0x978>)
 800120e:	4864      	ldr	r0, [pc, #400]	; (80013a0 <main+0x960>)
 8001210:	f005 fede 	bl	8006fd0 <HAL_UART_Transmit>

	  	  			HAL_Delay(1000);
 8001214:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001218:	f002 fe82 	bl	8003f20 <HAL_Delay>
	  	  			devid.fp=0;
 800121c:	2300      	movs	r3, #0
 800121e:	4a68      	ldr	r2, [pc, #416]	; (80013c0 <main+0x980>)
 8001220:	443a      	add	r2, r7
 8001222:	6013      	str	r3, [r2, #0]
//	  	  			devid.fp= Space;

	  				StringLength=sprintf(txString,"\r\n");
 8001224:	4967      	ldr	r1, [pc, #412]	; (80013c4 <main+0x984>)
 8001226:	4864      	ldr	r0, [pc, #400]	; (80013b8 <main+0x978>)
 8001228:	f013 f88a 	bl	8014340 <siprintf>
 800122c:	4603      	mov	r3, r0
 800122e:	b2da      	uxtb	r2, r3
 8001230:	4b62      	ldr	r3, [pc, #392]	; (80013bc <main+0x97c>)
 8001232:	701a      	strb	r2, [r3, #0]
	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8001234:	4b61      	ldr	r3, [pc, #388]	; (80013bc <main+0x97c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	b29a      	uxth	r2, r3
 800123a:	2364      	movs	r3, #100	; 0x64
 800123c:	495e      	ldr	r1, [pc, #376]	; (80013b8 <main+0x978>)
 800123e:	4858      	ldr	r0, [pc, #352]	; (80013a0 <main+0x960>)
 8001240:	f005 fec6 	bl	8006fd0 <HAL_UART_Transmit>

	  	//			display_bulk_4ByteAdd_SharedFM(0x00000000, 3500);

	  	  			res = jd_prepare(&jdec, in_func, work, sz_work, &devid);													/* Prepare to decompress */
 8001244:	4b60      	ldr	r3, [pc, #384]	; (80013c8 <main+0x988>)
 8001246:	443b      	add	r3, r7
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	b29a      	uxth	r2, r3
 800124c:	485f      	ldr	r0, [pc, #380]	; (80013cc <main+0x98c>)
 800124e:	4438      	add	r0, r7
 8001250:	4b5b      	ldr	r3, [pc, #364]	; (80013c0 <main+0x980>)
 8001252:	443b      	add	r3, r7
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	4613      	mov	r3, r2
 8001258:	4a5d      	ldr	r2, [pc, #372]	; (80013d0 <main+0x990>)
 800125a:	443a      	add	r2, r7
 800125c:	6812      	ldr	r2, [r2, #0]
 800125e:	495d      	ldr	r1, [pc, #372]	; (80013d4 <main+0x994>)
 8001260:	f002 fad0 	bl	8003804 <jd_prepare>
 8001264:	4603      	mov	r3, r0
 8001266:	4a5c      	ldr	r2, [pc, #368]	; (80013d8 <main+0x998>)
 8001268:	443a      	add	r2, r7
 800126a:	7013      	strb	r3, [r2, #0]
	  	  			if (res == JDR_OK)
 800126c:	4b5a      	ldr	r3, [pc, #360]	; (80013d8 <main+0x998>)
 800126e:	443b      	add	r3, r7
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	f040 80e2 	bne.w	800143c <main+0x9fc>
	  	  			{																					/* Ready to decompress. Image info is available here. */
	  	  				StringLength=sprintf(txString,"\r\n\nOriginal image size is %u x %u X 3.\r\n%u Bytes of work area is used.\r\n\n", jdec.width, jdec.height, sz_work - jdec.sz_pool);
 8001278:	4b58      	ldr	r3, [pc, #352]	; (80013dc <main+0x99c>)
 800127a:	443b      	add	r3, r7
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	4619      	mov	r1, r3
 8001280:	4b57      	ldr	r3, [pc, #348]	; (80013e0 <main+0x9a0>)
 8001282:	443b      	add	r3, r7
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	4b56      	ldr	r3, [pc, #344]	; (80013e4 <main+0x9a4>)
 800128a:	443b      	add	r3, r7
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	461a      	mov	r2, r3
 8001290:	4b4d      	ldr	r3, [pc, #308]	; (80013c8 <main+0x988>)
 8001292:	443b      	add	r3, r7
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	1a9b      	subs	r3, r3, r2
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	4603      	mov	r3, r0
 800129c:	460a      	mov	r2, r1
 800129e:	4952      	ldr	r1, [pc, #328]	; (80013e8 <main+0x9a8>)
 80012a0:	4845      	ldr	r0, [pc, #276]	; (80013b8 <main+0x978>)
 80012a2:	f013 f84d 	bl	8014340 <siprintf>
 80012a6:	4603      	mov	r3, r0
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4b44      	ldr	r3, [pc, #272]	; (80013bc <main+0x97c>)
 80012ac:	701a      	strb	r2, [r3, #0]
	  	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80012ae:	4b43      	ldr	r3, [pc, #268]	; (80013bc <main+0x97c>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	b29a      	uxth	r2, r3
 80012b4:	2364      	movs	r3, #100	; 0x64
 80012b6:	4940      	ldr	r1, [pc, #256]	; (80013b8 <main+0x978>)
 80012b8:	4839      	ldr	r0, [pc, #228]	; (80013a0 <main+0x960>)
 80012ba:	f005 fe89 	bl	8006fd0 <HAL_UART_Transmit>

	  	  				image_size = N_BPP  * jdec.width * jdec.height;
 80012be:	4b47      	ldr	r3, [pc, #284]	; (80013dc <main+0x99c>)
 80012c0:	443b      	add	r3, r7
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	4a46      	ldr	r2, [pc, #280]	; (80013e0 <main+0x9a0>)
 80012c6:	443a      	add	r2, r7
 80012c8:	8812      	ldrh	r2, [r2, #0]
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	4a47      	ldr	r2, [pc, #284]	; (80013ec <main+0x9ac>)
 80012d0:	443a      	add	r2, r7
 80012d2:	6013      	str	r3, [r2, #0]
	  	  				devid.fbuf = (uint8_t*)malloc(image_size); /* Create frame buffer for output image */
 80012d4:	4b45      	ldr	r3, [pc, #276]	; (80013ec <main+0x9ac>)
 80012d6:	443b      	add	r3, r7
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f012 fa48 	bl	8013770 <malloc>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4a43      	ldr	r2, [pc, #268]	; (80013f0 <main+0x9b0>)
 80012e4:	443a      	add	r2, r7
 80012e6:	6013      	str	r3, [r2, #0]
	  	  		        devid.wfbuf = jdec.width;
 80012e8:	4b3c      	ldr	r3, [pc, #240]	; (80013dc <main+0x99c>)
 80012ea:	443b      	add	r3, r7
 80012ec:	881b      	ldrh	r3, [r3, #0]
 80012ee:	4a41      	ldr	r2, [pc, #260]	; (80013f4 <main+0x9b4>)
 80012f0:	443a      	add	r2, r7
 80012f2:	8013      	strh	r3, [r2, #0]

	  					Width = jdec.width;
 80012f4:	4b39      	ldr	r3, [pc, #228]	; (80013dc <main+0x99c>)
 80012f6:	443b      	add	r3, r7
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b3e      	ldr	r3, [pc, #248]	; (80013f8 <main+0x9b8>)
 80012fe:	601a      	str	r2, [r3, #0]
	  					Height = jdec.height;
 8001300:	4b37      	ldr	r3, [pc, #220]	; (80013e0 <main+0x9a0>)
 8001302:	443b      	add	r3, r7
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	461a      	mov	r2, r3
 8001308:	4b3c      	ldr	r3, [pc, #240]	; (80013fc <main+0x9bc>)
 800130a:	601a      	str	r2, [r3, #0]

	  	  				StringLength=sprintf(txString,"\r\n\nPreparation for Decompression - Success\r\n");
 800130c:	493c      	ldr	r1, [pc, #240]	; (8001400 <main+0x9c0>)
 800130e:	482a      	ldr	r0, [pc, #168]	; (80013b8 <main+0x978>)
 8001310:	f013 f816 	bl	8014340 <siprintf>
 8001314:	4603      	mov	r3, r0
 8001316:	b2da      	uxtb	r2, r3
 8001318:	4b28      	ldr	r3, [pc, #160]	; (80013bc <main+0x97c>)
 800131a:	701a      	strb	r2, [r3, #0]
	  	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 800131c:	4b27      	ldr	r3, [pc, #156]	; (80013bc <main+0x97c>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b29a      	uxth	r2, r3
 8001322:	2364      	movs	r3, #100	; 0x64
 8001324:	4924      	ldr	r1, [pc, #144]	; (80013b8 <main+0x978>)
 8001326:	481e      	ldr	r0, [pc, #120]	; (80013a0 <main+0x960>)
 8001328:	f005 fe52 	bl	8006fd0 <HAL_UART_Transmit>

	  	  				res = jd_decomp(&jdec, out_func, compression_ratio);   																/* Start to decompress with 1-1 scaling*/
 800132c:	4b35      	ldr	r3, [pc, #212]	; (8001404 <main+0x9c4>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	b2da      	uxtb	r2, r3
 8001332:	4b26      	ldr	r3, [pc, #152]	; (80013cc <main+0x98c>)
 8001334:	443b      	add	r3, r7
 8001336:	4934      	ldr	r1, [pc, #208]	; (8001408 <main+0x9c8>)
 8001338:	4618      	mov	r0, r3
 800133a:	f002 fd19 	bl	8003d70 <jd_decomp>
 800133e:	4603      	mov	r3, r0
 8001340:	4a25      	ldr	r2, [pc, #148]	; (80013d8 <main+0x998>)
 8001342:	443a      	add	r2, r7
 8001344:	7013      	strb	r3, [r2, #0]
	  	  				if (res == JDR_OK) {
 8001346:	4b24      	ldr	r3, [pc, #144]	; (80013d8 <main+0x998>)
 8001348:	443b      	add	r3, r7
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d160      	bne.n	8001412 <main+0x9d2>
	  	  					StringLength=sprintf(txString,"Decompression - Success\r\n");
 8001350:	492e      	ldr	r1, [pc, #184]	; (800140c <main+0x9cc>)
 8001352:	4819      	ldr	r0, [pc, #100]	; (80013b8 <main+0x978>)
 8001354:	f012 fff4 	bl	8014340 <siprintf>
 8001358:	4603      	mov	r3, r0
 800135a:	b2da      	uxtb	r2, r3
 800135c:	4b17      	ldr	r3, [pc, #92]	; (80013bc <main+0x97c>)
 800135e:	701a      	strb	r2, [r3, #0]
	  	  					HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8001360:	4b16      	ldr	r3, [pc, #88]	; (80013bc <main+0x97c>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b29a      	uxth	r2, r3
 8001366:	2364      	movs	r3, #100	; 0x64
 8001368:	4913      	ldr	r1, [pc, #76]	; (80013b8 <main+0x978>)
 800136a:	480d      	ldr	r0, [pc, #52]	; (80013a0 <main+0x960>)
 800136c:	f005 fe30 	bl	8006fd0 <HAL_UART_Transmit>
 8001370:	e04e      	b.n	8001410 <main+0x9d0>
 8001372:	bf00      	nop
 8001374:	00014574 	.word	0x00014574
 8001378:	000143fc 	.word	0x000143fc
 800137c:	20001260 	.word	0x20001260
 8001380:	00014554 	.word	0x00014554
 8001384:	00014580 	.word	0x00014580
 8001388:	000143ac 	.word	0x000143ac
 800138c:	000143d8 	.word	0x000143d8
 8001390:	00014550 	.word	0x00014550
 8001394:	00014488 	.word	0x00014488
 8001398:	080166c4 	.word	0x080166c4
 800139c:	0001457c 	.word	0x0001457c
 80013a0:	200012f8 	.word	0x200012f8
 80013a4:	000143f8 	.word	0x000143f8
 80013a8:	0001454c 	.word	0x0001454c
 80013ac:	080166e8 	.word	0x080166e8
 80013b0:	200010d6 	.word	0x200010d6
 80013b4:	08016708 	.word	0x08016708
 80013b8:	200010a4 	.word	0x200010a4
 80013bc:	200010a0 	.word	0x200010a0
 80013c0:	000144bc 	.word	0x000144bc
 80013c4:	0801672c 	.word	0x0801672c
 80013c8:	0001455c 	.word	0x0001455c
 80013cc:	000144c8 	.word	0x000144c8
 80013d0:	00014558 	.word	0x00014558
 80013d4:	08000929 	.word	0x08000929
 80013d8:	0001454b 	.word	0x0001454b
 80013dc:	000144e4 	.word	0x000144e4
 80013e0:	000144e6 	.word	0x000144e6
 80013e4:	00014534 	.word	0x00014534
 80013e8:	08016730 	.word	0x08016730
 80013ec:	00014564 	.word	0x00014564
 80013f0:	000144c0 	.word	0x000144c0
 80013f4:	000144c4 	.word	0x000144c4
 80013f8:	200010d8 	.word	0x200010d8
 80013fc:	200010dc 	.word	0x200010dc
 8001400:	0801677c 	.word	0x0801677c
 8001404:	2000109c 	.word	0x2000109c
 8001408:	080009b9 	.word	0x080009b9
 800140c:	080167ac 	.word	0x080167ac
 8001410:	e028      	b.n	8001464 <main+0xa24>
	  	  				}
	  	  				else{
	  	  					StringLength=sprintf(txString,"%d - Decompression - Failed\r\n",res);
 8001412:	4b93      	ldr	r3, [pc, #588]	; (8001660 <main+0xc20>)
 8001414:	443b      	add	r3, r7
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	461a      	mov	r2, r3
 800141a:	4992      	ldr	r1, [pc, #584]	; (8001664 <main+0xc24>)
 800141c:	4892      	ldr	r0, [pc, #584]	; (8001668 <main+0xc28>)
 800141e:	f012 ff8f 	bl	8014340 <siprintf>
 8001422:	4603      	mov	r3, r0
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4b91      	ldr	r3, [pc, #580]	; (800166c <main+0xc2c>)
 8001428:	701a      	strb	r2, [r3, #0]
	  	  					HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 800142a:	4b90      	ldr	r3, [pc, #576]	; (800166c <main+0xc2c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	b29a      	uxth	r2, r3
 8001430:	2364      	movs	r3, #100	; 0x64
 8001432:	498d      	ldr	r1, [pc, #564]	; (8001668 <main+0xc28>)
 8001434:	488e      	ldr	r0, [pc, #568]	; (8001670 <main+0xc30>)
 8001436:	f005 fdcb 	bl	8006fd0 <HAL_UART_Transmit>
 800143a:	e013      	b.n	8001464 <main+0xa24>
	  	  				}
	  	  			}
	  	  			else{
	  	  			  StringLength=sprintf(txString,"\r\n\n %d - Preparation for Decompression - Failed\r\n",res);
 800143c:	4b88      	ldr	r3, [pc, #544]	; (8001660 <main+0xc20>)
 800143e:	443b      	add	r3, r7
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	461a      	mov	r2, r3
 8001444:	498b      	ldr	r1, [pc, #556]	; (8001674 <main+0xc34>)
 8001446:	4888      	ldr	r0, [pc, #544]	; (8001668 <main+0xc28>)
 8001448:	f012 ff7a 	bl	8014340 <siprintf>
 800144c:	4603      	mov	r3, r0
 800144e:	b2da      	uxtb	r2, r3
 8001450:	4b86      	ldr	r3, [pc, #536]	; (800166c <main+0xc2c>)
 8001452:	701a      	strb	r2, [r3, #0]
	  	  			  HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8001454:	4b85      	ldr	r3, [pc, #532]	; (800166c <main+0xc2c>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	b29a      	uxth	r2, r3
 800145a:	2364      	movs	r3, #100	; 0x64
 800145c:	4982      	ldr	r1, [pc, #520]	; (8001668 <main+0xc28>)
 800145e:	4884      	ldr	r0, [pc, #528]	; (8001670 <main+0xc30>)
 8001460:	f005 fdb6 	bl	8006fd0 <HAL_UART_Transmit>
	  	  			}

	  	  			HAL_Delay(1000);
 8001464:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001468:	f002 fd5a 	bl	8003f20 <HAL_Delay>
//					ai_input_ICU[0].data = AI_HANDLE_PTR(image);
////	  				ai_output_ICU[0].n_batches = 1;
//					ai_output_ICU[0].data = AI_HANDLE_PTR(out_data_ICU);

	  	  			// Image Classification Section
	  	  		    for (uint32_t  ii = 0; ii < AI_NETWORK_IN_1_SIZE; ii++)
 800146c:	2300      	movs	r3, #0
 800146e:	4a82      	ldr	r2, [pc, #520]	; (8001678 <main+0xc38>)
 8001470:	443a      	add	r2, r7
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	e019      	b.n	80014aa <main+0xa6a>
	  	  		    {
//	  	  		    	image[ii] = *(devid.fbuf + ii);
	  	  		        ((ai_u8 *)image)[ii] = *(devid.fbuf + ii);
 8001476:	4b81      	ldr	r3, [pc, #516]	; (800167c <main+0xc3c>)
 8001478:	443b      	add	r3, r7
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b7e      	ldr	r3, [pc, #504]	; (8001678 <main+0xc38>)
 800147e:	443b      	add	r3, r7
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	441a      	add	r2, r3
 8001484:	4b7e      	ldr	r3, [pc, #504]	; (8001680 <main+0xc40>)
 8001486:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 800148a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800148e:	443b      	add	r3, r7
 8001490:	4979      	ldr	r1, [pc, #484]	; (8001678 <main+0xc38>)
 8001492:	4439      	add	r1, r7
 8001494:	6809      	ldr	r1, [r1, #0]
 8001496:	440b      	add	r3, r1
 8001498:	7812      	ldrb	r2, [r2, #0]
 800149a:	701a      	strb	r2, [r3, #0]
	  	  		    for (uint32_t  ii = 0; ii < AI_NETWORK_IN_1_SIZE; ii++)
 800149c:	4b76      	ldr	r3, [pc, #472]	; (8001678 <main+0xc38>)
 800149e:	443b      	add	r3, r7
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	3301      	adds	r3, #1
 80014a4:	4a74      	ldr	r2, [pc, #464]	; (8001678 <main+0xc38>)
 80014a6:	443a      	add	r2, r7
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	4b73      	ldr	r3, [pc, #460]	; (8001678 <main+0xc38>)
 80014ac:	443b      	add	r3, r7
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 80014b4:	d3df      	bcc.n	8001476 <main+0xa36>
	  	  		    }


	  	  		// Get current timestamp
	  	  		timestamp_ICU = htim14.Instance->CNT;
 80014b6:	4b73      	ldr	r3, [pc, #460]	; (8001684 <main+0xc44>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014bc:	4a72      	ldr	r2, [pc, #456]	; (8001688 <main+0xc48>)
 80014be:	443a      	add	r2, r7
 80014c0:	6013      	str	r3, [r2, #0]




	  	  		    // Perform inference
	  	  		    nbatch_ICU = ai_network_run(icu_tflite, &ai_input_ICU[0], &ai_output_ICU[0]);
 80014c2:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 80014c6:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80014ca:	6818      	ldr	r0, [r3, #0]
 80014cc:	4a6f      	ldr	r2, [pc, #444]	; (800168c <main+0xc4c>)
 80014ce:	4b70      	ldr	r3, [pc, #448]	; (8001690 <main+0xc50>)
 80014d0:	4413      	add	r3, r2
 80014d2:	19da      	adds	r2, r3, r7
 80014d4:	4b6f      	ldr	r3, [pc, #444]	; (8001694 <main+0xc54>)
 80014d6:	f503 33a2 	add.w	r3, r3, #82944	; 0x14400
 80014da:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80014de:	443b      	add	r3, r7
 80014e0:	4619      	mov	r1, r3
 80014e2:	f006 ff19 	bl	8008318 <ai_network_run>
 80014e6:	4b6c      	ldr	r3, [pc, #432]	; (8001698 <main+0xc58>)
 80014e8:	443b      	add	r3, r7
 80014ea:	6018      	str	r0, [r3, #0]

	  	  		    if (nbatch_ICU != 1) {
 80014ec:	4b6a      	ldr	r3, [pc, #424]	; (8001698 <main+0xc58>)
 80014ee:	443b      	add	r3, r7
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d016      	beq.n	8001524 <main+0xae4>
	  	  		      buf_len = sprintf(buf, "Error: could not run inference. nbatch_ICU=%lu\r\n",(int32_t)nbatch_ICU);
 80014f6:	4b69      	ldr	r3, [pc, #420]	; (800169c <main+0xc5c>)
 80014f8:	443b      	add	r3, r7
 80014fa:	4a67      	ldr	r2, [pc, #412]	; (8001698 <main+0xc58>)
 80014fc:	443a      	add	r2, r7
 80014fe:	6812      	ldr	r2, [r2, #0]
 8001500:	4967      	ldr	r1, [pc, #412]	; (80016a0 <main+0xc60>)
 8001502:	4618      	mov	r0, r3
 8001504:	f012 ff1c 	bl	8014340 <siprintf>
 8001508:	4b66      	ldr	r3, [pc, #408]	; (80016a4 <main+0xc64>)
 800150a:	443b      	add	r3, r7
 800150c:	6018      	str	r0, [r3, #0]
	  	  		      HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 800150e:	4b65      	ldr	r3, [pc, #404]	; (80016a4 <main+0xc64>)
 8001510:	443b      	add	r3, r7
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	b29a      	uxth	r2, r3
 8001516:	4961      	ldr	r1, [pc, #388]	; (800169c <main+0xc5c>)
 8001518:	4439      	add	r1, r7
 800151a:	2364      	movs	r3, #100	; 0x64
 800151c:	4854      	ldr	r0, [pc, #336]	; (8001670 <main+0xc30>)
 800151e:	f005 fd57 	bl	8006fd0 <HAL_UART_Transmit>
 8001522:	e012      	b.n	800154a <main+0xb0a>
	  	  		    }
	  	  		    else
	  	  		    {
	  	  		  	    buf_len = sprintf(buf, "\r\nRunning ICU tflite done!\r\n");
 8001524:	4b5d      	ldr	r3, [pc, #372]	; (800169c <main+0xc5c>)
 8001526:	443b      	add	r3, r7
 8001528:	495f      	ldr	r1, [pc, #380]	; (80016a8 <main+0xc68>)
 800152a:	4618      	mov	r0, r3
 800152c:	f012 ff08 	bl	8014340 <siprintf>
 8001530:	4b5c      	ldr	r3, [pc, #368]	; (80016a4 <main+0xc64>)
 8001532:	443b      	add	r3, r7
 8001534:	6018      	str	r0, [r3, #0]
	  	  		  	    HAL_UART_Transmit(&debugPort, (uint8_t *) &buf, buf_len, 100);
 8001536:	4b5b      	ldr	r3, [pc, #364]	; (80016a4 <main+0xc64>)
 8001538:	443b      	add	r3, r7
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	b29a      	uxth	r2, r3
 800153e:	4957      	ldr	r1, [pc, #348]	; (800169c <main+0xc5c>)
 8001540:	4439      	add	r1, r7
 8001542:	2364      	movs	r3, #100	; 0x64
 8001544:	484a      	ldr	r0, [pc, #296]	; (8001670 <main+0xc30>)
 8001546:	f005 fd43 	bl	8006fd0 <HAL_UART_Transmit>
	  	  		    }

	  	  		    float max_val = -1;
 800154a:	4b58      	ldr	r3, [pc, #352]	; (80016ac <main+0xc6c>)
 800154c:	4a58      	ldr	r2, [pc, #352]	; (80016b0 <main+0xc70>)
 800154e:	443a      	add	r2, r7
 8001550:	6013      	str	r3, [r2, #0]

	  	  		    for(int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 8001552:	2300      	movs	r3, #0
 8001554:	4a57      	ldr	r2, [pc, #348]	; (80016b4 <main+0xc74>)
 8001556:	443a      	add	r2, r7
 8001558:	6013      	str	r3, [r2, #0]
 800155a:	e049      	b.n	80015f0 <main+0xbb0>
	  	  		    {
	  	  		        if(max_val < out_data_ICU[i])
 800155c:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 8001560:	f5a3 72b0 	sub.w	r2, r3, #352	; 0x160
 8001564:	4b53      	ldr	r3, [pc, #332]	; (80016b4 <main+0xc74>)
 8001566:	443b      	add	r3, r7
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4413      	add	r3, r2
 800156c:	f993 3000 	ldrsb.w	r3, [r3]
 8001570:	ee07 3a90 	vmov	s15, r3
 8001574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001578:	4b4d      	ldr	r3, [pc, #308]	; (80016b0 <main+0xc70>)
 800157a:	443b      	add	r3, r7
 800157c:	ed93 7a00 	vldr	s14, [r3]
 8001580:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001588:	d52b      	bpl.n	80015e2 <main+0xba2>
	  	  		        {
	  	  		            max_val = out_data_ICU[i];
 800158a:	f507 53ac 	add.w	r3, r7, #5504	; 0x1580
 800158e:	f5a3 72b0 	sub.w	r2, r3, #352	; 0x160
 8001592:	4b48      	ldr	r3, [pc, #288]	; (80016b4 <main+0xc74>)
 8001594:	443b      	add	r3, r7
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4413      	add	r3, r2
 800159a:	f993 3000 	ldrsb.w	r3, [r3]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a6:	4b42      	ldr	r3, [pc, #264]	; (80016b0 <main+0xc70>)
 80015a8:	443b      	add	r3, r7
 80015aa:	edc3 7a00 	vstr	s15, [r3]
	  	  		            prediction = i;
 80015ae:	4b41      	ldr	r3, [pc, #260]	; (80016b4 <main+0xc74>)
 80015b0:	443b      	add	r3, r7
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a40      	ldr	r2, [pc, #256]	; (80016b8 <main+0xc78>)
 80015b6:	443a      	add	r2, r7
 80015b8:	7013      	strb	r3, [r2, #0]

	  						StringLength=sprintf(txString,"\r\n\nIndex:  %ld ", (long)prediction);
 80015ba:	4b3f      	ldr	r3, [pc, #252]	; (80016b8 <main+0xc78>)
 80015bc:	443b      	add	r3, r7
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	461a      	mov	r2, r3
 80015c2:	493e      	ldr	r1, [pc, #248]	; (80016bc <main+0xc7c>)
 80015c4:	4828      	ldr	r0, [pc, #160]	; (8001668 <main+0xc28>)
 80015c6:	f012 febb 	bl	8014340 <siprintf>
 80015ca:	4603      	mov	r3, r0
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4b27      	ldr	r3, [pc, #156]	; (800166c <main+0xc2c>)
 80015d0:	701a      	strb	r2, [r3, #0]
	  						HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80015d2:	4b26      	ldr	r3, [pc, #152]	; (800166c <main+0xc2c>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	2364      	movs	r3, #100	; 0x64
 80015da:	4923      	ldr	r1, [pc, #140]	; (8001668 <main+0xc28>)
 80015dc:	4824      	ldr	r0, [pc, #144]	; (8001670 <main+0xc30>)
 80015de:	f005 fcf7 	bl	8006fd0 <HAL_UART_Transmit>
	  	  		    for(int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 80015e2:	4b34      	ldr	r3, [pc, #208]	; (80016b4 <main+0xc74>)
 80015e4:	443b      	add	r3, r7
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	3301      	adds	r3, #1
 80015ea:	4a32      	ldr	r2, [pc, #200]	; (80016b4 <main+0xc74>)
 80015ec:	443a      	add	r2, r7
 80015ee:	6013      	str	r3, [r2, #0]
 80015f0:	4b30      	ldr	r3, [pc, #192]	; (80016b4 <main+0xc74>)
 80015f2:	443b      	add	r3, r7
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	ddb0      	ble.n	800155c <main+0xb1c>
	  	  		    }

	  	  		    prediction = prediction;

	  	  		// Print output of neural network along with inference time (microseconds)
	  	  		StringLength = sprintf(txString,"Output: %f | Duration: %lu\r\n", prediction, htim14.Instance->CNT - timestamp_ICU);
 80015fa:	4b2f      	ldr	r3, [pc, #188]	; (80016b8 <main+0xc78>)
 80015fc:	443b      	add	r3, r7
 80015fe:	7819      	ldrb	r1, [r3, #0]
 8001600:	4b20      	ldr	r3, [pc, #128]	; (8001684 <main+0xc44>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001606:	4b20      	ldr	r3, [pc, #128]	; (8001688 <main+0xc48>)
 8001608:	443b      	add	r3, r7
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	460a      	mov	r2, r1
 8001610:	492b      	ldr	r1, [pc, #172]	; (80016c0 <main+0xc80>)
 8001612:	4815      	ldr	r0, [pc, #84]	; (8001668 <main+0xc28>)
 8001614:	f012 fe94 	bl	8014340 <siprintf>
 8001618:	4603      	mov	r3, r0
 800161a:	b2da      	uxtb	r2, r3
 800161c:	4b13      	ldr	r3, [pc, #76]	; (800166c <main+0xc2c>)
 800161e:	701a      	strb	r2, [r3, #0]
	  	  		HAL_UART_Transmit(&debugPort, (uint8_t *)txString, buf_len, 100);
 8001620:	4b20      	ldr	r3, [pc, #128]	; (80016a4 <main+0xc64>)
 8001622:	443b      	add	r3, r7
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	b29a      	uxth	r2, r3
 8001628:	2364      	movs	r3, #100	; 0x64
 800162a:	490f      	ldr	r1, [pc, #60]	; (8001668 <main+0xc28>)
 800162c:	4810      	ldr	r0, [pc, #64]	; (8001670 <main+0xc30>)
 800162e:	f005 fccf 	bl	8006fd0 <HAL_UART_Transmit>


	  	  		    if (prediction == 1)
 8001632:	4b21      	ldr	r3, [pc, #132]	; (80016b8 <main+0xc78>)
 8001634:	443b      	add	r3, r7
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d145      	bne.n	80016c8 <main+0xc88>
	  	  		    {
	  	  				StringLength=sprintf(txString,"\r\nPrediction:  Space \r\n");
 800163c:	4921      	ldr	r1, [pc, #132]	; (80016c4 <main+0xc84>)
 800163e:	480a      	ldr	r0, [pc, #40]	; (8001668 <main+0xc28>)
 8001640:	f012 fe7e 	bl	8014340 <siprintf>
 8001644:	4603      	mov	r3, r0
 8001646:	b2da      	uxtb	r2, r3
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <main+0xc2c>)
 800164a:	701a      	strb	r2, [r3, #0]
	  	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 800164c:	4b07      	ldr	r3, [pc, #28]	; (800166c <main+0xc2c>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	b29a      	uxth	r2, r3
 8001652:	2364      	movs	r3, #100	; 0x64
 8001654:	4904      	ldr	r1, [pc, #16]	; (8001668 <main+0xc28>)
 8001656:	4806      	ldr	r0, [pc, #24]	; (8001670 <main+0xc30>)
 8001658:	f005 fcba 	bl	8006fd0 <HAL_UART_Transmit>
 800165c:	e05a      	b.n	8001714 <main+0xcd4>
 800165e:	bf00      	nop
 8001660:	0001454b 	.word	0x0001454b
 8001664:	080167c8 	.word	0x080167c8
 8001668:	200010a4 	.word	0x200010a4
 800166c:	200010a0 	.word	0x200010a0
 8001670:	200012f8 	.word	0x200012f8
 8001674:	080167e8 	.word	0x080167e8
 8001678:	00014570 	.word	0x00014570
 800167c:	000144c0 	.word	0x000144c0
 8001680:	fffecea4 	.word	0xfffecea4
 8001684:	200012ac 	.word	0x200012ac
 8001688:	00014544 	.word	0x00014544
 800168c:	fffece54 	.word	0xfffece54
 8001690:	00014580 	.word	0x00014580
 8001694:	fffece80 	.word	0xfffece80
 8001698:	00014540 	.word	0x00014540
 800169c:	00014488 	.word	0x00014488
 80016a0:	0801681c 	.word	0x0801681c
 80016a4:	0001457c 	.word	0x0001457c
 80016a8:	08016850 	.word	0x08016850
 80016ac:	bf800000 	.word	0xbf800000
 80016b0:	0001456c 	.word	0x0001456c
 80016b4:	00014568 	.word	0x00014568
 80016b8:	0001457b 	.word	0x0001457b
 80016bc:	08016870 	.word	0x08016870
 80016c0:	080166e8 	.word	0x080166e8
 80016c4:	08016880 	.word	0x08016880
//	  	  				HAL_UART_Transmit(&huart3, (uint8_t *) &Space_ICU, 1, 100);
	  	  		    }
	  	  		    else if (prediction == 0)
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <main+0xd00>)
 80016ca:	443b      	add	r3, r7
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d110      	bne.n	80016f4 <main+0xcb4>
	  	  		    {
	  	  				StringLength=sprintf(txString,"\r\nPrediction:  Earth \r\n");
 80016d2:	491c      	ldr	r1, [pc, #112]	; (8001744 <main+0xd04>)
 80016d4:	481c      	ldr	r0, [pc, #112]	; (8001748 <main+0xd08>)
 80016d6:	f012 fe33 	bl	8014340 <siprintf>
 80016da:	4603      	mov	r3, r0
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	4b1b      	ldr	r3, [pc, #108]	; (800174c <main+0xd0c>)
 80016e0:	701a      	strb	r2, [r3, #0]
	  	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 80016e2:	4b1a      	ldr	r3, [pc, #104]	; (800174c <main+0xd0c>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	2364      	movs	r3, #100	; 0x64
 80016ea:	4917      	ldr	r1, [pc, #92]	; (8001748 <main+0xd08>)
 80016ec:	4818      	ldr	r0, [pc, #96]	; (8001750 <main+0xd10>)
 80016ee:	f005 fc6f 	bl	8006fd0 <HAL_UART_Transmit>
 80016f2:	e00f      	b.n	8001714 <main+0xcd4>
//	  	  				HAL_UART_Transmit(&huart3, (uint8_t *) &Earth_ICU, 1, 100);
	  	  		    }
	  	  		    else
	  	  		    {
	  	  				StringLength=sprintf(txString,"\r\nError Prediction \r\n");
 80016f4:	4917      	ldr	r1, [pc, #92]	; (8001754 <main+0xd14>)
 80016f6:	4814      	ldr	r0, [pc, #80]	; (8001748 <main+0xd08>)
 80016f8:	f012 fe22 	bl	8014340 <siprintf>
 80016fc:	4603      	mov	r3, r0
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	4b12      	ldr	r3, [pc, #72]	; (800174c <main+0xd0c>)
 8001702:	701a      	strb	r2, [r3, #0]
	  	  				HAL_UART_Transmit(&debugPort, (uint8_t *) &txString, StringLength, 100);
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <main+0xd0c>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	b29a      	uxth	r2, r3
 800170a:	2364      	movs	r3, #100	; 0x64
 800170c:	490e      	ldr	r1, [pc, #56]	; (8001748 <main+0xd08>)
 800170e:	4810      	ldr	r0, [pc, #64]	; (8001750 <main+0xd10>)
 8001710:	f005 fc5e 	bl	8006fd0 <HAL_UART_Transmit>
//	  	  				HAL_UART_Transmit(&huart3, (uint8_t *) &Error_ICU, 1, 100);
	  	  		    }



	  	  	  	if (count == 10000) {
 8001714:	4b10      	ldr	r3, [pc, #64]	; (8001758 <main+0xd18>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f242 7210 	movw	r2, #10000	; 0x2710
 800171c:	4293      	cmp	r3, r2
 800171e:	d102      	bne.n	8001726 <main+0xce6>
	  	  	  		count = 0;																									/* Reset to zero to prevent overflowing bugs */
 8001720:	4b0d      	ldr	r3, [pc, #52]	; (8001758 <main+0xd18>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
	  	  	  	}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	  		free(work);   /* Discard work area */
 8001726:	4b0d      	ldr	r3, [pc, #52]	; (800175c <main+0xd1c>)
 8001728:	443b      	add	r3, r7
 800172a:	6818      	ldr	r0, [r3, #0]
 800172c:	f012 f828 	bl	8013780 <free>
	  	  		free(devid.fbuf);
 8001730:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <main+0xd20>)
 8001732:	443b      	add	r3, r7
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4618      	mov	r0, r3
 8001738:	f012 f822 	bl	8013780 <free>
  {
 800173c:	e4b3      	b.n	80010a6 <main+0x666>
 800173e:	bf00      	nop
 8001740:	0001457b 	.word	0x0001457b
 8001744:	08016898 	.word	0x08016898
 8001748:	200010a4 	.word	0x200010a4
 800174c:	200010a0 	.word	0x200010a0
 8001750:	200012f8 	.word	0x200012f8
 8001754:	080168b0 	.word	0x080168b0
 8001758:	200010e0 	.word	0x200010e0
 800175c:	00014558 	.word	0x00014558
 8001760:	000144c0 	.word	0x000144c0

08001764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b094      	sub	sp, #80	; 0x50
 8001768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	f107 031c 	add.w	r3, r7, #28
 800176e:	2234      	movs	r2, #52	; 0x34
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f012 f834 	bl	80137e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001778:	f107 0308 	add.w	r3, r7, #8
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001788:	4b28      	ldr	r3, [pc, #160]	; (800182c <SystemClock_Config+0xc8>)
 800178a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178c:	4a27      	ldr	r2, [pc, #156]	; (800182c <SystemClock_Config+0xc8>)
 800178e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001792:	6413      	str	r3, [r2, #64]	; 0x40
 8001794:	4b25      	ldr	r3, [pc, #148]	; (800182c <SystemClock_Config+0xc8>)
 8001796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017a0:	4b23      	ldr	r3, [pc, #140]	; (8001830 <SystemClock_Config+0xcc>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017a8:	4a21      	ldr	r2, [pc, #132]	; (8001830 <SystemClock_Config+0xcc>)
 80017aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	4b1f      	ldr	r3, [pc, #124]	; (8001830 <SystemClock_Config+0xcc>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017b8:	603b      	str	r3, [r7, #0]
 80017ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017bc:	2302      	movs	r3, #2
 80017be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c0:	2301      	movs	r3, #1
 80017c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017c4:	2310      	movs	r3, #16
 80017c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c8:	2302      	movs	r3, #2
 80017ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017cc:	2300      	movs	r3, #0
 80017ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017d0:	2308      	movs	r3, #8
 80017d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 80017d4:	23a0      	movs	r3, #160	; 0xa0
 80017d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017d8:	2302      	movs	r3, #2
 80017da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80017dc:	2302      	movs	r3, #2
 80017de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017e0:	2302      	movs	r3, #2
 80017e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e4:	f107 031c 	add.w	r3, r7, #28
 80017e8:	4618      	mov	r0, r3
 80017ea:	f003 fbbd 	bl	8004f68 <HAL_RCC_OscConfig>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017f4:	f000 f81e 	bl	8001834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f8:	230f      	movs	r3, #15
 80017fa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017fc:	2302      	movs	r3, #2
 80017fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001800:	2380      	movs	r3, #128	; 0x80
 8001802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001808:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800180e:	f107 0308 	add.w	r3, r7, #8
 8001812:	2102      	movs	r1, #2
 8001814:	4618      	mov	r0, r3
 8001816:	f003 fe55 	bl	80054c4 <HAL_RCC_ClockConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001820:	f000 f808 	bl	8001834 <Error_Handler>
  }
}
 8001824:	bf00      	nop
 8001826:	3750      	adds	r7, #80	; 0x50
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40023800 	.word	0x40023800
 8001830:	40007000 	.word	0x40007000

08001834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <MX_QUADSPI_Init+0x50>)
 800184a:	4a13      	ldr	r2, [pc, #76]	; (8001898 <MX_QUADSPI_Init+0x54>)
 800184c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800184e:	4b11      	ldr	r3, [pc, #68]	; (8001894 <MX_QUADSPI_Init+0x50>)
 8001850:	22ff      	movs	r2, #255	; 0xff
 8001852:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001854:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <MX_QUADSPI_Init+0x50>)
 8001856:	2201      	movs	r2, #1
 8001858:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800185a:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <MX_QUADSPI_Init+0x50>)
 800185c:	2200      	movs	r2, #0
 800185e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <MX_QUADSPI_Init+0x50>)
 8001862:	2201      	movs	r2, #1
 8001864:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001866:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <MX_QUADSPI_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800186c:	4b09      	ldr	r3, [pc, #36]	; (8001894 <MX_QUADSPI_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8001872:	4b08      	ldr	r3, [pc, #32]	; (8001894 <MX_QUADSPI_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <MX_QUADSPI_Init+0x50>)
 800187a:	2200      	movs	r2, #0
 800187c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800187e:	4805      	ldr	r0, [pc, #20]	; (8001894 <MX_QUADSPI_Init+0x50>)
 8001880:	f003 fab0 	bl	8004de4 <HAL_QSPI_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 800188a:	f7ff ffd3 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200010e4 	.word	0x200010e4
 8001898:	a0001000 	.word	0xa0001000

0800189c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	; 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0314 	add.w	r3, r7, #20
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a35      	ldr	r2, [pc, #212]	; (8001990 <HAL_QSPI_MspInit+0xf4>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d164      	bne.n	8001988 <HAL_QSPI_MspInit+0xec>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80018be:	4b35      	ldr	r3, [pc, #212]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018c2:	4a34      	ldr	r2, [pc, #208]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	6393      	str	r3, [r2, #56]	; 0x38
 80018ca:	4b32      	ldr	r3, [pc, #200]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	613b      	str	r3, [r7, #16]
 80018d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018d6:	4b2f      	ldr	r3, [pc, #188]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a2e      	ldr	r2, [pc, #184]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018dc:	f043 0320 	orr.w	r3, r3, #32
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b2c      	ldr	r3, [pc, #176]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0320 	and.w	r3, r3, #32
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ee:	4b29      	ldr	r3, [pc, #164]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	4a28      	ldr	r2, [pc, #160]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018f4:	f043 0302 	orr.w	r3, r3, #2
 80018f8:	6313      	str	r3, [r2, #48]	; 0x30
 80018fa:	4b26      	ldr	r3, [pc, #152]	; (8001994 <HAL_QSPI_MspInit+0xf8>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001906:	23c0      	movs	r3, #192	; 0xc0
 8001908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190a:	2302      	movs	r3, #2
 800190c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001912:	2303      	movs	r3, #3
 8001914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001916:	2309      	movs	r3, #9
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	4619      	mov	r1, r3
 8001920:	481d      	ldr	r0, [pc, #116]	; (8001998 <HAL_QSPI_MspInit+0xfc>)
 8001922:	f003 f899 	bl	8004a58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001926:	f44f 7340 	mov.w	r3, #768	; 0x300
 800192a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192c:	2302      	movs	r3, #2
 800192e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001934:	2303      	movs	r3, #3
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001938:	230a      	movs	r3, #10
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	4619      	mov	r1, r3
 8001942:	4815      	ldr	r0, [pc, #84]	; (8001998 <HAL_QSPI_MspInit+0xfc>)
 8001944:	f003 f888 	bl	8004a58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001948:	2304      	movs	r3, #4
 800194a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194c:	2302      	movs	r3, #2
 800194e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001954:	2303      	movs	r3, #3
 8001956:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001958:	2309      	movs	r3, #9
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	4619      	mov	r1, r3
 8001962:	480e      	ldr	r0, [pc, #56]	; (800199c <HAL_QSPI_MspInit+0x100>)
 8001964:	f003 f878 	bl	8004a58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001968:	2340      	movs	r3, #64	; 0x40
 800196a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196c:	2302      	movs	r3, #2
 800196e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001974:	2303      	movs	r3, #3
 8001976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001978:	230a      	movs	r3, #10
 800197a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4619      	mov	r1, r3
 8001982:	4806      	ldr	r0, [pc, #24]	; (800199c <HAL_QSPI_MspInit+0x100>)
 8001984:	f003 f868 	bl	8004a58 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001988:	bf00      	nop
 800198a:	3728      	adds	r7, #40	; 0x28
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	a0001000 	.word	0xa0001000
 8001994:	40023800 	.word	0x40023800
 8001998:	40021400 	.word	0x40021400
 800199c:	40020400 	.word	0x40020400

080019a0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019a4:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019a6:	4a1c      	ldr	r2, [pc, #112]	; (8001a18 <MX_SPI1_Init+0x78>)
 80019a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019aa:	4b1a      	ldr	r3, [pc, #104]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019b2:	4b18      	ldr	r3, [pc, #96]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019b8:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019ba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80019be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c0:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019c6:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80019d4:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019d6:	2210      	movs	r2, #16
 80019d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80019ec:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019ee:	2207      	movs	r2, #7
 80019f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <MX_SPI1_Init+0x74>)
 80019fa:	2208      	movs	r2, #8
 80019fc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019fe:	4805      	ldr	r0, [pc, #20]	; (8001a14 <MX_SPI1_Init+0x74>)
 8001a00:	f004 fbae 	bl	8006160 <HAL_SPI_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001a0a:	f7ff ff13 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20001130 	.word	0x20001130
 8001a18:	40013000 	.word	0x40013000

08001a1c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001a20:	4b18      	ldr	r3, [pc, #96]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a22:	4a19      	ldr	r2, [pc, #100]	; (8001a88 <MX_SPI3_Init+0x6c>)
 8001a24:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8001a26:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a2c:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001a32:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a34:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001a38:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a3a:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a40:	4b10      	ldr	r3, [pc, #64]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8001a46:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a4c:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a52:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a60:	2207      	movs	r2, #7
 8001a62:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a64:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001a6a:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a70:	4804      	ldr	r0, [pc, #16]	; (8001a84 <MX_SPI3_Init+0x68>)
 8001a72:	f004 fb75 	bl	8006160 <HAL_SPI_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_SPI3_Init+0x64>
  {
    Error_Handler();
 8001a7c:	f7ff feda 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20001194 	.word	0x20001194
 8001a88:	40003c00 	.word	0x40003c00

08001a8c <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001a92:	4a1c      	ldr	r2, [pc, #112]	; (8001b04 <MX_SPI4_Init+0x78>)
 8001a94:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001a98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a9c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001a9e:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001aa6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001aaa:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001aba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001abe:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ac2:	2228      	movs	r2, #40	; 0x28
 8001ac4:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad2:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ada:	2207      	movs	r2, #7
 8001adc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001aea:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_SPI4_Init+0x74>)
 8001aec:	f004 fb38 	bl	8006160 <HAL_SPI_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001af6:	f7ff fe9d 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200011f8 	.word	0x200011f8
 8001b04:	40013400 	.word	0x40013400

08001b08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08e      	sub	sp, #56	; 0x38
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a54      	ldr	r2, [pc, #336]	; (8001c78 <HAL_SPI_MspInit+0x170>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d128      	bne.n	8001b7c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b2a:	4b54      	ldr	r3, [pc, #336]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2e:	4a53      	ldr	r2, [pc, #332]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b30:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b34:	6453      	str	r3, [r2, #68]	; 0x44
 8001b36:	4b51      	ldr	r3, [pc, #324]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b3e:	623b      	str	r3, [r7, #32]
 8001b40:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b42:	4b4e      	ldr	r3, [pc, #312]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	4a4d      	ldr	r2, [pc, #308]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4e:	4b4b      	ldr	r3, [pc, #300]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	61fb      	str	r3, [r7, #28]
 8001b58:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b5a:	23e0      	movs	r3, #224	; 0xe0
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b66:	2303      	movs	r3, #3
 8001b68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b6a:	2305      	movs	r3, #5
 8001b6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b72:	4619      	mov	r1, r3
 8001b74:	4842      	ldr	r0, [pc, #264]	; (8001c80 <HAL_SPI_MspInit+0x178>)
 8001b76:	f002 ff6f 	bl	8004a58 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001b7a:	e078      	b.n	8001c6e <HAL_SPI_MspInit+0x166>
  else if(spiHandle->Instance==SPI3)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a40      	ldr	r2, [pc, #256]	; (8001c84 <HAL_SPI_MspInit+0x17c>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d146      	bne.n	8001c14 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b86:	4b3d      	ldr	r3, [pc, #244]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	4a3c      	ldr	r2, [pc, #240]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b90:	6413      	str	r3, [r2, #64]	; 0x40
 8001b92:	4b3a      	ldr	r3, [pc, #232]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b9a:	61bb      	str	r3, [r7, #24]
 8001b9c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9e:	4b37      	ldr	r3, [pc, #220]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	4a36      	ldr	r2, [pc, #216]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b34      	ldr	r3, [pc, #208]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	4b31      	ldr	r3, [pc, #196]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	4a30      	ldr	r2, [pc, #192]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc2:	4b2e      	ldr	r3, [pc, #184]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001bce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001be0:	2306      	movs	r3, #6
 8001be2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be8:	4619      	mov	r1, r3
 8001bea:	4825      	ldr	r0, [pc, #148]	; (8001c80 <HAL_SPI_MspInit+0x178>)
 8001bec:	f002 ff34 	bl	8004a58 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001bf0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c02:	2306      	movs	r3, #6
 8001c04:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	481e      	ldr	r0, [pc, #120]	; (8001c88 <HAL_SPI_MspInit+0x180>)
 8001c0e:	f002 ff23 	bl	8004a58 <HAL_GPIO_Init>
}
 8001c12:	e02c      	b.n	8001c6e <HAL_SPI_MspInit+0x166>
  else if(spiHandle->Instance==SPI4)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a1c      	ldr	r2, [pc, #112]	; (8001c8c <HAL_SPI_MspInit+0x184>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d127      	bne.n	8001c6e <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001c1e:	4b17      	ldr	r3, [pc, #92]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	4a16      	ldr	r2, [pc, #88]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c28:	6453      	str	r3, [r2, #68]	; 0x44
 8001c2a:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c36:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	4a10      	ldr	r2, [pc, #64]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001c3c:	f043 0310 	orr.w	r3, r3, #16
 8001c40:	6313      	str	r3, [r2, #48]	; 0x30
 8001c42:	4b0e      	ldr	r3, [pc, #56]	; (8001c7c <HAL_SPI_MspInit+0x174>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	f003 0310 	and.w	r3, r3, #16
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001c4e:	2364      	movs	r3, #100	; 0x64
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001c5e:	2305      	movs	r3, #5
 8001c60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c66:	4619      	mov	r1, r3
 8001c68:	4809      	ldr	r0, [pc, #36]	; (8001c90 <HAL_SPI_MspInit+0x188>)
 8001c6a:	f002 fef5 	bl	8004a58 <HAL_GPIO_Init>
}
 8001c6e:	bf00      	nop
 8001c70:	3738      	adds	r7, #56	; 0x38
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40013000 	.word	0x40013000
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40020000 	.word	0x40020000
 8001c84:	40003c00 	.word	0x40003c00
 8001c88:	40020800 	.word	0x40020800
 8001c8c:	40013400 	.word	0x40013400
 8001c90:	40021000 	.word	0x40021000

08001c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <HAL_MspInit+0x44>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	4a0e      	ldr	r2, [pc, #56]	; (8001cd8 <HAL_MspInit+0x44>)
 8001ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <HAL_MspInit+0x44>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb2:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <HAL_MspInit+0x44>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	4a08      	ldr	r2, [pc, #32]	; (8001cd8 <HAL_MspInit+0x44>)
 8001cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_MspInit+0x44>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cc6:	603b      	str	r3, [r7, #0]
 8001cc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	40023800 	.word	0x40023800

08001cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <HardFault_Handler+0x4>

08001cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <MemManage_Handler+0x4>

08001cf6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cfa:	e7fe      	b.n	8001cfa <BusFault_Handler+0x4>

08001cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d00:	e7fe      	b.n	8001d00 <UsageFault_Handler+0x4>

08001d02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d30:	f002 f8d6 	bl	8003ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <USART1_IRQHandler+0x10>)
 8001d3e:	f005 f9cb 	bl	80070d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200012f8 	.word	0x200012f8

08001d4c <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <DMA2_Stream5_IRQHandler+0x10>)
 8001d52:	f002 fc45 	bl	80045e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20001408 	.word	0x20001408

08001d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d68:	4a14      	ldr	r2, [pc, #80]	; (8001dbc <_sbrk+0x5c>)
 8001d6a:	4b15      	ldr	r3, [pc, #84]	; (8001dc0 <_sbrk+0x60>)
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d102      	bne.n	8001d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <_sbrk+0x64>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <_sbrk+0x68>)
 8001d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <_sbrk+0x64>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d207      	bcs.n	8001da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d90:	f011 fcc4 	bl	801371c <__errno>
 8001d94:	4603      	mov	r3, r0
 8001d96:	220c      	movs	r2, #12
 8001d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	e009      	b.n	8001db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <_sbrk+0x64>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001da6:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	4a05      	ldr	r2, [pc, #20]	; (8001dc4 <_sbrk+0x64>)
 8001db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db2:	68fb      	ldr	r3, [r7, #12]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20080000 	.word	0x20080000
 8001dc0:	00000800 	.word	0x00000800
 8001dc4:	2000125c 	.word	0x2000125c
 8001dc8:	200015e0 	.word	0x200015e0

08001dcc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dd0:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <SystemInit+0x28>)
 8001dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd6:	4a07      	ldr	r2, [pc, #28]	; (8001df4 <SystemInit+0x28>)
 8001dd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ddc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001de0:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <SystemInit+0x28>)
 8001de2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001de6:	609a      	str	r2, [r3, #8]
#endif
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <MX_TIM13_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	; (8001e38 <MX_TIM13_Init+0x40>)
 8001dfe:	4a0f      	ldr	r2, [pc, #60]	; (8001e3c <MX_TIM13_Init+0x44>)
 8001e00:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8001e02:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <MX_TIM13_Init+0x40>)
 8001e04:	224f      	movs	r2, #79	; 0x4f
 8001e06:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e08:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <MX_TIM13_Init+0x40>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <MX_TIM13_Init+0x40>)
 8001e10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e14:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e16:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <MX_TIM13_Init+0x40>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e1c:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <MX_TIM13_Init+0x40>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001e22:	4805      	ldr	r0, [pc, #20]	; (8001e38 <MX_TIM13_Init+0x40>)
 8001e24:	f004 ff8e 	bl	8006d44 <HAL_TIM_Base_Init>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8001e2e:	f7ff fd01 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20001260 	.word	0x20001260
 8001e3c:	40001c00 	.word	0x40001c00

08001e40 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001e44:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <MX_TIM14_Init+0x40>)
 8001e46:	4a0f      	ldr	r2, [pc, #60]	; (8001e84 <MX_TIM14_Init+0x44>)
 8001e48:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <MX_TIM14_Init+0x40>)
 8001e4c:	224f      	movs	r2, #79	; 0x4f
 8001e4e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e50:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <MX_TIM14_Init+0x40>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001e56:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <MX_TIM14_Init+0x40>)
 8001e58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e5c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <MX_TIM14_Init+0x40>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <MX_TIM14_Init+0x40>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001e6a:	4805      	ldr	r0, [pc, #20]	; (8001e80 <MX_TIM14_Init+0x40>)
 8001e6c:	f004 ff6a 	bl	8006d44 <HAL_TIM_Base_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001e76:	f7ff fcdd 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	200012ac 	.word	0x200012ac
 8001e84:	40002000 	.word	0x40002000

08001e88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a13      	ldr	r2, [pc, #76]	; (8001ee4 <HAL_TIM_Base_MspInit+0x5c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d10c      	bne.n	8001eb4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001e9a:	4b13      	ldr	r3, [pc, #76]	; (8001ee8 <HAL_TIM_Base_MspInit+0x60>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	4a12      	ldr	r2, [pc, #72]	; (8001ee8 <HAL_TIM_Base_MspInit+0x60>)
 8001ea0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea6:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <HAL_TIM_Base_MspInit+0x60>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001eb2:	e010      	b.n	8001ed6 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM14)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a0c      	ldr	r2, [pc, #48]	; (8001eec <HAL_TIM_Base_MspInit+0x64>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d10b      	bne.n	8001ed6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <HAL_TIM_Base_MspInit+0x60>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	4a09      	ldr	r2, [pc, #36]	; (8001ee8 <HAL_TIM_Base_MspInit+0x60>)
 8001ec4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eca:	4b07      	ldr	r3, [pc, #28]	; (8001ee8 <HAL_TIM_Base_MspInit+0x60>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
}
 8001ed6:	bf00      	nop
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40001c00 	.word	0x40001c00
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	40002000 	.word	0x40002000

08001ef0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ef4:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001ef6:	4a15      	ldr	r2, [pc, #84]	; (8001f4c <MX_USART1_UART_Init+0x5c>)
 8001ef8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001efa:	4b13      	ldr	r3, [pc, #76]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001efc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f02:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f08:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f16:	220c      	movs	r2, #12
 8001f18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f20:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f26:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f2c:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f32:	4805      	ldr	r0, [pc, #20]	; (8001f48 <MX_USART1_UART_Init+0x58>)
 8001f34:	f004 fffe 	bl	8006f34 <HAL_UART_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001f3e:	f7ff fc79 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200012f8 	.word	0x200012f8
 8001f4c:	40011000 	.word	0x40011000

08001f50 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f54:	4b14      	ldr	r3, [pc, #80]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f56:	4a15      	ldr	r2, [pc, #84]	; (8001fac <MX_USART2_UART_Init+0x5c>)
 8001f58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f5a:	4b13      	ldr	r3, [pc, #76]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f62:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f6e:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f74:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f76:	220c      	movs	r2, #12
 8001f78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f7a:	4b0b      	ldr	r3, [pc, #44]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f86:	4b08      	ldr	r3, [pc, #32]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f92:	4805      	ldr	r0, [pc, #20]	; (8001fa8 <MX_USART2_UART_Init+0x58>)
 8001f94:	f004 ffce 	bl	8006f34 <HAL_UART_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001f9e:	f7ff fc49 	bl	8001834 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20001380 	.word	0x20001380
 8001fac:	40004400 	.word	0x40004400

08001fb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b0b0      	sub	sp, #192	; 0xc0
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fc8:	f107 031c 	add.w	r3, r7, #28
 8001fcc:	2290      	movs	r2, #144	; 0x90
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f011 fc05 	bl	80137e0 <memset>
  if(uartHandle->Instance==USART1)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a5d      	ldr	r2, [pc, #372]	; (8002150 <HAL_UART_MspInit+0x1a0>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d173      	bne.n	80020c8 <HAL_UART_MspInit+0x118>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001fe0:	2340      	movs	r3, #64	; 0x40
 8001fe2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	4618      	mov	r0, r3
 8001fee:	f003 fc8f 	bl	8005910 <HAL_RCCEx_PeriphCLKConfig>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ff8:	f7ff fc1c 	bl	8001834 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ffc:	4b55      	ldr	r3, [pc, #340]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002000:	4a54      	ldr	r2, [pc, #336]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 8002002:	f043 0310 	orr.w	r3, r3, #16
 8002006:	6453      	str	r3, [r2, #68]	; 0x44
 8002008:	4b52      	ldr	r3, [pc, #328]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 800200a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200c:	f003 0310 	and.w	r3, r3, #16
 8002010:	61bb      	str	r3, [r7, #24]
 8002012:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002014:	4b4f      	ldr	r3, [pc, #316]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 8002016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002018:	4a4e      	ldr	r2, [pc, #312]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	6313      	str	r3, [r2, #48]	; 0x30
 8002020:	4b4c      	ldr	r3, [pc, #304]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 8002022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	617b      	str	r3, [r7, #20]
 800202a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800202c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002030:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002034:	2302      	movs	r3, #2
 8002036:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203a:	2300      	movs	r3, #0
 800203c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002040:	2303      	movs	r3, #3
 8002042:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002046:	2307      	movs	r3, #7
 8002048:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002050:	4619      	mov	r1, r3
 8002052:	4841      	ldr	r0, [pc, #260]	; (8002158 <HAL_UART_MspInit+0x1a8>)
 8002054:	f002 fd00 	bl	8004a58 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8002058:	4b40      	ldr	r3, [pc, #256]	; (800215c <HAL_UART_MspInit+0x1ac>)
 800205a:	4a41      	ldr	r2, [pc, #260]	; (8002160 <HAL_UART_MspInit+0x1b0>)
 800205c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800205e:	4b3f      	ldr	r3, [pc, #252]	; (800215c <HAL_UART_MspInit+0x1ac>)
 8002060:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002064:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002066:	4b3d      	ldr	r3, [pc, #244]	; (800215c <HAL_UART_MspInit+0x1ac>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800206c:	4b3b      	ldr	r3, [pc, #236]	; (800215c <HAL_UART_MspInit+0x1ac>)
 800206e:	2200      	movs	r2, #0
 8002070:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002072:	4b3a      	ldr	r3, [pc, #232]	; (800215c <HAL_UART_MspInit+0x1ac>)
 8002074:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002078:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800207a:	4b38      	ldr	r3, [pc, #224]	; (800215c <HAL_UART_MspInit+0x1ac>)
 800207c:	2200      	movs	r2, #0
 800207e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002080:	4b36      	ldr	r3, [pc, #216]	; (800215c <HAL_UART_MspInit+0x1ac>)
 8002082:	2200      	movs	r2, #0
 8002084:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002086:	4b35      	ldr	r3, [pc, #212]	; (800215c <HAL_UART_MspInit+0x1ac>)
 8002088:	f44f 7280 	mov.w	r2, #256	; 0x100
 800208c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800208e:	4b33      	ldr	r3, [pc, #204]	; (800215c <HAL_UART_MspInit+0x1ac>)
 8002090:	2200      	movs	r2, #0
 8002092:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002094:	4b31      	ldr	r3, [pc, #196]	; (800215c <HAL_UART_MspInit+0x1ac>)
 8002096:	2200      	movs	r2, #0
 8002098:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800209a:	4830      	ldr	r0, [pc, #192]	; (800215c <HAL_UART_MspInit+0x1ac>)
 800209c:	f002 f960 	bl	8004360 <HAL_DMA_Init>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 80020a6:	f7ff fbc5 	bl	8001834 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a2b      	ldr	r2, [pc, #172]	; (800215c <HAL_UART_MspInit+0x1ac>)
 80020ae:	675a      	str	r2, [r3, #116]	; 0x74
 80020b0:	4a2a      	ldr	r2, [pc, #168]	; (800215c <HAL_UART_MspInit+0x1ac>)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020b6:	2200      	movs	r2, #0
 80020b8:	2100      	movs	r1, #0
 80020ba:	2025      	movs	r0, #37	; 0x25
 80020bc:	f002 f82f 	bl	800411e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020c0:	2025      	movs	r0, #37	; 0x25
 80020c2:	f002 f848 	bl	8004156 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80020c6:	e03f      	b.n	8002148 <HAL_UART_MspInit+0x198>
  else if(uartHandle->Instance==USART2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a25      	ldr	r2, [pc, #148]	; (8002164 <HAL_UART_MspInit+0x1b4>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d13a      	bne.n	8002148 <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020d2:	2380      	movs	r3, #128	; 0x80
 80020d4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80020d6:	2300      	movs	r3, #0
 80020d8:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020da:	f107 031c 	add.w	r3, r7, #28
 80020de:	4618      	mov	r0, r3
 80020e0:	f003 fc16 	bl	8005910 <HAL_RCCEx_PeriphCLKConfig>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_UART_MspInit+0x13e>
      Error_Handler();
 80020ea:	f7ff fba3 	bl	8001834 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020ee:	4b19      	ldr	r3, [pc, #100]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	4a18      	ldr	r2, [pc, #96]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 80020f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f8:	6413      	str	r3, [r2, #64]	; 0x40
 80020fa:	4b16      	ldr	r3, [pc, #88]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002106:	4b13      	ldr	r3, [pc, #76]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	4a12      	ldr	r2, [pc, #72]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6313      	str	r3, [r2, #48]	; 0x30
 8002112:	4b10      	ldr	r3, [pc, #64]	; (8002154 <HAL_UART_MspInit+0x1a4>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800211e:	230c      	movs	r3, #12
 8002120:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002130:	2303      	movs	r3, #3
 8002132:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002136:	2307      	movs	r3, #7
 8002138:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002140:	4619      	mov	r1, r3
 8002142:	4805      	ldr	r0, [pc, #20]	; (8002158 <HAL_UART_MspInit+0x1a8>)
 8002144:	f002 fc88 	bl	8004a58 <HAL_GPIO_Init>
}
 8002148:	bf00      	nop
 800214a:	37c0      	adds	r7, #192	; 0xc0
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40011000 	.word	0x40011000
 8002154:	40023800 	.word	0x40023800
 8002158:	40020000 	.word	0x40020000
 800215c:	20001408 	.word	0x20001408
 8002160:	40026488 	.word	0x40026488
 8002164:	40004400 	.word	0x40004400

08002168 <W25qxx_Spi>:
#else
#define	W25qxx_Delay(delay)		HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t	W25qxx_Spi(uint8_t	Data)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af02      	add	r7, sp, #8
 800216e:	4603      	mov	r3, r0
 8002170:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
 8002172:	f107 020f 	add.w	r2, r7, #15
 8002176:	1df9      	adds	r1, r7, #7
 8002178:	2364      	movs	r3, #100	; 0x64
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2301      	movs	r3, #1
 800217e:	4804      	ldr	r0, [pc, #16]	; (8002190 <W25qxx_Spi+0x28>)
 8002180:	f004 f9c9 	bl	8006516 <HAL_SPI_TransmitReceive>
	return ret;	
 8002184:	7bfb      	ldrb	r3, [r7, #15]
}
 8002186:	4618      	mov	r0, r3
 8002188:	3710      	adds	r7, #16
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	200011f8 	.word	0x200011f8

08002194 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
  uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
 80021a6:	2300      	movs	r3, #0
 80021a8:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2110      	movs	r1, #16
 80021ae:	4813      	ldr	r0, [pc, #76]	; (80021fc <W25qxx_ReadID+0x68>)
 80021b0:	f002 fdfe 	bl	8004db0 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x9F);
 80021b4:	209f      	movs	r0, #159	; 0x9f
 80021b6:	f7ff ffd7 	bl	8002168 <W25qxx_Spi>
  Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80021ba:	20a5      	movs	r0, #165	; 0xa5
 80021bc:	f7ff ffd4 	bl	8002168 <W25qxx_Spi>
 80021c0:	4603      	mov	r3, r0
 80021c2:	60bb      	str	r3, [r7, #8]
  Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80021c4:	20a5      	movs	r0, #165	; 0xa5
 80021c6:	f7ff ffcf 	bl	8002168 <W25qxx_Spi>
 80021ca:	4603      	mov	r3, r0
 80021cc:	607b      	str	r3, [r7, #4]
  Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80021ce:	20a5      	movs	r0, #165	; 0xa5
 80021d0:	f7ff ffca 	bl	8002168 <W25qxx_Spi>
 80021d4:	4603      	mov	r3, r0
 80021d6:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80021d8:	2201      	movs	r2, #1
 80021da:	2110      	movs	r1, #16
 80021dc:	4807      	ldr	r0, [pc, #28]	; (80021fc <W25qxx_ReadID+0x68>)
 80021de:	f002 fde7 	bl	8004db0 <HAL_GPIO_WritePin>
  Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	041a      	lsls	r2, r3, #16
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	4313      	orrs	r3, r2
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  return Temp;
 80021f2:	68fb      	ldr	r3, [r7, #12]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40021000 	.word	0x40021000

08002200 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8002200:	b590      	push	{r4, r7, lr}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8002206:	2200      	movs	r2, #0
 8002208:	2110      	movs	r1, #16
 800220a:	4816      	ldr	r0, [pc, #88]	; (8002264 <W25qxx_ReadUniqID+0x64>)
 800220c:	f002 fdd0 	bl	8004db0 <HAL_GPIO_WritePin>
  W25qxx_Spi(0x4B);
 8002210:	204b      	movs	r0, #75	; 0x4b
 8002212:	f7ff ffa9 	bl	8002168 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8002216:	2300      	movs	r3, #0
 8002218:	71fb      	strb	r3, [r7, #7]
 800221a:	e005      	b.n	8002228 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800221c:	20a5      	movs	r0, #165	; 0xa5
 800221e:	f7ff ffa3 	bl	8002168 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	3301      	adds	r3, #1
 8002226:	71fb      	strb	r3, [r7, #7]
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	2b03      	cmp	r3, #3
 800222c:	d9f6      	bls.n	800221c <W25qxx_ReadUniqID+0x1c>
	for(uint8_t	i=0;i<8;i++)
 800222e:	2300      	movs	r3, #0
 8002230:	71bb      	strb	r3, [r7, #6]
 8002232:	e00b      	b.n	800224c <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002234:	79bc      	ldrb	r4, [r7, #6]
 8002236:	20a5      	movs	r0, #165	; 0xa5
 8002238:	f7ff ff96 	bl	8002168 <W25qxx_Spi>
 800223c:	4603      	mov	r3, r0
 800223e:	461a      	mov	r2, r3
 8002240:	4b09      	ldr	r3, [pc, #36]	; (8002268 <W25qxx_ReadUniqID+0x68>)
 8002242:	4423      	add	r3, r4
 8002244:	705a      	strb	r2, [r3, #1]
	for(uint8_t	i=0;i<8;i++)
 8002246:	79bb      	ldrb	r3, [r7, #6]
 8002248:	3301      	adds	r3, #1
 800224a:	71bb      	strb	r3, [r7, #6]
 800224c:	79bb      	ldrb	r3, [r7, #6]
 800224e:	2b07      	cmp	r3, #7
 8002250:	d9f0      	bls.n	8002234 <W25qxx_ReadUniqID+0x34>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8002252:	2201      	movs	r2, #1
 8002254:	2110      	movs	r1, #16
 8002256:	4803      	ldr	r0, [pc, #12]	; (8002264 <W25qxx_ReadUniqID+0x64>)
 8002258:	f002 fdaa 	bl	8004db0 <HAL_GPIO_WritePin>
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	bd90      	pop	{r4, r7, pc}
 8002264:	40021000 	.word	0x40021000
 8002268:	20001468 	.word	0x20001468

0800226c <W25qxx_ReadStatusRegister>:
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t	SelectStatusRegister_1_2_3)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	71fb      	strb	r3, [r7, #7]
	uint8_t	status=0;
 8002276:	2300      	movs	r3, #0
 8002278:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800227a:	2200      	movs	r2, #0
 800227c:	2110      	movs	r1, #16
 800227e:	481c      	ldr	r0, [pc, #112]	; (80022f0 <W25qxx_ReadStatusRegister+0x84>)
 8002280:	f002 fd96 	bl	8004db0 <HAL_GPIO_WritePin>
	if(SelectStatusRegister_1_2_3==1)
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d10c      	bne.n	80022a4 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800228a:	2005      	movs	r0, #5
 800228c:	f7ff ff6c 	bl	8002168 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8002290:	20a5      	movs	r0, #165	; 0xa5
 8002292:	f7ff ff69 	bl	8002168 <W25qxx_Spi>
 8002296:	4603      	mov	r3, r0
 8002298:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800229a:	4a16      	ldr	r2, [pc, #88]	; (80022f4 <W25qxx_ReadStatusRegister+0x88>)
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80022a2:	e01b      	b.n	80022dc <W25qxx_ReadStatusRegister+0x70>
	}
	else if(SelectStatusRegister_1_2_3==2)
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d10c      	bne.n	80022c4 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80022aa:	2035      	movs	r0, #53	; 0x35
 80022ac:	f7ff ff5c 	bl	8002168 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 80022b0:	20a5      	movs	r0, #165	; 0xa5
 80022b2:	f7ff ff59 	bl	8002168 <W25qxx_Spi>
 80022b6:	4603      	mov	r3, r0
 80022b8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80022ba:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <W25qxx_ReadStatusRegister+0x88>)
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80022c2:	e00b      	b.n	80022dc <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80022c4:	2015      	movs	r0, #21
 80022c6:	f7ff ff4f 	bl	8002168 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 80022ca:	20a5      	movs	r0, #165	; 0xa5
 80022cc:	f7ff ff4c 	bl	8002168 <W25qxx_Spi>
 80022d0:	4603      	mov	r3, r0
 80022d2:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80022d4:	4a07      	ldr	r2, [pc, #28]	; (80022f4 <W25qxx_ReadStatusRegister+0x88>)
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}	
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80022dc:	2201      	movs	r2, #1
 80022de:	2110      	movs	r1, #16
 80022e0:	4803      	ldr	r0, [pc, #12]	; (80022f0 <W25qxx_ReadStatusRegister+0x84>)
 80022e2:	f002 fd65 	bl	8004db0 <HAL_GPIO_WritePin>
	return status;
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40021000 	.word	0x40021000
 80022f4:	20001468 	.word	0x20001468

080022f8 <W25qxx_Init>:
  while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
}
//###################################################################################################################
bool	W25qxx_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
	w25qxx.Lock=1;	
 80022fe:	4b5f      	ldr	r3, [pc, #380]	; (800247c <W25qxx_Init+0x184>)
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick()<100)
 8002306:	e002      	b.n	800230e <W25qxx_Init+0x16>
		W25qxx_Delay(100);
 8002308:	2064      	movs	r0, #100	; 0x64
 800230a:	f001 fe09 	bl	8003f20 <HAL_Delay>
	while(HAL_GetTick()<100)
 800230e:	f001 fdfb 	bl	8003f08 <HAL_GetTick>
 8002312:	4603      	mov	r3, r0
 8002314:	2b63      	cmp	r3, #99	; 0x63
 8002316:	d9f7      	bls.n	8002308 <W25qxx_Init+0x10>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8002318:	2201      	movs	r2, #1
 800231a:	2110      	movs	r1, #16
 800231c:	4858      	ldr	r0, [pc, #352]	; (8002480 <W25qxx_Init+0x188>)
 800231e:	f002 fd47 	bl	8004db0 <HAL_GPIO_WritePin>
  W25qxx_Delay(100);
 8002322:	2064      	movs	r0, #100	; 0x64
 8002324:	f001 fdfc 	bl	8003f20 <HAL_Delay>
	uint32_t	id;
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx Init Begin...\r\n");
	#endif
	id=W25qxx_ReadID();
 8002328:	f7ff ff34 	bl	8002194 <W25qxx_ReadID>
 800232c:	6078      	str	r0, [r7, #4]
	
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx ID:0x%X\r\n",id);
	#endif
	switch(id&0x0000FFFF)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	b29a      	uxth	r2, r3
 8002332:	4b54      	ldr	r3, [pc, #336]	; (8002484 <W25qxx_Init+0x18c>)
 8002334:	4413      	add	r3, r2
 8002336:	2b09      	cmp	r3, #9
 8002338:	d85f      	bhi.n	80023fa <W25qxx_Init+0x102>
 800233a:	a201      	add	r2, pc, #4	; (adr r2, 8002340 <W25qxx_Init+0x48>)
 800233c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002340:	080023ed 	.word	0x080023ed
 8002344:	080023df 	.word	0x080023df
 8002348:	080023d1 	.word	0x080023d1
 800234c:	080023c3 	.word	0x080023c3
 8002350:	080023b5 	.word	0x080023b5
 8002354:	080023a7 	.word	0x080023a7
 8002358:	08002399 	.word	0x08002399
 800235c:	08002389 	.word	0x08002389
 8002360:	08002379 	.word	0x08002379
 8002364:	08002369 	.word	0x08002369
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID=W25Q512;
 8002368:	4b44      	ldr	r3, [pc, #272]	; (800247c <W25qxx_Init+0x184>)
 800236a:	220a      	movs	r2, #10
 800236c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=1024;
 800236e:	4b43      	ldr	r3, [pc, #268]	; (800247c <W25qxx_Init+0x184>)
 8002370:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002374:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q512\r\n");
			#endif
		break;
 8002376:	e046      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4019:	// 	w25q256
			w25qxx.ID=W25Q256;
 8002378:	4b40      	ldr	r3, [pc, #256]	; (800247c <W25qxx_Init+0x184>)
 800237a:	2209      	movs	r2, #9
 800237c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=512;
 800237e:	4b3f      	ldr	r3, [pc, #252]	; (800247c <W25qxx_Init+0x184>)
 8002380:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002384:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q256\r\n");
			#endif
		break;
 8002386:	e03e      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4018:	// 	w25q128
			w25qxx.ID=W25Q128;
 8002388:	4b3c      	ldr	r3, [pc, #240]	; (800247c <W25qxx_Init+0x184>)
 800238a:	2208      	movs	r2, #8
 800238c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 800238e:	4b3b      	ldr	r3, [pc, #236]	; (800247c <W25qxx_Init+0x184>)
 8002390:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002394:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q128\r\n");
			#endif
		break;
 8002396:	e036      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4017:	//	w25q64
			w25qxx.ID=W25Q64;
 8002398:	4b38      	ldr	r3, [pc, #224]	; (800247c <W25qxx_Init+0x184>)
 800239a:	2207      	movs	r2, #7
 800239c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=128;
 800239e:	4b37      	ldr	r3, [pc, #220]	; (800247c <W25qxx_Init+0x184>)
 80023a0:	2280      	movs	r2, #128	; 0x80
 80023a2:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q64\r\n");
			#endif
		break;
 80023a4:	e02f      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4016:	//	w25q32
			w25qxx.ID=W25Q32;
 80023a6:	4b35      	ldr	r3, [pc, #212]	; (800247c <W25qxx_Init+0x184>)
 80023a8:	2206      	movs	r2, #6
 80023aa:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=64;
 80023ac:	4b33      	ldr	r3, [pc, #204]	; (800247c <W25qxx_Init+0x184>)
 80023ae:	2240      	movs	r2, #64	; 0x40
 80023b0:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q32\r\n");
			#endif
		break;
 80023b2:	e028      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4015:	//	w25q16
			w25qxx.ID=W25Q16;
 80023b4:	4b31      	ldr	r3, [pc, #196]	; (800247c <W25qxx_Init+0x184>)
 80023b6:	2205      	movs	r2, #5
 80023b8:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=32;
 80023ba:	4b30      	ldr	r3, [pc, #192]	; (800247c <W25qxx_Init+0x184>)
 80023bc:	2220      	movs	r2, #32
 80023be:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q16\r\n");
			#endif
		break;
 80023c0:	e021      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4014:	//	w25q80
			w25qxx.ID=W25Q80;
 80023c2:	4b2e      	ldr	r3, [pc, #184]	; (800247c <W25qxx_Init+0x184>)
 80023c4:	2204      	movs	r2, #4
 80023c6:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=16;
 80023c8:	4b2c      	ldr	r3, [pc, #176]	; (800247c <W25qxx_Init+0x184>)
 80023ca:	2210      	movs	r2, #16
 80023cc:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q80\r\n");
			#endif
		break;
 80023ce:	e01a      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4013:	//	w25q40
			w25qxx.ID=W25Q40;
 80023d0:	4b2a      	ldr	r3, [pc, #168]	; (800247c <W25qxx_Init+0x184>)
 80023d2:	2203      	movs	r2, #3
 80023d4:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=8;
 80023d6:	4b29      	ldr	r3, [pc, #164]	; (800247c <W25qxx_Init+0x184>)
 80023d8:	2208      	movs	r2, #8
 80023da:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q40\r\n");
			#endif
		break;
 80023dc:	e013      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4012:	//	w25q20
			w25qxx.ID=W25Q20;
 80023de:	4b27      	ldr	r3, [pc, #156]	; (800247c <W25qxx_Init+0x184>)
 80023e0:	2202      	movs	r2, #2
 80023e2:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=4;
 80023e4:	4b25      	ldr	r3, [pc, #148]	; (800247c <W25qxx_Init+0x184>)
 80023e6:	2204      	movs	r2, #4
 80023e8:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q20\r\n");
			#endif
		break;
 80023ea:	e00c      	b.n	8002406 <W25qxx_Init+0x10e>
		case 0x4011:	//	w25q10
			w25qxx.ID=W25Q10;
 80023ec:	4b23      	ldr	r3, [pc, #140]	; (800247c <W25qxx_Init+0x184>)
 80023ee:	2201      	movs	r2, #1
 80023f0:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=2;
 80023f2:	4b22      	ldr	r3, [pc, #136]	; (800247c <W25qxx_Init+0x184>)
 80023f4:	2202      	movs	r2, #2
 80023f6:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q10\r\n");
			#endif
		break;
 80023f8:	e005      	b.n	8002406 <W25qxx_Init+0x10e>
		default:
				#if (_W25QXX_DEBUG==1)
				printf("w25qxx Unknown ID\r\n");
				#endif
			w25qxx.Lock=0;	
 80023fa:	4b20      	ldr	r3, [pc, #128]	; (800247c <W25qxx_Init+0x184>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return false;
 8002402:	2300      	movs	r3, #0
 8002404:	e036      	b.n	8002474 <W25qxx_Init+0x17c>
				
	}		
	w25qxx.PageSize=256;
 8002406:	4b1d      	ldr	r3, [pc, #116]	; (800247c <W25qxx_Init+0x184>)
 8002408:	f44f 7280 	mov.w	r2, #256	; 0x100
 800240c:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize=0x1000;
 800240e:	4b1b      	ldr	r3, [pc, #108]	; (800247c <W25qxx_Init+0x184>)
 8002410:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002414:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount=w25qxx.BlockCount*16;
 8002416:	4b19      	ldr	r3, [pc, #100]	; (800247c <W25qxx_Init+0x184>)
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	4a17      	ldr	r2, [pc, #92]	; (800247c <W25qxx_Init+0x184>)
 800241e:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 8002420:	4b16      	ldr	r3, [pc, #88]	; (800247c <W25qxx_Init+0x184>)
 8002422:	695b      	ldr	r3, [r3, #20]
 8002424:	4a15      	ldr	r2, [pc, #84]	; (800247c <W25qxx_Init+0x184>)
 8002426:	6912      	ldr	r2, [r2, #16]
 8002428:	fb02 f303 	mul.w	r3, r2, r3
 800242c:	4a13      	ldr	r2, [pc, #76]	; (800247c <W25qxx_Init+0x184>)
 800242e:	8952      	ldrh	r2, [r2, #10]
 8002430:	fbb3 f3f2 	udiv	r3, r3, r2
 8002434:	4a11      	ldr	r2, [pc, #68]	; (800247c <W25qxx_Init+0x184>)
 8002436:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize=w25qxx.SectorSize*16;
 8002438:	4b10      	ldr	r3, [pc, #64]	; (800247c <W25qxx_Init+0x184>)
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	4a0f      	ldr	r2, [pc, #60]	; (800247c <W25qxx_Init+0x184>)
 8002440:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 8002442:	4b0e      	ldr	r3, [pc, #56]	; (800247c <W25qxx_Init+0x184>)
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	4a0d      	ldr	r2, [pc, #52]	; (800247c <W25qxx_Init+0x184>)
 8002448:	6912      	ldr	r2, [r2, #16]
 800244a:	fb02 f303 	mul.w	r3, r2, r3
 800244e:	0a9b      	lsrs	r3, r3, #10
 8002450:	4a0a      	ldr	r2, [pc, #40]	; (800247c <W25qxx_Init+0x184>)
 8002452:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8002454:	f7ff fed4 	bl	8002200 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8002458:	2001      	movs	r0, #1
 800245a:	f7ff ff07 	bl	800226c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 800245e:	2002      	movs	r0, #2
 8002460:	f7ff ff04 	bl	800226c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8002464:	2003      	movs	r0, #3
 8002466:	f7ff ff01 	bl	800226c <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n",w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
	#endif
	w25qxx.Lock=0;	
 800246a:	4b04      	ldr	r3, [pc, #16]	; (800247c <W25qxx_Init+0x184>)
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8002472:	2301      	movs	r3, #1
}	
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20001468 	.word	0x20001468
 8002480:	40021000 	.word	0x40021000
 8002484:	ffffbfef 	.word	0xffffbfef

08002488 <W25qxx_ReadBytes>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t* pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
	while(w25qxx.Lock==1)
 8002494:	e002      	b.n	800249c <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8002496:	2001      	movs	r0, #1
 8002498:	f001 fd42 	bl	8003f20 <HAL_Delay>
	while(w25qxx.Lock==1)
 800249c:	4b23      	ldr	r3, [pc, #140]	; (800252c <W25qxx_ReadBytes+0xa4>)
 800249e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d0f7      	beq.n	8002496 <W25qxx_ReadBytes+0xe>
	w25qxx.Lock=1;
 80024a6:	4b21      	ldr	r3, [pc, #132]	; (800252c <W25qxx_ReadBytes+0xa4>)
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n",ReadAddr,NumByteToRead);
	#endif	
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80024ae:	2200      	movs	r2, #0
 80024b0:	2110      	movs	r1, #16
 80024b2:	481f      	ldr	r0, [pc, #124]	; (8002530 <W25qxx_ReadBytes+0xa8>)
 80024b4:	f002 fc7c 	bl	8004db0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x0B);
 80024b8:	200b      	movs	r0, #11
 80024ba:	f7ff fe55 	bl	8002168 <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 80024be:	4b1b      	ldr	r3, [pc, #108]	; (800252c <W25qxx_ReadBytes+0xa4>)
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d905      	bls.n	80024d2 <W25qxx_ReadBytes+0x4a>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	0e1b      	lsrs	r3, r3, #24
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff fe4b 	bl	8002168 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	0c1b      	lsrs	r3, r3, #16
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fe45 	bl	8002168 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr& 0xFF00) >> 8);
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fe3f 	bl	8002168 <W25qxx_Spi>
  W25qxx_Spi(ReadAddr & 0xFF);
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff fe3a 	bl	8002168 <W25qxx_Spi>
	W25qxx_Spi(0);
 80024f4:	2000      	movs	r0, #0
 80024f6:	f7ff fe37 	bl	8002168 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead,2000);	
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002502:	68f9      	ldr	r1, [r7, #12]
 8002504:	480b      	ldr	r0, [pc, #44]	; (8002534 <W25qxx_ReadBytes+0xac>)
 8002506:	f003 fed6 	bl	80062b6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 800250a:	2201      	movs	r2, #1
 800250c:	2110      	movs	r1, #16
 800250e:	4808      	ldr	r0, [pc, #32]	; (8002530 <W25qxx_ReadBytes+0xa8>)
 8002510:	f002 fc4e 	bl	8004db0 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8002514:	2001      	movs	r0, #1
 8002516:	f001 fd03 	bl	8003f20 <HAL_Delay>
	w25qxx.Lock=0;
 800251a:	4b04      	ldr	r3, [pc, #16]	; (800252c <W25qxx_ReadBytes+0xa4>)
 800251c:	2200      	movs	r2, #0
 800251e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002522:	bf00      	nop
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20001468 	.word	0x20001468
 8002530:	40021000 	.word	0x40021000
 8002534:	200011f8 	.word	0x200011f8

08002538 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002538:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002570 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800253c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800253e:	e003      	b.n	8002548 <LoopCopyDataInit>

08002540 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002542:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002544:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002546:	3104      	adds	r1, #4

08002548 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002548:	480b      	ldr	r0, [pc, #44]	; (8002578 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800254a:	4b0c      	ldr	r3, [pc, #48]	; (800257c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800254c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800254e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002550:	d3f6      	bcc.n	8002540 <CopyDataInit>
  ldr  r2, =_sbss
 8002552:	4a0b      	ldr	r2, [pc, #44]	; (8002580 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002554:	e002      	b.n	800255c <LoopFillZerobss>

08002556 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002556:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002558:	f842 3b04 	str.w	r3, [r2], #4

0800255c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800255c:	4b09      	ldr	r3, [pc, #36]	; (8002584 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800255e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002560:	d3f9      	bcc.n	8002556 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002562:	f7ff fc33 	bl	8001dcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002566:	f011 f8df 	bl	8013728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800256a:	f7fe fa69 	bl	8000a40 <main>
  bx  lr    
 800256e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002570:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002574:	08017c14 	.word	0x08017c14
  ldr  r0, =_sdata
 8002578:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800257c:	2000105c 	.word	0x2000105c
  ldr  r2, =_sbss
 8002580:	2000105c 	.word	0x2000105c
  ldr  r3, = _ebss
 8002584:	200015e0 	.word	0x200015e0

08002588 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002588:	e7fe      	b.n	8002588 <ADC_IRQHandler>

0800258a <alloc_pool>:

static void* alloc_pool (	/* Pointer to allocated memory block (NULL:no memory available) */
	JDEC* jd,		/* Pointer to the decompressor object */
	uint16_t nd		/* Number of bytes to allocate */
)
{
 800258a:	b480      	push	{r7}
 800258c:	b085      	sub	sp, #20
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	460b      	mov	r3, r1
 8002594:	807b      	strh	r3, [r7, #2]
	char *rp = 0;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]


	nd = (nd + 3) & ~3;			/* Align block size to the word boundary */
 800259a:	887b      	ldrh	r3, [r7, #2]
 800259c:	3303      	adds	r3, #3
 800259e:	b29b      	uxth	r3, r3
 80025a0:	f023 0303 	bic.w	r3, r3, #3
 80025a4:	807b      	strh	r3, [r7, #2]

	if (jd->sz_pool >= nd) {
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80025ac:	887a      	ldrh	r2, [r7, #2]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d810      	bhi.n	80025d4 <alloc_pool+0x4a>
		jd->sz_pool -= nd;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f8b3 206c 	ldrh.w	r2, [r3, #108]	; 0x6c
 80025b8:	887b      	ldrh	r3, [r7, #2]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	b29a      	uxth	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
		rp = (char*)jd->pool;			/* Get start of available memory pool */
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025c8:	60fb      	str	r3, [r7, #12]
		jd->pool = (void*)(rp + nd);	/* Allocate requierd bytes */
 80025ca:	887b      	ldrh	r3, [r7, #2]
 80025cc:	68fa      	ldr	r2, [r7, #12]
 80025ce:	441a      	add	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	669a      	str	r2, [r3, #104]	; 0x68
	}

	return (void*)rp;	/* Return allocated memory block (NULL:no memory to allocate) */
 80025d4:	68fb      	ldr	r3, [r7, #12]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3714      	adds	r7, #20
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <create_qt_tbl>:
static int create_qt_tbl (	/* 0:OK, !0:Failed */
	JDEC* jd,				/* Pointer to the decompressor object */
	const uint8_t* data,	/* Pointer to the quantizer tables */
	uint16_t ndata			/* Size of input data */
)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	4613      	mov	r3, r2
 80025f0:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t d, z;
	int32_t *pb;


	while (ndata) {	/* Process all tables in the segment */
 80025f2:	e047      	b.n	8002684 <create_qt_tbl+0xa0>
		if (ndata < 65) return JDR_FMT1;	/* Err: table size is unaligned */
 80025f4:	88fb      	ldrh	r3, [r7, #6]
 80025f6:	2b40      	cmp	r3, #64	; 0x40
 80025f8:	d801      	bhi.n	80025fe <create_qt_tbl+0x1a>
 80025fa:	2306      	movs	r3, #6
 80025fc:	e046      	b.n	800268c <create_qt_tbl+0xa8>
		ndata -= 65;
 80025fe:	88fb      	ldrh	r3, [r7, #6]
 8002600:	3b41      	subs	r3, #65	; 0x41
 8002602:	80fb      	strh	r3, [r7, #6]
		d = *data++;							/* Get table property */
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	1c5a      	adds	r2, r3, #1
 8002608:	60ba      	str	r2, [r7, #8]
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	777b      	strb	r3, [r7, #29]
		if (d & 0xF0) return JDR_FMT1;			/* Err: not 8-bit resolution */
 800260e:	7f7b      	ldrb	r3, [r7, #29]
 8002610:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <create_qt_tbl+0x38>
 8002618:	2306      	movs	r3, #6
 800261a:	e037      	b.n	800268c <create_qt_tbl+0xa8>
		i = d & 3;								/* Get table ID */
 800261c:	7f7b      	ldrb	r3, [r7, #29]
 800261e:	b29b      	uxth	r3, r3
 8002620:	f003 0303 	and.w	r3, r3, #3
 8002624:	83fb      	strh	r3, [r7, #30]
		pb = alloc_pool(jd, 64 * sizeof (int32_t));/* Allocate a memory block for the table */
 8002626:	f44f 7180 	mov.w	r1, #256	; 0x100
 800262a:	68f8      	ldr	r0, [r7, #12]
 800262c:	f7ff ffad 	bl	800258a <alloc_pool>
 8002630:	61b8      	str	r0, [r7, #24]
		if (!pb) return JDR_MEM1;				/* Err: not enough memory */
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <create_qt_tbl+0x58>
 8002638:	2303      	movs	r3, #3
 800263a:	e027      	b.n	800268c <create_qt_tbl+0xa8>
		jd->qttbl[i] = pb;						/* Register the table */
 800263c:	8bfa      	ldrh	r2, [r7, #30]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	3214      	adds	r2, #20
 8002642:	69b9      	ldr	r1, [r7, #24]
 8002644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0; i < 64; i++) {				/* Load the table */
 8002648:	2300      	movs	r3, #0
 800264a:	83fb      	strh	r3, [r7, #30]
 800264c:	e017      	b.n	800267e <create_qt_tbl+0x9a>
			z = ZIG(i);							/* Zigzag-order to raster-order conversion */
 800264e:	8bfb      	ldrh	r3, [r7, #30]
 8002650:	4a10      	ldr	r2, [pc, #64]	; (8002694 <create_qt_tbl+0xb0>)
 8002652:	5cd3      	ldrb	r3, [r2, r3]
 8002654:	75fb      	strb	r3, [r7, #23]
			pb[z] = (int32_t)((uint32_t)*data++ * IPSF(z));	/* Apply scale factor of Arai algorithm to the de-quantizers */
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	1c5a      	adds	r2, r3, #1
 800265a:	60ba      	str	r2, [r7, #8]
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	4619      	mov	r1, r3
 8002660:	7dfb      	ldrb	r3, [r7, #23]
 8002662:	4a0d      	ldr	r2, [pc, #52]	; (8002698 <create_qt_tbl+0xb4>)
 8002664:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002668:	fb03 f101 	mul.w	r1, r3, r1
 800266c:	7dfb      	ldrb	r3, [r7, #23]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4413      	add	r3, r2
 8002674:	460a      	mov	r2, r1
 8002676:	601a      	str	r2, [r3, #0]
		for (i = 0; i < 64; i++) {				/* Load the table */
 8002678:	8bfb      	ldrh	r3, [r7, #30]
 800267a:	3301      	adds	r3, #1
 800267c:	83fb      	strh	r3, [r7, #30]
 800267e:	8bfb      	ldrh	r3, [r7, #30]
 8002680:	2b3f      	cmp	r3, #63	; 0x3f
 8002682:	d9e4      	bls.n	800264e <create_qt_tbl+0x6a>
	while (ndata) {	/* Process all tables in the segment */
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1b4      	bne.n	80025f4 <create_qt_tbl+0x10>
		}
	}

	return JDR_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3720      	adds	r7, #32
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	08016b54 	.word	0x08016b54
 8002698:	08016b94 	.word	0x08016b94

0800269c <create_huffman_tbl>:
static int create_huffman_tbl (	/* 0:OK, !0:Failed */
	JDEC* jd,					/* Pointer to the decompressor object */
	const uint8_t* data,		/* Pointer to the packed huffman tables */
	uint16_t ndata				/* Size of input data */
)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08c      	sub	sp, #48	; 0x30
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	4613      	mov	r3, r2
 80026a8:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j, b, np, cls, num;
	uint8_t d, *pb, *pd;
	uint16_t hc, *ph;


	while (ndata) {	/* Process all tables in the segment */
 80026aa:	e0c3      	b.n	8002834 <create_huffman_tbl+0x198>
		if (ndata < 17) return JDR_FMT1;	/* Err: wrong data size */
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	2b10      	cmp	r3, #16
 80026b0:	d801      	bhi.n	80026b6 <create_huffman_tbl+0x1a>
 80026b2:	2306      	movs	r3, #6
 80026b4:	e0c3      	b.n	800283e <create_huffman_tbl+0x1a2>
		ndata -= 17;
 80026b6:	88fb      	ldrh	r3, [r7, #6]
 80026b8:	3b11      	subs	r3, #17
 80026ba:	80fb      	strh	r3, [r7, #6]
		d = *data++;						/* Get table number and class */
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	1c5a      	adds	r2, r3, #1
 80026c0:	60ba      	str	r2, [r7, #8]
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		if (d & 0xEE) return JDR_FMT1;		/* Err: invalid class/number */
 80026c8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80026cc:	f003 03ee 	and.w	r3, r3, #238	; 0xee
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <create_huffman_tbl+0x3c>
 80026d4:	2306      	movs	r3, #6
 80026d6:	e0b2      	b.n	800283e <create_huffman_tbl+0x1a2>
		cls = d >> 4; num = d & 0x0F;		/* class = dc(0)/ac(1), table number = 0/1 */
 80026d8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80026dc:	091b      	lsrs	r3, r3, #4
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	83fb      	strh	r3, [r7, #30]
 80026e2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	83bb      	strh	r3, [r7, #28]
		pb = alloc_pool(jd, 16);			/* Allocate a memory block for the bit distribution table */
 80026ee:	2110      	movs	r1, #16
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f7ff ff4a 	bl	800258a <alloc_pool>
 80026f6:	61b8      	str	r0, [r7, #24]
		if (!pb) return JDR_MEM1;			/* Err: not enough memory */
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <create_huffman_tbl+0x66>
 80026fe:	2303      	movs	r3, #3
 8002700:	e09d      	b.n	800283e <create_huffman_tbl+0x1a2>
		jd->huffbits[num][cls] = pb;
 8002702:	8bb9      	ldrh	r1, [r7, #28]
 8002704:	8bfa      	ldrh	r2, [r7, #30]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	0049      	lsls	r1, r1, #1
 800270a:	440a      	add	r2, r1
 800270c:	3208      	adds	r2, #8
 800270e:	69b9      	ldr	r1, [r7, #24]
 8002710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (np = i = 0; i < 16; i++) {		/* Load number of patterns for 1 to 16-bit code */
 8002714:	2300      	movs	r3, #0
 8002716:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002718:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800271a:	853b      	strh	r3, [r7, #40]	; 0x28
 800271c:	e00f      	b.n	800273e <create_huffman_tbl+0xa2>
			np += (pb[i] = *data++);		/* Get sum of code words for each code */
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	1c53      	adds	r3, r2, #1
 8002722:	60bb      	str	r3, [r7, #8]
 8002724:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002726:	69b9      	ldr	r1, [r7, #24]
 8002728:	440b      	add	r3, r1
 800272a:	7812      	ldrb	r2, [r2, #0]
 800272c:	701a      	strb	r2, [r3, #0]
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	b29a      	uxth	r2, r3
 8002732:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002734:	4413      	add	r3, r2
 8002736:	853b      	strh	r3, [r7, #40]	; 0x28
		for (np = i = 0; i < 16; i++) {		/* Load number of patterns for 1 to 16-bit code */
 8002738:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800273a:	3301      	adds	r3, #1
 800273c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800273e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002740:	2b0f      	cmp	r3, #15
 8002742:	d9ec      	bls.n	800271e <create_huffman_tbl+0x82>
		}
		ph = alloc_pool(jd, (uint16_t)(np * sizeof (uint16_t)));/* Allocate a memory block for the code word table */
 8002744:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	b29b      	uxth	r3, r3
 800274a:	4619      	mov	r1, r3
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f7ff ff1c 	bl	800258a <alloc_pool>
 8002752:	6178      	str	r0, [r7, #20]
		if (!ph) return JDR_MEM1;			/* Err: not enough memory */
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <create_huffman_tbl+0xc2>
 800275a:	2303      	movs	r3, #3
 800275c:	e06f      	b.n	800283e <create_huffman_tbl+0x1a2>
		jd->huffcode[num][cls] = ph;
 800275e:	8bb9      	ldrh	r1, [r7, #28]
 8002760:	8bfa      	ldrh	r2, [r7, #30]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	0049      	lsls	r1, r1, #1
 8002766:	440a      	add	r2, r1
 8002768:	320c      	adds	r2, #12
 800276a:	6979      	ldr	r1, [r7, #20]
 800276c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		hc = 0;
 8002770:	2300      	movs	r3, #0
 8002772:	847b      	strh	r3, [r7, #34]	; 0x22
		for (j = i = 0; i < 16; i++) {		/* Re-build huffman code word table */
 8002774:	2300      	movs	r3, #0
 8002776:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002778:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800277a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800277c:	e01a      	b.n	80027b4 <create_huffman_tbl+0x118>
			b = pb[i];
 800277e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4413      	add	r3, r2
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	857b      	strh	r3, [r7, #42]	; 0x2a
			while (b--) ph[j++] = hc++;
 8002788:	e009      	b.n	800279e <create_huffman_tbl+0x102>
 800278a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800278c:	1c5a      	adds	r2, r3, #1
 800278e:	847a      	strh	r2, [r7, #34]	; 0x22
 8002790:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002792:	1c51      	adds	r1, r2, #1
 8002794:	85b9      	strh	r1, [r7, #44]	; 0x2c
 8002796:	0052      	lsls	r2, r2, #1
 8002798:	6979      	ldr	r1, [r7, #20]
 800279a:	440a      	add	r2, r1
 800279c:	8013      	strh	r3, [r2, #0]
 800279e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80027a0:	1e5a      	subs	r2, r3, #1
 80027a2:	857a      	strh	r2, [r7, #42]	; 0x2a
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1f0      	bne.n	800278a <create_huffman_tbl+0xee>
			hc <<= 1;
 80027a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	847b      	strh	r3, [r7, #34]	; 0x22
		for (j = i = 0; i < 16; i++) {		/* Re-build huffman code word table */
 80027ae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80027b0:	3301      	adds	r3, #1
 80027b2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80027b4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80027b6:	2b0f      	cmp	r3, #15
 80027b8:	d9e1      	bls.n	800277e <create_huffman_tbl+0xe2>
		}

		if (ndata < np) return JDR_FMT1;	/* Err: wrong data size */
 80027ba:	88fa      	ldrh	r2, [r7, #6]
 80027bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80027be:	429a      	cmp	r2, r3
 80027c0:	d201      	bcs.n	80027c6 <create_huffman_tbl+0x12a>
 80027c2:	2306      	movs	r3, #6
 80027c4:	e03b      	b.n	800283e <create_huffman_tbl+0x1a2>
		ndata -= np;
 80027c6:	88fa      	ldrh	r2, [r7, #6]
 80027c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	80fb      	strh	r3, [r7, #6]
		pd = alloc_pool(jd, np);			/* Allocate a memory block for the decoded data */
 80027ce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80027d0:	4619      	mov	r1, r3
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f7ff fed9 	bl	800258a <alloc_pool>
 80027d8:	6278      	str	r0, [r7, #36]	; 0x24
		if (!pd) return JDR_MEM1;			/* Err: not enough memory */
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <create_huffman_tbl+0x148>
 80027e0:	2303      	movs	r3, #3
 80027e2:	e02c      	b.n	800283e <create_huffman_tbl+0x1a2>
		jd->huffdata[num][cls] = pd;
 80027e4:	8bb9      	ldrh	r1, [r7, #28]
 80027e6:	8bfa      	ldrh	r2, [r7, #30]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	0049      	lsls	r1, r1, #1
 80027ec:	440a      	add	r2, r1
 80027ee:	3210      	adds	r2, #16
 80027f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (i = 0; i < np; i++) {			/* Load decoded data corresponds to each code ward */
 80027f6:	2300      	movs	r3, #0
 80027f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80027fa:	e017      	b.n	800282c <create_huffman_tbl+0x190>
			d = *data++;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	60ba      	str	r2, [r7, #8]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			if (!cls && d > 11) return JDR_FMT1;
 8002808:	8bfb      	ldrh	r3, [r7, #30]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d105      	bne.n	800281a <create_huffman_tbl+0x17e>
 800280e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002812:	2b0b      	cmp	r3, #11
 8002814:	d901      	bls.n	800281a <create_huffman_tbl+0x17e>
 8002816:	2306      	movs	r3, #6
 8002818:	e011      	b.n	800283e <create_huffman_tbl+0x1a2>
			*pd++ = d;
 800281a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281c:	1c5a      	adds	r2, r3, #1
 800281e:	627a      	str	r2, [r7, #36]	; 0x24
 8002820:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8002824:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < np; i++) {			/* Load decoded data corresponds to each code ward */
 8002826:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002828:	3301      	adds	r3, #1
 800282a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800282c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800282e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002830:	429a      	cmp	r2, r3
 8002832:	d3e3      	bcc.n	80027fc <create_huffman_tbl+0x160>
	while (ndata) {	/* Process all tables in the segment */
 8002834:	88fb      	ldrh	r3, [r7, #6]
 8002836:	2b00      	cmp	r3, #0
 8002838:	f47f af38 	bne.w	80026ac <create_huffman_tbl+0x10>
		}
	}

	return JDR_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3730      	adds	r7, #48	; 0x30
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <bitext>:

static int bitext (	/* >=0: extracted data, <0: error code */
	JDEC* jd,		/* Pointer to the decompressor object */
	int nbit		/* Number of bits to extract (1 to 11) */
)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b086      	sub	sp, #24
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	6039      	str	r1, [r7, #0]
	uint8_t msk, s, *dp;
	uint16_t dc, v, f;


	msk = jd->dmsk; dc = jd->dctr; dp = jd->dptr;	/* Bit mask, number of data available, read ptr */
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	7b1b      	ldrb	r3, [r3, #12]
 8002854:	75fb      	strb	r3, [r7, #23]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	881b      	ldrh	r3, [r3, #0]
 800285a:	81fb      	strh	r3, [r7, #14]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	613b      	str	r3, [r7, #16]
	s = *dp; v = f = 0;
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	75bb      	strb	r3, [r7, #22]
 8002868:	2300      	movs	r3, #0
 800286a:	817b      	strh	r3, [r7, #10]
 800286c:	897b      	ldrh	r3, [r7, #10]
 800286e:	81bb      	strh	r3, [r7, #12]
	do {
		if (!msk) {				/* Next byte? */
 8002870:	7dfb      	ldrb	r3, [r7, #23]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d137      	bne.n	80028e6 <bitext+0xa0>
			if (!dc) {			/* No input data is available, re-fill input buffer */
 8002876:	89fb      	ldrh	r3, [r7, #14]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d111      	bne.n	80028a0 <bitext+0x5a>
				dp = jd->inbuf;	/* Top of input buffer */
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	613b      	str	r3, [r7, #16]
				dc = jd->infunc(jd, dp, JD_SZBUF);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002886:	f44f 7200 	mov.w	r2, #512	; 0x200
 800288a:	6939      	ldr	r1, [r7, #16]
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	4798      	blx	r3
 8002890:	4603      	mov	r3, r0
 8002892:	81fb      	strh	r3, [r7, #14]
				if (!dc) return 0 - (int16_t)JDR_INP;	/* Err: read error or wrong stream termination */
 8002894:	89fb      	ldrh	r3, [r7, #14]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d105      	bne.n	80028a6 <bitext+0x60>
 800289a:	f06f 0301 	mvn.w	r3, #1
 800289e:	e041      	b.n	8002924 <bitext+0xde>
			} else {
				dp++;			/* Next data ptr */
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	3301      	adds	r3, #1
 80028a4:	613b      	str	r3, [r7, #16]
			}
			dc--;				/* Decrement number of available bytes */
 80028a6:	89fb      	ldrh	r3, [r7, #14]
 80028a8:	3b01      	subs	r3, #1
 80028aa:	81fb      	strh	r3, [r7, #14]
			if (f) {			/* In flag sequence? */
 80028ac:	897b      	ldrh	r3, [r7, #10]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00e      	beq.n	80028d0 <bitext+0x8a>
				f = 0;			/* Exit flag sequence */
 80028b2:	2300      	movs	r3, #0
 80028b4:	817b      	strh	r3, [r7, #10]
				if (*dp != 0) return 0 - (int16_t)JDR_FMT1;	/* Err: unexpected flag is detected (may be collapted data) */
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d002      	beq.n	80028c4 <bitext+0x7e>
 80028be:	f06f 0305 	mvn.w	r3, #5
 80028c2:	e02f      	b.n	8002924 <bitext+0xde>
				*dp = s = 0xFF;			/* The flag is a data 0xFF */
 80028c4:	23ff      	movs	r3, #255	; 0xff
 80028c6:	75bb      	strb	r3, [r7, #22]
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	7dba      	ldrb	r2, [r7, #22]
 80028cc:	701a      	strb	r2, [r3, #0]
 80028ce:	e008      	b.n	80028e2 <bitext+0x9c>
			} else {
				s = *dp;				/* Get next data byte */
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	75bb      	strb	r3, [r7, #22]
				if (s == 0xFF) {		/* Is start of flag sequence? */
 80028d6:	7dbb      	ldrb	r3, [r7, #22]
 80028d8:	2bff      	cmp	r3, #255	; 0xff
 80028da:	d102      	bne.n	80028e2 <bitext+0x9c>
					f = 1; continue;	/* Enter flag sequence */
 80028dc:	2301      	movs	r3, #1
 80028de:	817b      	strh	r3, [r7, #10]
 80028e0:	e013      	b.n	800290a <bitext+0xc4>
				}
			}
			msk = 0x80;		/* Read from MSB */
 80028e2:	2380      	movs	r3, #128	; 0x80
 80028e4:	75fb      	strb	r3, [r7, #23]
		}
		v <<= 1;	/* Get a bit */
 80028e6:	89bb      	ldrh	r3, [r7, #12]
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	81bb      	strh	r3, [r7, #12]
		if (s & msk) v++;
 80028ec:	7dba      	ldrb	r2, [r7, #22]
 80028ee:	7dfb      	ldrb	r3, [r7, #23]
 80028f0:	4013      	ands	r3, r2
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <bitext+0xb8>
 80028f8:	89bb      	ldrh	r3, [r7, #12]
 80028fa:	3301      	adds	r3, #1
 80028fc:	81bb      	strh	r3, [r7, #12]
		msk >>= 1;
 80028fe:	7dfb      	ldrb	r3, [r7, #23]
 8002900:	085b      	lsrs	r3, r3, #1
 8002902:	75fb      	strb	r3, [r7, #23]
		nbit--;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	3b01      	subs	r3, #1
 8002908:	603b      	str	r3, [r7, #0]
	} while (nbit);
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1af      	bne.n	8002870 <bitext+0x2a>
	jd->dmsk = msk; jd->dctr = dc; jd->dptr = dp;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	7dfa      	ldrb	r2, [r7, #23]
 8002914:	731a      	strb	r2, [r3, #12]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	89fa      	ldrh	r2, [r7, #14]
 800291a:	801a      	strh	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	605a      	str	r2, [r3, #4]

	return (int)v;
 8002922:	89bb      	ldrh	r3, [r7, #12]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3718      	adds	r7, #24
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <huffext>:
	JDEC* jd,				/* Pointer to the decompressor object */
	const uint8_t* hbits,	/* Pointer to the bit distribution table */
	const uint16_t* hcode,	/* Pointer to the code word table */
	const uint8_t* hdata	/* Pointer to the data table */
)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b08a      	sub	sp, #40	; 0x28
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
 8002938:	603b      	str	r3, [r7, #0]
	uint8_t msk, s, *dp;
	uint16_t dc, v, f, bl, nd;


	msk = jd->dmsk; dc = jd->dctr; dp = jd->dptr;	/* Bit mask, number of data available, read ptr */
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	7b1b      	ldrb	r3, [r3, #12]
 800293e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	83fb      	strh	r3, [r7, #30]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	623b      	str	r3, [r7, #32]
	s = *dp; v = f = 0;
 800294e:	6a3b      	ldr	r3, [r7, #32]
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002956:	2300      	movs	r3, #0
 8002958:	837b      	strh	r3, [r7, #26]
 800295a:	8b7b      	ldrh	r3, [r7, #26]
 800295c:	83bb      	strh	r3, [r7, #28]
	bl = 16;	/* Max code length */
 800295e:	2310      	movs	r3, #16
 8002960:	833b      	strh	r3, [r7, #24]
	do {
		if (!msk) {		/* Next byte? */
 8002962:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002966:	2b00      	cmp	r3, #0
 8002968:	d13c      	bne.n	80029e4 <huffext+0xb8>
			if (!dc) {	/* No input data is available, re-fill input buffer */
 800296a:	8bfb      	ldrh	r3, [r7, #30]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d111      	bne.n	8002994 <huffext+0x68>
				dp = jd->inbuf;	/* Top of input buffer */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	623b      	str	r3, [r7, #32]
				dc = jd->infunc(jd, dp, JD_SZBUF);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800297e:	6a39      	ldr	r1, [r7, #32]
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	4798      	blx	r3
 8002984:	4603      	mov	r3, r0
 8002986:	83fb      	strh	r3, [r7, #30]
				if (!dc) return 0 - (int16_t)JDR_INP;	/* Err: read error or wrong stream termination */
 8002988:	8bfb      	ldrh	r3, [r7, #30]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d105      	bne.n	800299a <huffext+0x6e>
 800298e:	f06f 0301 	mvn.w	r3, #1
 8002992:	e066      	b.n	8002a62 <huffext+0x136>
			} else {
				dp++;	/* Next data ptr */
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	3301      	adds	r3, #1
 8002998:	623b      	str	r3, [r7, #32]
			}
			dc--;		/* Decrement number of available bytes */
 800299a:	8bfb      	ldrh	r3, [r7, #30]
 800299c:	3b01      	subs	r3, #1
 800299e:	83fb      	strh	r3, [r7, #30]
			if (f) {		/* In flag sequence? */
 80029a0:	8b7b      	ldrh	r3, [r7, #26]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d010      	beq.n	80029c8 <huffext+0x9c>
				f = 0;		/* Exit flag sequence */
 80029a6:	2300      	movs	r3, #0
 80029a8:	837b      	strh	r3, [r7, #26]
				if (*dp != 0) return 0 - (int16_t)JDR_FMT1;	/* Err: unexpected flag is detected (may be collapted data) */
 80029aa:	6a3b      	ldr	r3, [r7, #32]
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d002      	beq.n	80029b8 <huffext+0x8c>
 80029b2:	f06f 0305 	mvn.w	r3, #5
 80029b6:	e054      	b.n	8002a62 <huffext+0x136>
				*dp = s = 0xFF;			/* The flag is a data 0xFF */
 80029b8:	23ff      	movs	r3, #255	; 0xff
 80029ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80029be:	6a3b      	ldr	r3, [r7, #32]
 80029c0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80029c4:	701a      	strb	r2, [r3, #0]
 80029c6:	e00a      	b.n	80029de <huffext+0xb2>
			} else {
				s = *dp;				/* Get next data byte */
 80029c8:	6a3b      	ldr	r3, [r7, #32]
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				if (s == 0xFF) {		/* Is start of flag sequence? */
 80029d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80029d4:	2bff      	cmp	r3, #255	; 0xff
 80029d6:	d102      	bne.n	80029de <huffext+0xb2>
					f = 1; continue;	/* Enter flag sequence, get trailing byte */
 80029d8:	2301      	movs	r3, #1
 80029da:	837b      	strh	r3, [r7, #26]
 80029dc:	e03c      	b.n	8002a58 <huffext+0x12c>
				}
			}
			msk = 0x80;		/* Read from MSB */
 80029de:	2380      	movs	r3, #128	; 0x80
 80029e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
		v <<= 1;	/* Get a bit */
 80029e4:	8bbb      	ldrh	r3, [r7, #28]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	83bb      	strh	r3, [r7, #28]
		if (s & msk) v++;
 80029ea:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80029ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029f2:	4013      	ands	r3, r2
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <huffext+0xd4>
 80029fa:	8bbb      	ldrh	r3, [r7, #28]
 80029fc:	3301      	adds	r3, #1
 80029fe:	83bb      	strh	r3, [r7, #28]
		msk >>= 1;
 8002a00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a04:	085b      	lsrs	r3, r3, #1
 8002a06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		for (nd = *hbits++; nd; nd--) {	/* Search the code word in this bit length */
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	60ba      	str	r2, [r7, #8]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	82fb      	strh	r3, [r7, #22]
 8002a14:	e01a      	b.n	8002a4c <huffext+0x120>
			if (v == *hcode++) {		/* Matched? */
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	1c9a      	adds	r2, r3, #2
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	8bba      	ldrh	r2, [r7, #28]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d10d      	bne.n	8002a40 <huffext+0x114>
				jd->dmsk = msk; jd->dctr = dc; jd->dptr = dp;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002a2a:	731a      	strb	r2, [r3, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8bfa      	ldrh	r2, [r7, #30]
 8002a30:	801a      	strh	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6a3a      	ldr	r2, [r7, #32]
 8002a36:	605a      	str	r2, [r3, #4]
				return *hdata;			/* Return the decoded data */
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	b21b      	sxth	r3, r3
 8002a3e:	e010      	b.n	8002a62 <huffext+0x136>
			}
			hdata++;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	3301      	adds	r3, #1
 8002a44:	603b      	str	r3, [r7, #0]
		for (nd = *hbits++; nd; nd--) {	/* Search the code word in this bit length */
 8002a46:	8afb      	ldrh	r3, [r7, #22]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	82fb      	strh	r3, [r7, #22]
 8002a4c:	8afb      	ldrh	r3, [r7, #22]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1e1      	bne.n	8002a16 <huffext+0xea>
		}
		bl--;
 8002a52:	8b3b      	ldrh	r3, [r7, #24]
 8002a54:	3b01      	subs	r3, #1
 8002a56:	833b      	strh	r3, [r7, #24]
	} while (bl);
 8002a58:	8b3b      	ldrh	r3, [r7, #24]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d181      	bne.n	8002962 <huffext+0x36>

	return 0 - (int16_t)JDR_FMT1;	/* Err: code not found (may be collapted data) */
 8002a5e:	f06f 0305 	mvn.w	r3, #5
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3728      	adds	r7, #40	; 0x28
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <block_idct>:

static void block_idct (
	int32_t* src,	/* Input block data (de-quantized and pre-scaled for Arai Algorithm) */
	uint8_t* dst	/* Pointer to the destination to store the block as byte array */
)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b095      	sub	sp, #84	; 0x54
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
	const int32_t M13 = (int32_t)(1.41421*4096), M2 = (int32_t)(1.08239*4096), M4 = (int32_t)(2.61313*4096), M5 = (int32_t)(1.84776*4096);
 8002a76:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
 8002a7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a7c:	f241 1351 	movw	r3, #4433	; 0x1151
 8002a80:	647b      	str	r3, [r7, #68]	; 0x44
 8002a82:	f642 13cf 	movw	r3, #10703	; 0x29cf
 8002a86:	643b      	str	r3, [r7, #64]	; 0x40
 8002a88:	f641 5390 	movw	r3, #7568	; 0x1d90
 8002a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t v0, v1, v2, v3, v4, v5, v6, v7;
	int32_t t10, t11, t12, t13;
	uint16_t i;

	/* Process columns */
	for (i = 0; i < 8; i++) {
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002a94:	e0b8      	b.n	8002c08 <block_idct+0x19c>
		v0 = src[8 * 0];	/* Get even elements */
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	63bb      	str	r3, [r7, #56]	; 0x38
		v1 = src[8 * 2];
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = src[8 * 4];
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002aa8:	633b      	str	r3, [r7, #48]	; 0x30
		v3 = src[8 * 6];
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002ab0:	62fb      	str	r3, [r7, #44]	; 0x2c

		t10 = v0 + v2;		/* Process the even elements */
 8002ab2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab6:	4413      	add	r3, r2
 8002ab8:	62bb      	str	r3, [r7, #40]	; 0x28
		t12 = v0 - v2;
 8002aba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	627b      	str	r3, [r7, #36]	; 0x24
		t11 = (v1 - v3) * M13 >> 12;
 8002ac2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002aca:	fb02 f303 	mul.w	r3, r2, r3
 8002ace:	131b      	asrs	r3, r3, #12
 8002ad0:	623b      	str	r3, [r7, #32]
		v3 += v1;
 8002ad2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ad6:	4413      	add	r3, r2
 8002ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
		t11 -= v3;
 8002ada:	6a3a      	ldr	r2, [r7, #32]
 8002adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	623b      	str	r3, [r7, #32]
		v0 = t10 + v3;
 8002ae2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae6:	4413      	add	r3, r2
 8002ae8:	63bb      	str	r3, [r7, #56]	; 0x38
		v3 = t10 - v3;
 8002aea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	62fb      	str	r3, [r7, #44]	; 0x2c
		v1 = t11 + t12;
 8002af2:	6a3a      	ldr	r2, [r7, #32]
 8002af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af6:	4413      	add	r3, r2
 8002af8:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = t12 - t11;
 8002afa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	633b      	str	r3, [r7, #48]	; 0x30

		v4 = src[8 * 7];	/* Get odd elements */
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b08:	61fb      	str	r3, [r7, #28]
		v5 = src[8 * 1];
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	61bb      	str	r3, [r7, #24]
		v6 = src[8 * 5];
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002b16:	617b      	str	r3, [r7, #20]
		v7 = src[8 * 3];
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b1c:	613b      	str	r3, [r7, #16]

		t10 = v5 - v4;		/* Process the odd elements */
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	62bb      	str	r3, [r7, #40]	; 0x28
		t11 = v5 + v4;
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	623b      	str	r3, [r7, #32]
		t12 = v6 - v7;
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
		v7 += v6;
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
		v5 = (t11 - v7) * M13 >> 12;
 8002b3e:	6a3a      	ldr	r2, [r7, #32]
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	131b      	asrs	r3, r3, #12
 8002b4c:	61bb      	str	r3, [r7, #24]
		v7 += t11;
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	4413      	add	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
		t13 = (t10 + t12) * M5 >> 12;
 8002b56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5a:	4413      	add	r3, r2
 8002b5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b5e:	fb02 f303 	mul.w	r3, r2, r3
 8002b62:	131b      	asrs	r3, r3, #12
 8002b64:	60fb      	str	r3, [r7, #12]
		v4 = t13 - (t10 * M2 >> 12);
 8002b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	131b      	asrs	r3, r3, #12
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	61fb      	str	r3, [r7, #28]
		v6 = t13 - (t12 * M4 >> 12) - v7;
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b7a:	fb02 f303 	mul.w	r3, r2, r3
 8002b7e:	131b      	asrs	r3, r3, #12
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	1ad2      	subs	r2, r2, r3
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	617b      	str	r3, [r7, #20]
		v5 -= v6;
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	61bb      	str	r3, [r7, #24]
		v4 -= v5;
 8002b92:	69fa      	ldr	r2, [r7, #28]
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	61fb      	str	r3, [r7, #28]

		src[8 * 0] = v0 + v7;	/* Write-back transformed values */
 8002b9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	441a      	add	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	601a      	str	r2, [r3, #0]
		src[8 * 7] = v0 - v7;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	33e0      	adds	r3, #224	; 0xe0
 8002ba8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	1a8a      	subs	r2, r1, r2
 8002bae:	601a      	str	r2, [r3, #0]
		src[8 * 1] = v1 + v6;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3320      	adds	r3, #32
 8002bb4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	440a      	add	r2, r1
 8002bba:	601a      	str	r2, [r3, #0]
		src[8 * 6] = v1 - v6;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	33c0      	adds	r3, #192	; 0xc0
 8002bc0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	1a8a      	subs	r2, r1, r2
 8002bc6:	601a      	str	r2, [r3, #0]
		src[8 * 2] = v2 + v5;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3340      	adds	r3, #64	; 0x40
 8002bcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	440a      	add	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]
		src[8 * 5] = v2 - v5;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	33a0      	adds	r3, #160	; 0xa0
 8002bd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	1a8a      	subs	r2, r1, r2
 8002bde:	601a      	str	r2, [r3, #0]
		src[8 * 3] = v3 + v4;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3360      	adds	r3, #96	; 0x60
 8002be4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002be6:	69fa      	ldr	r2, [r7, #28]
 8002be8:	440a      	add	r2, r1
 8002bea:	601a      	str	r2, [r3, #0]
		src[8 * 4] = v3 - v4;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3380      	adds	r3, #128	; 0x80
 8002bf0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	1a8a      	subs	r2, r1, r2
 8002bf6:	601a      	str	r2, [r3, #0]

		src++;	/* Next column */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3304      	adds	r3, #4
 8002bfc:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 8; i++) {
 8002bfe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c02:	3301      	adds	r3, #1
 8002c04:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002c08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002c0c:	2b07      	cmp	r3, #7
 8002c0e:	f67f af42 	bls.w	8002a96 <block_idct+0x2a>
	}

	/* Process rows */
	src -= 8;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3b20      	subs	r3, #32
 8002c16:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 8; i++) {
 8002c18:	2300      	movs	r3, #0
 8002c1a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002c1e:	e0e9      	b.n	8002df4 <block_idct+0x388>
		v0 = src[0] + (128L << 8);	/* Get even elements (remove DC offset (-128) here) */
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002c28:	63bb      	str	r3, [r7, #56]	; 0x38
		v1 = src[2];
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = src[4];
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	633b      	str	r3, [r7, #48]	; 0x30
		v3 = src[6];
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	62fb      	str	r3, [r7, #44]	; 0x2c

		t10 = v0 + v2;				/* Process the even elements */
 8002c3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c40:	4413      	add	r3, r2
 8002c42:	62bb      	str	r3, [r7, #40]	; 0x28
		t12 = v0 - v2;
 8002c44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24
		t11 = (v1 - v3) * M13 >> 12;
 8002c4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c54:	fb02 f303 	mul.w	r3, r2, r3
 8002c58:	131b      	asrs	r3, r3, #12
 8002c5a:	623b      	str	r3, [r7, #32]
		v3 += v1;
 8002c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c60:	4413      	add	r3, r2
 8002c62:	62fb      	str	r3, [r7, #44]	; 0x2c
		t11 -= v3;
 8002c64:	6a3a      	ldr	r2, [r7, #32]
 8002c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	623b      	str	r3, [r7, #32]
		v0 = t10 + v3;
 8002c6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c70:	4413      	add	r3, r2
 8002c72:	63bb      	str	r3, [r7, #56]	; 0x38
		v3 = t10 - v3;
 8002c74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
		v1 = t11 + t12;
 8002c7c:	6a3a      	ldr	r2, [r7, #32]
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	4413      	add	r3, r2
 8002c82:	637b      	str	r3, [r7, #52]	; 0x34
		v2 = t12 - t11;
 8002c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	633b      	str	r3, [r7, #48]	; 0x30

		v4 = src[7];				/* Get odd elements */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69db      	ldr	r3, [r3, #28]
 8002c90:	61fb      	str	r3, [r7, #28]
		v5 = src[1];
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	61bb      	str	r3, [r7, #24]
		v6 = src[5];
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	617b      	str	r3, [r7, #20]
		v7 = src[3];
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	613b      	str	r3, [r7, #16]

		t10 = v5 - v4;				/* Process the odd elements */
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	62bb      	str	r3, [r7, #40]	; 0x28
		t11 = v5 + v4;
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	623b      	str	r3, [r7, #32]
		t12 = v6 - v7;
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	627b      	str	r3, [r7, #36]	; 0x24
		v7 += v6;
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]
		v5 = (t11 - v7) * M13 >> 12;
 8002cc4:	6a3a      	ldr	r2, [r7, #32]
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ccc:	fb02 f303 	mul.w	r3, r2, r3
 8002cd0:	131b      	asrs	r3, r3, #12
 8002cd2:	61bb      	str	r3, [r7, #24]
		v7 += t11;
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	6a3b      	ldr	r3, [r7, #32]
 8002cd8:	4413      	add	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
		t13 = (t10 + t12) * M5 >> 12;
 8002cdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	4413      	add	r3, r2
 8002ce2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ce4:	fb02 f303 	mul.w	r3, r2, r3
 8002ce8:	131b      	asrs	r3, r3, #12
 8002cea:	60fb      	str	r3, [r7, #12]
		v4 = t13 - (t10 * M2 >> 12);
 8002cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cf0:	fb02 f303 	mul.w	r3, r2, r3
 8002cf4:	131b      	asrs	r3, r3, #12
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	61fb      	str	r3, [r7, #28]
		v6 = t13 - (t12 * M4 >> 12) - v7;
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d00:	fb02 f303 	mul.w	r3, r2, r3
 8002d04:	131b      	asrs	r3, r3, #12
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	1ad2      	subs	r2, r2, r3
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	617b      	str	r3, [r7, #20]
		v5 -= v6;
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	61bb      	str	r3, [r7, #24]
		v4 -= v5;
 8002d18:	69fa      	ldr	r2, [r7, #28]
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	61fb      	str	r3, [r7, #28]

		dst[0] = BYTECLIP((v0 + v7) >> 8);	/* Descale the transformed values 8 bits and output */
 8002d20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4413      	add	r3, r2
 8002d26:	121b      	asrs	r3, r3, #8
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d2e:	4a37      	ldr	r2, [pc, #220]	; (8002e0c <block_idct+0x3a0>)
 8002d30:	5cd2      	ldrb	r2, [r2, r3]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	701a      	strb	r2, [r3, #0]
		dst[7] = BYTECLIP((v0 - v7) >> 8);
 8002d36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	121b      	asrs	r3, r3, #8
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	3307      	adds	r3, #7
 8002d48:	4930      	ldr	r1, [pc, #192]	; (8002e0c <block_idct+0x3a0>)
 8002d4a:	5c8a      	ldrb	r2, [r1, r2]
 8002d4c:	701a      	strb	r2, [r3, #0]
		dst[1] = BYTECLIP((v1 + v6) >> 8);
 8002d4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	4413      	add	r3, r2
 8002d54:	121b      	asrs	r3, r3, #8
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	492a      	ldr	r1, [pc, #168]	; (8002e0c <block_idct+0x3a0>)
 8002d62:	5c8a      	ldrb	r2, [r1, r2]
 8002d64:	701a      	strb	r2, [r3, #0]
		dst[6] = BYTECLIP((v1 - v6) >> 8);
 8002d66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	121b      	asrs	r3, r3, #8
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	3306      	adds	r3, #6
 8002d78:	4924      	ldr	r1, [pc, #144]	; (8002e0c <block_idct+0x3a0>)
 8002d7a:	5c8a      	ldrb	r2, [r1, r2]
 8002d7c:	701a      	strb	r2, [r3, #0]
		dst[2] = BYTECLIP((v2 + v5) >> 8);
 8002d7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	4413      	add	r3, r2
 8002d84:	121b      	asrs	r3, r3, #8
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	3302      	adds	r3, #2
 8002d90:	491e      	ldr	r1, [pc, #120]	; (8002e0c <block_idct+0x3a0>)
 8002d92:	5c8a      	ldrb	r2, [r1, r2]
 8002d94:	701a      	strb	r2, [r3, #0]
		dst[5] = BYTECLIP((v2 - v5) >> 8);
 8002d96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	121b      	asrs	r3, r3, #8
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	3305      	adds	r3, #5
 8002da8:	4918      	ldr	r1, [pc, #96]	; (8002e0c <block_idct+0x3a0>)
 8002daa:	5c8a      	ldrb	r2, [r1, r2]
 8002dac:	701a      	strb	r2, [r3, #0]
		dst[3] = BYTECLIP((v3 + v4) >> 8);
 8002dae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	4413      	add	r3, r2
 8002db4:	121b      	asrs	r3, r3, #8
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	3303      	adds	r3, #3
 8002dc0:	4912      	ldr	r1, [pc, #72]	; (8002e0c <block_idct+0x3a0>)
 8002dc2:	5c8a      	ldrb	r2, [r1, r2]
 8002dc4:	701a      	strb	r2, [r3, #0]
		dst[4] = BYTECLIP((v3 - v4) >> 8);
 8002dc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	121b      	asrs	r3, r3, #8
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	3304      	adds	r3, #4
 8002dd8:	490c      	ldr	r1, [pc, #48]	; (8002e0c <block_idct+0x3a0>)
 8002dda:	5c8a      	ldrb	r2, [r1, r2]
 8002ddc:	701a      	strb	r2, [r3, #0]
		dst += 8;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	3308      	adds	r3, #8
 8002de2:	603b      	str	r3, [r7, #0]

		src += 8;	/* Next row */
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	3320      	adds	r3, #32
 8002de8:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 8; i++) {
 8002dea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002dee:	3301      	adds	r3, #1
 8002df0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002df4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002df8:	2b07      	cmp	r3, #7
 8002dfa:	f67f af11 	bls.w	8002c20 <block_idct+0x1b4>
	}
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	3754      	adds	r7, #84	; 0x54
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	08016c14 	.word	0x08016c14

08002e10 <mcu_load>:
/*-----------------------------------------------------------------------*/

static JRESULT mcu_load (
	JDEC* jd		/* Pointer to the decompressor object */
)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b090      	sub	sp, #64	; 0x40
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
	int32_t *tmp = (int32_t*)jd->workbuf;	/* Block working buffer for de-quantize and IDCT */
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	const uint8_t *hb, *hd;
	const uint16_t *hc;
	const int32_t *dqf;


	nby = jd->msx * jd->msy;	/* Number of Y blocks (1, 2 or 4) */
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7b9b      	ldrb	r3, [r3, #14]
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	7bdb      	ldrb	r3, [r3, #15]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	fb12 f303 	smulbb	r3, r2, r3
 8002e2e:	857b      	strh	r3, [r7, #42]	; 0x2a
	nbc = 2;					/* Number of C blocks (2) */
 8002e30:	2302      	movs	r3, #2
 8002e32:	853b      	strh	r3, [r7, #40]	; 0x28
	bp = jd->mcubuf;			/* Pointer to the first block */
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e38:	633b      	str	r3, [r7, #48]	; 0x30

	for (blk = 0; blk < nby + nbc; blk++) {
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002e3e:	e11b      	b.n	8003078 <mcu_load+0x268>
		cmp = (blk < nby) ? 0 : blk - nby + 1;	/* Component number 0:Y, 1:Cb, 2:Cr */
 8002e40:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002e42:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d306      	bcc.n	8002e56 <mcu_load+0x46>
 8002e48:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002e4a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	3301      	adds	r3, #1
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	e000      	b.n	8002e58 <mcu_load+0x48>
 8002e56:	2300      	movs	r3, #0
 8002e58:	84fb      	strh	r3, [r7, #38]	; 0x26
		id = cmp ? 1 : 0;						/* Huffman table ID of the component */
 8002e5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	bf14      	ite	ne
 8002e60:	2301      	movne	r3, #1
 8002e62:	2300      	moveq	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	84bb      	strh	r3, [r7, #36]	; 0x24

		/* Extract a DC element from input stream */
		hb = jd->huffbits[id][0];				/* Huffman table for the DC element */
 8002e68:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3204      	adds	r2, #4
 8002e6e:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002e72:	623b      	str	r3, [r7, #32]
		hc = jd->huffcode[id][0];
 8002e74:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	3206      	adds	r2, #6
 8002e7a:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002e7e:	61fb      	str	r3, [r7, #28]
		hd = jd->huffdata[id][0];
 8002e80:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	3208      	adds	r2, #8
 8002e86:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8002e8a:	61bb      	str	r3, [r7, #24]
		b = huffext(jd, hb, hc, hd);			/* Extract a huffman coded data (bit length) */
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	69fa      	ldr	r2, [r7, #28]
 8002e90:	6a39      	ldr	r1, [r7, #32]
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff fd4a 	bl	800292c <huffext>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	617b      	str	r3, [r7, #20]
		if (b < 0) return 0 - b;				/* Err: invalid code or input */
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	da04      	bge.n	8002eac <mcu_load+0x9c>
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	425b      	negs	r3, r3
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	e0ed      	b.n	8003088 <mcu_load+0x278>
		d = jd->dcv[cmp];						/* DC value of previous block */
 8002eac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	3308      	adds	r3, #8
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	4413      	add	r3, r2
 8002eb6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002eba:	63fb      	str	r3, [r7, #60]	; 0x3c
		if (b) {								/* If there is any difference from previous block */
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d02a      	beq.n	8002f18 <mcu_load+0x108>
			e = bitext(jd, b);					/* Extract data bits */
 8002ec2:	6979      	ldr	r1, [r7, #20]
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f7ff fcbe 	bl	8002846 <bitext>
 8002eca:	63b8      	str	r0, [r7, #56]	; 0x38
			if (e < 0) return 0 - e;			/* Err: input */
 8002ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	da04      	bge.n	8002edc <mcu_load+0xcc>
 8002ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	425b      	negs	r3, r3
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	e0d5      	b.n	8003088 <mcu_load+0x278>
			b = 1 << (b - 1);					/* MSB position */
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	617b      	str	r3, [r7, #20]
			if (!(e & b)) e -= (b << 1) - 1;	/* Restore sign if needed */
 8002ee8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	4013      	ands	r3, r2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d105      	bne.n	8002efe <mcu_load+0xee>
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	63bb      	str	r3, [r7, #56]	; 0x38
			d += e;								/* Get current value */
 8002efe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f02:	4413      	add	r3, r2
 8002f04:	63fb      	str	r3, [r7, #60]	; 0x3c
			jd->dcv[cmp] = (int16_t)d;			/* Save current DC value for next block */
 8002f06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002f08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f0a:	b211      	sxth	r1, r2
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	3308      	adds	r3, #8
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	4413      	add	r3, r2
 8002f14:	460a      	mov	r2, r1
 8002f16:	809a      	strh	r2, [r3, #4]
		}
		dqf = jd->qttbl[jd->qtid[cmp]];			/* De-quantizer table ID for this component */
 8002f18:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	7c1b      	ldrb	r3, [r3, #16]
 8002f20:	461a      	mov	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3214      	adds	r2, #20
 8002f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f2a:	613b      	str	r3, [r7, #16]
		tmp[0] = d * dqf[0] >> 8;				/* De-quantize, apply scale factor of Arai algorithm and descale 8 bits */
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f32:	fb02 f303 	mul.w	r3, r2, r3
 8002f36:	121a      	asrs	r2, r3, #8
 8002f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f3a:	601a      	str	r2, [r3, #0]

		/* Extract following 63 AC elements from input stream */
		for (i = 1; i < 64; tmp[i++] = 0) ;		/* Clear rest of elements */
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	86bb      	strh	r3, [r7, #52]	; 0x34
 8002f40:	e007      	b.n	8002f52 <mcu_load+0x142>
 8002f42:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	86ba      	strh	r2, [r7, #52]	; 0x34
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f4c:	4413      	add	r3, r2
 8002f4e:	2200      	movs	r2, #0
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002f54:	2b3f      	cmp	r3, #63	; 0x3f
 8002f56:	d9f4      	bls.n	8002f42 <mcu_load+0x132>
		hb = jd->huffbits[id][1];				/* Huffman table for the AC elements */
 8002f58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	4413      	add	r3, r2
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	623b      	str	r3, [r7, #32]
		hc = jd->huffcode[id][1];
 8002f64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	00db      	lsls	r3, r3, #3
 8002f6a:	4413      	add	r3, r2
 8002f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6e:	61fb      	str	r3, [r7, #28]
		hd = jd->huffdata[id][1];
 8002f70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	00db      	lsls	r3, r3, #3
 8002f76:	4413      	add	r3, r2
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	61bb      	str	r3, [r7, #24]
		i = 1;					/* Top of the AC elements */
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	86bb      	strh	r3, [r7, #52]	; 0x34
		do {
			b = huffext(jd, hb, hc, hd);		/* Extract a huffman coded value (zero runs and bit length) */
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	69fa      	ldr	r2, [r7, #28]
 8002f84:	6a39      	ldr	r1, [r7, #32]
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff fcd0 	bl	800292c <huffext>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	617b      	str	r3, [r7, #20]
			if (b == 0) break;					/* EOB? */
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d055      	beq.n	8003042 <mcu_load+0x232>
			if (b < 0) return 0 - b;			/* Err: invalid code or input error */
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	da04      	bge.n	8002fa6 <mcu_load+0x196>
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	425b      	negs	r3, r3
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	e070      	b.n	8003088 <mcu_load+0x278>
			z = (uint16_t)b >> 4;				/* Number of leading zero elements */
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	091b      	lsrs	r3, r3, #4
 8002fac:	81fb      	strh	r3, [r7, #14]
			if (z) {
 8002fae:	89fb      	ldrh	r3, [r7, #14]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d008      	beq.n	8002fc6 <mcu_load+0x1b6>
				i += z;							/* Skip zero elements */
 8002fb4:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002fb6:	89fb      	ldrh	r3, [r7, #14]
 8002fb8:	4413      	add	r3, r2
 8002fba:	86bb      	strh	r3, [r7, #52]	; 0x34
				if (i >= 64) return JDR_FMT1;	/* Too long zero run */
 8002fbc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002fbe:	2b3f      	cmp	r3, #63	; 0x3f
 8002fc0:	d901      	bls.n	8002fc6 <mcu_load+0x1b6>
 8002fc2:	2306      	movs	r3, #6
 8002fc4:	e060      	b.n	8003088 <mcu_load+0x278>
			}
			if (b &= 0x0F) {					/* Bit length */
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	617b      	str	r3, [r7, #20]
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d02f      	beq.n	8003034 <mcu_load+0x224>
				d = bitext(jd, b);				/* Extract data bits */
 8002fd4:	6979      	ldr	r1, [r7, #20]
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7ff fc35 	bl	8002846 <bitext>
 8002fdc:	63f8      	str	r0, [r7, #60]	; 0x3c
				if (d < 0) return 0 - d;		/* Err: input device */
 8002fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	da04      	bge.n	8002fee <mcu_load+0x1de>
 8002fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	425b      	negs	r3, r3
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	e04c      	b.n	8003088 <mcu_load+0x278>
				b = 1 << (b - 1);				/* MSB position */
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	617b      	str	r3, [r7, #20]
				if (!(d & b)) d -= (b << 1) - 1;/* Restore negative value if needed */
 8002ffa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d105      	bne.n	8003010 <mcu_load+0x200>
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	3b01      	subs	r3, #1
 800300a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	63fb      	str	r3, [r7, #60]	; 0x3c
				z = ZIG(i);						/* Zigzag-order to raster-order converted index */
 8003010:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003012:	4a1f      	ldr	r2, [pc, #124]	; (8003090 <mcu_load+0x280>)
 8003014:	5cd3      	ldrb	r3, [r2, r3]
 8003016:	81fb      	strh	r3, [r7, #14]
				tmp[z] = d * dqf[z] >> 8;		/* De-quantize, apply scale factor of Arai algorithm and descale 8 bits */
 8003018:	89fb      	ldrh	r3, [r7, #14]
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	4413      	add	r3, r2
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003024:	fb03 f202 	mul.w	r2, r3, r2
 8003028:	89fb      	ldrh	r3, [r7, #14]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800302e:	440b      	add	r3, r1
 8003030:	1212      	asrs	r2, r2, #8
 8003032:	601a      	str	r2, [r3, #0]
			}
		} while (++i < 64);		/* Next AC element */
 8003034:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003036:	3301      	adds	r3, #1
 8003038:	86bb      	strh	r3, [r7, #52]	; 0x34
 800303a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800303c:	2b3f      	cmp	r3, #63	; 0x3f
 800303e:	d99f      	bls.n	8002f80 <mcu_load+0x170>
 8003040:	e000      	b.n	8003044 <mcu_load+0x234>
			if (b == 0) break;					/* EOB? */
 8003042:	bf00      	nop

		if (JD_USE_SCALE && jd->scale == 3) {
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	7b5b      	ldrb	r3, [r3, #13]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d10b      	bne.n	8003064 <mcu_load+0x254>
			*bp = (uint8_t)((*tmp / 256) + 128);	/* If scale ratio is 1/8, IDCT can be ommited and only DC element is used */
 800304c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	da00      	bge.n	8003056 <mcu_load+0x246>
 8003054:	33ff      	adds	r3, #255	; 0xff
 8003056:	121b      	asrs	r3, r3, #8
 8003058:	b2db      	uxtb	r3, r3
 800305a:	3b80      	subs	r3, #128	; 0x80
 800305c:	b2da      	uxtb	r2, r3
 800305e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003060:	701a      	strb	r2, [r3, #0]
 8003062:	e003      	b.n	800306c <mcu_load+0x25c>
		} else {
			block_idct(tmp, bp);		/* Apply IDCT and store the block to the MCU buffer */
 8003064:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003066:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003068:	f7ff fd00 	bl	8002a6c <block_idct>
		}

		bp += 64;				/* Next block */
 800306c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306e:	3340      	adds	r3, #64	; 0x40
 8003070:	633b      	str	r3, [r7, #48]	; 0x30
	for (blk = 0; blk < nby + nbc; blk++) {
 8003072:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003074:	3301      	adds	r3, #1
 8003076:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003078:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800307a:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 800307c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800307e:	440b      	add	r3, r1
 8003080:	429a      	cmp	r2, r3
 8003082:	f6ff aedd 	blt.w	8002e40 <mcu_load+0x30>
	}

	return JDR_OK;	/* All blocks have been loaded successfully */
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3740      	adds	r7, #64	; 0x40
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	08016b54 	.word	0x08016b54
 8003094:	00000000 	.word	0x00000000

08003098 <mcu_output>:
	JDEC* jd,		/* Pointer to the decompressor object */
	uint16_t (*outfunc)(JDEC*, void*, JRECT*),	/* RGB output function */
	uint16_t x,		/* MCU position in the image (left of the MCU) */
	uint16_t y		/* MCU position in the image (top of the MCU) */
)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b098      	sub	sp, #96	; 0x60
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	4611      	mov	r1, r2
 80030a4:	461a      	mov	r2, r3
 80030a6:	460b      	mov	r3, r1
 80030a8:	80fb      	strh	r3, [r7, #6]
 80030aa:	4613      	mov	r3, r2
 80030ac:	80bb      	strh	r3, [r7, #4]
	const int16_t CVACC = (sizeof (int16_t) > 2) ? 1024 : 128;
 80030ae:	2380      	movs	r3, #128	; 0x80
 80030b0:	867b      	strh	r3, [r7, #50]	; 0x32
	int16_t yy, cb, cr;
	uint8_t *py, *pc, *rgb24;
	JRECT rect;


	mx = jd->msx * 8; my = jd->msy * 8;					/* MCU size (pixel) */
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	7b9b      	ldrb	r3, [r3, #14]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	863b      	strh	r3, [r7, #48]	; 0x30
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	7bdb      	ldrb	r3, [r3, #15]
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	rx = (x + mx <= jd->width) ? mx : jd->width - x;	/* Output rectangular size (it may be clipped at right/bottom end) */
 80030c6:	88fa      	ldrh	r2, [r7, #6]
 80030c8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80030ca:	4413      	add	r3, r2
 80030cc:	68fa      	ldr	r2, [r7, #12]
 80030ce:	8b92      	ldrh	r2, [r2, #28]
 80030d0:	4293      	cmp	r3, r2
 80030d2:	dd05      	ble.n	80030e0 <mcu_output+0x48>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8b9a      	ldrh	r2, [r3, #28]
 80030d8:	88fb      	ldrh	r3, [r7, #6]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	b29b      	uxth	r3, r3
 80030de:	e000      	b.n	80030e2 <mcu_output+0x4a>
 80030e0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80030e2:	85bb      	strh	r3, [r7, #44]	; 0x2c
	ry = (y + my <= jd->height) ? my : jd->height - y;
 80030e4:	88ba      	ldrh	r2, [r7, #4]
 80030e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80030e8:	4413      	add	r3, r2
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	8bd2      	ldrh	r2, [r2, #30]
 80030ee:	4293      	cmp	r3, r2
 80030f0:	dd05      	ble.n	80030fe <mcu_output+0x66>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8bda      	ldrh	r2, [r3, #30]
 80030f6:	88bb      	ldrh	r3, [r7, #4]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	e000      	b.n	8003100 <mcu_output+0x68>
 80030fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003100:	857b      	strh	r3, [r7, #42]	; 0x2a
	if (JD_USE_SCALE) {
		rx >>= jd->scale; ry >>= jd->scale;
 8003102:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	7b52      	ldrb	r2, [r2, #13]
 8003108:	4113      	asrs	r3, r2
 800310a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800310c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	7b52      	ldrb	r2, [r2, #13]
 8003112:	4113      	asrs	r3, r2
 8003114:	857b      	strh	r3, [r7, #42]	; 0x2a
		if (!rx || !ry) return JDR_OK;					/* Skip this MCU if all pixel is to be rounded off */
 8003116:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003118:	2b00      	cmp	r3, #0
 800311a:	d002      	beq.n	8003122 <mcu_output+0x8a>
 800311c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <mcu_output+0x8e>
 8003122:	2300      	movs	r3, #0
 8003124:	e2f0      	b.n	8003708 <mcu_output+0x670>
		x >>= jd->scale; y >>= jd->scale;
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	7b52      	ldrb	r2, [r2, #13]
 800312c:	4113      	asrs	r3, r2
 800312e:	80fb      	strh	r3, [r7, #6]
 8003130:	88bb      	ldrh	r3, [r7, #4]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	7b52      	ldrb	r2, [r2, #13]
 8003136:	4113      	asrs	r3, r2
 8003138:	80bb      	strh	r3, [r7, #4]
	}
	rect.left = x; rect.right = x + rx - 1;				/* Rectangular area in the frame buffer */
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	82bb      	strh	r3, [r7, #20]
 800313e:	88fa      	ldrh	r2, [r7, #6]
 8003140:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003142:	4413      	add	r3, r2
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29b      	uxth	r3, r3
 800314a:	82fb      	strh	r3, [r7, #22]
	rect.top = y; rect.bottom = y + ry - 1;
 800314c:	88bb      	ldrh	r3, [r7, #4]
 800314e:	833b      	strh	r3, [r7, #24]
 8003150:	88ba      	ldrh	r2, [r7, #4]
 8003152:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003154:	4413      	add	r3, r2
 8003156:	b29b      	uxth	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	b29b      	uxth	r3, r3
 800315c:	837b      	strh	r3, [r7, #26]


	if (!JD_USE_SCALE || jd->scale != 3) {	/* Not for 1/8 scaling */
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	7b5b      	ldrb	r3, [r3, #13]
 8003162:	2b03      	cmp	r3, #3
 8003164:	f000 81a3 	beq.w	80034ae <mcu_output+0x416>

		/* Build an RGB MCU from discrete comopnents */
		rgb24 = (uint8_t*)jd->workbuf;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800316c:	653b      	str	r3, [r7, #80]	; 0x50
		for (iy = 0; iy < my; iy++) {
 800316e:	2300      	movs	r3, #0
 8003170:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8003174:	e0e3      	b.n	800333e <mcu_output+0x2a6>
			pc = jd->mcubuf;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800317a:	657b      	str	r3, [r7, #84]	; 0x54
			py = pc + iy * 8;
 800317c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	461a      	mov	r2, r3
 8003184:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003186:	4413      	add	r3, r2
 8003188:	65bb      	str	r3, [r7, #88]	; 0x58
			if (my == 16) {		/* Double block height? */
 800318a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800318c:	2b10      	cmp	r3, #16
 800318e:	d111      	bne.n	80031b4 <mcu_output+0x11c>
				pc += 64 * 4 + (iy >> 1) * 8;
 8003190:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003194:	085b      	lsrs	r3, r3, #1
 8003196:	b29b      	uxth	r3, r3
 8003198:	3320      	adds	r3, #32
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	461a      	mov	r2, r3
 800319e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031a0:	4413      	add	r3, r2
 80031a2:	657b      	str	r3, [r7, #84]	; 0x54
				if (iy >= 8) py += 64;
 80031a4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80031a8:	2b07      	cmp	r3, #7
 80031aa:	d90c      	bls.n	80031c6 <mcu_output+0x12e>
 80031ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031ae:	3340      	adds	r3, #64	; 0x40
 80031b0:	65bb      	str	r3, [r7, #88]	; 0x58
 80031b2:	e008      	b.n	80031c6 <mcu_output+0x12e>
			} else {			/* Single block height */
				pc += mx * 8 + iy * 8;
 80031b4:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80031b6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80031ba:	4413      	add	r3, r2
 80031bc:	00db      	lsls	r3, r3, #3
 80031be:	461a      	mov	r2, r3
 80031c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031c2:	4413      	add	r3, r2
 80031c4:	657b      	str	r3, [r7, #84]	; 0x54
			}
			for (ix = 0; ix < mx; ix++) {
 80031c6:	2300      	movs	r3, #0
 80031c8:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80031cc:	e0ac      	b.n	8003328 <mcu_output+0x290>
				cb = pc[0] - 128; 	/* Get Cb/Cr component and restore right level */
 80031ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	3b80      	subs	r3, #128	; 0x80
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	853b      	strh	r3, [r7, #40]	; 0x28
				cr = pc[64] - 128;
 80031da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031dc:	3340      	adds	r3, #64	; 0x40
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	3b80      	subs	r3, #128	; 0x80
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	84fb      	strh	r3, [r7, #38]	; 0x26
				if (mx == 16) {					/* Double block width? */
 80031e8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80031ea:	2b10      	cmp	r3, #16
 80031ec:	d10e      	bne.n	800320c <mcu_output+0x174>
					if (ix == 8) py += 64 - 8;	/* Jump to next block if double block heigt */
 80031ee:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d102      	bne.n	80031fc <mcu_output+0x164>
 80031f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031f8:	3338      	adds	r3, #56	; 0x38
 80031fa:	65bb      	str	r3, [r7, #88]	; 0x58
					pc += ix & 1;				/* Increase chroma pointer every two pixels */
 80031fc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003206:	4413      	add	r3, r2
 8003208:	657b      	str	r3, [r7, #84]	; 0x54
 800320a:	e002      	b.n	8003212 <mcu_output+0x17a>
				} else {						/* Single block width */
					pc++;						/* Increase chroma pointer every pixel */
 800320c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800320e:	3301      	adds	r3, #1
 8003210:	657b      	str	r3, [r7, #84]	; 0x54
				}
				yy = *py++;			/* Get Y component */
 8003212:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	65ba      	str	r2, [r7, #88]	; 0x58
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	84bb      	strh	r3, [r7, #36]	; 0x24

				/* Convert YCbCr to RGB */
				*rgb24++ = /* R */ BYTECLIP(yy + ((int16_t)(1.402 * CVACC) * cr) / CVACC);
 800321c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8003220:	ee07 3a90 	vmov	s15, r3
 8003224:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003228:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8003508 <mcu_output+0x470>
 800322c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003230:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003234:	ee17 3a90 	vmov	r3, s15
 8003238:	b21b      	sxth	r3, r3
 800323a:	461a      	mov	r2, r3
 800323c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8003240:	fb03 f202 	mul.w	r2, r3, r2
 8003244:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8003248:	fb92 f3f3 	sdiv	r3, r2, r3
 800324c:	b29a      	uxth	r2, r3
 800324e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003250:	4413      	add	r3, r2
 8003252:	b29b      	uxth	r3, r3
 8003254:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003258:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800325a:	1c59      	adds	r1, r3, #1
 800325c:	6539      	str	r1, [r7, #80]	; 0x50
 800325e:	49b2      	ldr	r1, [pc, #712]	; (8003528 <mcu_output+0x490>)
 8003260:	5c8a      	ldrb	r2, [r1, r2]
 8003262:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* G */ BYTECLIP(yy - ((int16_t)(0.344 * CVACC) * cb + (int16_t)(0.714 * CVACC) * cr) / CVACC);
 8003264:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003266:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800326a:	ee07 3a90 	vmov	s15, r3
 800326e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003272:	ed9f 6ba7 	vldr	d6, [pc, #668]	; 8003510 <mcu_output+0x478>
 8003276:	ee27 7b06 	vmul.f64	d7, d7, d6
 800327a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800327e:	ee17 3a90 	vmov	r3, s15
 8003282:	b21b      	sxth	r3, r3
 8003284:	4619      	mov	r1, r3
 8003286:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800328a:	fb03 f101 	mul.w	r1, r3, r1
 800328e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8003292:	ee07 3a90 	vmov	s15, r3
 8003296:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800329a:	ed9f 6b9f 	vldr	d6, [pc, #636]	; 8003518 <mcu_output+0x480>
 800329e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80032a2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80032a6:	ee17 3a90 	vmov	r3, s15
 80032aa:	b21b      	sxth	r3, r3
 80032ac:	4618      	mov	r0, r3
 80032ae:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80032b2:	fb00 f303 	mul.w	r3, r0, r3
 80032b6:	4419      	add	r1, r3
 80032b8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80032bc:	fb91 f3f3 	sdiv	r3, r1, r3
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80032ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032cc:	1c59      	adds	r1, r3, #1
 80032ce:	6539      	str	r1, [r7, #80]	; 0x50
 80032d0:	4995      	ldr	r1, [pc, #596]	; (8003528 <mcu_output+0x490>)
 80032d2:	5c8a      	ldrb	r2, [r1, r2]
 80032d4:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* B */ BYTECLIP(yy + ((int16_t)(1.772 * CVACC) * cb) / CVACC);
 80032d6:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80032da:	ee07 3a90 	vmov	s15, r3
 80032de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80032e2:	ed9f 6b8f 	vldr	d6, [pc, #572]	; 8003520 <mcu_output+0x488>
 80032e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80032ea:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80032ee:	ee17 3a90 	vmov	r3, s15
 80032f2:	b21b      	sxth	r3, r3
 80032f4:	461a      	mov	r2, r3
 80032f6:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80032fa:	fb03 f202 	mul.w	r2, r3, r2
 80032fe:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8003302:	fb92 f3f3 	sdiv	r3, r2, r3
 8003306:	b29a      	uxth	r2, r3
 8003308:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800330a:	4413      	add	r3, r2
 800330c:	b29b      	uxth	r3, r3
 800330e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003312:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003314:	1c59      	adds	r1, r3, #1
 8003316:	6539      	str	r1, [r7, #80]	; 0x50
 8003318:	4983      	ldr	r1, [pc, #524]	; (8003528 <mcu_output+0x490>)
 800331a:	5c8a      	ldrb	r2, [r1, r2]
 800331c:	701a      	strb	r2, [r3, #0]
			for (ix = 0; ix < mx; ix++) {
 800331e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8003322:	3301      	adds	r3, #1
 8003324:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8003328:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 800332c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800332e:	429a      	cmp	r2, r3
 8003330:	f4ff af4d 	bcc.w	80031ce <mcu_output+0x136>
		for (iy = 0; iy < my; iy++) {
 8003334:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003338:	3301      	adds	r3, #1
 800333a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800333e:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8003342:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003344:	429a      	cmp	r2, r3
 8003346:	f4ff af16 	bcc.w	8003176 <mcu_output+0xde>
			}
		}

		/* Descale the MCU rectangular if needed */
		if (JD_USE_SCALE && jd->scale) {
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	7b5b      	ldrb	r3, [r3, #13]
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 8189 	beq.w	8003666 <mcu_output+0x5ce>
			uint16_t x, y, r, g, b, s, w, a;
			uint8_t *op;

			/* Get averaged RGB value of each square correcponds to a pixel */
			s = jd->scale * 2;	/* Bumber of shifts for averaging */
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	7b5b      	ldrb	r3, [r3, #13]
 8003358:	b29b      	uxth	r3, r3
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	847b      	strh	r3, [r7, #34]	; 0x22
			w = 1 << jd->scale;	/* Width of square */
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	7b5b      	ldrb	r3, [r3, #13]
 8003362:	461a      	mov	r2, r3
 8003364:	2301      	movs	r3, #1
 8003366:	4093      	lsls	r3, r2
 8003368:	843b      	strh	r3, [r7, #32]
			a = (mx - w) * 3;	/* Bytes to skip for next line in the square */
 800336a:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800336c:	8c3b      	ldrh	r3, [r7, #32]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	b29b      	uxth	r3, r3
 8003372:	461a      	mov	r2, r3
 8003374:	0052      	lsls	r2, r2, #1
 8003376:	4413      	add	r3, r2
 8003378:	83fb      	strh	r3, [r7, #30]
			op = (uint8_t*)jd->workbuf;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800337e:	643b      	str	r3, [r7, #64]	; 0x40
			for (iy = 0; iy < my; iy += w) {
 8003380:	2300      	movs	r3, #0
 8003382:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8003386:	e08b      	b.n	80034a0 <mcu_output+0x408>
				for (ix = 0; ix < mx; ix += w) {
 8003388:	2300      	movs	r3, #0
 800338a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800338e:	e07b      	b.n	8003488 <mcu_output+0x3f0>
					rgb24 = (uint8_t*)jd->workbuf + (iy * mx + ix) * 3;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003394:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003398:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800339a:	fb03 f202 	mul.w	r2, r3, r2
 800339e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80033a2:	441a      	add	r2, r3
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	440b      	add	r3, r1
 80033ac:	653b      	str	r3, [r7, #80]	; 0x50
					r = g = b = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80033b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80033b8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80033bc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80033c0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
					for (y = 0; y < w; y++) {	/* Accumulate RGB value in the square */
 80033c4:	2300      	movs	r3, #0
 80033c6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80033ca:	e034      	b.n	8003436 <mcu_output+0x39e>
						for (x = 0; x < w; x++) {
 80033cc:	2300      	movs	r3, #0
 80033ce:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80033d2:	e022      	b.n	800341a <mcu_output+0x382>
							r += *rgb24++;
 80033d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	653a      	str	r2, [r7, #80]	; 0x50
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	b29a      	uxth	r2, r3
 80033de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80033e2:	4413      	add	r3, r2
 80033e4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
							g += *rgb24++;
 80033e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033ea:	1c5a      	adds	r2, r3, #1
 80033ec:	653a      	str	r2, [r7, #80]	; 0x50
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80033f6:	4413      	add	r3, r2
 80033f8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
							b += *rgb24++;
 80033fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033fe:	1c5a      	adds	r2, r3, #1
 8003400:	653a      	str	r2, [r7, #80]	; 0x50
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	b29a      	uxth	r2, r3
 8003406:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800340a:	4413      	add	r3, r2
 800340c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
						for (x = 0; x < w; x++) {
 8003410:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003414:	3301      	adds	r3, #1
 8003416:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800341a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800341e:	8c3b      	ldrh	r3, [r7, #32]
 8003420:	429a      	cmp	r2, r3
 8003422:	d3d7      	bcc.n	80033d4 <mcu_output+0x33c>
						}
						rgb24 += a;
 8003424:	8bfb      	ldrh	r3, [r7, #30]
 8003426:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003428:	4413      	add	r3, r2
 800342a:	653b      	str	r3, [r7, #80]	; 0x50
					for (y = 0; y < w; y++) {	/* Accumulate RGB value in the square */
 800342c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003430:	3301      	adds	r3, #1
 8003432:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8003436:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800343a:	8c3b      	ldrh	r3, [r7, #32]
 800343c:	429a      	cmp	r2, r3
 800343e:	d3c5      	bcc.n	80033cc <mcu_output+0x334>
					}							/* Put the averaged RGB value as a pixel */
					*op++ = (uint8_t)(r >> s);
 8003440:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8003444:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003446:	fa42 f103 	asr.w	r1, r2, r3
 800344a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	643a      	str	r2, [r7, #64]	; 0x40
 8003450:	b2ca      	uxtb	r2, r1
 8003452:	701a      	strb	r2, [r3, #0]
					*op++ = (uint8_t)(g >> s);
 8003454:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003458:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800345a:	fa42 f103 	asr.w	r1, r2, r3
 800345e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	643a      	str	r2, [r7, #64]	; 0x40
 8003464:	b2ca      	uxtb	r2, r1
 8003466:	701a      	strb	r2, [r3, #0]
					*op++ = (uint8_t)(b >> s);
 8003468:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800346c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800346e:	fa42 f103 	asr.w	r1, r2, r3
 8003472:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003474:	1c5a      	adds	r2, r3, #1
 8003476:	643a      	str	r2, [r7, #64]	; 0x40
 8003478:	b2ca      	uxtb	r2, r1
 800347a:	701a      	strb	r2, [r3, #0]
				for (ix = 0; ix < mx; ix += w) {
 800347c:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8003480:	8c3b      	ldrh	r3, [r7, #32]
 8003482:	4413      	add	r3, r2
 8003484:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8003488:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 800348c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800348e:	429a      	cmp	r2, r3
 8003490:	f4ff af7e 	bcc.w	8003390 <mcu_output+0x2f8>
			for (iy = 0; iy < my; iy += w) {
 8003494:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8003498:	8c3b      	ldrh	r3, [r7, #32]
 800349a:	4413      	add	r3, r2
 800349c:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80034a0:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 80034a4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80034a6:	429a      	cmp	r2, r3
 80034a8:	f4ff af6e 	bcc.w	8003388 <mcu_output+0x2f0>
 80034ac:	e0db      	b.n	8003666 <mcu_output+0x5ce>
		}

	} else {	/* For only 1/8 scaling (left-top pixel in each block are the DC value of the block) */

		/* Build a 1/8 descaled RGB MCU from discrete comopnents */
		rgb24 = (uint8_t*)jd->workbuf;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b2:	653b      	str	r3, [r7, #80]	; 0x50
		pc = jd->mcubuf + mx * my;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034b8:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80034ba:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 80034bc:	fb01 f202 	mul.w	r2, r1, r2
 80034c0:	4413      	add	r3, r2
 80034c2:	657b      	str	r3, [r7, #84]	; 0x54
		cb = pc[0] - 128;		/* Get Cb/Cr component and restore right level */
 80034c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	3b80      	subs	r3, #128	; 0x80
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	853b      	strh	r3, [r7, #40]	; 0x28
		cr = pc[64] - 128;
 80034d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034d2:	3340      	adds	r3, #64	; 0x40
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	3b80      	subs	r3, #128	; 0x80
 80034da:	b29b      	uxth	r3, r3
 80034dc:	84fb      	strh	r3, [r7, #38]	; 0x26
		for (iy = 0; iy < my; iy += 8) {
 80034de:	2300      	movs	r3, #0
 80034e0:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80034e4:	e0b9      	b.n	800365a <mcu_output+0x5c2>
			py = jd->mcubuf;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ea:	65bb      	str	r3, [r7, #88]	; 0x58
			if (iy == 8) py += 64 * 2;
 80034ec:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d102      	bne.n	80034fa <mcu_output+0x462>
 80034f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034f6:	3380      	adds	r3, #128	; 0x80
 80034f8:	65bb      	str	r3, [r7, #88]	; 0x58
			for (ix = 0; ix < mx; ix += 8) {
 80034fa:	2300      	movs	r3, #0
 80034fc:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8003500:	e0a0      	b.n	8003644 <mcu_output+0x5ac>
 8003502:	bf00      	nop
 8003504:	f3af 8000 	nop.w
 8003508:	8d4fdf3b 	.word	0x8d4fdf3b
 800350c:	3ff66e97 	.word	0x3ff66e97
 8003510:	9374bc6a 	.word	0x9374bc6a
 8003514:	3fd60418 	.word	0x3fd60418
 8003518:	872b020c 	.word	0x872b020c
 800351c:	3fe6d916 	.word	0x3fe6d916
 8003520:	ac083127 	.word	0xac083127
 8003524:	3ffc5a1c 	.word	0x3ffc5a1c
 8003528:	08016c14 	.word	0x08016c14
				yy = *py;	/* Get Y component */
 800352c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	84bb      	strh	r3, [r7, #36]	; 0x24
				py += 64;
 8003532:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003534:	3340      	adds	r3, #64	; 0x40
 8003536:	65bb      	str	r3, [r7, #88]	; 0x58

				/* Convert YCbCr to RGB */
				*rgb24++ = /* R */ BYTECLIP(yy + ((int16_t)(1.402 * CVACC) * cr / CVACC));
 8003538:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800353c:	ee07 3a90 	vmov	s15, r3
 8003540:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003544:	ed9f 6b72 	vldr	d6, [pc, #456]	; 8003710 <mcu_output+0x678>
 8003548:	ee27 7b06 	vmul.f64	d7, d7, d6
 800354c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003550:	ee17 3a90 	vmov	r3, s15
 8003554:	b21b      	sxth	r3, r3
 8003556:	461a      	mov	r2, r3
 8003558:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800355c:	fb03 f202 	mul.w	r2, r3, r2
 8003560:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8003564:	fb92 f3f3 	sdiv	r3, r2, r3
 8003568:	b29a      	uxth	r2, r3
 800356a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800356c:	4413      	add	r3, r2
 800356e:	b29b      	uxth	r3, r3
 8003570:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003576:	1c59      	adds	r1, r3, #1
 8003578:	6539      	str	r1, [r7, #80]	; 0x50
 800357a:	496d      	ldr	r1, [pc, #436]	; (8003730 <mcu_output+0x698>)
 800357c:	5c8a      	ldrb	r2, [r1, r2]
 800357e:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* G */ BYTECLIP(yy - ((int16_t)(0.344 * CVACC) * cb + (int16_t)(0.714 * CVACC) * cr) / CVACC);
 8003580:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003582:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8003586:	ee07 3a90 	vmov	s15, r3
 800358a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800358e:	ed9f 6b62 	vldr	d6, [pc, #392]	; 8003718 <mcu_output+0x680>
 8003592:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003596:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800359a:	ee17 3a90 	vmov	r3, s15
 800359e:	b21b      	sxth	r3, r3
 80035a0:	4619      	mov	r1, r3
 80035a2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80035a6:	fb03 f101 	mul.w	r1, r3, r1
 80035aa:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80035ae:	ee07 3a90 	vmov	s15, r3
 80035b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80035b6:	ed9f 6b5a 	vldr	d6, [pc, #360]	; 8003720 <mcu_output+0x688>
 80035ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 80035be:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80035c2:	ee17 3a90 	vmov	r3, s15
 80035c6:	b21b      	sxth	r3, r3
 80035c8:	4618      	mov	r0, r3
 80035ca:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80035ce:	fb00 f303 	mul.w	r3, r0, r3
 80035d2:	4419      	add	r1, r3
 80035d4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80035d8:	fb91 f3f3 	sdiv	r3, r1, r3
 80035dc:	b29b      	uxth	r3, r3
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035e8:	1c59      	adds	r1, r3, #1
 80035ea:	6539      	str	r1, [r7, #80]	; 0x50
 80035ec:	4950      	ldr	r1, [pc, #320]	; (8003730 <mcu_output+0x698>)
 80035ee:	5c8a      	ldrb	r2, [r1, r2]
 80035f0:	701a      	strb	r2, [r3, #0]
				*rgb24++ = /* B */ BYTECLIP(yy + ((int16_t)(1.772 * CVACC) * cb / CVACC));
 80035f2:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80035f6:	ee07 3a90 	vmov	s15, r3
 80035fa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80035fe:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 8003728 <mcu_output+0x690>
 8003602:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003606:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800360a:	ee17 3a90 	vmov	r3, s15
 800360e:	b21b      	sxth	r3, r3
 8003610:	461a      	mov	r2, r3
 8003612:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8003616:	fb03 f202 	mul.w	r2, r3, r2
 800361a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800361e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003622:	b29a      	uxth	r2, r3
 8003624:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003626:	4413      	add	r3, r2
 8003628:	b29b      	uxth	r3, r3
 800362a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800362e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003630:	1c59      	adds	r1, r3, #1
 8003632:	6539      	str	r1, [r7, #80]	; 0x50
 8003634:	493e      	ldr	r1, [pc, #248]	; (8003730 <mcu_output+0x698>)
 8003636:	5c8a      	ldrb	r2, [r1, r2]
 8003638:	701a      	strb	r2, [r3, #0]
			for (ix = 0; ix < mx; ix += 8) {
 800363a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800363e:	3308      	adds	r3, #8
 8003640:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8003644:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8003648:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800364a:	429a      	cmp	r2, r3
 800364c:	f4ff af6e 	bcc.w	800352c <mcu_output+0x494>
		for (iy = 0; iy < my; iy += 8) {
 8003650:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8003654:	3308      	adds	r3, #8
 8003656:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800365a:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 800365e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003660:	429a      	cmp	r2, r3
 8003662:	f4ff af40 	bcc.w	80034e6 <mcu_output+0x44e>
			}
		}
	}

	/* Squeeze up pixel table if a part of MCU is to be truncated */
	mx >>= jd->scale;
 8003666:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003668:	68fa      	ldr	r2, [r7, #12]
 800366a:	7b52      	ldrb	r2, [r2, #13]
 800366c:	4113      	asrs	r3, r2
 800366e:	863b      	strh	r3, [r7, #48]	; 0x30
	if (rx < mx) {
 8003670:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8003672:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003674:	429a      	cmp	r2, r3
 8003676:	d23a      	bcs.n	80036ee <mcu_output+0x656>
		uint8_t *s, *d;
		uint16_t x, y;

		s = d = (uint8_t*)jd->workbuf;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800367c:	63bb      	str	r3, [r7, #56]	; 0x38
 800367e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003680:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (y = 0; y < ry; y++) {
 8003682:	2300      	movs	r3, #0
 8003684:	86bb      	strh	r3, [r7, #52]	; 0x34
 8003686:	e02e      	b.n	80036e6 <mcu_output+0x64e>
			for (x = 0; x < rx; x++) {	/* Copy effective pixels */
 8003688:	2300      	movs	r3, #0
 800368a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800368c:	e01a      	b.n	80036c4 <mcu_output+0x62c>
				*d++ = *s++;
 800368e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003690:	1c53      	adds	r3, r2, #1
 8003692:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003696:	1c59      	adds	r1, r3, #1
 8003698:	63b9      	str	r1, [r7, #56]	; 0x38
 800369a:	7812      	ldrb	r2, [r2, #0]
 800369c:	701a      	strb	r2, [r3, #0]
				*d++ = *s++;
 800369e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036a0:	1c53      	adds	r3, r2, #1
 80036a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036a6:	1c59      	adds	r1, r3, #1
 80036a8:	63b9      	str	r1, [r7, #56]	; 0x38
 80036aa:	7812      	ldrb	r2, [r2, #0]
 80036ac:	701a      	strb	r2, [r3, #0]
				*d++ = *s++;
 80036ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036b0:	1c53      	adds	r3, r2, #1
 80036b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b6:	1c59      	adds	r1, r3, #1
 80036b8:	63b9      	str	r1, [r7, #56]	; 0x38
 80036ba:	7812      	ldrb	r2, [r2, #0]
 80036bc:	701a      	strb	r2, [r3, #0]
			for (x = 0; x < rx; x++) {	/* Copy effective pixels */
 80036be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80036c0:	3301      	adds	r3, #1
 80036c2:	86fb      	strh	r3, [r7, #54]	; 0x36
 80036c4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80036c6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d3e0      	bcc.n	800368e <mcu_output+0x5f6>
			}
			s += (mx - rx) * 3;	/* Skip truncated pixels */
 80036cc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80036ce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80036d0:	1ad2      	subs	r2, r2, r3
 80036d2:	4613      	mov	r3, r2
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	4413      	add	r3, r2
 80036d8:	461a      	mov	r2, r3
 80036da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036dc:	4413      	add	r3, r2
 80036de:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (y = 0; y < ry; y++) {
 80036e0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80036e2:	3301      	adds	r3, #1
 80036e4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80036e6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80036e8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d3cc      	bcc.n	8003688 <mcu_output+0x5f0>
			*d++ = w;
		} while (--n);
	}

	/* Output the RGB rectangular */
	return outfunc(jd, jd->workbuf, &rect) ? JDR_OK : JDR_INTR; 
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80036f2:	f107 0214 	add.w	r2, r7, #20
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	4798      	blx	r3
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bf0c      	ite	eq
 8003702:	2301      	moveq	r3, #1
 8003704:	2300      	movne	r3, #0
 8003706:	b2db      	uxtb	r3, r3
}
 8003708:	4618      	mov	r0, r3
 800370a:	3760      	adds	r7, #96	; 0x60
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	8d4fdf3b 	.word	0x8d4fdf3b
 8003714:	3ff66e97 	.word	0x3ff66e97
 8003718:	9374bc6a 	.word	0x9374bc6a
 800371c:	3fd60418 	.word	0x3fd60418
 8003720:	872b020c 	.word	0x872b020c
 8003724:	3fe6d916 	.word	0x3fe6d916
 8003728:	ac083127 	.word	0xac083127
 800372c:	3ffc5a1c 	.word	0x3ffc5a1c
 8003730:	08016c14 	.word	0x08016c14

08003734 <restart>:

static JRESULT restart (
	JDEC* jd,		/* Pointer to the decompressor object */
	uint16_t rstn	/* Expected restert sequense number */
)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	460b      	mov	r3, r1
 800373e:	807b      	strh	r3, [r7, #2]
	uint16_t d;
	uint8_t *dp;


	/* Discard padding bits and get two bytes from the input stream */
	dp = jd->dptr; dc = jd->dctr;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	82bb      	strh	r3, [r7, #20]
	d = 0;
 800374c:	2300      	movs	r3, #0
 800374e:	827b      	strh	r3, [r7, #18]
	for (i = 0; i < 2; i++) {
 8003750:	2300      	movs	r3, #0
 8003752:	82fb      	strh	r3, [r7, #22]
 8003754:	e025      	b.n	80037a2 <restart+0x6e>
		if (!dc) {	/* No input data is available, re-fill input buffer */
 8003756:	8abb      	ldrh	r3, [r7, #20]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d110      	bne.n	800377e <restart+0x4a>
			dp = jd->inbuf;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	60fb      	str	r3, [r7, #12]
			dc = jd->infunc(jd, dp, JD_SZBUF);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003766:	f44f 7200 	mov.w	r2, #512	; 0x200
 800376a:	68f9      	ldr	r1, [r7, #12]
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	4798      	blx	r3
 8003770:	4603      	mov	r3, r0
 8003772:	82bb      	strh	r3, [r7, #20]
			if (!dc) return JDR_INP;
 8003774:	8abb      	ldrh	r3, [r7, #20]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d104      	bne.n	8003784 <restart+0x50>
 800377a:	2302      	movs	r3, #2
 800377c:	e03d      	b.n	80037fa <restart+0xc6>
		} else {
			dp++;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	3301      	adds	r3, #1
 8003782:	60fb      	str	r3, [r7, #12]
		}
		dc--;
 8003784:	8abb      	ldrh	r3, [r7, #20]
 8003786:	3b01      	subs	r3, #1
 8003788:	82bb      	strh	r3, [r7, #20]
		d = (d << 8) | *dp;	/* Get a byte */
 800378a:	8a7b      	ldrh	r3, [r7, #18]
 800378c:	021b      	lsls	r3, r3, #8
 800378e:	b21a      	sxth	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	b21b      	sxth	r3, r3
 8003796:	4313      	orrs	r3, r2
 8003798:	b21b      	sxth	r3, r3
 800379a:	827b      	strh	r3, [r7, #18]
	for (i = 0; i < 2; i++) {
 800379c:	8afb      	ldrh	r3, [r7, #22]
 800379e:	3301      	adds	r3, #1
 80037a0:	82fb      	strh	r3, [r7, #22]
 80037a2:	8afb      	ldrh	r3, [r7, #22]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d9d6      	bls.n	8003756 <restart+0x22>
	}
	jd->dptr = dp; jd->dctr = dc; jd->dmsk = 0;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	605a      	str	r2, [r3, #4]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	8aba      	ldrh	r2, [r7, #20]
 80037b2:	801a      	strh	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	731a      	strb	r2, [r3, #12]

	/* Check the marker */
	if ((d & 0xFFD8) != 0xFFD0 || (d & 7) != (rstn & 7)) {
 80037ba:	8a7a      	ldrh	r2, [r7, #18]
 80037bc:	f64f 73d8 	movw	r3, #65496	; 0xffd8
 80037c0:	4013      	ands	r3, r2
 80037c2:	f64f 72d0 	movw	r2, #65488	; 0xffd0
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d107      	bne.n	80037da <restart+0xa6>
 80037ca:	8a7a      	ldrh	r2, [r7, #18]
 80037cc:	887b      	ldrh	r3, [r7, #2]
 80037ce:	4053      	eors	r3, r2
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <restart+0xaa>
		return JDR_FMT1;	/* Err: expected RSTn marker is not detected (may be collapted data) */
 80037da:	2306      	movs	r3, #6
 80037dc:	e00d      	b.n	80037fa <restart+0xc6>
	}

	/* Reset DC offset */
	jd->dcv[2] = jd->dcv[1] = jd->dcv[0] = 0;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	829a      	strh	r2, [r3, #20]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	82da      	strh	r2, [r3, #22]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	831a      	strh	r2, [r3, #24]

	return JDR_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
	...

08003804 <jd_prepare>:
	uint16_t (*infunc)(JDEC*, uint8_t*, uint16_t),	/* JPEG stream input function */
	void* pool,			/* Working buffer for the decompression session */
	uint16_t sz_pool,	/* Size of working buffer */
	void* dev			/* I/O device identifier for the session */
)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	; 0x28
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
 8003810:	807b      	strh	r3, [r7, #2]
	uint32_t ofs;
	uint16_t n, i, j, len;
	JRESULT rc;


	if (!pool) return JDR_PAR;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d101      	bne.n	800381c <jd_prepare+0x18>
 8003818:	2305      	movs	r3, #5
 800381a:	e2a4      	b.n	8003d66 <jd_prepare+0x562>

	jd->pool = pool;		/* Work memroy */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	669a      	str	r2, [r3, #104]	; 0x68
	jd->sz_pool = sz_pool;	/* Size of given work memory */
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	887a      	ldrh	r2, [r7, #2]
 8003826:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	jd->infunc = infunc;	/* Stream input function */
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	671a      	str	r2, [r3, #112]	; 0x70
	jd->device = dev;		/* I/O device identifier */
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003834:	675a      	str	r2, [r3, #116]	; 0x74
	jd->nrst = 0;			/* No restart interval (default) */
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	835a      	strh	r2, [r3, #26]

	for (i = 0; i < 2; i++) {	/* Nulls pointers */
 800383c:	2300      	movs	r3, #0
 800383e:	847b      	strh	r3, [r7, #34]	; 0x22
 8003840:	e026      	b.n	8003890 <jd_prepare+0x8c>
		for (j = 0; j < 2; j++) {
 8003842:	2300      	movs	r3, #0
 8003844:	843b      	strh	r3, [r7, #32]
 8003846:	e01d      	b.n	8003884 <jd_prepare+0x80>
			jd->huffbits[i][j] = 0;
 8003848:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 800384a:	8c3a      	ldrh	r2, [r7, #32]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	0049      	lsls	r1, r1, #1
 8003850:	440a      	add	r2, r1
 8003852:	3208      	adds	r2, #8
 8003854:	2100      	movs	r1, #0
 8003856:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			jd->huffcode[i][j] = 0;
 800385a:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 800385c:	8c3a      	ldrh	r2, [r7, #32]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	0049      	lsls	r1, r1, #1
 8003862:	440a      	add	r2, r1
 8003864:	320c      	adds	r2, #12
 8003866:	2100      	movs	r1, #0
 8003868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			jd->huffdata[i][j] = 0;
 800386c:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 800386e:	8c3a      	ldrh	r2, [r7, #32]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	0049      	lsls	r1, r1, #1
 8003874:	440a      	add	r2, r1
 8003876:	3210      	adds	r2, #16
 8003878:	2100      	movs	r1, #0
 800387a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (j = 0; j < 2; j++) {
 800387e:	8c3b      	ldrh	r3, [r7, #32]
 8003880:	3301      	adds	r3, #1
 8003882:	843b      	strh	r3, [r7, #32]
 8003884:	8c3b      	ldrh	r3, [r7, #32]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d9de      	bls.n	8003848 <jd_prepare+0x44>
	for (i = 0; i < 2; i++) {	/* Nulls pointers */
 800388a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800388c:	3301      	adds	r3, #1
 800388e:	847b      	strh	r3, [r7, #34]	; 0x22
 8003890:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003892:	2b01      	cmp	r3, #1
 8003894:	d9d5      	bls.n	8003842 <jd_prepare+0x3e>
		}
	}
	for (i = 0; i < 4; jd->qttbl[i++] = 0) ;
 8003896:	2300      	movs	r3, #0
 8003898:	847b      	strh	r3, [r7, #34]	; 0x22
 800389a:	e008      	b.n	80038ae <jd_prepare+0xaa>
 800389c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800389e:	1c5a      	adds	r2, r3, #1
 80038a0:	847a      	strh	r2, [r7, #34]	; 0x22
 80038a2:	461a      	mov	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	3214      	adds	r2, #20
 80038a8:	2100      	movs	r1, #0
 80038aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80038ae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d9f3      	bls.n	800389c <jd_prepare+0x98>

	jd->inbuf = seg = alloc_pool(jd, JD_SZBUF);		/* Allocate stream input buffer */
 80038b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f7fe fe66 	bl	800258a <alloc_pool>
 80038be:	61b8      	str	r0, [r7, #24]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	609a      	str	r2, [r3, #8]
	if (!seg) return JDR_MEM1;
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <jd_prepare+0xcc>
 80038cc:	2303      	movs	r3, #3
 80038ce:	e24a      	b.n	8003d66 <jd_prepare+0x562>

	if (jd->infunc(jd, seg, 2) != 2) return JDR_INP;/* Check SOI marker */
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d4:	2202      	movs	r2, #2
 80038d6:	69b9      	ldr	r1, [r7, #24]
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	4798      	blx	r3
 80038dc:	4603      	mov	r3, r0
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d001      	beq.n	80038e6 <jd_prepare+0xe2>
 80038e2:	2302      	movs	r3, #2
 80038e4:	e23f      	b.n	8003d66 <jd_prepare+0x562>
	if (LDB_WORD(seg) != 0xFFD8) return JDR_FMT1;	/* Err: SOI is not detected */
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	021b      	lsls	r3, r3, #8
 80038ec:	b21a      	sxth	r2, r3
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	3301      	adds	r3, #1
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	b21b      	sxth	r3, r3
 80038f6:	4313      	orrs	r3, r2
 80038f8:	b21b      	sxth	r3, r3
 80038fa:	f113 0f28 	cmn.w	r3, #40	; 0x28
 80038fe:	d001      	beq.n	8003904 <jd_prepare+0x100>
 8003900:	2306      	movs	r3, #6
 8003902:	e230      	b.n	8003d66 <jd_prepare+0x562>
	ofs = 2;
 8003904:	2302      	movs	r3, #2
 8003906:	627b      	str	r3, [r7, #36]	; 0x24

	for (;;) {
		/* Get a JPEG marker */
		if (jd->infunc(jd, seg, 4) != 4) return JDR_INP;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800390c:	2204      	movs	r2, #4
 800390e:	69b9      	ldr	r1, [r7, #24]
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	4798      	blx	r3
 8003914:	4603      	mov	r3, r0
 8003916:	2b04      	cmp	r3, #4
 8003918:	d001      	beq.n	800391e <jd_prepare+0x11a>
 800391a:	2302      	movs	r3, #2
 800391c:	e223      	b.n	8003d66 <jd_prepare+0x562>
		marker = LDB_WORD(seg);		/* Marker */
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	021b      	lsls	r3, r3, #8
 8003924:	b21a      	sxth	r2, r3
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	3301      	adds	r3, #1
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	b21b      	sxth	r3, r3
 800392e:	4313      	orrs	r3, r2
 8003930:	b21b      	sxth	r3, r3
 8003932:	82fb      	strh	r3, [r7, #22]
		len = LDB_WORD(seg + 2);	/* Length field */
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	3302      	adds	r3, #2
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	021b      	lsls	r3, r3, #8
 800393c:	b21a      	sxth	r2, r3
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	3303      	adds	r3, #3
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	b21b      	sxth	r3, r3
 8003946:	4313      	orrs	r3, r2
 8003948:	b21b      	sxth	r3, r3
 800394a:	83fb      	strh	r3, [r7, #30]
		if (len <= 2 || (marker >> 8) != 0xFF) return JDR_FMT1;
 800394c:	8bfb      	ldrh	r3, [r7, #30]
 800394e:	2b02      	cmp	r3, #2
 8003950:	d904      	bls.n	800395c <jd_prepare+0x158>
 8003952:	8afb      	ldrh	r3, [r7, #22]
 8003954:	0a1b      	lsrs	r3, r3, #8
 8003956:	b29b      	uxth	r3, r3
 8003958:	2bff      	cmp	r3, #255	; 0xff
 800395a:	d001      	beq.n	8003960 <jd_prepare+0x15c>
 800395c:	2306      	movs	r3, #6
 800395e:	e202      	b.n	8003d66 <jd_prepare+0x562>
		len -= 2;		/* Content size excluding length field */
 8003960:	8bfb      	ldrh	r3, [r7, #30]
 8003962:	3b02      	subs	r3, #2
 8003964:	83fb      	strh	r3, [r7, #30]
		ofs += 4 + len;	/* Number of bytes loaded */
 8003966:	8bfa      	ldrh	r2, [r7, #30]
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	4413      	add	r3, r2
 800396c:	3304      	adds	r3, #4
 800396e:	627b      	str	r3, [r7, #36]	; 0x24

		switch (marker & 0xFF) {
 8003970:	8afb      	ldrh	r3, [r7, #22]
 8003972:	b2db      	uxtb	r3, r3
 8003974:	3bc0      	subs	r3, #192	; 0xc0
 8003976:	2b1d      	cmp	r3, #29
 8003978:	f200 81e3 	bhi.w	8003d42 <jd_prepare+0x53e>
 800397c:	a201      	add	r2, pc, #4	; (adr r2, 8003984 <jd_prepare+0x180>)
 800397e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003982:	bf00      	nop
 8003984:	080039fd 	.word	0x080039fd
 8003988:	08003d3f 	.word	0x08003d3f
 800398c:	08003d3f 	.word	0x08003d3f
 8003990:	08003d3f 	.word	0x08003d3f
 8003994:	08003b39 	.word	0x08003b39
 8003998:	08003d3f 	.word	0x08003d3f
 800399c:	08003d3f 	.word	0x08003d3f
 80039a0:	08003d3f 	.word	0x08003d3f
 80039a4:	08003d43 	.word	0x08003d43
 80039a8:	08003d3f 	.word	0x08003d3f
 80039ac:	08003d3f 	.word	0x08003d3f
 80039b0:	08003d3f 	.word	0x08003d3f
 80039b4:	08003d43 	.word	0x08003d43
 80039b8:	08003d3f 	.word	0x08003d3f
 80039bc:	08003d3f 	.word	0x08003d3f
 80039c0:	08003d3f 	.word	0x08003d3f
 80039c4:	08003d43 	.word	0x08003d43
 80039c8:	08003d43 	.word	0x08003d43
 80039cc:	08003d43 	.word	0x08003d43
 80039d0:	08003d43 	.word	0x08003d43
 80039d4:	08003d43 	.word	0x08003d43
 80039d8:	08003d43 	.word	0x08003d43
 80039dc:	08003d43 	.word	0x08003d43
 80039e0:	08003d43 	.word	0x08003d43
 80039e4:	08003d43 	.word	0x08003d43
 80039e8:	08003d3f 	.word	0x08003d3f
 80039ec:	08003bbd 	.word	0x08003bbd
 80039f0:	08003b7b 	.word	0x08003b7b
 80039f4:	08003d43 	.word	0x08003d43
 80039f8:	08003af7 	.word	0x08003af7
		case 0xC0:	/* SOF0 (baseline JPEG) */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 80039fc:	8bfb      	ldrh	r3, [r7, #30]
 80039fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a02:	d901      	bls.n	8003a08 <jd_prepare+0x204>
 8003a04:	2304      	movs	r3, #4
 8003a06:	e1ae      	b.n	8003d66 <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a0c:	8bfa      	ldrh	r2, [r7, #30]
 8003a0e:	69b9      	ldr	r1, [r7, #24]
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	4798      	blx	r3
 8003a14:	4603      	mov	r3, r0
 8003a16:	461a      	mov	r2, r3
 8003a18:	8bfb      	ldrh	r3, [r7, #30]
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d001      	beq.n	8003a22 <jd_prepare+0x21e>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	e1a1      	b.n	8003d66 <jd_prepare+0x562>

			jd->width = LDB_WORD(seg+3);		/* Image width in unit of pixel */
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	3303      	adds	r3, #3
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	b21a      	sxth	r2, r3
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	3304      	adds	r3, #4
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	b21b      	sxth	r3, r3
 8003a34:	4313      	orrs	r3, r2
 8003a36:	b21b      	sxth	r3, r3
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	839a      	strh	r2, [r3, #28]
			jd->height = LDB_WORD(seg+1);		/* Image height in unit of pixel */
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	3301      	adds	r3, #1
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	021b      	lsls	r3, r3, #8
 8003a46:	b21a      	sxth	r2, r3
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	3302      	adds	r3, #2
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	b21b      	sxth	r3, r3
 8003a50:	4313      	orrs	r3, r2
 8003a52:	b21b      	sxth	r3, r3
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	83da      	strh	r2, [r3, #30]
			if (seg[5] != 3) return JDR_FMT3;	/* Err: Supports only Y/Cb/Cr format */
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	3305      	adds	r3, #5
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	2b03      	cmp	r3, #3
 8003a62:	d001      	beq.n	8003a68 <jd_prepare+0x264>
 8003a64:	2308      	movs	r3, #8
 8003a66:	e17e      	b.n	8003d66 <jd_prepare+0x562>

			/* Check three image components */
			for (i = 0; i < 3; i++) {
 8003a68:	2300      	movs	r3, #0
 8003a6a:	847b      	strh	r3, [r7, #34]	; 0x22
 8003a6c:	e03f      	b.n	8003aee <jd_prepare+0x2ea>
				b = seg[7 + 3 * i];							/* Get sampling factor */
 8003a6e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003a70:	4613      	mov	r3, r2
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	4413      	add	r3, r2
 8003a76:	3307      	adds	r3, #7
 8003a78:	461a      	mov	r2, r3
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	747b      	strb	r3, [r7, #17]
				if (!i) {	/* Y component */
 8003a82:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d116      	bne.n	8003ab6 <jd_prepare+0x2b2>
					if (b != 0x11 && b != 0x22 && b != 0x21) {	/* Check sampling factor */
 8003a88:	7c7b      	ldrb	r3, [r7, #17]
 8003a8a:	2b11      	cmp	r3, #17
 8003a8c:	d007      	beq.n	8003a9e <jd_prepare+0x29a>
 8003a8e:	7c7b      	ldrb	r3, [r7, #17]
 8003a90:	2b22      	cmp	r3, #34	; 0x22
 8003a92:	d004      	beq.n	8003a9e <jd_prepare+0x29a>
 8003a94:	7c7b      	ldrb	r3, [r7, #17]
 8003a96:	2b21      	cmp	r3, #33	; 0x21
 8003a98:	d001      	beq.n	8003a9e <jd_prepare+0x29a>
						return JDR_FMT3;					/* Err: Supports only 4:4:4, 4:2:0 or 4:2:2 */
 8003a9a:	2308      	movs	r3, #8
 8003a9c:	e163      	b.n	8003d66 <jd_prepare+0x562>
					}
					jd->msx = b >> 4; jd->msy = b & 15;		/* Size of MCU [blocks] */
 8003a9e:	7c7b      	ldrb	r3, [r7, #17]
 8003aa0:	091b      	lsrs	r3, r3, #4
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	739a      	strb	r2, [r3, #14]
 8003aa8:	7c7b      	ldrb	r3, [r7, #17]
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	73da      	strb	r2, [r3, #15]
 8003ab4:	e004      	b.n	8003ac0 <jd_prepare+0x2bc>
				} else {	/* Cb/Cr component */
					if (b != 0x11) return JDR_FMT3;			/* Err: Sampling factor of Cr/Cb must be 1 */
 8003ab6:	7c7b      	ldrb	r3, [r7, #17]
 8003ab8:	2b11      	cmp	r3, #17
 8003aba:	d001      	beq.n	8003ac0 <jd_prepare+0x2bc>
 8003abc:	2308      	movs	r3, #8
 8003abe:	e152      	b.n	8003d66 <jd_prepare+0x562>
				}
				b = seg[8 + 3 * i];							/* Get dequantizer table ID for this component */
 8003ac0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	4413      	add	r3, r2
 8003ac8:	3308      	adds	r3, #8
 8003aca:	461a      	mov	r2, r3
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	4413      	add	r3, r2
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	747b      	strb	r3, [r7, #17]
				if (b > 3) return JDR_FMT3;					/* Err: Invalid ID */
 8003ad4:	7c7b      	ldrb	r3, [r7, #17]
 8003ad6:	2b03      	cmp	r3, #3
 8003ad8:	d901      	bls.n	8003ade <jd_prepare+0x2da>
 8003ada:	2308      	movs	r3, #8
 8003adc:	e143      	b.n	8003d66 <jd_prepare+0x562>
				jd->qtid[i] = b;
 8003ade:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	7c7a      	ldrb	r2, [r7, #17]
 8003ae6:	741a      	strb	r2, [r3, #16]
			for (i = 0; i < 3; i++) {
 8003ae8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003aea:	3301      	adds	r3, #1
 8003aec:	847b      	strh	r3, [r7, #34]	; 0x22
 8003aee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d9bc      	bls.n	8003a6e <jd_prepare+0x26a>
			}
			break;
 8003af4:	e136      	b.n	8003d64 <jd_prepare+0x560>

		case 0xDD:	/* DRI */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8003af6:	8bfb      	ldrh	r3, [r7, #30]
 8003af8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003afc:	d901      	bls.n	8003b02 <jd_prepare+0x2fe>
 8003afe:	2304      	movs	r3, #4
 8003b00:	e131      	b.n	8003d66 <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b06:	8bfa      	ldrh	r2, [r7, #30]
 8003b08:	69b9      	ldr	r1, [r7, #24]
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	4798      	blx	r3
 8003b0e:	4603      	mov	r3, r0
 8003b10:	461a      	mov	r2, r3
 8003b12:	8bfb      	ldrh	r3, [r7, #30]
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d001      	beq.n	8003b1c <jd_prepare+0x318>
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e124      	b.n	8003d66 <jd_prepare+0x562>

			/* Get restart interval (MCUs) */
			jd->nrst = LDB_WORD(seg);
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	021b      	lsls	r3, r3, #8
 8003b22:	b21a      	sxth	r2, r3
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	3301      	adds	r3, #1
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	b21b      	sxth	r3, r3
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	b21b      	sxth	r3, r3
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	835a      	strh	r2, [r3, #26]
			break;
 8003b36:	e115      	b.n	8003d64 <jd_prepare+0x560>

		case 0xC4:	/* DHT */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8003b38:	8bfb      	ldrh	r3, [r7, #30]
 8003b3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b3e:	d901      	bls.n	8003b44 <jd_prepare+0x340>
 8003b40:	2304      	movs	r3, #4
 8003b42:	e110      	b.n	8003d66 <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b48:	8bfa      	ldrh	r2, [r7, #30]
 8003b4a:	69b9      	ldr	r1, [r7, #24]
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	4798      	blx	r3
 8003b50:	4603      	mov	r3, r0
 8003b52:	461a      	mov	r2, r3
 8003b54:	8bfb      	ldrh	r3, [r7, #30]
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d001      	beq.n	8003b5e <jd_prepare+0x35a>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e103      	b.n	8003d66 <jd_prepare+0x562>

			/* Create huffman tables */
			rc = create_huffman_tbl(jd, seg, len);
 8003b5e:	8bfb      	ldrh	r3, [r7, #30]
 8003b60:	461a      	mov	r2, r3
 8003b62:	69b9      	ldr	r1, [r7, #24]
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f7fe fd99 	bl	800269c <create_huffman_tbl>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	757b      	strb	r3, [r7, #21]
			if (rc) return rc;
 8003b6e:	7d7b      	ldrb	r3, [r7, #21]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 80f4 	beq.w	8003d5e <jd_prepare+0x55a>
 8003b76:	7d7b      	ldrb	r3, [r7, #21]
 8003b78:	e0f5      	b.n	8003d66 <jd_prepare+0x562>
			break;

		case 0xDB:	/* DQT */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8003b7a:	8bfb      	ldrh	r3, [r7, #30]
 8003b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b80:	d901      	bls.n	8003b86 <jd_prepare+0x382>
 8003b82:	2304      	movs	r3, #4
 8003b84:	e0ef      	b.n	8003d66 <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8a:	8bfa      	ldrh	r2, [r7, #30]
 8003b8c:	69b9      	ldr	r1, [r7, #24]
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	4798      	blx	r3
 8003b92:	4603      	mov	r3, r0
 8003b94:	461a      	mov	r2, r3
 8003b96:	8bfb      	ldrh	r3, [r7, #30]
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d001      	beq.n	8003ba0 <jd_prepare+0x39c>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e0e2      	b.n	8003d66 <jd_prepare+0x562>

			/* Create de-quantizer tables */
			rc = create_qt_tbl(jd, seg, len);
 8003ba0:	8bfb      	ldrh	r3, [r7, #30]
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	69b9      	ldr	r1, [r7, #24]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f7fe fd1c 	bl	80025e4 <create_qt_tbl>
 8003bac:	4603      	mov	r3, r0
 8003bae:	757b      	strb	r3, [r7, #21]
			if (rc) return rc;
 8003bb0:	7d7b      	ldrb	r3, [r7, #21]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f000 80d5 	beq.w	8003d62 <jd_prepare+0x55e>
 8003bb8:	7d7b      	ldrb	r3, [r7, #21]
 8003bba:	e0d4      	b.n	8003d66 <jd_prepare+0x562>
			break;

		case 0xDA:	/* SOS */
			/* Load segment data */
			if (len > JD_SZBUF) return JDR_MEM2;
 8003bbc:	8bfb      	ldrh	r3, [r7, #30]
 8003bbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bc2:	d901      	bls.n	8003bc8 <jd_prepare+0x3c4>
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	e0ce      	b.n	8003d66 <jd_prepare+0x562>
			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bcc:	8bfa      	ldrh	r2, [r7, #30]
 8003bce:	69b9      	ldr	r1, [r7, #24]
 8003bd0:	68f8      	ldr	r0, [r7, #12]
 8003bd2:	4798      	blx	r3
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	8bfb      	ldrh	r3, [r7, #30]
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d001      	beq.n	8003be2 <jd_prepare+0x3de>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e0c1      	b.n	8003d66 <jd_prepare+0x562>

			if (!jd->width || !jd->height) return JDR_FMT1;	/* Err: Invalid image size */
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8b9b      	ldrh	r3, [r3, #28]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <jd_prepare+0x3ee>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8bdb      	ldrh	r3, [r3, #30]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <jd_prepare+0x3f2>
 8003bf2:	2306      	movs	r3, #6
 8003bf4:	e0b7      	b.n	8003d66 <jd_prepare+0x562>

			if (seg[0] != 3) return JDR_FMT3;				/* Err: Supports only three color components format */
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d001      	beq.n	8003c02 <jd_prepare+0x3fe>
 8003bfe:	2308      	movs	r3, #8
 8003c00:	e0b1      	b.n	8003d66 <jd_prepare+0x562>

			/* Check if all tables corresponding to each components have been loaded */
			for (i = 0; i < 3; i++) {
 8003c02:	2300      	movs	r3, #0
 8003c04:	847b      	strh	r3, [r7, #34]	; 0x22
 8003c06:	e036      	b.n	8003c76 <jd_prepare+0x472>
				b = seg[2 + 2 * i];	/* Get huffman table ID */
 8003c08:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	461a      	mov	r2, r3
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	4413      	add	r3, r2
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	747b      	strb	r3, [r7, #17]
				if (b != 0x00 && b != 0x11)	return JDR_FMT3;	/* Err: Different table number for DC/AC element */
 8003c18:	7c7b      	ldrb	r3, [r7, #17]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d004      	beq.n	8003c28 <jd_prepare+0x424>
 8003c1e:	7c7b      	ldrb	r3, [r7, #17]
 8003c20:	2b11      	cmp	r3, #17
 8003c22:	d001      	beq.n	8003c28 <jd_prepare+0x424>
 8003c24:	2308      	movs	r3, #8
 8003c26:	e09e      	b.n	8003d66 <jd_prepare+0x562>
				b = i ? 1 : 0;
 8003c28:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	bf14      	ite	ne
 8003c2e:	2301      	movne	r3, #1
 8003c30:	2300      	moveq	r3, #0
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	747b      	strb	r3, [r7, #17]
				if (!jd->huffbits[b][0] || !jd->huffbits[b][1]) {	/* Check dc/ac huffman table for this component */
 8003c36:	7c7a      	ldrb	r2, [r7, #17]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	3204      	adds	r2, #4
 8003c3c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d006      	beq.n	8003c52 <jd_prepare+0x44e>
 8003c44:	7c7b      	ldrb	r3, [r7, #17]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	4413      	add	r3, r2
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <jd_prepare+0x452>
					return JDR_FMT1;					/* Err: Nnot loaded */
 8003c52:	2306      	movs	r3, #6
 8003c54:	e087      	b.n	8003d66 <jd_prepare+0x562>
				}
				if (!jd->qttbl[jd->qtid[i]]) {			/* Check dequantizer table for this component */
 8003c56:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	7c1b      	ldrb	r3, [r3, #16]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	3214      	adds	r2, #20
 8003c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d101      	bne.n	8003c70 <jd_prepare+0x46c>
					return JDR_FMT1;					/* Err: Not loaded */
 8003c6c:	2306      	movs	r3, #6
 8003c6e:	e07a      	b.n	8003d66 <jd_prepare+0x562>
			for (i = 0; i < 3; i++) {
 8003c70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003c72:	3301      	adds	r3, #1
 8003c74:	847b      	strh	r3, [r7, #34]	; 0x22
 8003c76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d9c5      	bls.n	8003c08 <jd_prepare+0x404>
				}
			}

			/* Allocate working buffer for MCU and RGB */
			n = jd->msy * jd->msx;						/* Number of Y blocks in the MCU */
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	7bdb      	ldrb	r3, [r3, #15]
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	7b9b      	ldrb	r3, [r3, #14]
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	fb12 f303 	smulbb	r3, r2, r3
 8003c8c:	827b      	strh	r3, [r7, #18]
			if (!n) return JDR_FMT1;					/* Err: SOF0 has not been loaded */
 8003c8e:	8a7b      	ldrh	r3, [r7, #18]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <jd_prepare+0x494>
 8003c94:	2306      	movs	r3, #6
 8003c96:	e066      	b.n	8003d66 <jd_prepare+0x562>
			len = n * 64 * 2 + 64;						/* Allocate buffer for IDCT and RGB output */
 8003c98:	8a7b      	ldrh	r3, [r7, #18]
 8003c9a:	01db      	lsls	r3, r3, #7
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3340      	adds	r3, #64	; 0x40
 8003ca0:	83fb      	strh	r3, [r7, #30]
			if (len < 256) len = 256;					/* but at least 256 byte is required for IDCT */
 8003ca2:	8bfb      	ldrh	r3, [r7, #30]
 8003ca4:	2bff      	cmp	r3, #255	; 0xff
 8003ca6:	d802      	bhi.n	8003cae <jd_prepare+0x4aa>
 8003ca8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cac:	83fb      	strh	r3, [r7, #30]
			jd->workbuf = alloc_pool(jd, len);			/* and it may occupy a part of following MCU working buffer for RGB output */
 8003cae:	8bfb      	ldrh	r3, [r7, #30]
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f7fe fc69 	bl	800258a <alloc_pool>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	661a      	str	r2, [r3, #96]	; 0x60
			if (!jd->workbuf) return JDR_MEM1;			/* Err: not enough memory */
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <jd_prepare+0x4c6>
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e04d      	b.n	8003d66 <jd_prepare+0x562>
			jd->mcubuf = (uint8_t*)alloc_pool(jd, (uint16_t)((n + 2) * 64));	/* Allocate MCU working buffer */
 8003cca:	8a7b      	ldrh	r3, [r7, #18]
 8003ccc:	3302      	adds	r3, #2
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	019b      	lsls	r3, r3, #6
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f7fe fc57 	bl	800258a <alloc_pool>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	665a      	str	r2, [r3, #100]	; 0x64
			if (!jd->mcubuf) return JDR_MEM1;			/* Err: not enough memory */
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <jd_prepare+0x4ea>
 8003cea:	2303      	movs	r3, #3
 8003cec:	e03b      	b.n	8003d66 <jd_prepare+0x562>

			/* Pre-load the JPEG data to extract it from the bit stream */
			jd->dptr = seg; jd->dctr = 0; jd->dmsk = 0;	/* Prepare to read bit stream */
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	605a      	str	r2, [r3, #4]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	801a      	strh	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	731a      	strb	r2, [r3, #12]
			if (ofs %= JD_SZBUF) {						/* Align read offset to JD_SZBUF */
 8003d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d06:	627b      	str	r3, [r7, #36]	; 0x24
 8003d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d015      	beq.n	8003d3a <jd_prepare+0x536>
				jd->dctr = jd->infunc(jd, seg + ofs, (uint16_t)(JD_SZBUF - ofs));
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d12:	69b9      	ldr	r1, [r7, #24]
 8003d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d16:	4411      	add	r1, r2
 8003d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d1a:	b292      	uxth	r2, r2
 8003d1c:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8003d20:	b292      	uxth	r2, r2
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	4798      	blx	r3
 8003d26:	4603      	mov	r3, r0
 8003d28:	461a      	mov	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	801a      	strh	r2, [r3, #0]
				jd->dptr = seg + ofs - 1;
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	3b01      	subs	r3, #1
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	441a      	add	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	605a      	str	r2, [r3, #4]
			}

			return JDR_OK;		/* Initialization succeeded. Ready to decompress the JPEG image. */
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	e013      	b.n	8003d66 <jd_prepare+0x562>
		case 0xCB:	/* SOF11 */
		case 0xCD:	/* SOF13 */
		case 0xCE:	/* SOF14 */
		case 0xCF:	/* SOF15 */
		case 0xD9:	/* EOI */
			return JDR_FMT3;	/* Unsuppoted JPEG standard (may be progressive JPEG) */
 8003d3e:	2308      	movs	r3, #8
 8003d40:	e011      	b.n	8003d66 <jd_prepare+0x562>

		default:	/* Unknown segment (comment, exif or etc..) */
			/* Skip segment data */
			if (jd->infunc(jd, 0, len) != len) {	/* Null pointer specifies to skip bytes of stream */
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d46:	8bfa      	ldrh	r2, [r7, #30]
 8003d48:	2100      	movs	r1, #0
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	4798      	blx	r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	461a      	mov	r2, r3
 8003d52:	8bfb      	ldrh	r3, [r7, #30]
 8003d54:	4293      	cmp	r3, r2
 8003d56:	f43f add7 	beq.w	8003908 <jd_prepare+0x104>
				return JDR_INP;
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e003      	b.n	8003d66 <jd_prepare+0x562>
			break;
 8003d5e:	bf00      	nop
 8003d60:	e5d2      	b.n	8003908 <jd_prepare+0x104>
			break;
 8003d62:	bf00      	nop
		if (jd->infunc(jd, seg, 4) != 4) return JDR_INP;
 8003d64:	e5d0      	b.n	8003908 <jd_prepare+0x104>
			}
		}
	}
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3728      	adds	r7, #40	; 0x28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop

08003d70 <jd_decomp>:
JRESULT jd_decomp (
	JDEC* jd,								/* Initialized decompression object */
	uint16_t (*outfunc)(JDEC*, void*, JRECT*),	/* RGB output function */
	uint8_t scale							/* Output de-scaling factor (0 to 3) */
)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	71fb      	strb	r3, [r7, #7]
	uint16_t x, y, mx, my;
	uint16_t rst, rsc;
	JRESULT rc;


	if (scale > (JD_USE_SCALE ? 3 : 0)) return JDR_PAR;
 8003d7e:	79fb      	ldrb	r3, [r7, #7]
 8003d80:	2b03      	cmp	r3, #3
 8003d82:	d901      	bls.n	8003d88 <jd_decomp+0x18>
 8003d84:	2305      	movs	r3, #5
 8003d86:	e06a      	b.n	8003e5e <jd_decomp+0xee>
	jd->scale = scale;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	79fa      	ldrb	r2, [r7, #7]
 8003d8c:	735a      	strb	r2, [r3, #13]

	mx = jd->msx * 8; my = jd->msy * 8;			/* Size of the MCU (pixel) */
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	7b9b      	ldrb	r3, [r3, #14]
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	82bb      	strh	r3, [r7, #20]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	7bdb      	ldrb	r3, [r3, #15]
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	827b      	strh	r3, [r7, #18]

	jd->dcv[2] = jd->dcv[1] = jd->dcv[0] = 0;	/* Initialize DC values */
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	829a      	strh	r2, [r3, #20]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	82da      	strh	r2, [r3, #22]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	831a      	strh	r2, [r3, #24]
	rst = rsc = 0;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	833b      	strh	r3, [r7, #24]
 8003dc0:	8b3b      	ldrh	r3, [r7, #24]
 8003dc2:	837b      	strh	r3, [r7, #26]

	rc = JDR_OK;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	75fb      	strb	r3, [r7, #23]
	for (y = 0; y < jd->height; y += my) {		/* Vertical loop of MCUs */
 8003dc8:	2300      	movs	r3, #0
 8003dca:	83bb      	strh	r3, [r7, #28]
 8003dcc:	e041      	b.n	8003e52 <jd_decomp+0xe2>
		for (x = 0; x < jd->width; x += mx) {	/* Horizontal loop of MCUs */
 8003dce:	2300      	movs	r3, #0
 8003dd0:	83fb      	strh	r3, [r7, #30]
 8003dd2:	e035      	b.n	8003e40 <jd_decomp+0xd0>
			if (jd->nrst && rst++ == jd->nrst) {	/* Process restart interval if enabled */
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	8b5b      	ldrh	r3, [r3, #26]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d016      	beq.n	8003e0a <jd_decomp+0x9a>
 8003ddc:	8b7b      	ldrh	r3, [r7, #26]
 8003dde:	1c5a      	adds	r2, r3, #1
 8003de0:	837a      	strh	r2, [r7, #26]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	8b52      	ldrh	r2, [r2, #26]
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d10f      	bne.n	8003e0a <jd_decomp+0x9a>
				rc = restart(jd, rsc++);
 8003dea:	8b3b      	ldrh	r3, [r7, #24]
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	833a      	strh	r2, [r7, #24]
 8003df0:	4619      	mov	r1, r3
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f7ff fc9e 	bl	8003734 <restart>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	75fb      	strb	r3, [r7, #23]
				if (rc != JDR_OK) return rc;
 8003dfc:	7dfb      	ldrb	r3, [r7, #23]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <jd_decomp+0x96>
 8003e02:	7dfb      	ldrb	r3, [r7, #23]
 8003e04:	e02b      	b.n	8003e5e <jd_decomp+0xee>
				rst = 1;
 8003e06:	2301      	movs	r3, #1
 8003e08:	837b      	strh	r3, [r7, #26]
			}
			rc = mcu_load(jd);					/* Load an MCU (decompress huffman coded stream and apply IDCT) */
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f7ff f800 	bl	8002e10 <mcu_load>
 8003e10:	4603      	mov	r3, r0
 8003e12:	75fb      	strb	r3, [r7, #23]
			if (rc != JDR_OK) return rc;
 8003e14:	7dfb      	ldrb	r3, [r7, #23]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <jd_decomp+0xae>
 8003e1a:	7dfb      	ldrb	r3, [r7, #23]
 8003e1c:	e01f      	b.n	8003e5e <jd_decomp+0xee>
			rc = mcu_output(jd, outfunc, x, y);	/* Output the MCU (color space conversion, scaling and output) */
 8003e1e:	8bbb      	ldrh	r3, [r7, #28]
 8003e20:	8bfa      	ldrh	r2, [r7, #30]
 8003e22:	68b9      	ldr	r1, [r7, #8]
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f7ff f937 	bl	8003098 <mcu_output>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	75fb      	strb	r3, [r7, #23]
			if (rc != JDR_OK) return rc;
 8003e2e:	7dfb      	ldrb	r3, [r7, #23]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <jd_decomp+0xc8>
 8003e34:	7dfb      	ldrb	r3, [r7, #23]
 8003e36:	e012      	b.n	8003e5e <jd_decomp+0xee>
		for (x = 0; x < jd->width; x += mx) {	/* Horizontal loop of MCUs */
 8003e38:	8bfa      	ldrh	r2, [r7, #30]
 8003e3a:	8abb      	ldrh	r3, [r7, #20]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	83fb      	strh	r3, [r7, #30]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8b9b      	ldrh	r3, [r3, #28]
 8003e44:	8bfa      	ldrh	r2, [r7, #30]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d3c4      	bcc.n	8003dd4 <jd_decomp+0x64>
	for (y = 0; y < jd->height; y += my) {		/* Vertical loop of MCUs */
 8003e4a:	8bba      	ldrh	r2, [r7, #28]
 8003e4c:	8a7b      	ldrh	r3, [r7, #18]
 8003e4e:	4413      	add	r3, r2
 8003e50:	83bb      	strh	r3, [r7, #28]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8bdb      	ldrh	r3, [r3, #30]
 8003e56:	8bba      	ldrh	r2, [r7, #28]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d3b8      	bcc.n	8003dce <jd_decomp+0x5e>
		}
	}

	return rc;
 8003e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3720      	adds	r7, #32
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e6a:	2003      	movs	r0, #3
 8003e6c:	f000 f94c 	bl	8004108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e70:	2000      	movs	r0, #0
 8003e72:	f000 f805 	bl	8003e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e76:	f7fd ff0d 	bl	8001c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e88:	4b12      	ldr	r3, [pc, #72]	; (8003ed4 <HAL_InitTick+0x54>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4b12      	ldr	r3, [pc, #72]	; (8003ed8 <HAL_InitTick+0x58>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	4619      	mov	r1, r3
 8003e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 f967 	bl	8004172 <HAL_SYSTICK_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e00e      	b.n	8003ecc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b0f      	cmp	r3, #15
 8003eb2:	d80a      	bhi.n	8003eca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	6879      	ldr	r1, [r7, #4]
 8003eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ebc:	f000 f92f 	bl	800411e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ec0:	4a06      	ldr	r2, [pc, #24]	; (8003edc <HAL_InitTick+0x5c>)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	e000      	b.n	8003ecc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3708      	adds	r7, #8
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	20000000 	.word	0x20000000
 8003ed8:	20000008 	.word	0x20000008
 8003edc:	20000004 	.word	0x20000004

08003ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ee4:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <HAL_IncTick+0x20>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	4b06      	ldr	r3, [pc, #24]	; (8003f04 <HAL_IncTick+0x24>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4413      	add	r3, r2
 8003ef0:	4a04      	ldr	r2, [pc, #16]	; (8003f04 <HAL_IncTick+0x24>)
 8003ef2:	6013      	str	r3, [r2, #0]
}
 8003ef4:	bf00      	nop
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	20000008 	.word	0x20000008
 8003f04:	20001490 	.word	0x20001490

08003f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8003f0c:	4b03      	ldr	r3, [pc, #12]	; (8003f1c <HAL_GetTick+0x14>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	20001490 	.word	0x20001490

08003f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f28:	f7ff ffee 	bl	8003f08 <HAL_GetTick>
 8003f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f38:	d005      	beq.n	8003f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f3a:	4b0a      	ldr	r3, [pc, #40]	; (8003f64 <HAL_Delay+0x44>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	4413      	add	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f46:	bf00      	nop
 8003f48:	f7ff ffde 	bl	8003f08 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d8f7      	bhi.n	8003f48 <HAL_Delay+0x28>
  {
  }
}
 8003f58:	bf00      	nop
 8003f5a:	bf00      	nop
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	20000008 	.word	0x20000008

08003f68 <__NVIC_SetPriorityGrouping>:
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f003 0307 	and.w	r3, r3, #7
 8003f76:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f78:	4b0b      	ldr	r3, [pc, #44]	; (8003fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f84:	4013      	ands	r3, r2
 8003f86:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003f90:	4b06      	ldr	r3, [pc, #24]	; (8003fac <__NVIC_SetPriorityGrouping+0x44>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f96:	4a04      	ldr	r2, [pc, #16]	; (8003fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	60d3      	str	r3, [r2, #12]
}
 8003f9c:	bf00      	nop
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	e000ed00 	.word	0xe000ed00
 8003fac:	05fa0000 	.word	0x05fa0000

08003fb0 <__NVIC_GetPriorityGrouping>:
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fb4:	4b04      	ldr	r3, [pc, #16]	; (8003fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	0a1b      	lsrs	r3, r3, #8
 8003fba:	f003 0307 	and.w	r3, r3, #7
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	e000ed00 	.word	0xe000ed00

08003fcc <__NVIC_EnableIRQ>:
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	db0b      	blt.n	8003ff6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fde:	79fb      	ldrb	r3, [r7, #7]
 8003fe0:	f003 021f 	and.w	r2, r3, #31
 8003fe4:	4907      	ldr	r1, [pc, #28]	; (8004004 <__NVIC_EnableIRQ+0x38>)
 8003fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fea:	095b      	lsrs	r3, r3, #5
 8003fec:	2001      	movs	r0, #1
 8003fee:	fa00 f202 	lsl.w	r2, r0, r2
 8003ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	e000e100 	.word	0xe000e100

08004008 <__NVIC_SetPriority>:
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	6039      	str	r1, [r7, #0]
 8004012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004018:	2b00      	cmp	r3, #0
 800401a:	db0a      	blt.n	8004032 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	b2da      	uxtb	r2, r3
 8004020:	490c      	ldr	r1, [pc, #48]	; (8004054 <__NVIC_SetPriority+0x4c>)
 8004022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004026:	0112      	lsls	r2, r2, #4
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	440b      	add	r3, r1
 800402c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004030:	e00a      	b.n	8004048 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	b2da      	uxtb	r2, r3
 8004036:	4908      	ldr	r1, [pc, #32]	; (8004058 <__NVIC_SetPriority+0x50>)
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	f003 030f 	and.w	r3, r3, #15
 800403e:	3b04      	subs	r3, #4
 8004040:	0112      	lsls	r2, r2, #4
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	440b      	add	r3, r1
 8004046:	761a      	strb	r2, [r3, #24]
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	e000e100 	.word	0xe000e100
 8004058:	e000ed00 	.word	0xe000ed00

0800405c <NVIC_EncodePriority>:
{
 800405c:	b480      	push	{r7}
 800405e:	b089      	sub	sp, #36	; 0x24
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f1c3 0307 	rsb	r3, r3, #7
 8004076:	2b04      	cmp	r3, #4
 8004078:	bf28      	it	cs
 800407a:	2304      	movcs	r3, #4
 800407c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3304      	adds	r3, #4
 8004082:	2b06      	cmp	r3, #6
 8004084:	d902      	bls.n	800408c <NVIC_EncodePriority+0x30>
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	3b03      	subs	r3, #3
 800408a:	e000      	b.n	800408e <NVIC_EncodePriority+0x32>
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004090:	f04f 32ff 	mov.w	r2, #4294967295
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43da      	mvns	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	401a      	ands	r2, r3
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040a4:	f04f 31ff 	mov.w	r1, #4294967295
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	fa01 f303 	lsl.w	r3, r1, r3
 80040ae:	43d9      	mvns	r1, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b4:	4313      	orrs	r3, r2
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3724      	adds	r7, #36	; 0x24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
	...

080040c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3b01      	subs	r3, #1
 80040d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040d4:	d301      	bcc.n	80040da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040d6:	2301      	movs	r3, #1
 80040d8:	e00f      	b.n	80040fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040da:	4a0a      	ldr	r2, [pc, #40]	; (8004104 <SysTick_Config+0x40>)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3b01      	subs	r3, #1
 80040e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040e2:	210f      	movs	r1, #15
 80040e4:	f04f 30ff 	mov.w	r0, #4294967295
 80040e8:	f7ff ff8e 	bl	8004008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040ec:	4b05      	ldr	r3, [pc, #20]	; (8004104 <SysTick_Config+0x40>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040f2:	4b04      	ldr	r3, [pc, #16]	; (8004104 <SysTick_Config+0x40>)
 80040f4:	2207      	movs	r2, #7
 80040f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	e000e010 	.word	0xe000e010

08004108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f7ff ff29 	bl	8003f68 <__NVIC_SetPriorityGrouping>
}
 8004116:	bf00      	nop
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800411e:	b580      	push	{r7, lr}
 8004120:	b086      	sub	sp, #24
 8004122:	af00      	add	r7, sp, #0
 8004124:	4603      	mov	r3, r0
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	607a      	str	r2, [r7, #4]
 800412a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800412c:	2300      	movs	r3, #0
 800412e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004130:	f7ff ff3e 	bl	8003fb0 <__NVIC_GetPriorityGrouping>
 8004134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	68b9      	ldr	r1, [r7, #8]
 800413a:	6978      	ldr	r0, [r7, #20]
 800413c:	f7ff ff8e 	bl	800405c <NVIC_EncodePriority>
 8004140:	4602      	mov	r2, r0
 8004142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004146:	4611      	mov	r1, r2
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff ff5d 	bl	8004008 <__NVIC_SetPriority>
}
 800414e:	bf00      	nop
 8004150:	3718      	adds	r7, #24
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b082      	sub	sp, #8
 800415a:	af00      	add	r7, sp, #0
 800415c:	4603      	mov	r3, r0
 800415e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff ff31 	bl	8003fcc <__NVIC_EnableIRQ>
}
 800416a:	bf00      	nop
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b082      	sub	sp, #8
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f7ff ffa2 	bl	80040c4 <SysTick_Config>
 8004180:	4603      	mov	r3, r0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
	...

0800418c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e054      	b.n	8004248 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	7f5b      	ldrb	r3, [r3, #29]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d105      	bne.n	80041b4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7fc fa76 	bl	80006a0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2202      	movs	r2, #2
 80041b8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	791b      	ldrb	r3, [r3, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10c      	bne.n	80041dc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a22      	ldr	r2, [pc, #136]	; (8004250 <HAL_CRC_Init+0xc4>)
 80041c8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0218 	bic.w	r2, r2, #24
 80041d8:	609a      	str	r2, [r3, #8]
 80041da:	e00c      	b.n	80041f6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6899      	ldr	r1, [r3, #8]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	461a      	mov	r2, r3
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f834 	bl	8004254 <HAL_CRCEx_Polynomial_Set>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e028      	b.n	8004248 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	795b      	ldrb	r3, [r3, #5]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d105      	bne.n	800420a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f04f 32ff 	mov.w	r2, #4294967295
 8004206:	611a      	str	r2, [r3, #16]
 8004208:	e004      	b.n	8004214 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6912      	ldr	r2, [r2, #16]
 8004212:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	695a      	ldr	r2, [r3, #20]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	699a      	ldr	r2, [r3, #24]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3708      	adds	r7, #8
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	04c11db7 	.word	0x04c11db7

08004254 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004260:	2300      	movs	r3, #0
 8004262:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004264:	231f      	movs	r3, #31
 8004266:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004268:	bf00      	nop
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1e5a      	subs	r2, r3, #1
 800426e:	613a      	str	r2, [r7, #16]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d009      	beq.n	8004288 <HAL_CRCEx_Polynomial_Set+0x34>
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f003 031f 	and.w	r3, r3, #31
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0f0      	beq.n	800426a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b18      	cmp	r3, #24
 800428c:	d846      	bhi.n	800431c <HAL_CRCEx_Polynomial_Set+0xc8>
 800428e:	a201      	add	r2, pc, #4	; (adr r2, 8004294 <HAL_CRCEx_Polynomial_Set+0x40>)
 8004290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004294:	08004323 	.word	0x08004323
 8004298:	0800431d 	.word	0x0800431d
 800429c:	0800431d 	.word	0x0800431d
 80042a0:	0800431d 	.word	0x0800431d
 80042a4:	0800431d 	.word	0x0800431d
 80042a8:	0800431d 	.word	0x0800431d
 80042ac:	0800431d 	.word	0x0800431d
 80042b0:	0800431d 	.word	0x0800431d
 80042b4:	08004311 	.word	0x08004311
 80042b8:	0800431d 	.word	0x0800431d
 80042bc:	0800431d 	.word	0x0800431d
 80042c0:	0800431d 	.word	0x0800431d
 80042c4:	0800431d 	.word	0x0800431d
 80042c8:	0800431d 	.word	0x0800431d
 80042cc:	0800431d 	.word	0x0800431d
 80042d0:	0800431d 	.word	0x0800431d
 80042d4:	08004305 	.word	0x08004305
 80042d8:	0800431d 	.word	0x0800431d
 80042dc:	0800431d 	.word	0x0800431d
 80042e0:	0800431d 	.word	0x0800431d
 80042e4:	0800431d 	.word	0x0800431d
 80042e8:	0800431d 	.word	0x0800431d
 80042ec:	0800431d 	.word	0x0800431d
 80042f0:	0800431d 	.word	0x0800431d
 80042f4:	080042f9 	.word	0x080042f9
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	2b06      	cmp	r3, #6
 80042fc:	d913      	bls.n	8004326 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004302:	e010      	b.n	8004326 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	2b07      	cmp	r3, #7
 8004308:	d90f      	bls.n	800432a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800430e:	e00c      	b.n	800432a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	2b0f      	cmp	r3, #15
 8004314:	d90b      	bls.n	800432e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800431a:	e008      	b.n	800432e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	75fb      	strb	r3, [r7, #23]
      break;
 8004320:	e006      	b.n	8004330 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004322:	bf00      	nop
 8004324:	e004      	b.n	8004330 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004326:	bf00      	nop
 8004328:	e002      	b.n	8004330 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800432a:	bf00      	nop
 800432c:	e000      	b.n	8004330 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800432e:	bf00      	nop
  }
  if (status == HAL_OK)
 8004330:	7dfb      	ldrb	r3, [r7, #23]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10d      	bne.n	8004352 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f023 0118 	bic.w	r1, r3, #24
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	430a      	orrs	r2, r1
 8004350:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004352:	7dfb      	ldrb	r3, [r7, #23]
}
 8004354:	4618      	mov	r0, r3
 8004356:	371c      	adds	r7, #28
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800436c:	f7ff fdcc 	bl	8003f08 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d101      	bne.n	800437c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e099      	b.n	80044b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 0201 	bic.w	r2, r2, #1
 800439a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800439c:	e00f      	b.n	80043be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800439e:	f7ff fdb3 	bl	8003f08 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b05      	cmp	r3, #5
 80043aa:	d908      	bls.n	80043be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2220      	movs	r2, #32
 80043b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2203      	movs	r2, #3
 80043b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e078      	b.n	80044b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1e8      	bne.n	800439e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	4b38      	ldr	r3, [pc, #224]	; (80044b8 <HAL_DMA_Init+0x158>)
 80043d8:	4013      	ands	r3, r2
 80043da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004402:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a1b      	ldr	r3, [r3, #32]
 8004408:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800440a:	697a      	ldr	r2, [r7, #20]
 800440c:	4313      	orrs	r3, r2
 800440e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	2b04      	cmp	r3, #4
 8004416:	d107      	bne.n	8004428 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004420:	4313      	orrs	r3, r2
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	4313      	orrs	r3, r2
 8004426:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	f023 0307 	bic.w	r3, r3, #7
 800443e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	4313      	orrs	r3, r2
 8004448:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	2b04      	cmp	r3, #4
 8004450:	d117      	bne.n	8004482 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	4313      	orrs	r3, r2
 800445a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00e      	beq.n	8004482 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 fa7b 	bl	8004960 <DMA_CheckFifoParam>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d008      	beq.n	8004482 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2240      	movs	r2, #64	; 0x40
 8004474:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800447e:	2301      	movs	r3, #1
 8004480:	e016      	b.n	80044b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 fa32 	bl	80048f4 <DMA_CalcBaseAndBitshift>
 8004490:	4603      	mov	r3, r0
 8004492:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004498:	223f      	movs	r2, #63	; 0x3f
 800449a:	409a      	lsls	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3718      	adds	r7, #24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	e010803f 	.word	0xe010803f

080044bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80044ca:	f7ff fd1d 	bl	8003f08 <HAL_GetTick>
 80044ce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d008      	beq.n	80044ee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2280      	movs	r2, #128	; 0x80
 80044e0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e052      	b.n	8004594 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0216 	bic.w	r2, r2, #22
 80044fc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800450c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d103      	bne.n	800451e <HAL_DMA_Abort+0x62>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800451a:	2b00      	cmp	r3, #0
 800451c:	d007      	beq.n	800452e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0208 	bic.w	r2, r2, #8
 800452c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f022 0201 	bic.w	r2, r2, #1
 800453c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800453e:	e013      	b.n	8004568 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004540:	f7ff fce2 	bl	8003f08 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b05      	cmp	r3, #5
 800454c:	d90c      	bls.n	8004568 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2220      	movs	r2, #32
 8004552:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2203      	movs	r2, #3
 8004558:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e015      	b.n	8004594 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1e4      	bne.n	8004540 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457a:	223f      	movs	r2, #63	; 0x3f
 800457c:	409a      	lsls	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d004      	beq.n	80045ba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2280      	movs	r2, #128	; 0x80
 80045b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e00c      	b.n	80045d4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2205      	movs	r2, #5
 80045be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0201 	bic.w	r2, r2, #1
 80045d0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80045e8:	2300      	movs	r3, #0
 80045ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80045ec:	4b8e      	ldr	r3, [pc, #568]	; (8004828 <HAL_DMA_IRQHandler+0x248>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a8e      	ldr	r2, [pc, #568]	; (800482c <HAL_DMA_IRQHandler+0x24c>)
 80045f2:	fba2 2303 	umull	r2, r3, r2, r3
 80045f6:	0a9b      	lsrs	r3, r3, #10
 80045f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800460a:	2208      	movs	r2, #8
 800460c:	409a      	lsls	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	4013      	ands	r3, r2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d01a      	beq.n	800464c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d013      	beq.n	800464c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0204 	bic.w	r2, r2, #4
 8004632:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004638:	2208      	movs	r2, #8
 800463a:	409a      	lsls	r2, r3
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004644:	f043 0201 	orr.w	r2, r3, #1
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004650:	2201      	movs	r2, #1
 8004652:	409a      	lsls	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4013      	ands	r3, r2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d012      	beq.n	8004682 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00b      	beq.n	8004682 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466e:	2201      	movs	r2, #1
 8004670:	409a      	lsls	r2, r3
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800467a:	f043 0202 	orr.w	r2, r3, #2
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004686:	2204      	movs	r2, #4
 8004688:	409a      	lsls	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4013      	ands	r3, r2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d012      	beq.n	80046b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00b      	beq.n	80046b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a4:	2204      	movs	r2, #4
 80046a6:	409a      	lsls	r2, r3
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b0:	f043 0204 	orr.w	r2, r3, #4
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046bc:	2210      	movs	r2, #16
 80046be:	409a      	lsls	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4013      	ands	r3, r2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d043      	beq.n	8004750 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0308 	and.w	r3, r3, #8
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d03c      	beq.n	8004750 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046da:	2210      	movs	r2, #16
 80046dc:	409a      	lsls	r2, r3
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d018      	beq.n	8004722 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d108      	bne.n	8004710 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	2b00      	cmp	r3, #0
 8004704:	d024      	beq.n	8004750 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	4798      	blx	r3
 800470e:	e01f      	b.n	8004750 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01b      	beq.n	8004750 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	4798      	blx	r3
 8004720:	e016      	b.n	8004750 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d107      	bne.n	8004740 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0208 	bic.w	r2, r2, #8
 800473e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004744:	2b00      	cmp	r3, #0
 8004746:	d003      	beq.n	8004750 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004754:	2220      	movs	r2, #32
 8004756:	409a      	lsls	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	4013      	ands	r3, r2
 800475c:	2b00      	cmp	r3, #0
 800475e:	f000 808f 	beq.w	8004880 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0310 	and.w	r3, r3, #16
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 8087 	beq.w	8004880 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004776:	2220      	movs	r2, #32
 8004778:	409a      	lsls	r2, r3
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b05      	cmp	r3, #5
 8004788:	d136      	bne.n	80047f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0216 	bic.w	r2, r2, #22
 8004798:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695a      	ldr	r2, [r3, #20]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d103      	bne.n	80047ba <HAL_DMA_IRQHandler+0x1da>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d007      	beq.n	80047ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0208 	bic.w	r2, r2, #8
 80047c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ce:	223f      	movs	r2, #63	; 0x3f
 80047d0:	409a      	lsls	r2, r3
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d07e      	beq.n	80048ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	4798      	blx	r3
        }
        return;
 80047f6:	e079      	b.n	80048ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d01d      	beq.n	8004842 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10d      	bne.n	8004830 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004818:	2b00      	cmp	r3, #0
 800481a:	d031      	beq.n	8004880 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	4798      	blx	r3
 8004824:	e02c      	b.n	8004880 <HAL_DMA_IRQHandler+0x2a0>
 8004826:	bf00      	nop
 8004828:	20000000 	.word	0x20000000
 800482c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004834:	2b00      	cmp	r3, #0
 8004836:	d023      	beq.n	8004880 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	4798      	blx	r3
 8004840:	e01e      	b.n	8004880 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10f      	bne.n	8004870 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0210 	bic.w	r2, r2, #16
 800485e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004884:	2b00      	cmp	r3, #0
 8004886:	d032      	beq.n	80048ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d022      	beq.n	80048da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2205      	movs	r2, #5
 8004898:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f022 0201 	bic.w	r2, r2, #1
 80048aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	3301      	adds	r3, #1
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d307      	bcc.n	80048c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1f2      	bne.n	80048ac <HAL_DMA_IRQHandler+0x2cc>
 80048c6:	e000      	b.n	80048ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80048c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d005      	beq.n	80048ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	4798      	blx	r3
 80048ea:	e000      	b.n	80048ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80048ec:	bf00      	nop
    }
  }
}
 80048ee:	3718      	adds	r7, #24
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}

080048f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	b2db      	uxtb	r3, r3
 8004902:	3b10      	subs	r3, #16
 8004904:	4a13      	ldr	r2, [pc, #76]	; (8004954 <DMA_CalcBaseAndBitshift+0x60>)
 8004906:	fba2 2303 	umull	r2, r3, r2, r3
 800490a:	091b      	lsrs	r3, r3, #4
 800490c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800490e:	4a12      	ldr	r2, [pc, #72]	; (8004958 <DMA_CalcBaseAndBitshift+0x64>)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4413      	add	r3, r2
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	461a      	mov	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2b03      	cmp	r3, #3
 8004920:	d908      	bls.n	8004934 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	461a      	mov	r2, r3
 8004928:	4b0c      	ldr	r3, [pc, #48]	; (800495c <DMA_CalcBaseAndBitshift+0x68>)
 800492a:	4013      	ands	r3, r2
 800492c:	1d1a      	adds	r2, r3, #4
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	659a      	str	r2, [r3, #88]	; 0x58
 8004932:	e006      	b.n	8004942 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	461a      	mov	r2, r3
 800493a:	4b08      	ldr	r3, [pc, #32]	; (800495c <DMA_CalcBaseAndBitshift+0x68>)
 800493c:	4013      	ands	r3, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	aaaaaaab 	.word	0xaaaaaaab
 8004958:	08017014 	.word	0x08017014
 800495c:	fffffc00 	.word	0xfffffc00

08004960 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004968:	2300      	movs	r3, #0
 800496a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004970:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d11f      	bne.n	80049ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2b03      	cmp	r3, #3
 800497e:	d856      	bhi.n	8004a2e <DMA_CheckFifoParam+0xce>
 8004980:	a201      	add	r2, pc, #4	; (adr r2, 8004988 <DMA_CheckFifoParam+0x28>)
 8004982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004986:	bf00      	nop
 8004988:	08004999 	.word	0x08004999
 800498c:	080049ab 	.word	0x080049ab
 8004990:	08004999 	.word	0x08004999
 8004994:	08004a2f 	.word	0x08004a2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800499c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d046      	beq.n	8004a32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049a8:	e043      	b.n	8004a32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049b2:	d140      	bne.n	8004a36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049b8:	e03d      	b.n	8004a36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049c2:	d121      	bne.n	8004a08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	2b03      	cmp	r3, #3
 80049c8:	d837      	bhi.n	8004a3a <DMA_CheckFifoParam+0xda>
 80049ca:	a201      	add	r2, pc, #4	; (adr r2, 80049d0 <DMA_CheckFifoParam+0x70>)
 80049cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d0:	080049e1 	.word	0x080049e1
 80049d4:	080049e7 	.word	0x080049e7
 80049d8:	080049e1 	.word	0x080049e1
 80049dc:	080049f9 	.word	0x080049f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	73fb      	strb	r3, [r7, #15]
      break;
 80049e4:	e030      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d025      	beq.n	8004a3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049f6:	e022      	b.n	8004a3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a00:	d11f      	bne.n	8004a42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a06:	e01c      	b.n	8004a42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d903      	bls.n	8004a16 <DMA_CheckFifoParam+0xb6>
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2b03      	cmp	r3, #3
 8004a12:	d003      	beq.n	8004a1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a14:	e018      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	73fb      	strb	r3, [r7, #15]
      break;
 8004a1a:	e015      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00e      	beq.n	8004a46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a2c:	e00b      	b.n	8004a46 <DMA_CheckFifoParam+0xe6>
      break;
 8004a2e:	bf00      	nop
 8004a30:	e00a      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      break;
 8004a32:	bf00      	nop
 8004a34:	e008      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      break;
 8004a36:	bf00      	nop
 8004a38:	e006      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      break;
 8004a3a:	bf00      	nop
 8004a3c:	e004      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      break;
 8004a3e:	bf00      	nop
 8004a40:	e002      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      break;   
 8004a42:	bf00      	nop
 8004a44:	e000      	b.n	8004a48 <DMA_CheckFifoParam+0xe8>
      break;
 8004a46:	bf00      	nop
    }
  } 
  
  return status; 
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3714      	adds	r7, #20
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop

08004a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b089      	sub	sp, #36	; 0x24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004a62:	2300      	movs	r3, #0
 8004a64:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004a66:	2300      	movs	r3, #0
 8004a68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004a72:	2300      	movs	r3, #0
 8004a74:	61fb      	str	r3, [r7, #28]
 8004a76:	e175      	b.n	8004d64 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004a78:	2201      	movs	r2, #1
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	4013      	ands	r3, r2
 8004a8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	f040 8164 	bne.w	8004d5e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f003 0303 	and.w	r3, r3, #3
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d005      	beq.n	8004aae <HAL_GPIO_Init+0x56>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f003 0303 	and.w	r3, r3, #3
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d130      	bne.n	8004b10 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	2203      	movs	r2, #3
 8004aba:	fa02 f303 	lsl.w	r3, r2, r3
 8004abe:	43db      	mvns	r3, r3
 8004ac0:	69ba      	ldr	r2, [r7, #24]
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	005b      	lsls	r3, r3, #1
 8004ace:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69ba      	ldr	r2, [r7, #24]
 8004adc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	43db      	mvns	r3, r3
 8004aee:	69ba      	ldr	r2, [r7, #24]
 8004af0:	4013      	ands	r3, r2
 8004af2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	091b      	lsrs	r3, r3, #4
 8004afa:	f003 0201 	and.w	r2, r3, #1
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f003 0303 	and.w	r3, r3, #3
 8004b18:	2b03      	cmp	r3, #3
 8004b1a:	d017      	beq.n	8004b4c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	2203      	movs	r2, #3
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	43db      	mvns	r3, r3
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	4013      	ands	r3, r2
 8004b32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69ba      	ldr	r2, [r7, #24]
 8004b4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d123      	bne.n	8004ba0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	08da      	lsrs	r2, r3, #3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3208      	adds	r2, #8
 8004b60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	f003 0307 	and.w	r3, r3, #7
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	220f      	movs	r2, #15
 8004b70:	fa02 f303 	lsl.w	r3, r2, r3
 8004b74:	43db      	mvns	r3, r3
 8004b76:	69ba      	ldr	r2, [r7, #24]
 8004b78:	4013      	ands	r3, r2
 8004b7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	691a      	ldr	r2, [r3, #16]
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	08da      	lsrs	r2, r3, #3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	3208      	adds	r2, #8
 8004b9a:	69b9      	ldr	r1, [r7, #24]
 8004b9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	005b      	lsls	r3, r3, #1
 8004baa:	2203      	movs	r2, #3
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f003 0203 	and.w	r2, r3, #3
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f000 80be 	beq.w	8004d5e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004be2:	4b66      	ldr	r3, [pc, #408]	; (8004d7c <HAL_GPIO_Init+0x324>)
 8004be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be6:	4a65      	ldr	r2, [pc, #404]	; (8004d7c <HAL_GPIO_Init+0x324>)
 8004be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bec:	6453      	str	r3, [r2, #68]	; 0x44
 8004bee:	4b63      	ldr	r3, [pc, #396]	; (8004d7c <HAL_GPIO_Init+0x324>)
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004bfa:	4a61      	ldr	r2, [pc, #388]	; (8004d80 <HAL_GPIO_Init+0x328>)
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	089b      	lsrs	r3, r3, #2
 8004c00:	3302      	adds	r3, #2
 8004c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f003 0303 	and.w	r3, r3, #3
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	220f      	movs	r2, #15
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	43db      	mvns	r3, r3
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a58      	ldr	r2, [pc, #352]	; (8004d84 <HAL_GPIO_Init+0x32c>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d037      	beq.n	8004c96 <HAL_GPIO_Init+0x23e>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a57      	ldr	r2, [pc, #348]	; (8004d88 <HAL_GPIO_Init+0x330>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d031      	beq.n	8004c92 <HAL_GPIO_Init+0x23a>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a56      	ldr	r2, [pc, #344]	; (8004d8c <HAL_GPIO_Init+0x334>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d02b      	beq.n	8004c8e <HAL_GPIO_Init+0x236>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a55      	ldr	r2, [pc, #340]	; (8004d90 <HAL_GPIO_Init+0x338>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d025      	beq.n	8004c8a <HAL_GPIO_Init+0x232>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a54      	ldr	r2, [pc, #336]	; (8004d94 <HAL_GPIO_Init+0x33c>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d01f      	beq.n	8004c86 <HAL_GPIO_Init+0x22e>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a53      	ldr	r2, [pc, #332]	; (8004d98 <HAL_GPIO_Init+0x340>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d019      	beq.n	8004c82 <HAL_GPIO_Init+0x22a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a52      	ldr	r2, [pc, #328]	; (8004d9c <HAL_GPIO_Init+0x344>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d013      	beq.n	8004c7e <HAL_GPIO_Init+0x226>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a51      	ldr	r2, [pc, #324]	; (8004da0 <HAL_GPIO_Init+0x348>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d00d      	beq.n	8004c7a <HAL_GPIO_Init+0x222>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a50      	ldr	r2, [pc, #320]	; (8004da4 <HAL_GPIO_Init+0x34c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d007      	beq.n	8004c76 <HAL_GPIO_Init+0x21e>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a4f      	ldr	r2, [pc, #316]	; (8004da8 <HAL_GPIO_Init+0x350>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d101      	bne.n	8004c72 <HAL_GPIO_Init+0x21a>
 8004c6e:	2309      	movs	r3, #9
 8004c70:	e012      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c72:	230a      	movs	r3, #10
 8004c74:	e010      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c76:	2308      	movs	r3, #8
 8004c78:	e00e      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c7a:	2307      	movs	r3, #7
 8004c7c:	e00c      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c7e:	2306      	movs	r3, #6
 8004c80:	e00a      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c82:	2305      	movs	r3, #5
 8004c84:	e008      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c86:	2304      	movs	r3, #4
 8004c88:	e006      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e004      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c8e:	2302      	movs	r3, #2
 8004c90:	e002      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <HAL_GPIO_Init+0x240>
 8004c96:	2300      	movs	r3, #0
 8004c98:	69fa      	ldr	r2, [r7, #28]
 8004c9a:	f002 0203 	and.w	r2, r2, #3
 8004c9e:	0092      	lsls	r2, r2, #2
 8004ca0:	4093      	lsls	r3, r2
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004ca8:	4935      	ldr	r1, [pc, #212]	; (8004d80 <HAL_GPIO_Init+0x328>)
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	089b      	lsrs	r3, r3, #2
 8004cae:	3302      	adds	r3, #2
 8004cb0:	69ba      	ldr	r2, [r7, #24]
 8004cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cb6:	4b3d      	ldr	r3, [pc, #244]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	43db      	mvns	r3, r3
 8004cc0:	69ba      	ldr	r2, [r7, #24]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004cda:	4a34      	ldr	r2, [pc, #208]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ce0:	4b32      	ldr	r3, [pc, #200]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	43db      	mvns	r3, r3
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	4013      	ands	r3, r2
 8004cee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004cfc:	69ba      	ldr	r2, [r7, #24]
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d04:	4a29      	ldr	r2, [pc, #164]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d0a:	4b28      	ldr	r3, [pc, #160]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	43db      	mvns	r3, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4013      	ands	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d2e:	4a1f      	ldr	r2, [pc, #124]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d34:	4b1d      	ldr	r3, [pc, #116]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	43db      	mvns	r3, r3
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	4013      	ands	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d003      	beq.n	8004d58 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d58:	4a14      	ldr	r2, [pc, #80]	; (8004dac <HAL_GPIO_Init+0x354>)
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	3301      	adds	r3, #1
 8004d62:	61fb      	str	r3, [r7, #28]
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	2b0f      	cmp	r3, #15
 8004d68:	f67f ae86 	bls.w	8004a78 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004d6c:	bf00      	nop
 8004d6e:	bf00      	nop
 8004d70:	3724      	adds	r7, #36	; 0x24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	40023800 	.word	0x40023800
 8004d80:	40013800 	.word	0x40013800
 8004d84:	40020000 	.word	0x40020000
 8004d88:	40020400 	.word	0x40020400
 8004d8c:	40020800 	.word	0x40020800
 8004d90:	40020c00 	.word	0x40020c00
 8004d94:	40021000 	.word	0x40021000
 8004d98:	40021400 	.word	0x40021400
 8004d9c:	40021800 	.word	0x40021800
 8004da0:	40021c00 	.word	0x40021c00
 8004da4:	40022000 	.word	0x40022000
 8004da8:	40022400 	.word	0x40022400
 8004dac:	40013c00 	.word	0x40013c00

08004db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	460b      	mov	r3, r1
 8004dba:	807b      	strh	r3, [r7, #2]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dc0:	787b      	ldrb	r3, [r7, #1]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d003      	beq.n	8004dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dc6:	887a      	ldrh	r2, [r7, #2]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004dcc:	e003      	b.n	8004dd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004dce:	887b      	ldrh	r3, [r7, #2]
 8004dd0:	041a      	lsls	r2, r3, #16
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	619a      	str	r2, [r3, #24]
}
 8004dd6:	bf00      	nop
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
	...

08004de4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b086      	sub	sp, #24
 8004de8:	af02      	add	r7, sp, #8
 8004dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004dec:	f7ff f88c 	bl	8003f08 <HAL_GetTick>
 8004df0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d101      	bne.n	8004dfc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e067      	b.n	8004ecc <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10b      	bne.n	8004e20 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f7fc fd43 	bl	800189c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004e16:	f241 3188 	movw	r1, #5000	; 0x1388
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f85e 	bl	8004edc <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	021a      	lsls	r2, r3, #8
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	430a      	orrs	r2, r1
 8004e38:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	2120      	movs	r1, #32
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 f856 	bl	8004ef8 <QSPI_WaitFlagStateUntilTimeout>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004e50:	7afb      	ldrb	r3, [r7, #11]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d135      	bne.n	8004ec2 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	4b1d      	ldr	r3, [pc, #116]	; (8004ed4 <HAL_QSPI_Init+0xf0>)
 8004e5e:	4013      	ands	r3, r2
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6852      	ldr	r2, [r2, #4]
 8004e64:	0611      	lsls	r1, r2, #24
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	68d2      	ldr	r2, [r2, #12]
 8004e6a:	4311      	orrs	r1, r2
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	69d2      	ldr	r2, [r2, #28]
 8004e70:	4311      	orrs	r1, r2
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6a12      	ldr	r2, [r2, #32]
 8004e76:	4311      	orrs	r1, r2
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	430b      	orrs	r3, r1
 8004e7e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	4b14      	ldr	r3, [pc, #80]	; (8004ed8 <HAL_QSPI_Init+0xf4>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	6912      	ldr	r2, [r2, #16]
 8004e8e:	0411      	lsls	r1, r2, #16
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	6952      	ldr	r2, [r2, #20]
 8004e94:	4311      	orrs	r1, r2
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	6992      	ldr	r2, [r2, #24]
 8004e9a:	4311      	orrs	r1, r2
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	6812      	ldr	r2, [r2, #0]
 8004ea0:	430b      	orrs	r3, r1
 8004ea2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f042 0201 	orr.w	r2, r2, #1
 8004eb2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8004eca:	7afb      	ldrb	r3, [r7, #11]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3710      	adds	r7, #16
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	00ffff2f 	.word	0x00ffff2f
 8004ed8:	ffe0f8fe 	.word	0xffe0f8fe

08004edc <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	683a      	ldr	r2, [r7, #0]
 8004eea:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	603b      	str	r3, [r7, #0]
 8004f04:	4613      	mov	r3, r2
 8004f06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004f08:	e01a      	b.n	8004f40 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f10:	d016      	beq.n	8004f40 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f12:	f7fe fff9 	bl	8003f08 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	69ba      	ldr	r2, [r7, #24]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d302      	bcc.n	8004f28 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10b      	bne.n	8004f40 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2204      	movs	r2, #4
 8004f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f34:	f043 0201 	orr.w	r2, r3, #1
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e00e      	b.n	8004f5e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689a      	ldr	r2, [r3, #8]
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	4013      	ands	r3, r2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	bf14      	ite	ne
 8004f4e:	2301      	movne	r3, #1
 8004f50:	2300      	moveq	r3, #0
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	461a      	mov	r2, r3
 8004f56:	79fb      	ldrb	r3, [r7, #7]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d1d6      	bne.n	8004f0a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b086      	sub	sp, #24
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004f70:	2300      	movs	r3, #0
 8004f72:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e29b      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	f000 8087 	beq.w	800509a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f8c:	4b96      	ldr	r3, [pc, #600]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f003 030c 	and.w	r3, r3, #12
 8004f94:	2b04      	cmp	r3, #4
 8004f96:	d00c      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f98:	4b93      	ldr	r3, [pc, #588]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 030c 	and.w	r3, r3, #12
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d112      	bne.n	8004fca <HAL_RCC_OscConfig+0x62>
 8004fa4:	4b90      	ldr	r3, [pc, #576]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fb0:	d10b      	bne.n	8004fca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb2:	4b8d      	ldr	r3, [pc, #564]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d06c      	beq.n	8005098 <HAL_RCC_OscConfig+0x130>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d168      	bne.n	8005098 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e275      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fd2:	d106      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x7a>
 8004fd4:	4b84      	ldr	r3, [pc, #528]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a83      	ldr	r2, [pc, #524]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004fda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	e02e      	b.n	8005040 <HAL_RCC_OscConfig+0xd8>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10c      	bne.n	8005004 <HAL_RCC_OscConfig+0x9c>
 8004fea:	4b7f      	ldr	r3, [pc, #508]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a7e      	ldr	r2, [pc, #504]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004ff0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ff4:	6013      	str	r3, [r2, #0]
 8004ff6:	4b7c      	ldr	r3, [pc, #496]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a7b      	ldr	r2, [pc, #492]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8004ffc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	e01d      	b.n	8005040 <HAL_RCC_OscConfig+0xd8>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800500c:	d10c      	bne.n	8005028 <HAL_RCC_OscConfig+0xc0>
 800500e:	4b76      	ldr	r3, [pc, #472]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a75      	ldr	r2, [pc, #468]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005018:	6013      	str	r3, [r2, #0]
 800501a:	4b73      	ldr	r3, [pc, #460]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a72      	ldr	r2, [pc, #456]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005024:	6013      	str	r3, [r2, #0]
 8005026:	e00b      	b.n	8005040 <HAL_RCC_OscConfig+0xd8>
 8005028:	4b6f      	ldr	r3, [pc, #444]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a6e      	ldr	r2, [pc, #440]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 800502e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005032:	6013      	str	r3, [r2, #0]
 8005034:	4b6c      	ldr	r3, [pc, #432]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a6b      	ldr	r2, [pc, #428]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 800503a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800503e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d013      	beq.n	8005070 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005048:	f7fe ff5e 	bl	8003f08 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005050:	f7fe ff5a 	bl	8003f08 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b64      	cmp	r3, #100	; 0x64
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e229      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005062:	4b61      	ldr	r3, [pc, #388]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d0f0      	beq.n	8005050 <HAL_RCC_OscConfig+0xe8>
 800506e:	e014      	b.n	800509a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005070:	f7fe ff4a 	bl	8003f08 <HAL_GetTick>
 8005074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005076:	e008      	b.n	800508a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005078:	f7fe ff46 	bl	8003f08 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	2b64      	cmp	r3, #100	; 0x64
 8005084:	d901      	bls.n	800508a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e215      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800508a:	4b57      	ldr	r3, [pc, #348]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1f0      	bne.n	8005078 <HAL_RCC_OscConfig+0x110>
 8005096:	e000      	b.n	800509a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d069      	beq.n	800517a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050a6:	4b50      	ldr	r3, [pc, #320]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 030c 	and.w	r3, r3, #12
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00b      	beq.n	80050ca <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050b2:	4b4d      	ldr	r3, [pc, #308]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 030c 	and.w	r3, r3, #12
 80050ba:	2b08      	cmp	r3, #8
 80050bc:	d11c      	bne.n	80050f8 <HAL_RCC_OscConfig+0x190>
 80050be:	4b4a      	ldr	r3, [pc, #296]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d116      	bne.n	80050f8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ca:	4b47      	ldr	r3, [pc, #284]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d005      	beq.n	80050e2 <HAL_RCC_OscConfig+0x17a>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d001      	beq.n	80050e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e1e9      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e2:	4b41      	ldr	r3, [pc, #260]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	00db      	lsls	r3, r3, #3
 80050f0:	493d      	ldr	r1, [pc, #244]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050f6:	e040      	b.n	800517a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d023      	beq.n	8005148 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005100:	4b39      	ldr	r3, [pc, #228]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a38      	ldr	r2, [pc, #224]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005106:	f043 0301 	orr.w	r3, r3, #1
 800510a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800510c:	f7fe fefc 	bl	8003f08 <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005114:	f7fe fef8 	bl	8003f08 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e1c7      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005126:	4b30      	ldr	r3, [pc, #192]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d0f0      	beq.n	8005114 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005132:	4b2d      	ldr	r3, [pc, #180]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	4929      	ldr	r1, [pc, #164]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005142:	4313      	orrs	r3, r2
 8005144:	600b      	str	r3, [r1, #0]
 8005146:	e018      	b.n	800517a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005148:	4b27      	ldr	r3, [pc, #156]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a26      	ldr	r2, [pc, #152]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 800514e:	f023 0301 	bic.w	r3, r3, #1
 8005152:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005154:	f7fe fed8 	bl	8003f08 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800515c:	f7fe fed4 	bl	8003f08 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b02      	cmp	r3, #2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e1a3      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800516e:	4b1e      	ldr	r3, [pc, #120]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1f0      	bne.n	800515c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0308 	and.w	r3, r3, #8
 8005182:	2b00      	cmp	r3, #0
 8005184:	d038      	beq.n	80051f8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d019      	beq.n	80051c2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800518e:	4b16      	ldr	r3, [pc, #88]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005192:	4a15      	ldr	r2, [pc, #84]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 8005194:	f043 0301 	orr.w	r3, r3, #1
 8005198:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800519a:	f7fe feb5 	bl	8003f08 <HAL_GetTick>
 800519e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051a0:	e008      	b.n	80051b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051a2:	f7fe feb1 	bl	8003f08 <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d901      	bls.n	80051b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e180      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051b4:	4b0c      	ldr	r3, [pc, #48]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80051b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0f0      	beq.n	80051a2 <HAL_RCC_OscConfig+0x23a>
 80051c0:	e01a      	b.n	80051f8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051c2:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80051c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051c6:	4a08      	ldr	r2, [pc, #32]	; (80051e8 <HAL_RCC_OscConfig+0x280>)
 80051c8:	f023 0301 	bic.w	r3, r3, #1
 80051cc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051ce:	f7fe fe9b 	bl	8003f08 <HAL_GetTick>
 80051d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051d4:	e00a      	b.n	80051ec <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051d6:	f7fe fe97 	bl	8003f08 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d903      	bls.n	80051ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e166      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
 80051e8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051ec:	4b92      	ldr	r3, [pc, #584]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80051ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1ee      	bne.n	80051d6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0304 	and.w	r3, r3, #4
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 80a4 	beq.w	800534e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005206:	4b8c      	ldr	r3, [pc, #560]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10d      	bne.n	800522e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005212:	4b89      	ldr	r3, [pc, #548]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	4a88      	ldr	r2, [pc, #544]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800521c:	6413      	str	r3, [r2, #64]	; 0x40
 800521e:	4b86      	ldr	r3, [pc, #536]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800522a:	2301      	movs	r3, #1
 800522c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800522e:	4b83      	ldr	r3, [pc, #524]	; (800543c <HAL_RCC_OscConfig+0x4d4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005236:	2b00      	cmp	r3, #0
 8005238:	d118      	bne.n	800526c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800523a:	4b80      	ldr	r3, [pc, #512]	; (800543c <HAL_RCC_OscConfig+0x4d4>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a7f      	ldr	r2, [pc, #508]	; (800543c <HAL_RCC_OscConfig+0x4d4>)
 8005240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005246:	f7fe fe5f 	bl	8003f08 <HAL_GetTick>
 800524a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800524c:	e008      	b.n	8005260 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800524e:	f7fe fe5b 	bl	8003f08 <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	2b64      	cmp	r3, #100	; 0x64
 800525a:	d901      	bls.n	8005260 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e12a      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005260:	4b76      	ldr	r3, [pc, #472]	; (800543c <HAL_RCC_OscConfig+0x4d4>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005268:	2b00      	cmp	r3, #0
 800526a:	d0f0      	beq.n	800524e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d106      	bne.n	8005282 <HAL_RCC_OscConfig+0x31a>
 8005274:	4b70      	ldr	r3, [pc, #448]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005278:	4a6f      	ldr	r2, [pc, #444]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 800527a:	f043 0301 	orr.w	r3, r3, #1
 800527e:	6713      	str	r3, [r2, #112]	; 0x70
 8005280:	e02d      	b.n	80052de <HAL_RCC_OscConfig+0x376>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10c      	bne.n	80052a4 <HAL_RCC_OscConfig+0x33c>
 800528a:	4b6b      	ldr	r3, [pc, #428]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 800528c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528e:	4a6a      	ldr	r2, [pc, #424]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005290:	f023 0301 	bic.w	r3, r3, #1
 8005294:	6713      	str	r3, [r2, #112]	; 0x70
 8005296:	4b68      	ldr	r3, [pc, #416]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800529a:	4a67      	ldr	r2, [pc, #412]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 800529c:	f023 0304 	bic.w	r3, r3, #4
 80052a0:	6713      	str	r3, [r2, #112]	; 0x70
 80052a2:	e01c      	b.n	80052de <HAL_RCC_OscConfig+0x376>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	2b05      	cmp	r3, #5
 80052aa:	d10c      	bne.n	80052c6 <HAL_RCC_OscConfig+0x35e>
 80052ac:	4b62      	ldr	r3, [pc, #392]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b0:	4a61      	ldr	r2, [pc, #388]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052b2:	f043 0304 	orr.w	r3, r3, #4
 80052b6:	6713      	str	r3, [r2, #112]	; 0x70
 80052b8:	4b5f      	ldr	r3, [pc, #380]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052bc:	4a5e      	ldr	r2, [pc, #376]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052be:	f043 0301 	orr.w	r3, r3, #1
 80052c2:	6713      	str	r3, [r2, #112]	; 0x70
 80052c4:	e00b      	b.n	80052de <HAL_RCC_OscConfig+0x376>
 80052c6:	4b5c      	ldr	r3, [pc, #368]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ca:	4a5b      	ldr	r2, [pc, #364]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052cc:	f023 0301 	bic.w	r3, r3, #1
 80052d0:	6713      	str	r3, [r2, #112]	; 0x70
 80052d2:	4b59      	ldr	r3, [pc, #356]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d6:	4a58      	ldr	r2, [pc, #352]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80052d8:	f023 0304 	bic.w	r3, r3, #4
 80052dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d015      	beq.n	8005312 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e6:	f7fe fe0f 	bl	8003f08 <HAL_GetTick>
 80052ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ec:	e00a      	b.n	8005304 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ee:	f7fe fe0b 	bl	8003f08 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e0d8      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005304:	4b4c      	ldr	r3, [pc, #304]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0ee      	beq.n	80052ee <HAL_RCC_OscConfig+0x386>
 8005310:	e014      	b.n	800533c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005312:	f7fe fdf9 	bl	8003f08 <HAL_GetTick>
 8005316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005318:	e00a      	b.n	8005330 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800531a:	f7fe fdf5 	bl	8003f08 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	f241 3288 	movw	r2, #5000	; 0x1388
 8005328:	4293      	cmp	r3, r2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e0c2      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005330:	4b41      	ldr	r3, [pc, #260]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1ee      	bne.n	800531a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800533c:	7dfb      	ldrb	r3, [r7, #23]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d105      	bne.n	800534e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005342:	4b3d      	ldr	r3, [pc, #244]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	4a3c      	ldr	r2, [pc, #240]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800534c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 80ae 	beq.w	80054b4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005358:	4b37      	ldr	r3, [pc, #220]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 030c 	and.w	r3, r3, #12
 8005360:	2b08      	cmp	r3, #8
 8005362:	d06d      	beq.n	8005440 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	2b02      	cmp	r3, #2
 800536a:	d14b      	bne.n	8005404 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800536c:	4b32      	ldr	r3, [pc, #200]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a31      	ldr	r2, [pc, #196]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005372:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005376:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005378:	f7fe fdc6 	bl	8003f08 <HAL_GetTick>
 800537c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800537e:	e008      	b.n	8005392 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005380:	f7fe fdc2 	bl	8003f08 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	2b02      	cmp	r3, #2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e091      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005392:	4b29      	ldr	r3, [pc, #164]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1f0      	bne.n	8005380 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	69da      	ldr	r2, [r3, #28]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ac:	019b      	lsls	r3, r3, #6
 80053ae:	431a      	orrs	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b4:	085b      	lsrs	r3, r3, #1
 80053b6:	3b01      	subs	r3, #1
 80053b8:	041b      	lsls	r3, r3, #16
 80053ba:	431a      	orrs	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c0:	061b      	lsls	r3, r3, #24
 80053c2:	431a      	orrs	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c8:	071b      	lsls	r3, r3, #28
 80053ca:	491b      	ldr	r1, [pc, #108]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053d0:	4b19      	ldr	r3, [pc, #100]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a18      	ldr	r2, [pc, #96]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80053d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053dc:	f7fe fd94 	bl	8003f08 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053e4:	f7fe fd90 	bl	8003f08 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e05f      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053f6:	4b10      	ldr	r3, [pc, #64]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d0f0      	beq.n	80053e4 <HAL_RCC_OscConfig+0x47c>
 8005402:	e057      	b.n	80054b4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005404:	4b0c      	ldr	r3, [pc, #48]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a0b      	ldr	r2, [pc, #44]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 800540a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800540e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005410:	f7fe fd7a 	bl	8003f08 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005418:	f7fe fd76 	bl	8003f08 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e045      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800542a:	4b03      	ldr	r3, [pc, #12]	; (8005438 <HAL_RCC_OscConfig+0x4d0>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1f0      	bne.n	8005418 <HAL_RCC_OscConfig+0x4b0>
 8005436:	e03d      	b.n	80054b4 <HAL_RCC_OscConfig+0x54c>
 8005438:	40023800 	.word	0x40023800
 800543c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005440:	4b1f      	ldr	r3, [pc, #124]	; (80054c0 <HAL_RCC_OscConfig+0x558>)
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d030      	beq.n	80054b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005458:	429a      	cmp	r2, r3
 800545a:	d129      	bne.n	80054b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005466:	429a      	cmp	r2, r3
 8005468:	d122      	bne.n	80054b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005470:	4013      	ands	r3, r2
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005476:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005478:	4293      	cmp	r3, r2
 800547a:	d119      	bne.n	80054b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005486:	085b      	lsrs	r3, r3, #1
 8005488:	3b01      	subs	r3, #1
 800548a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800548c:	429a      	cmp	r2, r3
 800548e:	d10f      	bne.n	80054b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800549c:	429a      	cmp	r2, r3
 800549e:	d107      	bne.n	80054b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054aa:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d001      	beq.n	80054b4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3718      	adds	r7, #24
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40023800 	.word	0x40023800

080054c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80054ce:	2300      	movs	r3, #0
 80054d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d101      	bne.n	80054dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e0d0      	b.n	800567e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80054dc:	4b6a      	ldr	r3, [pc, #424]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 030f 	and.w	r3, r3, #15
 80054e4:	683a      	ldr	r2, [r7, #0]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d910      	bls.n	800550c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ea:	4b67      	ldr	r3, [pc, #412]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f023 020f 	bic.w	r2, r3, #15
 80054f2:	4965      	ldr	r1, [pc, #404]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054fa:	4b63      	ldr	r3, [pc, #396]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	683a      	ldr	r2, [r7, #0]
 8005504:	429a      	cmp	r2, r3
 8005506:	d001      	beq.n	800550c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e0b8      	b.n	800567e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d020      	beq.n	800555a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005524:	4b59      	ldr	r3, [pc, #356]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	4a58      	ldr	r2, [pc, #352]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 800552a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800552e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0308 	and.w	r3, r3, #8
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800553c:	4b53      	ldr	r3, [pc, #332]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4a52      	ldr	r2, [pc, #328]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005542:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005546:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005548:	4b50      	ldr	r3, [pc, #320]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	494d      	ldr	r1, [pc, #308]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005556:	4313      	orrs	r3, r2
 8005558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d040      	beq.n	80055e8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d107      	bne.n	800557e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800556e:	4b47      	ldr	r3, [pc, #284]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d115      	bne.n	80055a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e07f      	b.n	800567e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	2b02      	cmp	r3, #2
 8005584:	d107      	bne.n	8005596 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005586:	4b41      	ldr	r3, [pc, #260]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d109      	bne.n	80055a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e073      	b.n	800567e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005596:	4b3d      	ldr	r3, [pc, #244]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0302 	and.w	r3, r3, #2
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e06b      	b.n	800567e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055a6:	4b39      	ldr	r3, [pc, #228]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f023 0203 	bic.w	r2, r3, #3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	4936      	ldr	r1, [pc, #216]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055b8:	f7fe fca6 	bl	8003f08 <HAL_GetTick>
 80055bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055be:	e00a      	b.n	80055d6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055c0:	f7fe fca2 	bl	8003f08 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e053      	b.n	800567e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055d6:	4b2d      	ldr	r3, [pc, #180]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f003 020c 	and.w	r2, r3, #12
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d1eb      	bne.n	80055c0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80055e8:	4b27      	ldr	r3, [pc, #156]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 030f 	and.w	r3, r3, #15
 80055f0:	683a      	ldr	r2, [r7, #0]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d210      	bcs.n	8005618 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055f6:	4b24      	ldr	r3, [pc, #144]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f023 020f 	bic.w	r2, r3, #15
 80055fe:	4922      	ldr	r1, [pc, #136]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	4313      	orrs	r3, r2
 8005604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005606:	4b20      	ldr	r3, [pc, #128]	; (8005688 <HAL_RCC_ClockConfig+0x1c4>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	683a      	ldr	r2, [r7, #0]
 8005610:	429a      	cmp	r2, r3
 8005612:	d001      	beq.n	8005618 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e032      	b.n	800567e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0304 	and.w	r3, r3, #4
 8005620:	2b00      	cmp	r3, #0
 8005622:	d008      	beq.n	8005636 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005624:	4b19      	ldr	r3, [pc, #100]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	4916      	ldr	r1, [pc, #88]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005632:	4313      	orrs	r3, r2
 8005634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0308 	and.w	r3, r3, #8
 800563e:	2b00      	cmp	r3, #0
 8005640:	d009      	beq.n	8005656 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005642:	4b12      	ldr	r3, [pc, #72]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	490e      	ldr	r1, [pc, #56]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 8005652:	4313      	orrs	r3, r2
 8005654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005656:	f000 f821 	bl	800569c <HAL_RCC_GetSysClockFreq>
 800565a:	4602      	mov	r2, r0
 800565c:	4b0b      	ldr	r3, [pc, #44]	; (800568c <HAL_RCC_ClockConfig+0x1c8>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	091b      	lsrs	r3, r3, #4
 8005662:	f003 030f 	and.w	r3, r3, #15
 8005666:	490a      	ldr	r1, [pc, #40]	; (8005690 <HAL_RCC_ClockConfig+0x1cc>)
 8005668:	5ccb      	ldrb	r3, [r1, r3]
 800566a:	fa22 f303 	lsr.w	r3, r2, r3
 800566e:	4a09      	ldr	r2, [pc, #36]	; (8005694 <HAL_RCC_ClockConfig+0x1d0>)
 8005670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005672:	4b09      	ldr	r3, [pc, #36]	; (8005698 <HAL_RCC_ClockConfig+0x1d4>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4618      	mov	r0, r3
 8005678:	f7fe fc02 	bl	8003e80 <HAL_InitTick>

  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	40023c00 	.word	0x40023c00
 800568c:	40023800 	.word	0x40023800
 8005690:	08016b3c 	.word	0x08016b3c
 8005694:	20000000 	.word	0x20000000
 8005698:	20000004 	.word	0x20000004

0800569c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800569c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056a0:	b094      	sub	sp, #80	; 0x50
 80056a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80056a4:	2300      	movs	r3, #0
 80056a6:	647b      	str	r3, [r7, #68]	; 0x44
 80056a8:	2300      	movs	r3, #0
 80056aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056ac:	2300      	movs	r3, #0
 80056ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056b4:	4b79      	ldr	r3, [pc, #484]	; (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	f003 030c 	and.w	r3, r3, #12
 80056bc:	2b08      	cmp	r3, #8
 80056be:	d00d      	beq.n	80056dc <HAL_RCC_GetSysClockFreq+0x40>
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	f200 80e1 	bhi.w	8005888 <HAL_RCC_GetSysClockFreq+0x1ec>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d002      	beq.n	80056d0 <HAL_RCC_GetSysClockFreq+0x34>
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	d003      	beq.n	80056d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80056ce:	e0db      	b.n	8005888 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056d0:	4b73      	ldr	r3, [pc, #460]	; (80058a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80056d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80056d4:	e0db      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056d6:	4b73      	ldr	r3, [pc, #460]	; (80058a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80056d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80056da:	e0d8      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056dc:	4b6f      	ldr	r3, [pc, #444]	; (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056e4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80056e6:	4b6d      	ldr	r3, [pc, #436]	; (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d063      	beq.n	80057ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056f2:	4b6a      	ldr	r3, [pc, #424]	; (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	099b      	lsrs	r3, r3, #6
 80056f8:	2200      	movs	r2, #0
 80056fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80056fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80056fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005704:	633b      	str	r3, [r7, #48]	; 0x30
 8005706:	2300      	movs	r3, #0
 8005708:	637b      	str	r3, [r7, #52]	; 0x34
 800570a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800570e:	4622      	mov	r2, r4
 8005710:	462b      	mov	r3, r5
 8005712:	f04f 0000 	mov.w	r0, #0
 8005716:	f04f 0100 	mov.w	r1, #0
 800571a:	0159      	lsls	r1, r3, #5
 800571c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005720:	0150      	lsls	r0, r2, #5
 8005722:	4602      	mov	r2, r0
 8005724:	460b      	mov	r3, r1
 8005726:	4621      	mov	r1, r4
 8005728:	1a51      	subs	r1, r2, r1
 800572a:	6139      	str	r1, [r7, #16]
 800572c:	4629      	mov	r1, r5
 800572e:	eb63 0301 	sbc.w	r3, r3, r1
 8005732:	617b      	str	r3, [r7, #20]
 8005734:	f04f 0200 	mov.w	r2, #0
 8005738:	f04f 0300 	mov.w	r3, #0
 800573c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005740:	4659      	mov	r1, fp
 8005742:	018b      	lsls	r3, r1, #6
 8005744:	4651      	mov	r1, sl
 8005746:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800574a:	4651      	mov	r1, sl
 800574c:	018a      	lsls	r2, r1, #6
 800574e:	4651      	mov	r1, sl
 8005750:	ebb2 0801 	subs.w	r8, r2, r1
 8005754:	4659      	mov	r1, fp
 8005756:	eb63 0901 	sbc.w	r9, r3, r1
 800575a:	f04f 0200 	mov.w	r2, #0
 800575e:	f04f 0300 	mov.w	r3, #0
 8005762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800576a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800576e:	4690      	mov	r8, r2
 8005770:	4699      	mov	r9, r3
 8005772:	4623      	mov	r3, r4
 8005774:	eb18 0303 	adds.w	r3, r8, r3
 8005778:	60bb      	str	r3, [r7, #8]
 800577a:	462b      	mov	r3, r5
 800577c:	eb49 0303 	adc.w	r3, r9, r3
 8005780:	60fb      	str	r3, [r7, #12]
 8005782:	f04f 0200 	mov.w	r2, #0
 8005786:	f04f 0300 	mov.w	r3, #0
 800578a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800578e:	4629      	mov	r1, r5
 8005790:	024b      	lsls	r3, r1, #9
 8005792:	4621      	mov	r1, r4
 8005794:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005798:	4621      	mov	r1, r4
 800579a:	024a      	lsls	r2, r1, #9
 800579c:	4610      	mov	r0, r2
 800579e:	4619      	mov	r1, r3
 80057a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057a2:	2200      	movs	r2, #0
 80057a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80057a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80057ac:	f7fa fda0 	bl	80002f0 <__aeabi_uldivmod>
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	4613      	mov	r3, r2
 80057b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057b8:	e058      	b.n	800586c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057ba:	4b38      	ldr	r3, [pc, #224]	; (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	099b      	lsrs	r3, r3, #6
 80057c0:	2200      	movs	r2, #0
 80057c2:	4618      	mov	r0, r3
 80057c4:	4611      	mov	r1, r2
 80057c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80057ca:	623b      	str	r3, [r7, #32]
 80057cc:	2300      	movs	r3, #0
 80057ce:	627b      	str	r3, [r7, #36]	; 0x24
 80057d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80057d4:	4642      	mov	r2, r8
 80057d6:	464b      	mov	r3, r9
 80057d8:	f04f 0000 	mov.w	r0, #0
 80057dc:	f04f 0100 	mov.w	r1, #0
 80057e0:	0159      	lsls	r1, r3, #5
 80057e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057e6:	0150      	lsls	r0, r2, #5
 80057e8:	4602      	mov	r2, r0
 80057ea:	460b      	mov	r3, r1
 80057ec:	4641      	mov	r1, r8
 80057ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80057f2:	4649      	mov	r1, r9
 80057f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80057f8:	f04f 0200 	mov.w	r2, #0
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005804:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005808:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800580c:	ebb2 040a 	subs.w	r4, r2, sl
 8005810:	eb63 050b 	sbc.w	r5, r3, fp
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	f04f 0300 	mov.w	r3, #0
 800581c:	00eb      	lsls	r3, r5, #3
 800581e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005822:	00e2      	lsls	r2, r4, #3
 8005824:	4614      	mov	r4, r2
 8005826:	461d      	mov	r5, r3
 8005828:	4643      	mov	r3, r8
 800582a:	18e3      	adds	r3, r4, r3
 800582c:	603b      	str	r3, [r7, #0]
 800582e:	464b      	mov	r3, r9
 8005830:	eb45 0303 	adc.w	r3, r5, r3
 8005834:	607b      	str	r3, [r7, #4]
 8005836:	f04f 0200 	mov.w	r2, #0
 800583a:	f04f 0300 	mov.w	r3, #0
 800583e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005842:	4629      	mov	r1, r5
 8005844:	028b      	lsls	r3, r1, #10
 8005846:	4621      	mov	r1, r4
 8005848:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800584c:	4621      	mov	r1, r4
 800584e:	028a      	lsls	r2, r1, #10
 8005850:	4610      	mov	r0, r2
 8005852:	4619      	mov	r1, r3
 8005854:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005856:	2200      	movs	r2, #0
 8005858:	61bb      	str	r3, [r7, #24]
 800585a:	61fa      	str	r2, [r7, #28]
 800585c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005860:	f7fa fd46 	bl	80002f0 <__aeabi_uldivmod>
 8005864:	4602      	mov	r2, r0
 8005866:	460b      	mov	r3, r1
 8005868:	4613      	mov	r3, r2
 800586a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800586c:	4b0b      	ldr	r3, [pc, #44]	; (800589c <HAL_RCC_GetSysClockFreq+0x200>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	0c1b      	lsrs	r3, r3, #16
 8005872:	f003 0303 	and.w	r3, r3, #3
 8005876:	3301      	adds	r3, #1
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800587c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800587e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005880:	fbb2 f3f3 	udiv	r3, r2, r3
 8005884:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005886:	e002      	b.n	800588e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005888:	4b05      	ldr	r3, [pc, #20]	; (80058a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800588a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800588c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800588e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005890:	4618      	mov	r0, r3
 8005892:	3750      	adds	r7, #80	; 0x50
 8005894:	46bd      	mov	sp, r7
 8005896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800589a:	bf00      	nop
 800589c:	40023800 	.word	0x40023800
 80058a0:	00f42400 	.word	0x00f42400
 80058a4:	007a1200 	.word	0x007a1200

080058a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058a8:	b480      	push	{r7}
 80058aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058ac:	4b03      	ldr	r3, [pc, #12]	; (80058bc <HAL_RCC_GetHCLKFreq+0x14>)
 80058ae:	681b      	ldr	r3, [r3, #0]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	20000000 	.word	0x20000000

080058c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058c4:	f7ff fff0 	bl	80058a8 <HAL_RCC_GetHCLKFreq>
 80058c8:	4602      	mov	r2, r0
 80058ca:	4b05      	ldr	r3, [pc, #20]	; (80058e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	0a9b      	lsrs	r3, r3, #10
 80058d0:	f003 0307 	and.w	r3, r3, #7
 80058d4:	4903      	ldr	r1, [pc, #12]	; (80058e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058d6:	5ccb      	ldrb	r3, [r1, r3]
 80058d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058dc:	4618      	mov	r0, r3
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40023800 	.word	0x40023800
 80058e4:	08016b4c 	.word	0x08016b4c

080058e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058ec:	f7ff ffdc 	bl	80058a8 <HAL_RCC_GetHCLKFreq>
 80058f0:	4602      	mov	r2, r0
 80058f2:	4b05      	ldr	r3, [pc, #20]	; (8005908 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	0b5b      	lsrs	r3, r3, #13
 80058f8:	f003 0307 	and.w	r3, r3, #7
 80058fc:	4903      	ldr	r1, [pc, #12]	; (800590c <HAL_RCC_GetPCLK2Freq+0x24>)
 80058fe:	5ccb      	ldrb	r3, [r1, r3]
 8005900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005904:	4618      	mov	r0, r3
 8005906:	bd80      	pop	{r7, pc}
 8005908:	40023800 	.word	0x40023800
 800590c:	08016b4c 	.word	0x08016b4c

08005910 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b088      	sub	sp, #32
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005918:	2300      	movs	r3, #0
 800591a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800591c:	2300      	movs	r3, #0
 800591e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005920:	2300      	movs	r3, #0
 8005922:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005924:	2300      	movs	r3, #0
 8005926:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005928:	2300      	movs	r3, #0
 800592a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0301 	and.w	r3, r3, #1
 8005934:	2b00      	cmp	r3, #0
 8005936:	d012      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005938:	4b69      	ldr	r3, [pc, #420]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	4a68      	ldr	r2, [pc, #416]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800593e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005942:	6093      	str	r3, [r2, #8]
 8005944:	4b66      	ldr	r3, [pc, #408]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800594c:	4964      	ldr	r1, [pc, #400]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800594e:	4313      	orrs	r3, r2
 8005950:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005956:	2b00      	cmp	r3, #0
 8005958:	d101      	bne.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800595a:	2301      	movs	r3, #1
 800595c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d017      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800596a:	4b5d      	ldr	r3, [pc, #372]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800596c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005970:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005978:	4959      	ldr	r1, [pc, #356]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800597a:	4313      	orrs	r3, r2
 800597c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005984:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005988:	d101      	bne.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800598a:	2301      	movs	r3, #1
 800598c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005996:	2301      	movs	r3, #1
 8005998:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d017      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059a6:	4b4e      	ldr	r3, [pc, #312]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b4:	494a      	ldr	r1, [pc, #296]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059c4:	d101      	bne.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80059c6:	2301      	movs	r3, #1
 80059c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80059d2:	2301      	movs	r3, #1
 80059d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d001      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80059e2:	2301      	movs	r3, #1
 80059e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0320 	and.w	r3, r3, #32
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 808b 	beq.w	8005b0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80059f4:	4b3a      	ldr	r3, [pc, #232]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f8:	4a39      	ldr	r2, [pc, #228]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059fe:	6413      	str	r3, [r2, #64]	; 0x40
 8005a00:	4b37      	ldr	r3, [pc, #220]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a08:	60bb      	str	r3, [r7, #8]
 8005a0a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a0c:	4b35      	ldr	r3, [pc, #212]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a34      	ldr	r2, [pc, #208]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a18:	f7fe fa76 	bl	8003f08 <HAL_GetTick>
 8005a1c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a20:	f7fe fa72 	bl	8003f08 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b64      	cmp	r3, #100	; 0x64
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e38f      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a32:	4b2c      	ldr	r3, [pc, #176]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d0f0      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a3e:	4b28      	ldr	r3, [pc, #160]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a46:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d035      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d02e      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a5c:	4b20      	ldr	r3, [pc, #128]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a64:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a66:	4b1e      	ldr	r3, [pc, #120]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a6a:	4a1d      	ldr	r2, [pc, #116]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a70:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a72:	4b1b      	ldr	r3, [pc, #108]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a76:	4a1a      	ldr	r2, [pc, #104]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a7c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005a7e:	4a18      	ldr	r2, [pc, #96]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a84:	4b16      	ldr	r3, [pc, #88]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a88:	f003 0301 	and.w	r3, r3, #1
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d114      	bne.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a90:	f7fe fa3a 	bl	8003f08 <HAL_GetTick>
 8005a94:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a96:	e00a      	b.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a98:	f7fe fa36 	bl	8003f08 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d901      	bls.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e351      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aae:	4b0c      	ldr	r3, [pc, #48]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d0ee      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005abe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ac2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ac6:	d111      	bne.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005ac8:	4b05      	ldr	r3, [pc, #20]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005ad4:	4b04      	ldr	r3, [pc, #16]	; (8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ad6:	400b      	ands	r3, r1
 8005ad8:	4901      	ldr	r1, [pc, #4]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	608b      	str	r3, [r1, #8]
 8005ade:	e00b      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005ae0:	40023800 	.word	0x40023800
 8005ae4:	40007000 	.word	0x40007000
 8005ae8:	0ffffcff 	.word	0x0ffffcff
 8005aec:	4bac      	ldr	r3, [pc, #688]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	4aab      	ldr	r2, [pc, #684]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005af2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005af6:	6093      	str	r3, [r2, #8]
 8005af8:	4ba9      	ldr	r3, [pc, #676]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005afa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b04:	49a6      	ldr	r1, [pc, #664]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0310 	and.w	r3, r3, #16
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d010      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b16:	4ba2      	ldr	r3, [pc, #648]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b1c:	4aa0      	ldr	r2, [pc, #640]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b22:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005b26:	4b9e      	ldr	r3, [pc, #632]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b28:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b30:	499b      	ldr	r1, [pc, #620]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00a      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b44:	4b96      	ldr	r3, [pc, #600]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b52:	4993      	ldr	r1, [pc, #588]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00a      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b66:	4b8e      	ldr	r3, [pc, #568]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b6c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b74:	498a      	ldr	r1, [pc, #552]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00a      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b88:	4b85      	ldr	r3, [pc, #532]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b96:	4982      	ldr	r1, [pc, #520]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d00a      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005baa:	4b7d      	ldr	r3, [pc, #500]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bb0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb8:	4979      	ldr	r1, [pc, #484]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00a      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bcc:	4b74      	ldr	r3, [pc, #464]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd2:	f023 0203 	bic.w	r2, r3, #3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bda:	4971      	ldr	r1, [pc, #452]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00a      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bee:	4b6c      	ldr	r3, [pc, #432]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bf4:	f023 020c 	bic.w	r2, r3, #12
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bfc:	4968      	ldr	r1, [pc, #416]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00a      	beq.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c10:	4b63      	ldr	r3, [pc, #396]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c16:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c1e:	4960      	ldr	r1, [pc, #384]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00a      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c32:	4b5b      	ldr	r3, [pc, #364]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c38:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c40:	4957      	ldr	r1, [pc, #348]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00a      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c54:	4b52      	ldr	r3, [pc, #328]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c62:	494f      	ldr	r1, [pc, #316]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00a      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005c76:	4b4a      	ldr	r3, [pc, #296]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c7c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c84:	4946      	ldr	r1, [pc, #280]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c86:	4313      	orrs	r3, r2
 8005c88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00a      	beq.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005c98:	4b41      	ldr	r3, [pc, #260]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c9e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca6:	493e      	ldr	r1, [pc, #248]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00a      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005cba:	4b39      	ldr	r3, [pc, #228]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cc0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cc8:	4935      	ldr	r1, [pc, #212]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00a      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005cdc:	4b30      	ldr	r3, [pc, #192]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ce2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cea:	492d      	ldr	r1, [pc, #180]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d011      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005cfe:	4b28      	ldr	r3, [pc, #160]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d04:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d0c:	4924      	ldr	r1, [pc, #144]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d1c:	d101      	bne.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d001      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00a      	beq.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d3e:	4b18      	ldr	r3, [pc, #96]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d44:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d4c:	4914      	ldr	r1, [pc, #80]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00b      	beq.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d60:	4b0f      	ldr	r3, [pc, #60]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d66:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d70:	490b      	ldr	r1, [pc, #44]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00f      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005d84:	4b06      	ldr	r3, [pc, #24]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d8a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d94:	4902      	ldr	r1, [pc, #8]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005d9c:	e002      	b.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005d9e:	bf00      	nop
 8005da0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00b      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005db0:	4b8a      	ldr	r3, [pc, #552]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005db2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005db6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dc0:	4986      	ldr	r1, [pc, #536]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00b      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005dd4:	4b81      	ldr	r3, [pc, #516]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dda:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005de4:	497d      	ldr	r1, [pc, #500]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d006      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 80d6 	beq.w	8005fac <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e00:	4b76      	ldr	r3, [pc, #472]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a75      	ldr	r2, [pc, #468]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e06:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005e0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e0c:	f7fe f87c 	bl	8003f08 <HAL_GetTick>
 8005e10:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e12:	e008      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e14:	f7fe f878 	bl	8003f08 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	2b64      	cmp	r3, #100	; 0x64
 8005e20:	d901      	bls.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e195      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e26:	4b6d      	ldr	r3, [pc, #436]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f0      	bne.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d021      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d11d      	bne.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e46:	4b65      	ldr	r3, [pc, #404]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e4c:	0c1b      	lsrs	r3, r3, #16
 8005e4e:	f003 0303 	and.w	r3, r3, #3
 8005e52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005e54:	4b61      	ldr	r3, [pc, #388]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e5a:	0e1b      	lsrs	r3, r3, #24
 8005e5c:	f003 030f 	and.w	r3, r3, #15
 8005e60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	019a      	lsls	r2, r3, #6
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	041b      	lsls	r3, r3, #16
 8005e6c:	431a      	orrs	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	061b      	lsls	r3, r3, #24
 8005e72:	431a      	orrs	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	071b      	lsls	r3, r3, #28
 8005e7a:	4958      	ldr	r1, [pc, #352]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d004      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e96:	d00a      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d02e      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005eac:	d129      	bne.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005eae:	4b4b      	ldr	r3, [pc, #300]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005eb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005eb4:	0c1b      	lsrs	r3, r3, #16
 8005eb6:	f003 0303 	and.w	r3, r3, #3
 8005eba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ebc:	4b47      	ldr	r3, [pc, #284]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ebe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ec2:	0f1b      	lsrs	r3, r3, #28
 8005ec4:	f003 0307 	and.w	r3, r3, #7
 8005ec8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	019a      	lsls	r2, r3, #6
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	041b      	lsls	r3, r3, #16
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	061b      	lsls	r3, r3, #24
 8005edc:	431a      	orrs	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	071b      	lsls	r3, r3, #28
 8005ee2:	493e      	ldr	r1, [pc, #248]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005eea:	4b3c      	ldr	r3, [pc, #240]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ef0:	f023 021f 	bic.w	r2, r3, #31
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	4938      	ldr	r1, [pc, #224]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005efc:	4313      	orrs	r3, r2
 8005efe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d01d      	beq.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005f0e:	4b33      	ldr	r3, [pc, #204]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f14:	0e1b      	lsrs	r3, r3, #24
 8005f16:	f003 030f 	and.w	r3, r3, #15
 8005f1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005f1c:	4b2f      	ldr	r3, [pc, #188]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f22:	0f1b      	lsrs	r3, r3, #28
 8005f24:	f003 0307 	and.w	r3, r3, #7
 8005f28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	019a      	lsls	r2, r3, #6
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	691b      	ldr	r3, [r3, #16]
 8005f34:	041b      	lsls	r3, r3, #16
 8005f36:	431a      	orrs	r2, r3
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	061b      	lsls	r3, r3, #24
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	071b      	lsls	r3, r3, #28
 8005f42:	4926      	ldr	r1, [pc, #152]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d011      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	019a      	lsls	r2, r3, #6
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	041b      	lsls	r3, r3, #16
 8005f62:	431a      	orrs	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	061b      	lsls	r3, r3, #24
 8005f6a:	431a      	orrs	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	071b      	lsls	r3, r3, #28
 8005f72:	491a      	ldr	r1, [pc, #104]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f7a:	4b18      	ldr	r3, [pc, #96]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a17      	ldr	r2, [pc, #92]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005f80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f86:	f7fd ffbf 	bl	8003f08 <HAL_GetTick>
 8005f8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f8c:	e008      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005f8e:	f7fd ffbb 	bl	8003f08 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	2b64      	cmp	r3, #100	; 0x64
 8005f9a:	d901      	bls.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	e0d8      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005fa0:	4b0e      	ldr	r3, [pc, #56]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d0f0      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	f040 80ce 	bne.w	8006150 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005fb4:	4b09      	ldr	r3, [pc, #36]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a08      	ldr	r2, [pc, #32]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fc0:	f7fd ffa2 	bl	8003f08 <HAL_GetTick>
 8005fc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005fc6:	e00b      	b.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005fc8:	f7fd ff9e 	bl	8003f08 <HAL_GetTick>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	2b64      	cmp	r3, #100	; 0x64
 8005fd4:	d904      	bls.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e0bb      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005fda:	bf00      	nop
 8005fdc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005fe0:	4b5e      	ldr	r3, [pc, #376]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fe8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005fec:	d0ec      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d009      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800600a:	2b00      	cmp	r3, #0
 800600c:	d02e      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006012:	2b00      	cmp	r3, #0
 8006014:	d12a      	bne.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006016:	4b51      	ldr	r3, [pc, #324]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800601c:	0c1b      	lsrs	r3, r3, #16
 800601e:	f003 0303 	and.w	r3, r3, #3
 8006022:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006024:	4b4d      	ldr	r3, [pc, #308]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800602a:	0f1b      	lsrs	r3, r3, #28
 800602c:	f003 0307 	and.w	r3, r3, #7
 8006030:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	019a      	lsls	r2, r3, #6
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	041b      	lsls	r3, r3, #16
 800603c:	431a      	orrs	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	061b      	lsls	r3, r3, #24
 8006044:	431a      	orrs	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	071b      	lsls	r3, r3, #28
 800604a:	4944      	ldr	r1, [pc, #272]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800604c:	4313      	orrs	r3, r2
 800604e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006052:	4b42      	ldr	r3, [pc, #264]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006054:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006058:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006060:	3b01      	subs	r3, #1
 8006062:	021b      	lsls	r3, r3, #8
 8006064:	493d      	ldr	r1, [pc, #244]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006066:	4313      	orrs	r3, r2
 8006068:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d022      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800607c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006080:	d11d      	bne.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006082:	4b36      	ldr	r3, [pc, #216]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006088:	0e1b      	lsrs	r3, r3, #24
 800608a:	f003 030f 	and.w	r3, r3, #15
 800608e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006090:	4b32      	ldr	r3, [pc, #200]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006096:	0f1b      	lsrs	r3, r3, #28
 8006098:	f003 0307 	and.w	r3, r3, #7
 800609c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	019a      	lsls	r2, r3, #6
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	041b      	lsls	r3, r3, #16
 80060aa:	431a      	orrs	r2, r3
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	061b      	lsls	r3, r3, #24
 80060b0:	431a      	orrs	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	071b      	lsls	r3, r3, #28
 80060b6:	4929      	ldr	r1, [pc, #164]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060b8:	4313      	orrs	r3, r2
 80060ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0308 	and.w	r3, r3, #8
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d028      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80060ca:	4b24      	ldr	r3, [pc, #144]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060d0:	0e1b      	lsrs	r3, r3, #24
 80060d2:	f003 030f 	and.w	r3, r3, #15
 80060d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80060d8:	4b20      	ldr	r3, [pc, #128]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060de:	0c1b      	lsrs	r3, r3, #16
 80060e0:	f003 0303 	and.w	r3, r3, #3
 80060e4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	019a      	lsls	r2, r3, #6
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	041b      	lsls	r3, r3, #16
 80060f0:	431a      	orrs	r2, r3
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	061b      	lsls	r3, r3, #24
 80060f6:	431a      	orrs	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	071b      	lsls	r3, r3, #28
 80060fe:	4917      	ldr	r1, [pc, #92]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006100:	4313      	orrs	r3, r2
 8006102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006106:	4b15      	ldr	r3, [pc, #84]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006108:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800610c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006114:	4911      	ldr	r1, [pc, #68]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006116:	4313      	orrs	r3, r2
 8006118:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800611c:	4b0f      	ldr	r3, [pc, #60]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a0e      	ldr	r2, [pc, #56]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006126:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006128:	f7fd feee 	bl	8003f08 <HAL_GetTick>
 800612c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800612e:	e008      	b.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006130:	f7fd feea 	bl	8003f08 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	2b64      	cmp	r3, #100	; 0x64
 800613c:	d901      	bls.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e007      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006142:	4b06      	ldr	r3, [pc, #24]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800614a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800614e:	d1ef      	bne.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3720      	adds	r7, #32
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	40023800 	.word	0x40023800

08006160 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e09d      	b.n	80062ae <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	2b00      	cmp	r3, #0
 8006178:	d108      	bne.n	800618c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006182:	d009      	beq.n	8006198 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	61da      	str	r2, [r3, #28]
 800618a:	e005      	b.n	8006198 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d106      	bne.n	80061b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7fb fca8 	bl	8001b08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2202      	movs	r2, #2
 80061bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061d8:	d902      	bls.n	80061e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061da:	2300      	movs	r3, #0
 80061dc:	60fb      	str	r3, [r7, #12]
 80061de:	e002      	b.n	80061e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80061ee:	d007      	beq.n	8006200 <HAL_SPI_Init+0xa0>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061f8:	d002      	beq.n	8006200 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006210:	431a      	orrs	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	f003 0302 	and.w	r3, r3, #2
 800621a:	431a      	orrs	r2, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	f003 0301 	and.w	r3, r3, #1
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	69db      	ldr	r3, [r3, #28]
 8006234:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006238:	431a      	orrs	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006242:	ea42 0103 	orr.w	r1, r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800624a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	430a      	orrs	r2, r1
 8006254:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	0c1b      	lsrs	r3, r3, #16
 800625c:	f003 0204 	and.w	r2, r3, #4
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006264:	f003 0310 	and.w	r3, r3, #16
 8006268:	431a      	orrs	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800626e:	f003 0308 	and.w	r3, r3, #8
 8006272:	431a      	orrs	r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800627c:	ea42 0103 	orr.w	r1, r2, r3
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	430a      	orrs	r2, r1
 800628c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	69da      	ldr	r2, [r3, #28]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800629c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b088      	sub	sp, #32
 80062ba:	af02      	add	r7, sp, #8
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	603b      	str	r3, [r7, #0]
 80062c2:	4613      	mov	r3, r2
 80062c4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80062c6:	2300      	movs	r3, #0
 80062c8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062d2:	d112      	bne.n	80062fa <HAL_SPI_Receive+0x44>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10e      	bne.n	80062fa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2204      	movs	r2, #4
 80062e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80062e4:	88fa      	ldrh	r2, [r7, #6]
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	9300      	str	r3, [sp, #0]
 80062ea:	4613      	mov	r3, r2
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	68b9      	ldr	r1, [r7, #8]
 80062f0:	68f8      	ldr	r0, [r7, #12]
 80062f2:	f000 f910 	bl	8006516 <HAL_SPI_TransmitReceive>
 80062f6:	4603      	mov	r3, r0
 80062f8:	e109      	b.n	800650e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006300:	2b01      	cmp	r3, #1
 8006302:	d101      	bne.n	8006308 <HAL_SPI_Receive+0x52>
 8006304:	2302      	movs	r3, #2
 8006306:	e102      	b.n	800650e <HAL_SPI_Receive+0x258>
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006310:	f7fd fdfa 	bl	8003f08 <HAL_GetTick>
 8006314:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b01      	cmp	r3, #1
 8006320:	d002      	beq.n	8006328 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006322:	2302      	movs	r3, #2
 8006324:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006326:	e0e9      	b.n	80064fc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d002      	beq.n	8006334 <HAL_SPI_Receive+0x7e>
 800632e:	88fb      	ldrh	r3, [r7, #6]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d102      	bne.n	800633a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006338:	e0e0      	b.n	80064fc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2204      	movs	r2, #4
 800633e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	88fa      	ldrh	r2, [r7, #6]
 8006352:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	88fa      	ldrh	r2, [r7, #6]
 800635a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2200      	movs	r2, #0
 800636e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006384:	d908      	bls.n	8006398 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006394:	605a      	str	r2, [r3, #4]
 8006396:	e007      	b.n	80063a8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80063a6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063b0:	d10f      	bne.n	80063d2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80063d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063dc:	2b40      	cmp	r3, #64	; 0x40
 80063de:	d007      	beq.n	80063f0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063ee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80063f8:	d867      	bhi.n	80064ca <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80063fa:	e030      	b.n	800645e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b01      	cmp	r3, #1
 8006408:	d117      	bne.n	800643a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f103 020c 	add.w	r2, r3, #12
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006416:	7812      	ldrb	r2, [r2, #0]
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006420:	1c5a      	adds	r2, r3, #1
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800642c:	b29b      	uxth	r3, r3
 800642e:	3b01      	subs	r3, #1
 8006430:	b29a      	uxth	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006438:	e011      	b.n	800645e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800643a:	f7fd fd65 	bl	8003f08 <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d803      	bhi.n	8006452 <HAL_SPI_Receive+0x19c>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006450:	d102      	bne.n	8006458 <HAL_SPI_Receive+0x1a2>
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d102      	bne.n	800645e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800645c:	e04e      	b.n	80064fc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006464:	b29b      	uxth	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	d1c8      	bne.n	80063fc <HAL_SPI_Receive+0x146>
 800646a:	e034      	b.n	80064d6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	2b01      	cmp	r3, #1
 8006478:	d115      	bne.n	80064a6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68da      	ldr	r2, [r3, #12]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006484:	b292      	uxth	r2, r2
 8006486:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648c:	1c9a      	adds	r2, r3, #2
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006498:	b29b      	uxth	r3, r3
 800649a:	3b01      	subs	r3, #1
 800649c:	b29a      	uxth	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80064a4:	e011      	b.n	80064ca <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064a6:	f7fd fd2f 	bl	8003f08 <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d803      	bhi.n	80064be <HAL_SPI_Receive+0x208>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064bc:	d102      	bne.n	80064c4 <HAL_SPI_Receive+0x20e>
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d102      	bne.n	80064ca <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80064c8:	e018      	b.n	80064fc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1ca      	bne.n	800646c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	6839      	ldr	r1, [r7, #0]
 80064da:	68f8      	ldr	r0, [r7, #12]
 80064dc:	f000 fb4c 	bl	8006b78 <SPI_EndRxTransaction>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d002      	beq.n	80064ec <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2220      	movs	r2, #32
 80064ea:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d002      	beq.n	80064fa <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	75fb      	strb	r3, [r7, #23]
 80064f8:	e000      	b.n	80064fc <HAL_SPI_Receive+0x246>
  }

error :
 80064fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800650c:	7dfb      	ldrb	r3, [r7, #23]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3718      	adds	r7, #24
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006516:	b580      	push	{r7, lr}
 8006518:	b08a      	sub	sp, #40	; 0x28
 800651a:	af00      	add	r7, sp, #0
 800651c:	60f8      	str	r0, [r7, #12]
 800651e:	60b9      	str	r1, [r7, #8]
 8006520:	607a      	str	r2, [r7, #4]
 8006522:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006524:	2301      	movs	r3, #1
 8006526:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006534:	2b01      	cmp	r3, #1
 8006536:	d101      	bne.n	800653c <HAL_SPI_TransmitReceive+0x26>
 8006538:	2302      	movs	r3, #2
 800653a:	e1fb      	b.n	8006934 <HAL_SPI_TransmitReceive+0x41e>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006544:	f7fd fce0 	bl	8003f08 <HAL_GetTick>
 8006548:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006550:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006558:	887b      	ldrh	r3, [r7, #2]
 800655a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800655c:	887b      	ldrh	r3, [r7, #2]
 800655e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006560:	7efb      	ldrb	r3, [r7, #27]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d00e      	beq.n	8006584 <HAL_SPI_TransmitReceive+0x6e>
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800656c:	d106      	bne.n	800657c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d102      	bne.n	800657c <HAL_SPI_TransmitReceive+0x66>
 8006576:	7efb      	ldrb	r3, [r7, #27]
 8006578:	2b04      	cmp	r3, #4
 800657a:	d003      	beq.n	8006584 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800657c:	2302      	movs	r3, #2
 800657e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006582:	e1cd      	b.n	8006920 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d005      	beq.n	8006596 <HAL_SPI_TransmitReceive+0x80>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d002      	beq.n	8006596 <HAL_SPI_TransmitReceive+0x80>
 8006590:	887b      	ldrh	r3, [r7, #2]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d103      	bne.n	800659e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800659c:	e1c0      	b.n	8006920 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b04      	cmp	r3, #4
 80065a8:	d003      	beq.n	80065b2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2205      	movs	r2, #5
 80065ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	887a      	ldrh	r2, [r7, #2]
 80065c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	887a      	ldrh	r2, [r7, #2]
 80065ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	68ba      	ldr	r2, [r7, #8]
 80065d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	887a      	ldrh	r2, [r7, #2]
 80065d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	887a      	ldrh	r2, [r7, #2]
 80065de:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80065f4:	d802      	bhi.n	80065fc <HAL_SPI_TransmitReceive+0xe6>
 80065f6:	8a3b      	ldrh	r3, [r7, #16]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d908      	bls.n	800660e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800660a:	605a      	str	r2, [r3, #4]
 800660c:	e007      	b.n	800661e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800661c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006628:	2b40      	cmp	r3, #64	; 0x40
 800662a:	d007      	beq.n	800663c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800663a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006644:	d97c      	bls.n	8006740 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d002      	beq.n	8006654 <HAL_SPI_TransmitReceive+0x13e>
 800664e:	8a7b      	ldrh	r3, [r7, #18]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d169      	bne.n	8006728 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006658:	881a      	ldrh	r2, [r3, #0]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006664:	1c9a      	adds	r2, r3, #2
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006678:	e056      	b.n	8006728 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b02      	cmp	r3, #2
 8006686:	d11b      	bne.n	80066c0 <HAL_SPI_TransmitReceive+0x1aa>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d016      	beq.n	80066c0 <HAL_SPI_TransmitReceive+0x1aa>
 8006692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006694:	2b01      	cmp	r3, #1
 8006696:	d113      	bne.n	80066c0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669c:	881a      	ldrh	r2, [r3, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a8:	1c9a      	adds	r2, r3, #2
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	3b01      	subs	r3, #1
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066bc:	2300      	movs	r3, #0
 80066be:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f003 0301 	and.w	r3, r3, #1
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d11c      	bne.n	8006708 <HAL_SPI_TransmitReceive+0x1f2>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d016      	beq.n	8006708 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68da      	ldr	r2, [r3, #12]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e4:	b292      	uxth	r2, r2
 80066e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ec:	1c9a      	adds	r2, r3, #2
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	3b01      	subs	r3, #1
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006704:	2301      	movs	r3, #1
 8006706:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006708:	f7fd fbfe 	bl	8003f08 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006714:	429a      	cmp	r2, r3
 8006716:	d807      	bhi.n	8006728 <HAL_SPI_TransmitReceive+0x212>
 8006718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800671a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800671e:	d003      	beq.n	8006728 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006726:	e0fb      	b.n	8006920 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800672c:	b29b      	uxth	r3, r3
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1a3      	bne.n	800667a <HAL_SPI_TransmitReceive+0x164>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006738:	b29b      	uxth	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d19d      	bne.n	800667a <HAL_SPI_TransmitReceive+0x164>
 800673e:	e0df      	b.n	8006900 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d003      	beq.n	8006750 <HAL_SPI_TransmitReceive+0x23a>
 8006748:	8a7b      	ldrh	r3, [r7, #18]
 800674a:	2b01      	cmp	r3, #1
 800674c:	f040 80cb 	bne.w	80068e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006754:	b29b      	uxth	r3, r3
 8006756:	2b01      	cmp	r3, #1
 8006758:	d912      	bls.n	8006780 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800675e:	881a      	ldrh	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676a:	1c9a      	adds	r2, r3, #2
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006774:	b29b      	uxth	r3, r3
 8006776:	3b02      	subs	r3, #2
 8006778:	b29a      	uxth	r2, r3
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800677e:	e0b2      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	330c      	adds	r3, #12
 800678a:	7812      	ldrb	r2, [r2, #0]
 800678c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006792:	1c5a      	adds	r2, r3, #1
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800679c:	b29b      	uxth	r3, r3
 800679e:	3b01      	subs	r3, #1
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067a6:	e09e      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d134      	bne.n	8006820 <HAL_SPI_TransmitReceive+0x30a>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d02f      	beq.n	8006820 <HAL_SPI_TransmitReceive+0x30a>
 80067c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d12c      	bne.n	8006820 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d912      	bls.n	80067f6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d4:	881a      	ldrh	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e0:	1c9a      	adds	r2, r3, #2
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	3b02      	subs	r3, #2
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80067f4:	e012      	b.n	800681c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	330c      	adds	r3, #12
 8006800:	7812      	ldrb	r2, [r2, #0]
 8006802:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006808:	1c5a      	adds	r2, r3, #1
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006812:	b29b      	uxth	r3, r3
 8006814:	3b01      	subs	r3, #1
 8006816:	b29a      	uxth	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800681c:	2300      	movs	r3, #0
 800681e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b01      	cmp	r3, #1
 800682c:	d148      	bne.n	80068c0 <HAL_SPI_TransmitReceive+0x3aa>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d042      	beq.n	80068c0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006840:	b29b      	uxth	r3, r3
 8006842:	2b01      	cmp	r3, #1
 8006844:	d923      	bls.n	800688e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68da      	ldr	r2, [r3, #12]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006850:	b292      	uxth	r2, r2
 8006852:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006858:	1c9a      	adds	r2, r3, #2
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006864:	b29b      	uxth	r3, r3
 8006866:	3b02      	subs	r3, #2
 8006868:	b29a      	uxth	r2, r3
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006876:	b29b      	uxth	r3, r3
 8006878:	2b01      	cmp	r3, #1
 800687a:	d81f      	bhi.n	80068bc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800688a:	605a      	str	r2, [r3, #4]
 800688c:	e016      	b.n	80068bc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f103 020c 	add.w	r2, r3, #12
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689a:	7812      	ldrb	r2, [r2, #0]
 800689c:	b2d2      	uxtb	r2, r2
 800689e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	3b01      	subs	r3, #1
 80068b4:	b29a      	uxth	r2, r3
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068bc:	2301      	movs	r3, #1
 80068be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80068c0:	f7fd fb22 	bl	8003f08 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d803      	bhi.n	80068d8 <HAL_SPI_TransmitReceive+0x3c2>
 80068d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d6:	d102      	bne.n	80068de <HAL_SPI_TransmitReceive+0x3c8>
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d103      	bne.n	80068e6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80068e4:	e01c      	b.n	8006920 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f47f af5b 	bne.w	80067a8 <HAL_SPI_TransmitReceive+0x292>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f47f af54 	bne.w	80067a8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006900:	69fa      	ldr	r2, [r7, #28]
 8006902:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f000 f9b3 	bl	8006c70 <SPI_EndRxTxTransaction>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d006      	beq.n	800691e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2220      	movs	r2, #32
 800691a:	661a      	str	r2, [r3, #96]	; 0x60
 800691c:	e000      	b.n	8006920 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800691e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2200      	movs	r2, #0
 800692c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006930:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006934:	4618      	mov	r0, r3
 8006936:	3728      	adds	r7, #40	; 0x28
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b088      	sub	sp, #32
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	603b      	str	r3, [r7, #0]
 8006948:	4613      	mov	r3, r2
 800694a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800694c:	f7fd fadc 	bl	8003f08 <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006954:	1a9b      	subs	r3, r3, r2
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	4413      	add	r3, r2
 800695a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800695c:	f7fd fad4 	bl	8003f08 <HAL_GetTick>
 8006960:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006962:	4b39      	ldr	r3, [pc, #228]	; (8006a48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	015b      	lsls	r3, r3, #5
 8006968:	0d1b      	lsrs	r3, r3, #20
 800696a:	69fa      	ldr	r2, [r7, #28]
 800696c:	fb02 f303 	mul.w	r3, r2, r3
 8006970:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006972:	e054      	b.n	8006a1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800697a:	d050      	beq.n	8006a1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800697c:	f7fd fac4 	bl	8003f08 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	69fa      	ldr	r2, [r7, #28]
 8006988:	429a      	cmp	r2, r3
 800698a:	d902      	bls.n	8006992 <SPI_WaitFlagStateUntilTimeout+0x56>
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d13d      	bne.n	8006a0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80069a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069aa:	d111      	bne.n	80069d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069b4:	d004      	beq.n	80069c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069be:	d107      	bne.n	80069d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069d8:	d10f      	bne.n	80069fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80069e8:	601a      	str	r2, [r3, #0]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e017      	b.n	8006a3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d101      	bne.n	8006a18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	689a      	ldr	r2, [r3, #8]
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	4013      	ands	r3, r2
 8006a28:	68ba      	ldr	r2, [r7, #8]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	bf0c      	ite	eq
 8006a2e:	2301      	moveq	r3, #1
 8006a30:	2300      	movne	r3, #0
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	461a      	mov	r2, r3
 8006a36:	79fb      	ldrb	r3, [r7, #7]
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d19b      	bne.n	8006974 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3720      	adds	r7, #32
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	20000000 	.word	0x20000000

08006a4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b08a      	sub	sp, #40	; 0x28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	60f8      	str	r0, [r7, #12]
 8006a54:	60b9      	str	r1, [r7, #8]
 8006a56:	607a      	str	r2, [r7, #4]
 8006a58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006a5e:	f7fd fa53 	bl	8003f08 <HAL_GetTick>
 8006a62:	4602      	mov	r2, r0
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a66:	1a9b      	subs	r3, r3, r2
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006a6e:	f7fd fa4b 	bl	8003f08 <HAL_GetTick>
 8006a72:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	330c      	adds	r3, #12
 8006a7a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006a7c:	4b3d      	ldr	r3, [pc, #244]	; (8006b74 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	4613      	mov	r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	00da      	lsls	r2, r3, #3
 8006a88:	1ad3      	subs	r3, r2, r3
 8006a8a:	0d1b      	lsrs	r3, r3, #20
 8006a8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a8e:	fb02 f303 	mul.w	r3, r2, r3
 8006a92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006a94:	e060      	b.n	8006b58 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006a9c:	d107      	bne.n	8006aae <SPI_WaitFifoStateUntilTimeout+0x62>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d104      	bne.n	8006aae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006aac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab4:	d050      	beq.n	8006b58 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ab6:	f7fd fa27 	bl	8003f08 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	6a3b      	ldr	r3, [r7, #32]
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d902      	bls.n	8006acc <SPI_WaitFifoStateUntilTimeout+0x80>
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d13d      	bne.n	8006b48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	685a      	ldr	r2, [r3, #4]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ada:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ae4:	d111      	bne.n	8006b0a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006aee:	d004      	beq.n	8006afa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006af8:	d107      	bne.n	8006b0a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b12:	d10f      	bne.n	8006b34 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e010      	b.n	8006b6a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	3b01      	subs	r3, #1
 8006b56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	689a      	ldr	r2, [r3, #8]
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	4013      	ands	r3, r2
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d196      	bne.n	8006a96 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3728      	adds	r7, #40	; 0x28
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20000000 	.word	0x20000000

08006b78 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b088      	sub	sp, #32
 8006b7c:	af02      	add	r7, sp, #8
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b8c:	d111      	bne.n	8006bb2 <SPI_EndRxTransaction+0x3a>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b96:	d004      	beq.n	8006ba2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ba0:	d107      	bne.n	8006bb2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bb0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bba:	d112      	bne.n	8006be2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	2180      	movs	r1, #128	; 0x80
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f7ff feb8 	bl	800693c <SPI_WaitFlagStateUntilTimeout>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d021      	beq.n	8006c16 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bd6:	f043 0220 	orr.w	r2, r3, #32
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e03d      	b.n	8006c5e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006be2:	4b21      	ldr	r3, [pc, #132]	; (8006c68 <SPI_EndRxTransaction+0xf0>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a21      	ldr	r2, [pc, #132]	; (8006c6c <SPI_EndRxTransaction+0xf4>)
 8006be8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bec:	0d5b      	lsrs	r3, r3, #21
 8006bee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006bf2:	fb02 f303 	mul.w	r3, r2, r3
 8006bf6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d00a      	beq.n	8006c14 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	3b01      	subs	r3, #1
 8006c02:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c0e:	2b80      	cmp	r3, #128	; 0x80
 8006c10:	d0f2      	beq.n	8006bf8 <SPI_EndRxTransaction+0x80>
 8006c12:	e000      	b.n	8006c16 <SPI_EndRxTransaction+0x9e>
        break;
 8006c14:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c1e:	d11d      	bne.n	8006c5c <SPI_EndRxTransaction+0xe4>
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c28:	d004      	beq.n	8006c34 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c32:	d113      	bne.n	8006c5c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f7ff ff03 	bl	8006a4c <SPI_WaitFifoStateUntilTimeout>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d007      	beq.n	8006c5c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c50:	f043 0220 	orr.w	r2, r3, #32
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e000      	b.n	8006c5e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3718      	adds	r7, #24
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	20000000 	.word	0x20000000
 8006c6c:	165e9f81 	.word	0x165e9f81

08006c70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b088      	sub	sp, #32
 8006c74:	af02      	add	r7, sp, #8
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	9300      	str	r3, [sp, #0]
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f7ff fedf 	bl	8006a4c <SPI_WaitFifoStateUntilTimeout>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d007      	beq.n	8006ca4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c98:	f043 0220 	orr.w	r2, r3, #32
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e046      	b.n	8006d32 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006ca4:	4b25      	ldr	r3, [pc, #148]	; (8006d3c <SPI_EndRxTxTransaction+0xcc>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a25      	ldr	r2, [pc, #148]	; (8006d40 <SPI_EndRxTxTransaction+0xd0>)
 8006caa:	fba2 2303 	umull	r2, r3, r2, r3
 8006cae:	0d5b      	lsrs	r3, r3, #21
 8006cb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006cb4:	fb02 f303 	mul.w	r3, r2, r3
 8006cb8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cc2:	d112      	bne.n	8006cea <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2180      	movs	r1, #128	; 0x80
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f7ff fe34 	bl	800693c <SPI_WaitFlagStateUntilTimeout>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d016      	beq.n	8006d08 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cde:	f043 0220 	orr.w	r2, r3, #32
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e023      	b.n	8006d32 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00a      	beq.n	8006d06 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006cf0:	697b      	ldr	r3, [r7, #20]
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d00:	2b80      	cmp	r3, #128	; 0x80
 8006d02:	d0f2      	beq.n	8006cea <SPI_EndRxTxTransaction+0x7a>
 8006d04:	e000      	b.n	8006d08 <SPI_EndRxTxTransaction+0x98>
        break;
 8006d06:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f7ff fe99 	bl	8006a4c <SPI_WaitFifoStateUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d007      	beq.n	8006d30 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d24:	f043 0220 	orr.w	r2, r3, #32
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e000      	b.n	8006d32 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006d30:	2300      	movs	r3, #0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3718      	adds	r7, #24
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	20000000 	.word	0x20000000
 8006d40:	165e9f81 	.word	0x165e9f81

08006d44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d101      	bne.n	8006d56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e049      	b.n	8006dea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d106      	bne.n	8006d70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7fb f88c 	bl	8001e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2202      	movs	r2, #2
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	3304      	adds	r3, #4
 8006d80:	4619      	mov	r1, r3
 8006d82:	4610      	mov	r0, r2
 8006d84:	f000 f836 	bl	8006df4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3708      	adds	r7, #8
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
	...

08006df4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b085      	sub	sp, #20
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	4a40      	ldr	r2, [pc, #256]	; (8006f08 <TIM_Base_SetConfig+0x114>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d013      	beq.n	8006e34 <TIM_Base_SetConfig+0x40>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e12:	d00f      	beq.n	8006e34 <TIM_Base_SetConfig+0x40>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4a3d      	ldr	r2, [pc, #244]	; (8006f0c <TIM_Base_SetConfig+0x118>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d00b      	beq.n	8006e34 <TIM_Base_SetConfig+0x40>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a3c      	ldr	r2, [pc, #240]	; (8006f10 <TIM_Base_SetConfig+0x11c>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d007      	beq.n	8006e34 <TIM_Base_SetConfig+0x40>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a3b      	ldr	r2, [pc, #236]	; (8006f14 <TIM_Base_SetConfig+0x120>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d003      	beq.n	8006e34 <TIM_Base_SetConfig+0x40>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4a3a      	ldr	r2, [pc, #232]	; (8006f18 <TIM_Base_SetConfig+0x124>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d108      	bne.n	8006e46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a2f      	ldr	r2, [pc, #188]	; (8006f08 <TIM_Base_SetConfig+0x114>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d02b      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e54:	d027      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a2c      	ldr	r2, [pc, #176]	; (8006f0c <TIM_Base_SetConfig+0x118>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d023      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a2b      	ldr	r2, [pc, #172]	; (8006f10 <TIM_Base_SetConfig+0x11c>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d01f      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a2a      	ldr	r2, [pc, #168]	; (8006f14 <TIM_Base_SetConfig+0x120>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d01b      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a29      	ldr	r2, [pc, #164]	; (8006f18 <TIM_Base_SetConfig+0x124>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d017      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a28      	ldr	r2, [pc, #160]	; (8006f1c <TIM_Base_SetConfig+0x128>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d013      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a27      	ldr	r2, [pc, #156]	; (8006f20 <TIM_Base_SetConfig+0x12c>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d00f      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a26      	ldr	r2, [pc, #152]	; (8006f24 <TIM_Base_SetConfig+0x130>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d00b      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a25      	ldr	r2, [pc, #148]	; (8006f28 <TIM_Base_SetConfig+0x134>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d007      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a24      	ldr	r2, [pc, #144]	; (8006f2c <TIM_Base_SetConfig+0x138>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d003      	beq.n	8006ea6 <TIM_Base_SetConfig+0xb2>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a23      	ldr	r2, [pc, #140]	; (8006f30 <TIM_Base_SetConfig+0x13c>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d108      	bne.n	8006eb8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	689a      	ldr	r2, [r3, #8]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a0a      	ldr	r2, [pc, #40]	; (8006f08 <TIM_Base_SetConfig+0x114>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d003      	beq.n	8006eec <TIM_Base_SetConfig+0xf8>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a0c      	ldr	r2, [pc, #48]	; (8006f18 <TIM_Base_SetConfig+0x124>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d103      	bne.n	8006ef4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	691a      	ldr	r2, [r3, #16]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	615a      	str	r2, [r3, #20]
}
 8006efa:	bf00      	nop
 8006efc:	3714      	adds	r7, #20
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	40010000 	.word	0x40010000
 8006f0c:	40000400 	.word	0x40000400
 8006f10:	40000800 	.word	0x40000800
 8006f14:	40000c00 	.word	0x40000c00
 8006f18:	40010400 	.word	0x40010400
 8006f1c:	40014000 	.word	0x40014000
 8006f20:	40014400 	.word	0x40014400
 8006f24:	40014800 	.word	0x40014800
 8006f28:	40001800 	.word	0x40001800
 8006f2c:	40001c00 	.word	0x40001c00
 8006f30:	40002000 	.word	0x40002000

08006f34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e040      	b.n	8006fc8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d106      	bne.n	8006f5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f7fb f82a 	bl	8001fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2224      	movs	r2, #36	; 0x24
 8006f60:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f022 0201 	bic.w	r2, r2, #1
 8006f70:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 fbc2 	bl	80076fc <UART_SetConfig>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d101      	bne.n	8006f82 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e022      	b.n	8006fc8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d002      	beq.n	8006f90 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 fe1a 	bl	8007bc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	685a      	ldr	r2, [r3, #4]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	689a      	ldr	r2, [r3, #8]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006fae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f042 0201 	orr.w	r2, r2, #1
 8006fbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fea1 	bl	8007d08 <UART_CheckIdleState>
 8006fc6:	4603      	mov	r3, r0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3708      	adds	r7, #8
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b08a      	sub	sp, #40	; 0x28
 8006fd4:	af02      	add	r7, sp, #8
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	603b      	str	r3, [r7, #0]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fe4:	2b20      	cmp	r3, #32
 8006fe6:	d171      	bne.n	80070cc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d002      	beq.n	8006ff4 <HAL_UART_Transmit+0x24>
 8006fee:	88fb      	ldrh	r3, [r7, #6]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d101      	bne.n	8006ff8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	e06a      	b.n	80070ce <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2221      	movs	r2, #33	; 0x21
 8007004:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007006:	f7fc ff7f 	bl	8003f08 <HAL_GetTick>
 800700a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	88fa      	ldrh	r2, [r7, #6]
 8007010:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	88fa      	ldrh	r2, [r7, #6]
 8007018:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007024:	d108      	bne.n	8007038 <HAL_UART_Transmit+0x68>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d104      	bne.n	8007038 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800702e:	2300      	movs	r3, #0
 8007030:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	61bb      	str	r3, [r7, #24]
 8007036:	e003      	b.n	8007040 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800703c:	2300      	movs	r3, #0
 800703e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007040:	e02c      	b.n	800709c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	2200      	movs	r2, #0
 800704a:	2180      	movs	r1, #128	; 0x80
 800704c:	68f8      	ldr	r0, [r7, #12]
 800704e:	f000 fea8 	bl	8007da2 <UART_WaitOnFlagUntilTimeout>
 8007052:	4603      	mov	r3, r0
 8007054:	2b00      	cmp	r3, #0
 8007056:	d001      	beq.n	800705c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e038      	b.n	80070ce <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10b      	bne.n	800707a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	881b      	ldrh	r3, [r3, #0]
 8007066:	461a      	mov	r2, r3
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007070:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	3302      	adds	r3, #2
 8007076:	61bb      	str	r3, [r7, #24]
 8007078:	e007      	b.n	800708a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	781a      	ldrb	r2, [r3, #0]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	3301      	adds	r3, #1
 8007088:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007090:	b29b      	uxth	r3, r3
 8007092:	3b01      	subs	r3, #1
 8007094:	b29a      	uxth	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d1cc      	bne.n	8007042 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	9300      	str	r3, [sp, #0]
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	2200      	movs	r2, #0
 80070b0:	2140      	movs	r1, #64	; 0x40
 80070b2:	68f8      	ldr	r0, [r7, #12]
 80070b4:	f000 fe75 	bl	8007da2 <UART_WaitOnFlagUntilTimeout>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d001      	beq.n	80070c2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e005      	b.n	80070ce <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2220      	movs	r2, #32
 80070c6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80070c8:	2300      	movs	r3, #0
 80070ca:	e000      	b.n	80070ce <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80070cc:	2302      	movs	r3, #2
  }
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3720      	adds	r7, #32
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
	...

080070d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b0ba      	sub	sp, #232	; 0xe8
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	69db      	ldr	r3, [r3, #28]
 80070e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80070fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007102:	f640 030f 	movw	r3, #2063	; 0x80f
 8007106:	4013      	ands	r3, r2
 8007108:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800710c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007110:	2b00      	cmp	r3, #0
 8007112:	d115      	bne.n	8007140 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007118:	f003 0320 	and.w	r3, r3, #32
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00f      	beq.n	8007140 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007124:	f003 0320 	and.w	r3, r3, #32
 8007128:	2b00      	cmp	r3, #0
 800712a:	d009      	beq.n	8007140 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 82ac 	beq.w	800768e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	4798      	blx	r3
      }
      return;
 800713e:	e2a6      	b.n	800768e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007140:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007144:	2b00      	cmp	r3, #0
 8007146:	f000 8117 	beq.w	8007378 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800714a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d106      	bne.n	8007164 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007156:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800715a:	4b85      	ldr	r3, [pc, #532]	; (8007370 <HAL_UART_IRQHandler+0x298>)
 800715c:	4013      	ands	r3, r2
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 810a 	beq.w	8007378 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007168:	f003 0301 	and.w	r3, r3, #1
 800716c:	2b00      	cmp	r3, #0
 800716e:	d011      	beq.n	8007194 <HAL_UART_IRQHandler+0xbc>
 8007170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00b      	beq.n	8007194 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2201      	movs	r2, #1
 8007182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800718a:	f043 0201 	orr.w	r2, r3, #1
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007198:	f003 0302 	and.w	r3, r3, #2
 800719c:	2b00      	cmp	r3, #0
 800719e:	d011      	beq.n	80071c4 <HAL_UART_IRQHandler+0xec>
 80071a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00b      	beq.n	80071c4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2202      	movs	r2, #2
 80071b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071ba:	f043 0204 	orr.w	r2, r3, #4
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071c8:	f003 0304 	and.w	r3, r3, #4
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d011      	beq.n	80071f4 <HAL_UART_IRQHandler+0x11c>
 80071d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071d4:	f003 0301 	and.w	r3, r3, #1
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00b      	beq.n	80071f4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2204      	movs	r2, #4
 80071e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071ea:	f043 0202 	orr.w	r2, r3, #2
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80071f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071f8:	f003 0308 	and.w	r3, r3, #8
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d017      	beq.n	8007230 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007204:	f003 0320 	and.w	r3, r3, #32
 8007208:	2b00      	cmp	r3, #0
 800720a:	d105      	bne.n	8007218 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800720c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007210:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00b      	beq.n	8007230 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2208      	movs	r2, #8
 800721e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007226:	f043 0208 	orr.w	r2, r3, #8
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007234:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007238:	2b00      	cmp	r3, #0
 800723a:	d012      	beq.n	8007262 <HAL_UART_IRQHandler+0x18a>
 800723c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007240:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d00c      	beq.n	8007262 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007250:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007258:	f043 0220 	orr.w	r2, r3, #32
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007268:	2b00      	cmp	r3, #0
 800726a:	f000 8212 	beq.w	8007692 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800726e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007272:	f003 0320 	and.w	r3, r3, #32
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00d      	beq.n	8007296 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800727a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800727e:	f003 0320 	and.w	r3, r3, #32
 8007282:	2b00      	cmp	r3, #0
 8007284:	d007      	beq.n	8007296 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800728a:	2b00      	cmp	r3, #0
 800728c:	d003      	beq.n	8007296 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800729c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072aa:	2b40      	cmp	r3, #64	; 0x40
 80072ac:	d005      	beq.n	80072ba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80072ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80072b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d04f      	beq.n	800735a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fe37 	bl	8007f2e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ca:	2b40      	cmp	r3, #64	; 0x40
 80072cc:	d141      	bne.n	8007352 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3308      	adds	r3, #8
 80072d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80072dc:	e853 3f00 	ldrex	r3, [r3]
 80072e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80072e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	3308      	adds	r3, #8
 80072f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80072fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80072fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007302:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007306:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800730a:	e841 2300 	strex	r3, r2, [r1]
 800730e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007312:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1d9      	bne.n	80072ce <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800731e:	2b00      	cmp	r3, #0
 8007320:	d013      	beq.n	800734a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007326:	4a13      	ldr	r2, [pc, #76]	; (8007374 <HAL_UART_IRQHandler+0x29c>)
 8007328:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800732e:	4618      	mov	r0, r3
 8007330:	f7fd f934 	bl	800459c <HAL_DMA_Abort_IT>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d017      	beq.n	800736a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800733e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007344:	4610      	mov	r0, r2
 8007346:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007348:	e00f      	b.n	800736a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 f9b6 	bl	80076bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007350:	e00b      	b.n	800736a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f9b2 	bl	80076bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007358:	e007      	b.n	800736a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f9ae 	bl	80076bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007368:	e193      	b.n	8007692 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800736a:	bf00      	nop
    return;
 800736c:	e191      	b.n	8007692 <HAL_UART_IRQHandler+0x5ba>
 800736e:	bf00      	nop
 8007370:	04000120 	.word	0x04000120
 8007374:	08007ff7 	.word	0x08007ff7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800737c:	2b01      	cmp	r3, #1
 800737e:	f040 814c 	bne.w	800761a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007386:	f003 0310 	and.w	r3, r3, #16
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 8145 	beq.w	800761a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007394:	f003 0310 	and.w	r3, r3, #16
 8007398:	2b00      	cmp	r3, #0
 800739a:	f000 813e 	beq.w	800761a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2210      	movs	r2, #16
 80073a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b0:	2b40      	cmp	r3, #64	; 0x40
 80073b2:	f040 80b6 	bne.w	8007522 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80073c2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	f000 8165 	beq.w	8007696 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80073d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80073d6:	429a      	cmp	r2, r3
 80073d8:	f080 815d 	bcs.w	8007696 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80073e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073ea:	69db      	ldr	r3, [r3, #28]
 80073ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073f0:	f000 8086 	beq.w	8007500 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007400:	e853 3f00 	ldrex	r3, [r3]
 8007404:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007408:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800740c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007410:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	461a      	mov	r2, r3
 800741a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800741e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007422:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007426:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800742a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800742e:	e841 2300 	strex	r3, r2, [r1]
 8007432:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007436:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800743a:	2b00      	cmp	r3, #0
 800743c:	d1da      	bne.n	80073f4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3308      	adds	r3, #8
 8007444:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007446:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800744e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007450:	f023 0301 	bic.w	r3, r3, #1
 8007454:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	3308      	adds	r3, #8
 800745e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007462:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007466:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007468:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800746a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800746e:	e841 2300 	strex	r3, r2, [r1]
 8007472:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007474:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1e1      	bne.n	800743e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	3308      	adds	r3, #8
 8007480:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007482:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007484:	e853 3f00 	ldrex	r3, [r3]
 8007488:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800748a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800748c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007490:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	3308      	adds	r3, #8
 800749a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800749e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80074a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80074a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80074a6:	e841 2300 	strex	r3, r2, [r1]
 80074aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80074ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1e3      	bne.n	800747a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2220      	movs	r2, #32
 80074b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80074ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074d0:	f023 0310 	bic.w	r3, r3, #16
 80074d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	461a      	mov	r2, r3
 80074de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80074e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80074e4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80074e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80074f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1e4      	bne.n	80074c0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7fc ffde 	bl	80044bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2202      	movs	r2, #2
 8007504:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007512:	b29b      	uxth	r3, r3
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	b29b      	uxth	r3, r3
 8007518:	4619      	mov	r1, r3
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f8d8 	bl	80076d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007520:	e0b9      	b.n	8007696 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800752e:	b29b      	uxth	r3, r3
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800753c:	b29b      	uxth	r3, r3
 800753e:	2b00      	cmp	r3, #0
 8007540:	f000 80ab 	beq.w	800769a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8007544:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 80a6 	beq.w	800769a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007556:	e853 3f00 	ldrex	r3, [r3]
 800755a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800755c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800755e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007562:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	461a      	mov	r2, r3
 800756c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007570:	647b      	str	r3, [r7, #68]	; 0x44
 8007572:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007574:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007576:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007578:	e841 2300 	strex	r3, r2, [r1]
 800757c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800757e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007580:	2b00      	cmp	r3, #0
 8007582:	d1e4      	bne.n	800754e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	3308      	adds	r3, #8
 800758a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758e:	e853 3f00 	ldrex	r3, [r3]
 8007592:	623b      	str	r3, [r7, #32]
   return(result);
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	f023 0301 	bic.w	r3, r3, #1
 800759a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	3308      	adds	r3, #8
 80075a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80075a8:	633a      	str	r2, [r7, #48]	; 0x30
 80075aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075b0:	e841 2300 	strex	r3, r2, [r1]
 80075b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d1e3      	bne.n	8007584 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2220      	movs	r2, #32
 80075c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	e853 3f00 	ldrex	r3, [r3]
 80075dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f023 0310 	bic.w	r3, r3, #16
 80075e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	461a      	mov	r2, r3
 80075ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80075f2:	61fb      	str	r3, [r7, #28]
 80075f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f6:	69b9      	ldr	r1, [r7, #24]
 80075f8:	69fa      	ldr	r2, [r7, #28]
 80075fa:	e841 2300 	strex	r3, r2, [r1]
 80075fe:	617b      	str	r3, [r7, #20]
   return(result);
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1e4      	bne.n	80075d0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2202      	movs	r2, #2
 800760a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800760c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007610:	4619      	mov	r1, r3
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f85c 	bl	80076d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007618:	e03f      	b.n	800769a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800761a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800761e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00e      	beq.n	8007644 <HAL_UART_IRQHandler+0x56c>
 8007626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800762a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d008      	beq.n	8007644 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800763a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 f853 	bl	80076e8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007642:	e02d      	b.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800764c:	2b00      	cmp	r3, #0
 800764e:	d00e      	beq.n	800766e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007658:	2b00      	cmp	r3, #0
 800765a:	d008      	beq.n	800766e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007660:	2b00      	cmp	r3, #0
 8007662:	d01c      	beq.n	800769e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	4798      	blx	r3
    }
    return;
 800766c:	e017      	b.n	800769e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800766e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007676:	2b00      	cmp	r3, #0
 8007678:	d012      	beq.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
 800767a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800767e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00c      	beq.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fccb 	bl	8008022 <UART_EndTransmit_IT>
    return;
 800768c:	e008      	b.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
      return;
 800768e:	bf00      	nop
 8007690:	e006      	b.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007692:	bf00      	nop
 8007694:	e004      	b.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007696:	bf00      	nop
 8007698:	e002      	b.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
      return;
 800769a:	bf00      	nop
 800769c:	e000      	b.n	80076a0 <HAL_UART_IRQHandler+0x5c8>
    return;
 800769e:	bf00      	nop
  }

}
 80076a0:	37e8      	adds	r7, #232	; 0xe8
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop

080076a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80076b0:	bf00      	nop
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80076c4:	bf00      	nop
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	460b      	mov	r3, r1
 80076da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b088      	sub	sp, #32
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007704:	2300      	movs	r3, #0
 8007706:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	689a      	ldr	r2, [r3, #8]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	431a      	orrs	r2, r3
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	431a      	orrs	r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	69db      	ldr	r3, [r3, #28]
 800771c:	4313      	orrs	r3, r2
 800771e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	4ba6      	ldr	r3, [pc, #664]	; (80079c0 <UART_SetConfig+0x2c4>)
 8007728:	4013      	ands	r3, r2
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	6812      	ldr	r2, [r2, #0]
 800772e:	6979      	ldr	r1, [r7, #20]
 8007730:	430b      	orrs	r3, r1
 8007732:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	68da      	ldr	r2, [r3, #12]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	699b      	ldr	r3, [r3, #24]
 800774e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6a1b      	ldr	r3, [r3, #32]
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	4313      	orrs	r3, r2
 8007758:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	697a      	ldr	r2, [r7, #20]
 800776a:	430a      	orrs	r2, r1
 800776c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a94      	ldr	r2, [pc, #592]	; (80079c4 <UART_SetConfig+0x2c8>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d120      	bne.n	80077ba <UART_SetConfig+0xbe>
 8007778:	4b93      	ldr	r3, [pc, #588]	; (80079c8 <UART_SetConfig+0x2cc>)
 800777a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800777e:	f003 0303 	and.w	r3, r3, #3
 8007782:	2b03      	cmp	r3, #3
 8007784:	d816      	bhi.n	80077b4 <UART_SetConfig+0xb8>
 8007786:	a201      	add	r2, pc, #4	; (adr r2, 800778c <UART_SetConfig+0x90>)
 8007788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800778c:	0800779d 	.word	0x0800779d
 8007790:	080077a9 	.word	0x080077a9
 8007794:	080077a3 	.word	0x080077a3
 8007798:	080077af 	.word	0x080077af
 800779c:	2301      	movs	r3, #1
 800779e:	77fb      	strb	r3, [r7, #31]
 80077a0:	e150      	b.n	8007a44 <UART_SetConfig+0x348>
 80077a2:	2302      	movs	r3, #2
 80077a4:	77fb      	strb	r3, [r7, #31]
 80077a6:	e14d      	b.n	8007a44 <UART_SetConfig+0x348>
 80077a8:	2304      	movs	r3, #4
 80077aa:	77fb      	strb	r3, [r7, #31]
 80077ac:	e14a      	b.n	8007a44 <UART_SetConfig+0x348>
 80077ae:	2308      	movs	r3, #8
 80077b0:	77fb      	strb	r3, [r7, #31]
 80077b2:	e147      	b.n	8007a44 <UART_SetConfig+0x348>
 80077b4:	2310      	movs	r3, #16
 80077b6:	77fb      	strb	r3, [r7, #31]
 80077b8:	e144      	b.n	8007a44 <UART_SetConfig+0x348>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a83      	ldr	r2, [pc, #524]	; (80079cc <UART_SetConfig+0x2d0>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d132      	bne.n	800782a <UART_SetConfig+0x12e>
 80077c4:	4b80      	ldr	r3, [pc, #512]	; (80079c8 <UART_SetConfig+0x2cc>)
 80077c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ca:	f003 030c 	and.w	r3, r3, #12
 80077ce:	2b0c      	cmp	r3, #12
 80077d0:	d828      	bhi.n	8007824 <UART_SetConfig+0x128>
 80077d2:	a201      	add	r2, pc, #4	; (adr r2, 80077d8 <UART_SetConfig+0xdc>)
 80077d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d8:	0800780d 	.word	0x0800780d
 80077dc:	08007825 	.word	0x08007825
 80077e0:	08007825 	.word	0x08007825
 80077e4:	08007825 	.word	0x08007825
 80077e8:	08007819 	.word	0x08007819
 80077ec:	08007825 	.word	0x08007825
 80077f0:	08007825 	.word	0x08007825
 80077f4:	08007825 	.word	0x08007825
 80077f8:	08007813 	.word	0x08007813
 80077fc:	08007825 	.word	0x08007825
 8007800:	08007825 	.word	0x08007825
 8007804:	08007825 	.word	0x08007825
 8007808:	0800781f 	.word	0x0800781f
 800780c:	2300      	movs	r3, #0
 800780e:	77fb      	strb	r3, [r7, #31]
 8007810:	e118      	b.n	8007a44 <UART_SetConfig+0x348>
 8007812:	2302      	movs	r3, #2
 8007814:	77fb      	strb	r3, [r7, #31]
 8007816:	e115      	b.n	8007a44 <UART_SetConfig+0x348>
 8007818:	2304      	movs	r3, #4
 800781a:	77fb      	strb	r3, [r7, #31]
 800781c:	e112      	b.n	8007a44 <UART_SetConfig+0x348>
 800781e:	2308      	movs	r3, #8
 8007820:	77fb      	strb	r3, [r7, #31]
 8007822:	e10f      	b.n	8007a44 <UART_SetConfig+0x348>
 8007824:	2310      	movs	r3, #16
 8007826:	77fb      	strb	r3, [r7, #31]
 8007828:	e10c      	b.n	8007a44 <UART_SetConfig+0x348>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a68      	ldr	r2, [pc, #416]	; (80079d0 <UART_SetConfig+0x2d4>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d120      	bne.n	8007876 <UART_SetConfig+0x17a>
 8007834:	4b64      	ldr	r3, [pc, #400]	; (80079c8 <UART_SetConfig+0x2cc>)
 8007836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800783a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800783e:	2b30      	cmp	r3, #48	; 0x30
 8007840:	d013      	beq.n	800786a <UART_SetConfig+0x16e>
 8007842:	2b30      	cmp	r3, #48	; 0x30
 8007844:	d814      	bhi.n	8007870 <UART_SetConfig+0x174>
 8007846:	2b20      	cmp	r3, #32
 8007848:	d009      	beq.n	800785e <UART_SetConfig+0x162>
 800784a:	2b20      	cmp	r3, #32
 800784c:	d810      	bhi.n	8007870 <UART_SetConfig+0x174>
 800784e:	2b00      	cmp	r3, #0
 8007850:	d002      	beq.n	8007858 <UART_SetConfig+0x15c>
 8007852:	2b10      	cmp	r3, #16
 8007854:	d006      	beq.n	8007864 <UART_SetConfig+0x168>
 8007856:	e00b      	b.n	8007870 <UART_SetConfig+0x174>
 8007858:	2300      	movs	r3, #0
 800785a:	77fb      	strb	r3, [r7, #31]
 800785c:	e0f2      	b.n	8007a44 <UART_SetConfig+0x348>
 800785e:	2302      	movs	r3, #2
 8007860:	77fb      	strb	r3, [r7, #31]
 8007862:	e0ef      	b.n	8007a44 <UART_SetConfig+0x348>
 8007864:	2304      	movs	r3, #4
 8007866:	77fb      	strb	r3, [r7, #31]
 8007868:	e0ec      	b.n	8007a44 <UART_SetConfig+0x348>
 800786a:	2308      	movs	r3, #8
 800786c:	77fb      	strb	r3, [r7, #31]
 800786e:	e0e9      	b.n	8007a44 <UART_SetConfig+0x348>
 8007870:	2310      	movs	r3, #16
 8007872:	77fb      	strb	r3, [r7, #31]
 8007874:	e0e6      	b.n	8007a44 <UART_SetConfig+0x348>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a56      	ldr	r2, [pc, #344]	; (80079d4 <UART_SetConfig+0x2d8>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d120      	bne.n	80078c2 <UART_SetConfig+0x1c6>
 8007880:	4b51      	ldr	r3, [pc, #324]	; (80079c8 <UART_SetConfig+0x2cc>)
 8007882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007886:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800788a:	2bc0      	cmp	r3, #192	; 0xc0
 800788c:	d013      	beq.n	80078b6 <UART_SetConfig+0x1ba>
 800788e:	2bc0      	cmp	r3, #192	; 0xc0
 8007890:	d814      	bhi.n	80078bc <UART_SetConfig+0x1c0>
 8007892:	2b80      	cmp	r3, #128	; 0x80
 8007894:	d009      	beq.n	80078aa <UART_SetConfig+0x1ae>
 8007896:	2b80      	cmp	r3, #128	; 0x80
 8007898:	d810      	bhi.n	80078bc <UART_SetConfig+0x1c0>
 800789a:	2b00      	cmp	r3, #0
 800789c:	d002      	beq.n	80078a4 <UART_SetConfig+0x1a8>
 800789e:	2b40      	cmp	r3, #64	; 0x40
 80078a0:	d006      	beq.n	80078b0 <UART_SetConfig+0x1b4>
 80078a2:	e00b      	b.n	80078bc <UART_SetConfig+0x1c0>
 80078a4:	2300      	movs	r3, #0
 80078a6:	77fb      	strb	r3, [r7, #31]
 80078a8:	e0cc      	b.n	8007a44 <UART_SetConfig+0x348>
 80078aa:	2302      	movs	r3, #2
 80078ac:	77fb      	strb	r3, [r7, #31]
 80078ae:	e0c9      	b.n	8007a44 <UART_SetConfig+0x348>
 80078b0:	2304      	movs	r3, #4
 80078b2:	77fb      	strb	r3, [r7, #31]
 80078b4:	e0c6      	b.n	8007a44 <UART_SetConfig+0x348>
 80078b6:	2308      	movs	r3, #8
 80078b8:	77fb      	strb	r3, [r7, #31]
 80078ba:	e0c3      	b.n	8007a44 <UART_SetConfig+0x348>
 80078bc:	2310      	movs	r3, #16
 80078be:	77fb      	strb	r3, [r7, #31]
 80078c0:	e0c0      	b.n	8007a44 <UART_SetConfig+0x348>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a44      	ldr	r2, [pc, #272]	; (80079d8 <UART_SetConfig+0x2dc>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d125      	bne.n	8007918 <UART_SetConfig+0x21c>
 80078cc:	4b3e      	ldr	r3, [pc, #248]	; (80079c8 <UART_SetConfig+0x2cc>)
 80078ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078da:	d017      	beq.n	800790c <UART_SetConfig+0x210>
 80078dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078e0:	d817      	bhi.n	8007912 <UART_SetConfig+0x216>
 80078e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078e6:	d00b      	beq.n	8007900 <UART_SetConfig+0x204>
 80078e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078ec:	d811      	bhi.n	8007912 <UART_SetConfig+0x216>
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d003      	beq.n	80078fa <UART_SetConfig+0x1fe>
 80078f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078f6:	d006      	beq.n	8007906 <UART_SetConfig+0x20a>
 80078f8:	e00b      	b.n	8007912 <UART_SetConfig+0x216>
 80078fa:	2300      	movs	r3, #0
 80078fc:	77fb      	strb	r3, [r7, #31]
 80078fe:	e0a1      	b.n	8007a44 <UART_SetConfig+0x348>
 8007900:	2302      	movs	r3, #2
 8007902:	77fb      	strb	r3, [r7, #31]
 8007904:	e09e      	b.n	8007a44 <UART_SetConfig+0x348>
 8007906:	2304      	movs	r3, #4
 8007908:	77fb      	strb	r3, [r7, #31]
 800790a:	e09b      	b.n	8007a44 <UART_SetConfig+0x348>
 800790c:	2308      	movs	r3, #8
 800790e:	77fb      	strb	r3, [r7, #31]
 8007910:	e098      	b.n	8007a44 <UART_SetConfig+0x348>
 8007912:	2310      	movs	r3, #16
 8007914:	77fb      	strb	r3, [r7, #31]
 8007916:	e095      	b.n	8007a44 <UART_SetConfig+0x348>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a2f      	ldr	r2, [pc, #188]	; (80079dc <UART_SetConfig+0x2e0>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d125      	bne.n	800796e <UART_SetConfig+0x272>
 8007922:	4b29      	ldr	r3, [pc, #164]	; (80079c8 <UART_SetConfig+0x2cc>)
 8007924:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007928:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800792c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007930:	d017      	beq.n	8007962 <UART_SetConfig+0x266>
 8007932:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007936:	d817      	bhi.n	8007968 <UART_SetConfig+0x26c>
 8007938:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800793c:	d00b      	beq.n	8007956 <UART_SetConfig+0x25a>
 800793e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007942:	d811      	bhi.n	8007968 <UART_SetConfig+0x26c>
 8007944:	2b00      	cmp	r3, #0
 8007946:	d003      	beq.n	8007950 <UART_SetConfig+0x254>
 8007948:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800794c:	d006      	beq.n	800795c <UART_SetConfig+0x260>
 800794e:	e00b      	b.n	8007968 <UART_SetConfig+0x26c>
 8007950:	2301      	movs	r3, #1
 8007952:	77fb      	strb	r3, [r7, #31]
 8007954:	e076      	b.n	8007a44 <UART_SetConfig+0x348>
 8007956:	2302      	movs	r3, #2
 8007958:	77fb      	strb	r3, [r7, #31]
 800795a:	e073      	b.n	8007a44 <UART_SetConfig+0x348>
 800795c:	2304      	movs	r3, #4
 800795e:	77fb      	strb	r3, [r7, #31]
 8007960:	e070      	b.n	8007a44 <UART_SetConfig+0x348>
 8007962:	2308      	movs	r3, #8
 8007964:	77fb      	strb	r3, [r7, #31]
 8007966:	e06d      	b.n	8007a44 <UART_SetConfig+0x348>
 8007968:	2310      	movs	r3, #16
 800796a:	77fb      	strb	r3, [r7, #31]
 800796c:	e06a      	b.n	8007a44 <UART_SetConfig+0x348>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a1b      	ldr	r2, [pc, #108]	; (80079e0 <UART_SetConfig+0x2e4>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d138      	bne.n	80079ea <UART_SetConfig+0x2ee>
 8007978:	4b13      	ldr	r3, [pc, #76]	; (80079c8 <UART_SetConfig+0x2cc>)
 800797a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800797e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007982:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007986:	d017      	beq.n	80079b8 <UART_SetConfig+0x2bc>
 8007988:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800798c:	d82a      	bhi.n	80079e4 <UART_SetConfig+0x2e8>
 800798e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007992:	d00b      	beq.n	80079ac <UART_SetConfig+0x2b0>
 8007994:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007998:	d824      	bhi.n	80079e4 <UART_SetConfig+0x2e8>
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <UART_SetConfig+0x2aa>
 800799e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079a2:	d006      	beq.n	80079b2 <UART_SetConfig+0x2b6>
 80079a4:	e01e      	b.n	80079e4 <UART_SetConfig+0x2e8>
 80079a6:	2300      	movs	r3, #0
 80079a8:	77fb      	strb	r3, [r7, #31]
 80079aa:	e04b      	b.n	8007a44 <UART_SetConfig+0x348>
 80079ac:	2302      	movs	r3, #2
 80079ae:	77fb      	strb	r3, [r7, #31]
 80079b0:	e048      	b.n	8007a44 <UART_SetConfig+0x348>
 80079b2:	2304      	movs	r3, #4
 80079b4:	77fb      	strb	r3, [r7, #31]
 80079b6:	e045      	b.n	8007a44 <UART_SetConfig+0x348>
 80079b8:	2308      	movs	r3, #8
 80079ba:	77fb      	strb	r3, [r7, #31]
 80079bc:	e042      	b.n	8007a44 <UART_SetConfig+0x348>
 80079be:	bf00      	nop
 80079c0:	efff69f3 	.word	0xefff69f3
 80079c4:	40011000 	.word	0x40011000
 80079c8:	40023800 	.word	0x40023800
 80079cc:	40004400 	.word	0x40004400
 80079d0:	40004800 	.word	0x40004800
 80079d4:	40004c00 	.word	0x40004c00
 80079d8:	40005000 	.word	0x40005000
 80079dc:	40011400 	.word	0x40011400
 80079e0:	40007800 	.word	0x40007800
 80079e4:	2310      	movs	r3, #16
 80079e6:	77fb      	strb	r3, [r7, #31]
 80079e8:	e02c      	b.n	8007a44 <UART_SetConfig+0x348>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a72      	ldr	r2, [pc, #456]	; (8007bb8 <UART_SetConfig+0x4bc>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d125      	bne.n	8007a40 <UART_SetConfig+0x344>
 80079f4:	4b71      	ldr	r3, [pc, #452]	; (8007bbc <UART_SetConfig+0x4c0>)
 80079f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80079fe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007a02:	d017      	beq.n	8007a34 <UART_SetConfig+0x338>
 8007a04:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007a08:	d817      	bhi.n	8007a3a <UART_SetConfig+0x33e>
 8007a0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a0e:	d00b      	beq.n	8007a28 <UART_SetConfig+0x32c>
 8007a10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a14:	d811      	bhi.n	8007a3a <UART_SetConfig+0x33e>
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d003      	beq.n	8007a22 <UART_SetConfig+0x326>
 8007a1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a1e:	d006      	beq.n	8007a2e <UART_SetConfig+0x332>
 8007a20:	e00b      	b.n	8007a3a <UART_SetConfig+0x33e>
 8007a22:	2300      	movs	r3, #0
 8007a24:	77fb      	strb	r3, [r7, #31]
 8007a26:	e00d      	b.n	8007a44 <UART_SetConfig+0x348>
 8007a28:	2302      	movs	r3, #2
 8007a2a:	77fb      	strb	r3, [r7, #31]
 8007a2c:	e00a      	b.n	8007a44 <UART_SetConfig+0x348>
 8007a2e:	2304      	movs	r3, #4
 8007a30:	77fb      	strb	r3, [r7, #31]
 8007a32:	e007      	b.n	8007a44 <UART_SetConfig+0x348>
 8007a34:	2308      	movs	r3, #8
 8007a36:	77fb      	strb	r3, [r7, #31]
 8007a38:	e004      	b.n	8007a44 <UART_SetConfig+0x348>
 8007a3a:	2310      	movs	r3, #16
 8007a3c:	77fb      	strb	r3, [r7, #31]
 8007a3e:	e001      	b.n	8007a44 <UART_SetConfig+0x348>
 8007a40:	2310      	movs	r3, #16
 8007a42:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	69db      	ldr	r3, [r3, #28]
 8007a48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a4c:	d15b      	bne.n	8007b06 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007a4e:	7ffb      	ldrb	r3, [r7, #31]
 8007a50:	2b08      	cmp	r3, #8
 8007a52:	d828      	bhi.n	8007aa6 <UART_SetConfig+0x3aa>
 8007a54:	a201      	add	r2, pc, #4	; (adr r2, 8007a5c <UART_SetConfig+0x360>)
 8007a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5a:	bf00      	nop
 8007a5c:	08007a81 	.word	0x08007a81
 8007a60:	08007a89 	.word	0x08007a89
 8007a64:	08007a91 	.word	0x08007a91
 8007a68:	08007aa7 	.word	0x08007aa7
 8007a6c:	08007a97 	.word	0x08007a97
 8007a70:	08007aa7 	.word	0x08007aa7
 8007a74:	08007aa7 	.word	0x08007aa7
 8007a78:	08007aa7 	.word	0x08007aa7
 8007a7c:	08007a9f 	.word	0x08007a9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a80:	f7fd ff1e 	bl	80058c0 <HAL_RCC_GetPCLK1Freq>
 8007a84:	61b8      	str	r0, [r7, #24]
        break;
 8007a86:	e013      	b.n	8007ab0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a88:	f7fd ff2e 	bl	80058e8 <HAL_RCC_GetPCLK2Freq>
 8007a8c:	61b8      	str	r0, [r7, #24]
        break;
 8007a8e:	e00f      	b.n	8007ab0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a90:	4b4b      	ldr	r3, [pc, #300]	; (8007bc0 <UART_SetConfig+0x4c4>)
 8007a92:	61bb      	str	r3, [r7, #24]
        break;
 8007a94:	e00c      	b.n	8007ab0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a96:	f7fd fe01 	bl	800569c <HAL_RCC_GetSysClockFreq>
 8007a9a:	61b8      	str	r0, [r7, #24]
        break;
 8007a9c:	e008      	b.n	8007ab0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aa2:	61bb      	str	r3, [r7, #24]
        break;
 8007aa4:	e004      	b.n	8007ab0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	77bb      	strb	r3, [r7, #30]
        break;
 8007aae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d074      	beq.n	8007ba0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	005a      	lsls	r2, r3, #1
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	085b      	lsrs	r3, r3, #1
 8007ac0:	441a      	add	r2, r3
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	2b0f      	cmp	r3, #15
 8007ad0:	d916      	bls.n	8007b00 <UART_SetConfig+0x404>
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ad8:	d212      	bcs.n	8007b00 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	f023 030f 	bic.w	r3, r3, #15
 8007ae2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	085b      	lsrs	r3, r3, #1
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	f003 0307 	and.w	r3, r3, #7
 8007aee:	b29a      	uxth	r2, r3
 8007af0:	89fb      	ldrh	r3, [r7, #14]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	89fa      	ldrh	r2, [r7, #14]
 8007afc:	60da      	str	r2, [r3, #12]
 8007afe:	e04f      	b.n	8007ba0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	77bb      	strb	r3, [r7, #30]
 8007b04:	e04c      	b.n	8007ba0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b06:	7ffb      	ldrb	r3, [r7, #31]
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d828      	bhi.n	8007b5e <UART_SetConfig+0x462>
 8007b0c:	a201      	add	r2, pc, #4	; (adr r2, 8007b14 <UART_SetConfig+0x418>)
 8007b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b12:	bf00      	nop
 8007b14:	08007b39 	.word	0x08007b39
 8007b18:	08007b41 	.word	0x08007b41
 8007b1c:	08007b49 	.word	0x08007b49
 8007b20:	08007b5f 	.word	0x08007b5f
 8007b24:	08007b4f 	.word	0x08007b4f
 8007b28:	08007b5f 	.word	0x08007b5f
 8007b2c:	08007b5f 	.word	0x08007b5f
 8007b30:	08007b5f 	.word	0x08007b5f
 8007b34:	08007b57 	.word	0x08007b57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b38:	f7fd fec2 	bl	80058c0 <HAL_RCC_GetPCLK1Freq>
 8007b3c:	61b8      	str	r0, [r7, #24]
        break;
 8007b3e:	e013      	b.n	8007b68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b40:	f7fd fed2 	bl	80058e8 <HAL_RCC_GetPCLK2Freq>
 8007b44:	61b8      	str	r0, [r7, #24]
        break;
 8007b46:	e00f      	b.n	8007b68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b48:	4b1d      	ldr	r3, [pc, #116]	; (8007bc0 <UART_SetConfig+0x4c4>)
 8007b4a:	61bb      	str	r3, [r7, #24]
        break;
 8007b4c:	e00c      	b.n	8007b68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b4e:	f7fd fda5 	bl	800569c <HAL_RCC_GetSysClockFreq>
 8007b52:	61b8      	str	r0, [r7, #24]
        break;
 8007b54:	e008      	b.n	8007b68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b5a:	61bb      	str	r3, [r7, #24]
        break;
 8007b5c:	e004      	b.n	8007b68 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	77bb      	strb	r3, [r7, #30]
        break;
 8007b66:	bf00      	nop
    }

    if (pclk != 0U)
 8007b68:	69bb      	ldr	r3, [r7, #24]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d018      	beq.n	8007ba0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	085a      	lsrs	r2, r3, #1
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	441a      	add	r2, r3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b80:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	2b0f      	cmp	r3, #15
 8007b86:	d909      	bls.n	8007b9c <UART_SetConfig+0x4a0>
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b8e:	d205      	bcs.n	8007b9c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	b29a      	uxth	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	60da      	str	r2, [r3, #12]
 8007b9a:	e001      	b.n	8007ba0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007bac:	7fbb      	ldrb	r3, [r7, #30]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3720      	adds	r7, #32
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	40007c00 	.word	0x40007c00
 8007bbc:	40023800 	.word	0x40023800
 8007bc0:	00f42400 	.word	0x00f42400

08007bc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd0:	f003 0301 	and.w	r3, r3, #1
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00a      	beq.n	8007bee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf2:	f003 0302 	and.w	r3, r3, #2
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00a      	beq.n	8007c10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	430a      	orrs	r2, r1
 8007c0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c14:	f003 0304 	and.w	r3, r3, #4
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00a      	beq.n	8007c32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	430a      	orrs	r2, r1
 8007c30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c36:	f003 0308 	and.w	r3, r3, #8
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00a      	beq.n	8007c54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	f003 0310 	and.w	r3, r3, #16
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00a      	beq.n	8007c76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	430a      	orrs	r2, r1
 8007c74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c7a:	f003 0320 	and.w	r3, r3, #32
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00a      	beq.n	8007c98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	430a      	orrs	r2, r1
 8007c96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d01a      	beq.n	8007cda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cc2:	d10a      	bne.n	8007cda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d00a      	beq.n	8007cfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	605a      	str	r2, [r3, #4]
  }
}
 8007cfc:	bf00      	nop
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr

08007d08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b086      	sub	sp, #24
 8007d0c:	af02      	add	r7, sp, #8
 8007d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d18:	f7fc f8f6 	bl	8003f08 <HAL_GetTick>
 8007d1c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 0308 	and.w	r3, r3, #8
 8007d28:	2b08      	cmp	r3, #8
 8007d2a:	d10e      	bne.n	8007d4a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d30:	9300      	str	r3, [sp, #0]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 f831 	bl	8007da2 <UART_WaitOnFlagUntilTimeout>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d001      	beq.n	8007d4a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d46:	2303      	movs	r3, #3
 8007d48:	e027      	b.n	8007d9a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0304 	and.w	r3, r3, #4
 8007d54:	2b04      	cmp	r3, #4
 8007d56:	d10e      	bne.n	8007d76 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d5c:	9300      	str	r3, [sp, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 f81b 	bl	8007da2 <UART_WaitOnFlagUntilTimeout>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d001      	beq.n	8007d76 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d72:	2303      	movs	r3, #3
 8007d74:	e011      	b.n	8007d9a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2220      	movs	r2, #32
 8007d7a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2220      	movs	r2, #32
 8007d80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007da2:	b580      	push	{r7, lr}
 8007da4:	b09c      	sub	sp, #112	; 0x70
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	60f8      	str	r0, [r7, #12]
 8007daa:	60b9      	str	r1, [r7, #8]
 8007dac:	603b      	str	r3, [r7, #0]
 8007dae:	4613      	mov	r3, r2
 8007db0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007db2:	e0a7      	b.n	8007f04 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007db4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dba:	f000 80a3 	beq.w	8007f04 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dbe:	f7fc f8a3 	bl	8003f08 <HAL_GetTick>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	1ad3      	subs	r3, r2, r3
 8007dc8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d302      	bcc.n	8007dd4 <UART_WaitOnFlagUntilTimeout+0x32>
 8007dce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d13f      	bne.n	8007e54 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ddc:	e853 3f00 	ldrex	r3, [r3]
 8007de0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007de2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007de4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007de8:	667b      	str	r3, [r7, #100]	; 0x64
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	461a      	mov	r2, r3
 8007df0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007df2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007df4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007df8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007dfa:	e841 2300 	strex	r3, r2, [r1]
 8007dfe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007e00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1e6      	bne.n	8007dd4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3308      	adds	r3, #8
 8007e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e10:	e853 3f00 	ldrex	r3, [r3]
 8007e14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e18:	f023 0301 	bic.w	r3, r3, #1
 8007e1c:	663b      	str	r3, [r7, #96]	; 0x60
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	3308      	adds	r3, #8
 8007e24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007e26:	64ba      	str	r2, [r7, #72]	; 0x48
 8007e28:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007e2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e2e:	e841 2300 	strex	r3, r2, [r1]
 8007e32:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1e5      	bne.n	8007e06 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2220      	movs	r2, #32
 8007e3e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2220      	movs	r2, #32
 8007e44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007e50:	2303      	movs	r3, #3
 8007e52:	e068      	b.n	8007f26 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f003 0304 	and.w	r3, r3, #4
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d050      	beq.n	8007f04 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	69db      	ldr	r3, [r3, #28]
 8007e68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e70:	d148      	bne.n	8007f04 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e7a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e84:	e853 3f00 	ldrex	r3, [r3]
 8007e88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007e90:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	461a      	mov	r2, r3
 8007e98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8007e9c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007ea0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ea2:	e841 2300 	strex	r3, r2, [r1]
 8007ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1e6      	bne.n	8007e7c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	3308      	adds	r3, #8
 8007eb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	e853 3f00 	ldrex	r3, [r3]
 8007ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	f023 0301 	bic.w	r3, r3, #1
 8007ec4:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3308      	adds	r3, #8
 8007ecc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007ece:	623a      	str	r2, [r7, #32]
 8007ed0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed2:	69f9      	ldr	r1, [r7, #28]
 8007ed4:	6a3a      	ldr	r2, [r7, #32]
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	61bb      	str	r3, [r7, #24]
   return(result);
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1e5      	bne.n	8007eae <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2220      	movs	r2, #32
 8007eec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2220      	movs	r2, #32
 8007ef4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e010      	b.n	8007f26 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	69da      	ldr	r2, [r3, #28]
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	bf0c      	ite	eq
 8007f14:	2301      	moveq	r3, #1
 8007f16:	2300      	movne	r3, #0
 8007f18:	b2db      	uxtb	r3, r3
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	79fb      	ldrb	r3, [r7, #7]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	f43f af48 	beq.w	8007db4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3770      	adds	r7, #112	; 0x70
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b095      	sub	sp, #84	; 0x54
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f3e:	e853 3f00 	ldrex	r3, [r3]
 8007f42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	461a      	mov	r2, r3
 8007f52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f54:	643b      	str	r3, [r7, #64]	; 0x40
 8007f56:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f5c:	e841 2300 	strex	r3, r2, [r1]
 8007f60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1e6      	bne.n	8007f36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	3308      	adds	r3, #8
 8007f6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f70:	6a3b      	ldr	r3, [r7, #32]
 8007f72:	e853 3f00 	ldrex	r3, [r3]
 8007f76:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	f023 0301 	bic.w	r3, r3, #1
 8007f7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	3308      	adds	r3, #8
 8007f86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f90:	e841 2300 	strex	r3, r2, [r1]
 8007f94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1e5      	bne.n	8007f68 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d118      	bne.n	8007fd6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	e853 3f00 	ldrex	r3, [r3]
 8007fb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	f023 0310 	bic.w	r3, r3, #16
 8007fb8:	647b      	str	r3, [r7, #68]	; 0x44
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fc2:	61bb      	str	r3, [r7, #24]
 8007fc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6979      	ldr	r1, [r7, #20]
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	613b      	str	r3, [r7, #16]
   return(result);
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e6      	bne.n	8007fa4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2220      	movs	r2, #32
 8007fda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007fea:	bf00      	nop
 8007fec:	3754      	adds	r7, #84	; 0x54
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ff6:	b580      	push	{r7, lr}
 8007ff8:	b084      	sub	sp, #16
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008002:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f7ff fb51 	bl	80076bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800801a:	bf00      	nop
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}

08008022 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008022:	b580      	push	{r7, lr}
 8008024:	b088      	sub	sp, #32
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	e853 3f00 	ldrex	r3, [r3]
 8008036:	60bb      	str	r3, [r7, #8]
   return(result);
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800803e:	61fb      	str	r3, [r7, #28]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	461a      	mov	r2, r3
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	61bb      	str	r3, [r7, #24]
 800804a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804c:	6979      	ldr	r1, [r7, #20]
 800804e:	69ba      	ldr	r2, [r7, #24]
 8008050:	e841 2300 	strex	r3, r2, [r1]
 8008054:	613b      	str	r3, [r7, #16]
   return(result);
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1e6      	bne.n	800802a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2220      	movs	r2, #32
 8008060:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f7ff fb1d 	bl	80076a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800806e:	bf00      	nop
 8008070:	3720      	adds	r7, #32
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
	...

08008078 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8008082:	683a      	ldr	r2, [r7, #0]
 8008084:	2101      	movs	r1, #1
 8008086:	483f      	ldr	r0, [pc, #252]	; (8008184 <network_configure_activations+0x10c>)
 8008088:	f000 fc22 	bl	80088d0 <ai_platform_get_activations_map>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d06d      	beq.n	800816e <network_configure_activations+0xf6>
    /* Updating activations (byte) offsets */
    
    serving_default_input_20_output_array.data = AI_PTR(g_network_activations_map[0] + 572);
 8008092:	4b3c      	ldr	r3, [pc, #240]	; (8008184 <network_configure_activations+0x10c>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 800809a:	4a3b      	ldr	r2, [pc, #236]	; (8008188 <network_configure_activations+0x110>)
 800809c:	6093      	str	r3, [r2, #8]
    serving_default_input_20_output_array.data_start = AI_PTR(g_network_activations_map[0] + 572);
 800809e:	4b39      	ldr	r3, [pc, #228]	; (8008184 <network_configure_activations+0x10c>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 80080a6:	4a38      	ldr	r2, [pc, #224]	; (8008188 <network_configure_activations+0x110>)
 80080a8:	60d3      	str	r3, [r2, #12]
    
    conversion_0_output_array.data = AI_PTR(g_network_activations_map[0] + 572);
 80080aa:	4b36      	ldr	r3, [pc, #216]	; (8008184 <network_configure_activations+0x10c>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 80080b2:	4a36      	ldr	r2, [pc, #216]	; (800818c <network_configure_activations+0x114>)
 80080b4:	6093      	str	r3, [r2, #8]
    conversion_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 572);
 80080b6:	4b33      	ldr	r3, [pc, #204]	; (8008184 <network_configure_activations+0x10c>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 80080be:	4a33      	ldr	r2, [pc, #204]	; (800818c <network_configure_activations+0x114>)
 80080c0:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 8);
 80080c2:	4b30      	ldr	r3, [pc, #192]	; (8008184 <network_configure_activations+0x10c>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	3308      	adds	r3, #8
 80080c8:	4a31      	ldr	r2, [pc, #196]	; (8008190 <network_configure_activations+0x118>)
 80080ca:	6093      	str	r3, [r2, #8]
    conv2d_1_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8);
 80080cc:	4b2d      	ldr	r3, [pc, #180]	; (8008184 <network_configure_activations+0x10c>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	3308      	adds	r3, #8
 80080d2:	4a2f      	ldr	r2, [pc, #188]	; (8008190 <network_configure_activations+0x118>)
 80080d4:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 19772);
 80080d6:	4b2b      	ldr	r3, [pc, #172]	; (8008184 <network_configure_activations+0x10c>)
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	f644 533c 	movw	r3, #19772	; 0x4d3c
 80080de:	4413      	add	r3, r2
 80080e0:	4a2c      	ldr	r2, [pc, #176]	; (8008194 <network_configure_activations+0x11c>)
 80080e2:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 19772);
 80080e4:	4b27      	ldr	r3, [pc, #156]	; (8008184 <network_configure_activations+0x10c>)
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	f644 533c 	movw	r3, #19772	; 0x4d3c
 80080ec:	4413      	add	r3, r2
 80080ee:	4a29      	ldr	r2, [pc, #164]	; (8008194 <network_configure_activations+0x11c>)
 80080f0:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 20032);
 80080f2:	4b24      	ldr	r3, [pc, #144]	; (8008184 <network_configure_activations+0x10c>)
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	f644 6340 	movw	r3, #20032	; 0x4e40
 80080fa:	4413      	add	r3, r2
 80080fc:	4a26      	ldr	r2, [pc, #152]	; (8008198 <network_configure_activations+0x120>)
 80080fe:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 20032);
 8008100:	4b20      	ldr	r3, [pc, #128]	; (8008184 <network_configure_activations+0x10c>)
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	f644 6340 	movw	r3, #20032	; 0x4e40
 8008108:	4413      	add	r3, r2
 800810a:	4a23      	ldr	r2, [pc, #140]	; (8008198 <network_configure_activations+0x120>)
 800810c:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800810e:	4b1d      	ldr	r3, [pc, #116]	; (8008184 <network_configure_activations+0x10c>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a22      	ldr	r2, [pc, #136]	; (800819c <network_configure_activations+0x124>)
 8008114:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8008116:	4b1b      	ldr	r3, [pc, #108]	; (8008184 <network_configure_activations+0x10c>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a20      	ldr	r2, [pc, #128]	; (800819c <network_configure_activations+0x124>)
 800811c:	60d3      	str	r3, [r2, #12]
    
    dense_3_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 8);
 800811e:	4b19      	ldr	r3, [pc, #100]	; (8008184 <network_configure_activations+0x10c>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3308      	adds	r3, #8
 8008124:	4a1e      	ldr	r2, [pc, #120]	; (80081a0 <network_configure_activations+0x128>)
 8008126:	6093      	str	r3, [r2, #8]
    dense_3_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 8);
 8008128:	4b16      	ldr	r3, [pc, #88]	; (8008184 <network_configure_activations+0x10c>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	3308      	adds	r3, #8
 800812e:	4a1c      	ldr	r2, [pc, #112]	; (80081a0 <network_configure_activations+0x128>)
 8008130:	60d3      	str	r3, [r2, #12]
    
    dense_3_output_array.data = AI_PTR(g_network_activations_map[0] + 24);
 8008132:	4b14      	ldr	r3, [pc, #80]	; (8008184 <network_configure_activations+0x10c>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	3318      	adds	r3, #24
 8008138:	4a1a      	ldr	r2, [pc, #104]	; (80081a4 <network_configure_activations+0x12c>)
 800813a:	6093      	str	r3, [r2, #8]
    dense_3_output_array.data_start = AI_PTR(g_network_activations_map[0] + 24);
 800813c:	4b11      	ldr	r3, [pc, #68]	; (8008184 <network_configure_activations+0x10c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3318      	adds	r3, #24
 8008142:	4a18      	ldr	r2, [pc, #96]	; (80081a4 <network_configure_activations+0x12c>)
 8008144:	60d3      	str	r3, [r2, #12]
    
    nl_4_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8008146:	4b0f      	ldr	r3, [pc, #60]	; (8008184 <network_configure_activations+0x10c>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a17      	ldr	r2, [pc, #92]	; (80081a8 <network_configure_activations+0x130>)
 800814c:	6093      	str	r3, [r2, #8]
    nl_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800814e:	4b0d      	ldr	r3, [pc, #52]	; (8008184 <network_configure_activations+0x10c>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a15      	ldr	r2, [pc, #84]	; (80081a8 <network_configure_activations+0x130>)
 8008154:	60d3      	str	r3, [r2, #12]
    
    conversion_5_output_array.data = AI_PTR(g_network_activations_map[0] + 4);
 8008156:	4b0b      	ldr	r3, [pc, #44]	; (8008184 <network_configure_activations+0x10c>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	3304      	adds	r3, #4
 800815c:	4a13      	ldr	r2, [pc, #76]	; (80081ac <network_configure_activations+0x134>)
 800815e:	6093      	str	r3, [r2, #8]
    conversion_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4);
 8008160:	4b08      	ldr	r3, [pc, #32]	; (8008184 <network_configure_activations+0x10c>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	3304      	adds	r3, #4
 8008166:	4a11      	ldr	r2, [pc, #68]	; (80081ac <network_configure_activations+0x134>)
 8008168:	60d3      	str	r3, [r2, #12]
    
    return true;
 800816a:	2301      	movs	r3, #1
 800816c:	e005      	b.n	800817a <network_configure_activations+0x102>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800816e:	2213      	movs	r2, #19
 8008170:	2130      	movs	r1, #48	; 0x30
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 fc04 	bl	8008980 <ai_platform_network_set_error>
  return false;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop
 8008184:	20001494 	.word	0x20001494
 8008188:	2000000c 	.word	0x2000000c
 800818c:	2000001c 	.word	0x2000001c
 8008190:	2000002c 	.word	0x2000002c
 8008194:	200000bc 	.word	0x200000bc
 8008198:	200000cc 	.word	0x200000cc
 800819c:	2000003c 	.word	0x2000003c
 80081a0:	200000dc 	.word	0x200000dc
 80081a4:	2000004c 	.word	0x2000004c
 80081a8:	2000005c 	.word	0x2000005c
 80081ac:	2000006c 	.word	0x2000006c

080081b0 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 80081ba:	683a      	ldr	r2, [r7, #0]
 80081bc:	2101      	movs	r1, #1
 80081be:	4828      	ldr	r0, [pc, #160]	; (8008260 <network_configure_weights+0xb0>)
 80081c0:	f000 fb2e 	bl	8008820 <ai_platform_get_weights_map>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d03f      	beq.n	800824a <network_configure_weights+0x9a>
    /* Updating weights (byte) offsets */
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 80081ca:	4b26      	ldr	r3, [pc, #152]	; (8008264 <network_configure_weights+0xb4>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80081d2:	4a24      	ldr	r2, [pc, #144]	; (8008264 <network_configure_weights+0xb4>)
 80081d4:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 80081d6:	4b22      	ldr	r3, [pc, #136]	; (8008260 <network_configure_weights+0xb0>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a22      	ldr	r2, [pc, #136]	; (8008264 <network_configure_weights+0xb4>)
 80081dc:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 80081de:	4b20      	ldr	r3, [pc, #128]	; (8008260 <network_configure_weights+0xb0>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a20      	ldr	r2, [pc, #128]	; (8008264 <network_configure_weights+0xb4>)
 80081e4:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 80081e6:	4b20      	ldr	r3, [pc, #128]	; (8008268 <network_configure_weights+0xb8>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80081ee:	4a1e      	ldr	r2, [pc, #120]	; (8008268 <network_configure_weights+0xb8>)
 80081f0:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 72);
 80081f2:	4b1b      	ldr	r3, [pc, #108]	; (8008260 <network_configure_weights+0xb0>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	3348      	adds	r3, #72	; 0x48
 80081f8:	4a1b      	ldr	r2, [pc, #108]	; (8008268 <network_configure_weights+0xb8>)
 80081fa:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 72);
 80081fc:	4b18      	ldr	r3, [pc, #96]	; (8008260 <network_configure_weights+0xb0>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	3348      	adds	r3, #72	; 0x48
 8008202:	4a19      	ldr	r2, [pc, #100]	; (8008268 <network_configure_weights+0xb8>)
 8008204:	60d3      	str	r3, [r2, #12]
    
    dense_3_weights_array.format |= AI_FMT_FLAG_CONST;
 8008206:	4b19      	ldr	r3, [pc, #100]	; (800826c <network_configure_weights+0xbc>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800820e:	4a17      	ldr	r2, [pc, #92]	; (800826c <network_configure_weights+0xbc>)
 8008210:	6013      	str	r3, [r2, #0]
    dense_3_weights_array.data = AI_PTR(g_network_weights_map[0] + 104);
 8008212:	4b13      	ldr	r3, [pc, #76]	; (8008260 <network_configure_weights+0xb0>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3368      	adds	r3, #104	; 0x68
 8008218:	4a14      	ldr	r2, [pc, #80]	; (800826c <network_configure_weights+0xbc>)
 800821a:	6093      	str	r3, [r2, #8]
    dense_3_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 104);
 800821c:	4b10      	ldr	r3, [pc, #64]	; (8008260 <network_configure_weights+0xb0>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3368      	adds	r3, #104	; 0x68
 8008222:	4a12      	ldr	r2, [pc, #72]	; (800826c <network_configure_weights+0xbc>)
 8008224:	60d3      	str	r3, [r2, #12]
    
    dense_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8008226:	4b12      	ldr	r3, [pc, #72]	; (8008270 <network_configure_weights+0xc0>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800822e:	4a10      	ldr	r2, [pc, #64]	; (8008270 <network_configure_weights+0xc0>)
 8008230:	6013      	str	r3, [r2, #0]
    dense_3_bias_array.data = AI_PTR(g_network_weights_map[0] + 112);
 8008232:	4b0b      	ldr	r3, [pc, #44]	; (8008260 <network_configure_weights+0xb0>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3370      	adds	r3, #112	; 0x70
 8008238:	4a0d      	ldr	r2, [pc, #52]	; (8008270 <network_configure_weights+0xc0>)
 800823a:	6093      	str	r3, [r2, #8]
    dense_3_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 112);
 800823c:	4b08      	ldr	r3, [pc, #32]	; (8008260 <network_configure_weights+0xb0>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	3370      	adds	r3, #112	; 0x70
 8008242:	4a0b      	ldr	r2, [pc, #44]	; (8008270 <network_configure_weights+0xc0>)
 8008244:	60d3      	str	r3, [r2, #12]
    
    return true;
 8008246:	2301      	movs	r3, #1
 8008248:	e005      	b.n	8008256 <network_configure_weights+0xa6>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800824a:	2212      	movs	r2, #18
 800824c:	2130      	movs	r1, #48	; 0x30
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 fb96 	bl	8008980 <ai_platform_network_set_error>
  return false;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3708      	adds	r7, #8
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	20001498 	.word	0x20001498
 8008264:	2000007c 	.word	0x2000007c
 8008268:	2000008c 	.word	0x2000008c
 800826c:	2000009c 	.word	0x2000009c
 8008270:	200000ac 	.word	0x200000ac

08008274 <ai_network_create>:
}

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af02      	add	r7, sp, #8
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800827e:	2300      	movs	r3, #0
 8008280:	9301      	str	r3, [sp, #4]
 8008282:	2305      	movs	r3, #5
 8008284:	9300      	str	r3, [sp, #0]
 8008286:	2301      	movs	r3, #1
 8008288:	4a04      	ldr	r2, [pc, #16]	; (800829c <ai_network_create+0x28>)
 800828a:	6839      	ldr	r1, [r7, #0]
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 fb7d 	bl	800898c <ai_platform_network_create>
 8008292:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8008294:	4618      	mov	r0, r3
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}
 800829c:	20000748 	.word	0x20000748

080082a0 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 80082aa:	6839      	ldr	r1, [r7, #0]
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 fd21 	bl	8008cf4 <ai_platform_network_init>
 80082b2:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d101      	bne.n	80082be <ai_network_init+0x1e>
 80082ba:	2300      	movs	r3, #0
 80082bc:	e028      	b.n	8008310 <ai_network_init+0x70>

  ai_bool ok = true;
 80082be:	2301      	movs	r3, #1
 80082c0:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, params);
 80082c2:	6839      	ldr	r1, [r7, #0]
 80082c4:	68f8      	ldr	r0, [r7, #12]
 80082c6:	f7ff ff73 	bl	80081b0 <network_configure_weights>
 80082ca:	4603      	mov	r3, r0
 80082cc:	461a      	mov	r2, r3
 80082ce:	7afb      	ldrb	r3, [r7, #11]
 80082d0:	4013      	ands	r3, r2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	bf14      	ite	ne
 80082d6:	2301      	movne	r3, #1
 80082d8:	2300      	moveq	r3, #0
 80082da:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 80082dc:	6839      	ldr	r1, [r7, #0]
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f7ff feca 	bl	8008078 <network_configure_activations>
 80082e4:	4603      	mov	r3, r0
 80082e6:	461a      	mov	r2, r3
 80082e8:	7afb      	ldrb	r3, [r7, #11]
 80082ea:	4013      	ands	r3, r2
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	bf14      	ite	ne
 80082f0:	2301      	movne	r3, #1
 80082f2:	2300      	moveq	r3, #0
 80082f4:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fe78 	bl	8008fec <ai_platform_network_post_init>
 80082fc:	4603      	mov	r3, r0
 80082fe:	461a      	mov	r2, r3
 8008300:	7afb      	ldrb	r3, [r7, #11]
 8008302:	4013      	ands	r3, r2
 8008304:	2b00      	cmp	r3, #0
 8008306:	bf14      	ite	ne
 8008308:	2301      	movne	r3, #1
 800830a:	2300      	moveq	r3, #0
 800830c:	72fb      	strb	r3, [r7, #11]

  return ok;
 800830e:	7afb      	ldrb	r3, [r7, #11]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	68b9      	ldr	r1, [r7, #8]
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	f000 ff6b 	bl	8009204 <ai_platform_network_process>
 800832e:	4603      	mov	r3, r0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 8008338:	b4b0      	push	{r4, r5, r7}
 800833a:	b08f      	sub	sp, #60	; 0x3c
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8008342:	4b15      	ldr	r3, [pc, #84]	; (8008398 <ai_network_data_activations_buffer_get+0x60>)
 8008344:	61fb      	str	r3, [r7, #28]
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	623b      	str	r3, [r7, #32]
 800834a:	2300      	movs	r3, #0
 800834c:	627b      	str	r3, [r7, #36]	; 0x24
 800834e:	2300      	movs	r3, #0
 8008350:	62bb      	str	r3, [r7, #40]	; 0x28
 8008352:	f24e 4340 	movw	r3, #58432	; 0xe440
 8008356:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008358:	2301      	movs	r3, #1
 800835a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800835e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008360:	2204      	movs	r2, #4
 8008362:	f362 231f 	bfi	r3, r2, #8, #24
 8008366:	633b      	str	r3, [r7, #48]	; 0x30
 8008368:	4b0c      	ldr	r3, [pc, #48]	; (800839c <ai_network_data_activations_buffer_get+0x64>)
 800836a:	f107 040c 	add.w	r4, r7, #12
 800836e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008370:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8008374:	f107 030c 	add.w	r3, r7, #12
 8008378:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	461d      	mov	r5, r3
 800837e:	f107 041c 	add.w	r4, r7, #28
 8008382:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008384:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008386:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800838a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	373c      	adds	r7, #60	; 0x3c
 8008392:	46bd      	mov	sp, r7
 8008394:	bcb0      	pop	{r4, r5, r7}
 8008396:	4770      	bx	lr
 8008398:	00040440 	.word	0x00040440
 800839c:	08016adc 	.word	0x08016adc

080083a0 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 80083a0:	b4b0      	push	{r4, r5, r7}
 80083a2:	b08f      	sub	sp, #60	; 0x3c
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 80083aa:	4b15      	ldr	r3, [pc, #84]	; (8008400 <ai_network_data_weights_buffer_get+0x60>)
 80083ac:	61fb      	str	r3, [r7, #28]
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	623b      	str	r3, [r7, #32]
 80083b2:	2300      	movs	r3, #0
 80083b4:	627b      	str	r3, [r7, #36]	; 0x24
 80083b6:	2300      	movs	r3, #0
 80083b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80083ba:	2374      	movs	r3, #116	; 0x74
 80083bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083be:	2301      	movs	r3, #1
 80083c0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80083c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083c6:	2204      	movs	r2, #4
 80083c8:	f362 231f 	bfi	r3, r2, #8, #24
 80083cc:	633b      	str	r3, [r7, #48]	; 0x30
 80083ce:	4b0d      	ldr	r3, [pc, #52]	; (8008404 <ai_network_data_weights_buffer_get+0x64>)
 80083d0:	f107 040c 	add.w	r4, r7, #12
 80083d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80083d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80083da:	f107 030c 	add.w	r3, r7, #12
 80083de:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	461d      	mov	r5, r3
 80083e4:	f107 041c 	add.w	r4, r7, #28
 80083e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80083ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80083ec:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80083f0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	373c      	adds	r7, #60	; 0x3c
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bcb0      	pop	{r4, r5, r7}
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	40040440 	.word	0x40040440
 8008404:	08016aec 	.word	0x08016aec

08008408 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8008408:	b480      	push	{r7}
 800840a:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 800840c:	4b02      	ldr	r3, [pc, #8]	; (8008418 <ai_network_data_weights_get+0x10>)

}
 800840e:	4618      	mov	r0, r3
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	200007ec 	.word	0x200007ec

0800841c <sine_model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool sine_model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b082      	sub	sp, #8
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_sine_model_activations_map, 1, params)) {
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	2101      	movs	r1, #1
 800842a:	4825      	ldr	r0, [pc, #148]	; (80084c0 <sine_model_configure_activations+0xa4>)
 800842c:	f000 fa50 	bl	80088d0 <ai_platform_get_activations_map>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d039      	beq.n	80084aa <sine_model_configure_activations+0x8e>
    /* Updating activations (byte) offsets */
    
    dense_input_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 60);
 8008436:	4b22      	ldr	r3, [pc, #136]	; (80084c0 <sine_model_configure_activations+0xa4>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	333c      	adds	r3, #60	; 0x3c
 800843c:	4a21      	ldr	r2, [pc, #132]	; (80084c4 <sine_model_configure_activations+0xa8>)
 800843e:	6093      	str	r3, [r2, #8]
    dense_input_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 60);
 8008440:	4b1f      	ldr	r3, [pc, #124]	; (80084c0 <sine_model_configure_activations+0xa4>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	333c      	adds	r3, #60	; 0x3c
 8008446:	4a1f      	ldr	r2, [pc, #124]	; (80084c4 <sine_model_configure_activations+0xa8>)
 8008448:	60d3      	str	r3, [r2, #12]
    
    dense_0_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 64);
 800844a:	4b1d      	ldr	r3, [pc, #116]	; (80084c0 <sine_model_configure_activations+0xa4>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	3340      	adds	r3, #64	; 0x40
 8008450:	4a1d      	ldr	r2, [pc, #116]	; (80084c8 <sine_model_configure_activations+0xac>)
 8008452:	6093      	str	r3, [r2, #8]
    dense_0_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 64);
 8008454:	4b1a      	ldr	r3, [pc, #104]	; (80084c0 <sine_model_configure_activations+0xa4>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3340      	adds	r3, #64	; 0x40
 800845a:	4a1b      	ldr	r2, [pc, #108]	; (80084c8 <sine_model_configure_activations+0xac>)
 800845c:	60d3      	str	r3, [r2, #12]
    
    nl_0_nl_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 64);
 800845e:	4b18      	ldr	r3, [pc, #96]	; (80084c0 <sine_model_configure_activations+0xa4>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	3340      	adds	r3, #64	; 0x40
 8008464:	4a19      	ldr	r2, [pc, #100]	; (80084cc <sine_model_configure_activations+0xb0>)
 8008466:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 64);
 8008468:	4b15      	ldr	r3, [pc, #84]	; (80084c0 <sine_model_configure_activations+0xa4>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	3340      	adds	r3, #64	; 0x40
 800846e:	4a17      	ldr	r2, [pc, #92]	; (80084cc <sine_model_configure_activations+0xb0>)
 8008470:	60d3      	str	r3, [r2, #12]
    
    dense_1_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 0);
 8008472:	4b13      	ldr	r3, [pc, #76]	; (80084c0 <sine_model_configure_activations+0xa4>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a16      	ldr	r2, [pc, #88]	; (80084d0 <sine_model_configure_activations+0xb4>)
 8008478:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 0);
 800847a:	4b11      	ldr	r3, [pc, #68]	; (80084c0 <sine_model_configure_activations+0xa4>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a14      	ldr	r2, [pc, #80]	; (80084d0 <sine_model_configure_activations+0xb4>)
 8008480:	60d3      	str	r3, [r2, #12]
    
    nl_1_nl_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 64);
 8008482:	4b0f      	ldr	r3, [pc, #60]	; (80084c0 <sine_model_configure_activations+0xa4>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	3340      	adds	r3, #64	; 0x40
 8008488:	4a12      	ldr	r2, [pc, #72]	; (80084d4 <sine_model_configure_activations+0xb8>)
 800848a:	6093      	str	r3, [r2, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 64);
 800848c:	4b0c      	ldr	r3, [pc, #48]	; (80084c0 <sine_model_configure_activations+0xa4>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	3340      	adds	r3, #64	; 0x40
 8008492:	4a10      	ldr	r2, [pc, #64]	; (80084d4 <sine_model_configure_activations+0xb8>)
 8008494:	60d3      	str	r3, [r2, #12]
    
    dense_2_output_array.data = AI_PTR(g_sine_model_activations_map[0] + 0);
 8008496:	4b0a      	ldr	r3, [pc, #40]	; (80084c0 <sine_model_configure_activations+0xa4>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a0f      	ldr	r2, [pc, #60]	; (80084d8 <sine_model_configure_activations+0xbc>)
 800849c:	6093      	str	r3, [r2, #8]
    dense_2_output_array.data_start = AI_PTR(g_sine_model_activations_map[0] + 0);
 800849e:	4b08      	ldr	r3, [pc, #32]	; (80084c0 <sine_model_configure_activations+0xa4>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a0d      	ldr	r2, [pc, #52]	; (80084d8 <sine_model_configure_activations+0xbc>)
 80084a4:	60d3      	str	r3, [r2, #12]
    
    return true;
 80084a6:	2301      	movs	r3, #1
 80084a8:	e005      	b.n	80084b6 <sine_model_configure_activations+0x9a>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80084aa:	2213      	movs	r2, #19
 80084ac:	2130      	movs	r1, #48	; 0x30
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 fa66 	bl	8008980 <ai_platform_network_set_error>
  return false;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3708      	adds	r7, #8
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	20001544 	.word	0x20001544
 80084c4:	200007f8 	.word	0x200007f8
 80084c8:	20000808 	.word	0x20000808
 80084cc:	20000818 	.word	0x20000818
 80084d0:	20000828 	.word	0x20000828
 80084d4:	20000838 	.word	0x20000838
 80084d8:	20000848 	.word	0x20000848

080084dc <sine_model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool sine_model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_sine_model_weights_map, 1, params)) {
 80084e6:	683a      	ldr	r2, [r7, #0]
 80084e8:	2101      	movs	r1, #1
 80084ea:	483b      	ldr	r0, [pc, #236]	; (80085d8 <sine_model_configure_weights+0xfc>)
 80084ec:	f000 f998 	bl	8008820 <ai_platform_get_weights_map>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d065      	beq.n	80085c2 <sine_model_configure_weights+0xe6>
    /* Updating weights (byte) offsets */
    
    dense_0_weights_array.format |= AI_FMT_FLAG_CONST;
 80084f6:	4b39      	ldr	r3, [pc, #228]	; (80085dc <sine_model_configure_weights+0x100>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80084fe:	4a37      	ldr	r2, [pc, #220]	; (80085dc <sine_model_configure_weights+0x100>)
 8008500:	6013      	str	r3, [r2, #0]
    dense_0_weights_array.data = AI_PTR(g_sine_model_weights_map[0] + 0);
 8008502:	4b35      	ldr	r3, [pc, #212]	; (80085d8 <sine_model_configure_weights+0xfc>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a35      	ldr	r2, [pc, #212]	; (80085dc <sine_model_configure_weights+0x100>)
 8008508:	6093      	str	r3, [r2, #8]
    dense_0_weights_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 0);
 800850a:	4b33      	ldr	r3, [pc, #204]	; (80085d8 <sine_model_configure_weights+0xfc>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a33      	ldr	r2, [pc, #204]	; (80085dc <sine_model_configure_weights+0x100>)
 8008510:	60d3      	str	r3, [r2, #12]
    
    dense_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8008512:	4b33      	ldr	r3, [pc, #204]	; (80085e0 <sine_model_configure_weights+0x104>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800851a:	4a31      	ldr	r2, [pc, #196]	; (80085e0 <sine_model_configure_weights+0x104>)
 800851c:	6013      	str	r3, [r2, #0]
    dense_0_bias_array.data = AI_PTR(g_sine_model_weights_map[0] + 64);
 800851e:	4b2e      	ldr	r3, [pc, #184]	; (80085d8 <sine_model_configure_weights+0xfc>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3340      	adds	r3, #64	; 0x40
 8008524:	4a2e      	ldr	r2, [pc, #184]	; (80085e0 <sine_model_configure_weights+0x104>)
 8008526:	6093      	str	r3, [r2, #8]
    dense_0_bias_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 64);
 8008528:	4b2b      	ldr	r3, [pc, #172]	; (80085d8 <sine_model_configure_weights+0xfc>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3340      	adds	r3, #64	; 0x40
 800852e:	4a2c      	ldr	r2, [pc, #176]	; (80085e0 <sine_model_configure_weights+0x104>)
 8008530:	60d3      	str	r3, [r2, #12]
    
    dense_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8008532:	4b2c      	ldr	r3, [pc, #176]	; (80085e4 <sine_model_configure_weights+0x108>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800853a:	4a2a      	ldr	r2, [pc, #168]	; (80085e4 <sine_model_configure_weights+0x108>)
 800853c:	6013      	str	r3, [r2, #0]
    dense_1_weights_array.data = AI_PTR(g_sine_model_weights_map[0] + 128);
 800853e:	4b26      	ldr	r3, [pc, #152]	; (80085d8 <sine_model_configure_weights+0xfc>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	3380      	adds	r3, #128	; 0x80
 8008544:	4a27      	ldr	r2, [pc, #156]	; (80085e4 <sine_model_configure_weights+0x108>)
 8008546:	6093      	str	r3, [r2, #8]
    dense_1_weights_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 128);
 8008548:	4b23      	ldr	r3, [pc, #140]	; (80085d8 <sine_model_configure_weights+0xfc>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	3380      	adds	r3, #128	; 0x80
 800854e:	4a25      	ldr	r2, [pc, #148]	; (80085e4 <sine_model_configure_weights+0x108>)
 8008550:	60d3      	str	r3, [r2, #12]
    
    dense_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8008552:	4b25      	ldr	r3, [pc, #148]	; (80085e8 <sine_model_configure_weights+0x10c>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800855a:	4a23      	ldr	r2, [pc, #140]	; (80085e8 <sine_model_configure_weights+0x10c>)
 800855c:	6013      	str	r3, [r2, #0]
    dense_1_bias_array.data = AI_PTR(g_sine_model_weights_map[0] + 1152);
 800855e:	4b1e      	ldr	r3, [pc, #120]	; (80085d8 <sine_model_configure_weights+0xfc>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 8008566:	4a20      	ldr	r2, [pc, #128]	; (80085e8 <sine_model_configure_weights+0x10c>)
 8008568:	6093      	str	r3, [r2, #8]
    dense_1_bias_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 1152);
 800856a:	4b1b      	ldr	r3, [pc, #108]	; (80085d8 <sine_model_configure_weights+0xfc>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 8008572:	4a1d      	ldr	r2, [pc, #116]	; (80085e8 <sine_model_configure_weights+0x10c>)
 8008574:	60d3      	str	r3, [r2, #12]
    
    dense_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8008576:	4b1d      	ldr	r3, [pc, #116]	; (80085ec <sine_model_configure_weights+0x110>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800857e:	4a1b      	ldr	r2, [pc, #108]	; (80085ec <sine_model_configure_weights+0x110>)
 8008580:	6013      	str	r3, [r2, #0]
    dense_2_weights_array.data = AI_PTR(g_sine_model_weights_map[0] + 1216);
 8008582:	4b15      	ldr	r3, [pc, #84]	; (80085d8 <sine_model_configure_weights+0xfc>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f503 6398 	add.w	r3, r3, #1216	; 0x4c0
 800858a:	4a18      	ldr	r2, [pc, #96]	; (80085ec <sine_model_configure_weights+0x110>)
 800858c:	6093      	str	r3, [r2, #8]
    dense_2_weights_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 1216);
 800858e:	4b12      	ldr	r3, [pc, #72]	; (80085d8 <sine_model_configure_weights+0xfc>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f503 6398 	add.w	r3, r3, #1216	; 0x4c0
 8008596:	4a15      	ldr	r2, [pc, #84]	; (80085ec <sine_model_configure_weights+0x110>)
 8008598:	60d3      	str	r3, [r2, #12]
    
    dense_2_bias_array.format |= AI_FMT_FLAG_CONST;
 800859a:	4b15      	ldr	r3, [pc, #84]	; (80085f0 <sine_model_configure_weights+0x114>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085a2:	4a13      	ldr	r2, [pc, #76]	; (80085f0 <sine_model_configure_weights+0x114>)
 80085a4:	6013      	str	r3, [r2, #0]
    dense_2_bias_array.data = AI_PTR(g_sine_model_weights_map[0] + 1280);
 80085a6:	4b0c      	ldr	r3, [pc, #48]	; (80085d8 <sine_model_configure_weights+0xfc>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ae:	4a10      	ldr	r2, [pc, #64]	; (80085f0 <sine_model_configure_weights+0x114>)
 80085b0:	6093      	str	r3, [r2, #8]
    dense_2_bias_array.data_start = AI_PTR(g_sine_model_weights_map[0] + 1280);
 80085b2:	4b09      	ldr	r3, [pc, #36]	; (80085d8 <sine_model_configure_weights+0xfc>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ba:	4a0d      	ldr	r2, [pc, #52]	; (80085f0 <sine_model_configure_weights+0x114>)
 80085bc:	60d3      	str	r3, [r2, #12]
    
    return true;
 80085be:	2301      	movs	r3, #1
 80085c0:	e005      	b.n	80085ce <sine_model_configure_weights+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80085c2:	2212      	movs	r2, #18
 80085c4:	2130      	movs	r1, #48	; 0x30
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f9da 	bl	8008980 <ai_platform_network_set_error>
  return false;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3708      	adds	r7, #8
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	bf00      	nop
 80085d8:	20001548 	.word	0x20001548
 80085dc:	20000858 	.word	0x20000858
 80085e0:	20000868 	.word	0x20000868
 80085e4:	20000878 	.word	0x20000878
 80085e8:	20000888 	.word	0x20000888
 80085ec:	20000898 	.word	0x20000898
 80085f0:	200008a8 	.word	0x200008a8

080085f4 <ai_sine_model_create>:
}

AI_API_ENTRY
ai_error ai_sine_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af02      	add	r7, sp, #8
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80085fe:	2300      	movs	r3, #0
 8008600:	9301      	str	r3, [sp, #4]
 8008602:	2305      	movs	r3, #5
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	2301      	movs	r3, #1
 8008608:	4a04      	ldr	r2, [pc, #16]	; (800861c <ai_sine_model_create+0x28>)
 800860a:	6839      	ldr	r1, [r7, #0]
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 f9bd 	bl	800898c <ai_platform_network_create>
 8008612:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20000ddc 	.word	0x20000ddc

08008620 <ai_sine_model_init>:
}

AI_API_ENTRY
ai_bool ai_sine_model_init(
  ai_handle network, const ai_network_params* params)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 800862a:	6839      	ldr	r1, [r7, #0]
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 fb61 	bl	8008cf4 <ai_platform_network_init>
 8008632:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d101      	bne.n	800863e <ai_sine_model_init+0x1e>
 800863a:	2300      	movs	r3, #0
 800863c:	e028      	b.n	8008690 <ai_sine_model_init+0x70>

  ai_bool ok = true;
 800863e:	2301      	movs	r3, #1
 8008640:	72fb      	strb	r3, [r7, #11]
  ok &= sine_model_configure_weights(net_ctx, params);
 8008642:	6839      	ldr	r1, [r7, #0]
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f7ff ff49 	bl	80084dc <sine_model_configure_weights>
 800864a:	4603      	mov	r3, r0
 800864c:	461a      	mov	r2, r3
 800864e:	7afb      	ldrb	r3, [r7, #11]
 8008650:	4013      	ands	r3, r2
 8008652:	2b00      	cmp	r3, #0
 8008654:	bf14      	ite	ne
 8008656:	2301      	movne	r3, #1
 8008658:	2300      	moveq	r3, #0
 800865a:	72fb      	strb	r3, [r7, #11]
  ok &= sine_model_configure_activations(net_ctx, params);
 800865c:	6839      	ldr	r1, [r7, #0]
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f7ff fedc 	bl	800841c <sine_model_configure_activations>
 8008664:	4603      	mov	r3, r0
 8008666:	461a      	mov	r2, r3
 8008668:	7afb      	ldrb	r3, [r7, #11]
 800866a:	4013      	ands	r3, r2
 800866c:	2b00      	cmp	r3, #0
 800866e:	bf14      	ite	ne
 8008670:	2301      	movne	r3, #1
 8008672:	2300      	moveq	r3, #0
 8008674:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 fcb8 	bl	8008fec <ai_platform_network_post_init>
 800867c:	4603      	mov	r3, r0
 800867e:	461a      	mov	r2, r3
 8008680:	7afb      	ldrb	r3, [r7, #11]
 8008682:	4013      	ands	r3, r2
 8008684:	2b00      	cmp	r3, #0
 8008686:	bf14      	ite	ne
 8008688:	2301      	movne	r3, #1
 800868a:	2300      	moveq	r3, #0
 800868c:	72fb      	strb	r3, [r7, #11]

  return ok;
 800868e:	7afb      	ldrb	r3, [r7, #11]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3710      	adds	r7, #16
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <ai_sine_model_run>:


AI_API_ENTRY
ai_i32 ai_sine_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	68b9      	ldr	r1, [r7, #8]
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f000 fdab 	bl	8009204 <ai_platform_network_process>
 80086ae:	4603      	mov	r3, r0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <ai_sine_model_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_sine_model_data_activations_buffer_get(const ai_handle ptr)
{
 80086b8:	b4b0      	push	{r4, r5, r7}
 80086ba:	b08f      	sub	sp, #60	; 0x3c
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 80086c2:	4b15      	ldr	r3, [pc, #84]	; (8008718 <ai_sine_model_data_activations_buffer_get+0x60>)
 80086c4:	61fb      	str	r3, [r7, #28]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	623b      	str	r3, [r7, #32]
 80086ca:	2300      	movs	r3, #0
 80086cc:	627b      	str	r3, [r7, #36]	; 0x24
 80086ce:	2300      	movs	r3, #0
 80086d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80086d2:	2380      	movs	r3, #128	; 0x80
 80086d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086d6:	2301      	movs	r3, #1
 80086d8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80086dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086de:	2204      	movs	r2, #4
 80086e0:	f362 231f 	bfi	r3, r2, #8, #24
 80086e4:	633b      	str	r3, [r7, #48]	; 0x30
 80086e6:	4b0d      	ldr	r3, [pc, #52]	; (800871c <ai_sine_model_data_activations_buffer_get+0x64>)
 80086e8:	f107 040c 	add.w	r4, r7, #12
 80086ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80086ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80086f2:	f107 030c 	add.w	r3, r7, #12
 80086f6:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_SINE_MODEL_DATA_ACTIVATIONS_SIZE, 1, AI_SINE_MODEL_DATA_ACTIVATIONS_COUNT),
    AI_SINE_MODEL_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	461d      	mov	r5, r3
 80086fc:	f107 041c 	add.w	r4, r7, #28
 8008700:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008702:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008704:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8008708:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	373c      	adds	r7, #60	; 0x3c
 8008710:	46bd      	mov	sp, r7
 8008712:	bcb0      	pop	{r4, r5, r7}
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	00040440 	.word	0x00040440
 800871c:	08016b0c 	.word	0x08016b0c

08008720 <ai_sine_model_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_sine_model_data_weights_buffer_get(const ai_handle ptr)
{
 8008720:	b4b0      	push	{r4, r5, r7}
 8008722:	b08f      	sub	sp, #60	; 0x3c
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800872a:	4b15      	ldr	r3, [pc, #84]	; (8008780 <ai_sine_model_data_weights_buffer_get+0x60>)
 800872c:	61fb      	str	r3, [r7, #28]
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	623b      	str	r3, [r7, #32]
 8008732:	2300      	movs	r3, #0
 8008734:	627b      	str	r3, [r7, #36]	; 0x24
 8008736:	2300      	movs	r3, #0
 8008738:	62bb      	str	r3, [r7, #40]	; 0x28
 800873a:	f240 5304 	movw	r3, #1284	; 0x504
 800873e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008740:	2301      	movs	r3, #1
 8008742:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8008746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008748:	2204      	movs	r2, #4
 800874a:	f362 231f 	bfi	r3, r2, #8, #24
 800874e:	633b      	str	r3, [r7, #48]	; 0x30
 8008750:	4b0c      	ldr	r3, [pc, #48]	; (8008784 <ai_sine_model_data_weights_buffer_get+0x64>)
 8008752:	f107 040c 	add.w	r4, r7, #12
 8008756:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008758:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800875c:	f107 030c 	add.w	r3, r7, #12
 8008760:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_SINE_MODEL_DATA_WEIGHTS_SIZE, 1, AI_SINE_MODEL_DATA_WEIGHTS_COUNT),
    AI_SINE_MODEL_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	461d      	mov	r5, r3
 8008766:	f107 041c 	add.w	r4, r7, #28
 800876a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800876c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800876e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8008772:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	373c      	adds	r7, #60	; 0x3c
 800877a:	46bd      	mov	sp, r7
 800877c:	bcb0      	pop	{r4, r5, r7}
 800877e:	4770      	bx	lr
 8008780:	40040440 	.word	0x40040440
 8008784:	08016b1c 	.word	0x08016b1c

08008788 <ai_sine_model_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_sine_model_data_weights_get(void)
{
 8008788:	b480      	push	{r7}
 800878a:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_sine_model_weights_table);
 800878c:	4b02      	ldr	r3, [pc, #8]	; (8008798 <ai_sine_model_data_weights_get+0x10>)

}
 800878e:	4618      	mov	r0, r3
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr
 8008798:	20000e80 	.word	0x20000e80

0800879c <ai_buffer_get_size>:
 800879c:	b368      	cbz	r0, 80087fa <ai_buffer_get_size+0x5e>
 800879e:	4b17      	ldr	r3, [pc, #92]	; (80087fc <ai_buffer_get_size+0x60>)
 80087a0:	4a17      	ldr	r2, [pc, #92]	; (8008800 <ai_buffer_get_size+0x64>)
 80087a2:	b410      	push	{r4}
 80087a4:	6804      	ldr	r4, [r0, #0]
 80087a6:	4023      	ands	r3, r4
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d123      	bne.n	80087f4 <ai_buffer_get_size+0x58>
 80087ac:	b311      	cbz	r1, 80087f4 <ai_buffer_get_size+0x58>
 80087ae:	6984      	ldr	r4, [r0, #24]
 80087b0:	6862      	ldr	r2, [r4, #4]
 80087b2:	321f      	adds	r2, #31
 80087b4:	f022 021f 	bic.w	r2, r2, #31
 80087b8:	7d03      	ldrb	r3, [r0, #20]
 80087ba:	6941      	ldr	r1, [r0, #20]
 80087bc:	f1a3 0301 	sub.w	r3, r3, #1
 80087c0:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80087c4:	fab3 f383 	clz	r3, r3
 80087c8:	095b      	lsrs	r3, r3, #5
 80087ca:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80087ce:	da0c      	bge.n	80087ea <ai_buffer_get_size+0x4e>
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d103      	bne.n	80087dc <ai_buffer_get_size+0x40>
 80087d4:	2802      	cmp	r0, #2
 80087d6:	f04f 0302 	mov.w	r3, #2
 80087da:	d006      	beq.n	80087ea <ai_buffer_get_size+0x4e>
 80087dc:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80087e0:	3301      	adds	r3, #1
 80087e2:	4298      	cmp	r0, r3
 80087e4:	fb01 f202 	mul.w	r2, r1, r2
 80087e8:	d1f2      	bne.n	80087d0 <ai_buffer_get_size+0x34>
 80087ea:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80087ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087f2:	4770      	bx	lr
 80087f4:	6984      	ldr	r4, [r0, #24]
 80087f6:	6862      	ldr	r2, [r4, #4]
 80087f8:	e7de      	b.n	80087b8 <ai_buffer_get_size+0x1c>
 80087fa:	4770      	bx	lr
 80087fc:	017fffff 	.word	0x017fffff
 8008800:	000400c0 	.word	0x000400c0

08008804 <ai_buffer_array_sane>:
 8008804:	b138      	cbz	r0, 8008816 <ai_buffer_array_sane+0x12>
 8008806:	6843      	ldr	r3, [r0, #4]
 8008808:	b123      	cbz	r3, 8008814 <ai_buffer_array_sane+0x10>
 800880a:	8840      	ldrh	r0, [r0, #2]
 800880c:	3800      	subs	r0, #0
 800880e:	bf18      	it	ne
 8008810:	2001      	movne	r0, #1
 8008812:	4770      	bx	lr
 8008814:	4618      	mov	r0, r3
 8008816:	4770      	bx	lr

08008818 <_ai_platform_acquire_crc>:
 8008818:	2001      	movs	r0, #1
 800881a:	4770      	bx	lr

0800881c <_ai_platform_release_crc>:
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop

08008820 <ai_platform_get_weights_map>:
 8008820:	2900      	cmp	r1, #0
 8008822:	bf18      	it	ne
 8008824:	2800      	cmpne	r0, #0
 8008826:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008828:	bf0c      	ite	eq
 800882a:	2401      	moveq	r4, #1
 800882c:	2400      	movne	r4, #0
 800882e:	2a00      	cmp	r2, #0
 8008830:	bf08      	it	eq
 8008832:	f044 0401 	orreq.w	r4, r4, #1
 8008836:	b114      	cbz	r4, 800883e <ai_platform_get_weights_map+0x1e>
 8008838:	2400      	movs	r4, #0
 800883a:	4620      	mov	r0, r4
 800883c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800883e:	4616      	mov	r6, r2
 8008840:	4b22      	ldr	r3, [pc, #136]	; (80088cc <ai_platform_get_weights_map+0xac>)
 8008842:	6812      	ldr	r2, [r2, #0]
 8008844:	4605      	mov	r5, r0
 8008846:	460f      	mov	r7, r1
 8008848:	429a      	cmp	r2, r3
 800884a:	d022      	beq.n	8008892 <ai_platform_get_weights_map+0x72>
 800884c:	6870      	ldr	r0, [r6, #4]
 800884e:	2800      	cmp	r0, #0
 8008850:	d0f2      	beq.n	8008838 <ai_platform_get_weights_map+0x18>
 8008852:	6806      	ldr	r6, [r0, #0]
 8008854:	429e      	cmp	r6, r3
 8008856:	d006      	beq.n	8008866 <ai_platform_get_weights_map+0x46>
 8008858:	f1a1 0401 	sub.w	r4, r1, #1
 800885c:	6028      	str	r0, [r5, #0]
 800885e:	fab4 f484 	clz	r4, r4
 8008862:	0964      	lsrs	r4, r4, #5
 8008864:	e7e9      	b.n	800883a <ai_platform_get_weights_map+0x1a>
 8008866:	3d04      	subs	r5, #4
 8008868:	4602      	mov	r2, r0
 800886a:	4621      	mov	r1, r4
 800886c:	e000      	b.n	8008870 <ai_platform_get_weights_map+0x50>
 800886e:	4619      	mov	r1, r3
 8008870:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8008874:	42b3      	cmp	r3, r6
 8008876:	d025      	beq.n	80088c4 <ai_platform_get_weights_map+0xa4>
 8008878:	f845 3f04 	str.w	r3, [r5, #4]!
 800887c:	1c4b      	adds	r3, r1, #1
 800887e:	429f      	cmp	r7, r3
 8008880:	d8f5      	bhi.n	800886e <ai_platform_get_weights_map+0x4e>
 8008882:	d1da      	bne.n	800883a <ai_platform_get_weights_map+0x1a>
 8008884:	3102      	adds	r1, #2
 8008886:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800888a:	42b3      	cmp	r3, r6
 800888c:	d1d5      	bne.n	800883a <ai_platform_get_weights_map+0x1a>
 800888e:	2401      	movs	r4, #1
 8008890:	e7d3      	b.n	800883a <ai_platform_get_weights_map+0x1a>
 8008892:	1d30      	adds	r0, r6, #4
 8008894:	f7ff ffb6 	bl	8008804 <ai_buffer_array_sane>
 8008898:	2800      	cmp	r0, #0
 800889a:	d0cd      	beq.n	8008838 <ai_platform_get_weights_map+0x18>
 800889c:	88f3      	ldrh	r3, [r6, #6]
 800889e:	429f      	cmp	r7, r3
 80088a0:	d1ca      	bne.n	8008838 <ai_platform_get_weights_map+0x18>
 80088a2:	3d04      	subs	r5, #4
 80088a4:	4622      	mov	r2, r4
 80088a6:	68b3      	ldr	r3, [r6, #8]
 80088a8:	4423      	add	r3, r4
 80088aa:	341c      	adds	r4, #28
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	b123      	cbz	r3, 80088ba <ai_platform_get_weights_map+0x9a>
 80088b0:	3201      	adds	r2, #1
 80088b2:	f845 3f04 	str.w	r3, [r5, #4]!
 80088b6:	4297      	cmp	r7, r2
 80088b8:	d8f5      	bhi.n	80088a6 <ai_platform_get_weights_map+0x86>
 80088ba:	1abc      	subs	r4, r7, r2
 80088bc:	fab4 f484 	clz	r4, r4
 80088c0:	0964      	lsrs	r4, r4, #5
 80088c2:	e7ba      	b.n	800883a <ai_platform_get_weights_map+0x1a>
 80088c4:	428f      	cmp	r7, r1
 80088c6:	d1b8      	bne.n	800883a <ai_platform_get_weights_map+0x1a>
 80088c8:	e7e1      	b.n	800888e <ai_platform_get_weights_map+0x6e>
 80088ca:	bf00      	nop
 80088cc:	a1facade 	.word	0xa1facade

080088d0 <ai_platform_get_activations_map>:
 80088d0:	2900      	cmp	r1, #0
 80088d2:	bf18      	it	ne
 80088d4:	2800      	cmpne	r0, #0
 80088d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088d8:	bf0c      	ite	eq
 80088da:	2401      	moveq	r4, #1
 80088dc:	2400      	movne	r4, #0
 80088de:	2a00      	cmp	r2, #0
 80088e0:	bf08      	it	eq
 80088e2:	f044 0401 	orreq.w	r4, r4, #1
 80088e6:	b114      	cbz	r4, 80088ee <ai_platform_get_activations_map+0x1e>
 80088e8:	2400      	movs	r4, #0
 80088ea:	4620      	mov	r0, r4
 80088ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088ee:	4616      	mov	r6, r2
 80088f0:	4b22      	ldr	r3, [pc, #136]	; (800897c <ai_platform_get_activations_map+0xac>)
 80088f2:	6812      	ldr	r2, [r2, #0]
 80088f4:	4605      	mov	r5, r0
 80088f6:	460f      	mov	r7, r1
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d022      	beq.n	8008942 <ai_platform_get_activations_map+0x72>
 80088fc:	6a30      	ldr	r0, [r6, #32]
 80088fe:	2800      	cmp	r0, #0
 8008900:	d0f2      	beq.n	80088e8 <ai_platform_get_activations_map+0x18>
 8008902:	6806      	ldr	r6, [r0, #0]
 8008904:	429e      	cmp	r6, r3
 8008906:	d006      	beq.n	8008916 <ai_platform_get_activations_map+0x46>
 8008908:	f1a1 0401 	sub.w	r4, r1, #1
 800890c:	6028      	str	r0, [r5, #0]
 800890e:	fab4 f484 	clz	r4, r4
 8008912:	0964      	lsrs	r4, r4, #5
 8008914:	e7e9      	b.n	80088ea <ai_platform_get_activations_map+0x1a>
 8008916:	3d04      	subs	r5, #4
 8008918:	4602      	mov	r2, r0
 800891a:	4621      	mov	r1, r4
 800891c:	e000      	b.n	8008920 <ai_platform_get_activations_map+0x50>
 800891e:	4619      	mov	r1, r3
 8008920:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8008924:	42b3      	cmp	r3, r6
 8008926:	d026      	beq.n	8008976 <ai_platform_get_activations_map+0xa6>
 8008928:	f845 3f04 	str.w	r3, [r5, #4]!
 800892c:	1c4b      	adds	r3, r1, #1
 800892e:	429f      	cmp	r7, r3
 8008930:	d8f5      	bhi.n	800891e <ai_platform_get_activations_map+0x4e>
 8008932:	d1da      	bne.n	80088ea <ai_platform_get_activations_map+0x1a>
 8008934:	3102      	adds	r1, #2
 8008936:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800893a:	42b3      	cmp	r3, r6
 800893c:	d1d5      	bne.n	80088ea <ai_platform_get_activations_map+0x1a>
 800893e:	2401      	movs	r4, #1
 8008940:	e7d3      	b.n	80088ea <ai_platform_get_activations_map+0x1a>
 8008942:	f106 000c 	add.w	r0, r6, #12
 8008946:	f7ff ff5d 	bl	8008804 <ai_buffer_array_sane>
 800894a:	2800      	cmp	r0, #0
 800894c:	d0cc      	beq.n	80088e8 <ai_platform_get_activations_map+0x18>
 800894e:	89f3      	ldrh	r3, [r6, #14]
 8008950:	429f      	cmp	r7, r3
 8008952:	d1c9      	bne.n	80088e8 <ai_platform_get_activations_map+0x18>
 8008954:	3d04      	subs	r5, #4
 8008956:	4622      	mov	r2, r4
 8008958:	6933      	ldr	r3, [r6, #16]
 800895a:	4423      	add	r3, r4
 800895c:	341c      	adds	r4, #28
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	b123      	cbz	r3, 800896c <ai_platform_get_activations_map+0x9c>
 8008962:	3201      	adds	r2, #1
 8008964:	f845 3f04 	str.w	r3, [r5, #4]!
 8008968:	4297      	cmp	r7, r2
 800896a:	d8f5      	bhi.n	8008958 <ai_platform_get_activations_map+0x88>
 800896c:	1abc      	subs	r4, r7, r2
 800896e:	fab4 f484 	clz	r4, r4
 8008972:	0964      	lsrs	r4, r4, #5
 8008974:	e7b9      	b.n	80088ea <ai_platform_get_activations_map+0x1a>
 8008976:	428f      	cmp	r7, r1
 8008978:	d1b7      	bne.n	80088ea <ai_platform_get_activations_map+0x1a>
 800897a:	e7e0      	b.n	800893e <ai_platform_get_activations_map+0x6e>
 800897c:	a1facade 	.word	0xa1facade

08008980 <ai_platform_network_set_error>:
 8008980:	b110      	cbz	r0, 8008988 <ai_platform_network_set_error+0x8>
 8008982:	3010      	adds	r0, #16
 8008984:	f001 b82a 	b.w	80099dc <core_set_error>
 8008988:	4770      	bx	lr
 800898a:	bf00      	nop

0800898c <ai_platform_network_create>:
 800898c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008990:	b083      	sub	sp, #12
 8008992:	4604      	mov	r4, r0
 8008994:	4615      	mov	r5, r2
 8008996:	461e      	mov	r6, r3
 8008998:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 800899c:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 80089a0:	f7ff ff3a 	bl	8008818 <_ai_platform_acquire_crc>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	f000 80ba 	beq.w	8008b1e <ai_platform_network_create+0x192>
 80089aa:	4bb3      	ldr	r3, [pc, #716]	; (8008c78 <ai_platform_network_create+0x2ec>)
 80089ac:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 80089b0:	4601      	mov	r1, r0
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089b8:	eb03 020c 	add.w	r2, r3, ip
 80089bc:	2a01      	cmp	r2, #1
 80089be:	f240 80a5 	bls.w	8008b0c <ai_platform_network_create+0x180>
 80089c2:	f240 4249 	movw	r2, #1097	; 0x449
 80089c6:	4293      	cmp	r3, r2
 80089c8:	f000 80a0 	beq.w	8008b0c <ai_platform_network_create+0x180>
 80089cc:	4aab      	ldr	r2, [pc, #684]	; (8008c7c <ai_platform_network_create+0x2f0>)
 80089ce:	6813      	ldr	r3, [r2, #0]
 80089d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089d4:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80089d8:	f000 80b7 	beq.w	8008b4a <ai_platform_network_create+0x1be>
 80089dc:	6813      	ldr	r3, [r2, #0]
 80089de:	f240 4c83 	movw	ip, #1155	; 0x483
 80089e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089e6:	4563      	cmp	r3, ip
 80089e8:	f000 809f 	beq.w	8008b2a <ai_platform_network_create+0x19e>
 80089ec:	6813      	ldr	r3, [r2, #0]
 80089ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089f2:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80089f6:	f040 8090 	bne.w	8008b1a <ai_platform_network_create+0x18e>
 80089fa:	4ba1      	ldr	r3, [pc, #644]	; (8008c80 <ai_platform_network_create+0x2f4>)
 80089fc:	2218      	movs	r2, #24
 80089fe:	609a      	str	r2, [r3, #8]
 8008a00:	689a      	ldr	r2, [r3, #8]
 8008a02:	2a18      	cmp	r2, #24
 8008a04:	f040 8089 	bne.w	8008b1a <ai_platform_network_create+0x18e>
 8008a08:	2201      	movs	r2, #1
 8008a0a:	609a      	str	r2, [r3, #8]
 8008a0c:	689a      	ldr	r2, [r3, #8]
 8008a0e:	2a00      	cmp	r2, #0
 8008a10:	d1fc      	bne.n	8008a0c <ai_platform_network_create+0x80>
 8008a12:	4608      	mov	r0, r1
 8008a14:	f7ff ff02 	bl	800881c <_ai_platform_release_crc>
 8008a18:	4a9a      	ldr	r2, [pc, #616]	; (8008c84 <ai_platform_network_create+0x2f8>)
 8008a1a:	6813      	ldr	r3, [r2, #0]
 8008a1c:	f023 0301 	bic.w	r3, r3, #1
 8008a20:	6013      	str	r3, [r2, #0]
 8008a22:	f7ff fef9 	bl	8008818 <_ai_platform_acquire_crc>
 8008a26:	4b94      	ldr	r3, [pc, #592]	; (8008c78 <ai_platform_network_create+0x2ec>)
 8008a28:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a32:	189a      	adds	r2, r3, r2
 8008a34:	2a01      	cmp	r2, #1
 8008a36:	f240 809e 	bls.w	8008b76 <ai_platform_network_create+0x1ea>
 8008a3a:	f240 4249 	movw	r2, #1097	; 0x449
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	f000 8099 	beq.w	8008b76 <ai_platform_network_create+0x1ea>
 8008a44:	4a8d      	ldr	r2, [pc, #564]	; (8008c7c <ai_platform_network_create+0x2f0>)
 8008a46:	6813      	ldr	r3, [r2, #0]
 8008a48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a4c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008a50:	f000 809f 	beq.w	8008b92 <ai_platform_network_create+0x206>
 8008a54:	6813      	ldr	r3, [r2, #0]
 8008a56:	f240 4183 	movw	r1, #1155	; 0x483
 8008a5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a5e:	428b      	cmp	r3, r1
 8008a60:	f000 80c0 	beq.w	8008be4 <ai_platform_network_create+0x258>
 8008a64:	6813      	ldr	r3, [r2, #0]
 8008a66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a6a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008a6e:	f000 80d9 	beq.w	8008c24 <ai_platform_network_create+0x298>
 8008a72:	f7ff fed3 	bl	800881c <_ai_platform_release_crc>
 8008a76:	2c00      	cmp	r4, #0
 8008a78:	f000 80b1 	beq.w	8008bde <ai_platform_network_create+0x252>
 8008a7c:	4b82      	ldr	r3, [pc, #520]	; (8008c88 <ai_platform_network_create+0x2fc>)
 8008a7e:	602b      	str	r3, [r5, #0]
 8008a80:	6025      	str	r5, [r4, #0]
 8008a82:	f000 ffa9 	bl	80099d8 <core_init>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	f000 8095 	beq.w	8008bb6 <ai_platform_network_create+0x22a>
 8008a8c:	4a7d      	ldr	r2, [pc, #500]	; (8008c84 <ai_platform_network_create+0x2f8>)
 8008a8e:	6813      	ldr	r3, [r2, #0]
 8008a90:	f023 0301 	bic.w	r3, r3, #1
 8008a94:	6013      	str	r3, [r2, #0]
 8008a96:	f7ff febf 	bl	8008818 <_ai_platform_acquire_crc>
 8008a9a:	4b77      	ldr	r3, [pc, #476]	; (8008c78 <ai_platform_network_create+0x2ec>)
 8008a9c:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008aa6:	185a      	adds	r2, r3, r1
 8008aa8:	2a01      	cmp	r2, #1
 8008aaa:	f240 80ad 	bls.w	8008c08 <ai_platform_network_create+0x27c>
 8008aae:	f240 4249 	movw	r2, #1097	; 0x449
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	f000 80a8 	beq.w	8008c08 <ai_platform_network_create+0x27c>
 8008ab8:	4a70      	ldr	r2, [pc, #448]	; (8008c7c <ai_platform_network_create+0x2f0>)
 8008aba:	6813      	ldr	r3, [r2, #0]
 8008abc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008ac0:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008ac4:	f000 80bc 	beq.w	8008c40 <ai_platform_network_create+0x2b4>
 8008ac8:	6813      	ldr	r3, [r2, #0]
 8008aca:	f240 4183 	movw	r1, #1155	; 0x483
 8008ace:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008ad2:	428b      	cmp	r3, r1
 8008ad4:	f000 80e2 	beq.w	8008c9c <ai_platform_network_create+0x310>
 8008ad8:	6813      	ldr	r3, [r2, #0]
 8008ada:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008ade:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008ae2:	f000 80ed 	beq.w	8008cc0 <ai_platform_network_create+0x334>
 8008ae6:	f7ff fe99 	bl	800881c <_ai_platform_release_crc>
 8008aea:	2200      	movs	r2, #0
 8008aec:	4639      	mov	r1, r7
 8008aee:	4630      	mov	r0, r6
 8008af0:	f00a fd1c 	bl	801352c <ai_version_get>
 8008af4:	4681      	mov	r9, r0
 8008af6:	2200      	movs	r2, #0
 8008af8:	2105      	movs	r1, #5
 8008afa:	2001      	movs	r0, #1
 8008afc:	f00a fd16 	bl	801352c <ai_version_get>
 8008b00:	4581      	cmp	r9, r0
 8008b02:	f000 80af 	beq.w	8008c64 <ai_platform_network_create+0x2d8>
 8008b06:	f04f 0901 	mov.w	r9, #1
 8008b0a:	e056      	b.n	8008bba <ai_platform_network_create+0x22e>
 8008b0c:	4b5c      	ldr	r3, [pc, #368]	; (8008c80 <ai_platform_network_create+0x2f4>)
 8008b0e:	2218      	movs	r2, #24
 8008b10:	609a      	str	r2, [r3, #8]
 8008b12:	689a      	ldr	r2, [r3, #8]
 8008b14:	2a18      	cmp	r2, #24
 8008b16:	d028      	beq.n	8008b6a <ai_platform_network_create+0x1de>
 8008b18:	4608      	mov	r0, r1
 8008b1a:	f7ff fe7f 	bl	800881c <_ai_platform_release_crc>
 8008b1e:	f244 1333 	movw	r3, #16691	; 0x4133
 8008b22:	4618      	mov	r0, r3
 8008b24:	b003      	add	sp, #12
 8008b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b2a:	4a58      	ldr	r2, [pc, #352]	; (8008c8c <ai_platform_network_create+0x300>)
 8008b2c:	2318      	movs	r3, #24
 8008b2e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008b32:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008b36:	2b18      	cmp	r3, #24
 8008b38:	d1ef      	bne.n	8008b1a <ai_platform_network_create+0x18e>
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008b40:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1fb      	bne.n	8008b40 <ai_platform_network_create+0x1b4>
 8008b48:	e763      	b.n	8008a12 <ai_platform_network_create+0x86>
 8008b4a:	4a50      	ldr	r2, [pc, #320]	; (8008c8c <ai_platform_network_create+0x300>)
 8008b4c:	2318      	movs	r3, #24
 8008b4e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008b52:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008b56:	2b18      	cmp	r3, #24
 8008b58:	d1df      	bne.n	8008b1a <ai_platform_network_create+0x18e>
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008b60:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1fb      	bne.n	8008b60 <ai_platform_network_create+0x1d4>
 8008b68:	e753      	b.n	8008a12 <ai_platform_network_create+0x86>
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	609a      	str	r2, [r3, #8]
 8008b6e:	689a      	ldr	r2, [r3, #8]
 8008b70:	2a00      	cmp	r2, #0
 8008b72:	d1fc      	bne.n	8008b6e <ai_platform_network_create+0x1e2>
 8008b74:	e74d      	b.n	8008a12 <ai_platform_network_create+0x86>
 8008b76:	4a42      	ldr	r2, [pc, #264]	; (8008c80 <ai_platform_network_create+0x2f4>)
 8008b78:	2301      	movs	r3, #1
 8008b7a:	6093      	str	r3, [r2, #8]
 8008b7c:	6891      	ldr	r1, [r2, #8]
 8008b7e:	2900      	cmp	r1, #0
 8008b80:	d1fc      	bne.n	8008b7c <ai_platform_network_create+0x1f0>
 8008b82:	4b43      	ldr	r3, [pc, #268]	; (8008c90 <ai_platform_network_create+0x304>)
 8008b84:	6013      	str	r3, [r2, #0]
 8008b86:	4b43      	ldr	r3, [pc, #268]	; (8008c94 <ai_platform_network_create+0x308>)
 8008b88:	6812      	ldr	r2, [r2, #0]
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	f43f af71 	beq.w	8008a72 <ai_platform_network_create+0xe6>
 8008b90:	e7fe      	b.n	8008b90 <ai_platform_network_create+0x204>
 8008b92:	4a3e      	ldr	r2, [pc, #248]	; (8008c8c <ai_platform_network_create+0x300>)
 8008b94:	2301      	movs	r3, #1
 8008b96:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008b9a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d1fb      	bne.n	8008b9a <ai_platform_network_create+0x20e>
 8008ba2:	4b3b      	ldr	r3, [pc, #236]	; (8008c90 <ai_platform_network_create+0x304>)
 8008ba4:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008ba8:	4b3a      	ldr	r3, [pc, #232]	; (8008c94 <ai_platform_network_create+0x308>)
 8008baa:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	f43f af5f 	beq.w	8008a72 <ai_platform_network_create+0xe6>
 8008bb4:	e7fe      	b.n	8008bb4 <ai_platform_network_create+0x228>
 8008bb6:	f04f 0930 	mov.w	r9, #48	; 0x30
 8008bba:	2300      	movs	r3, #0
 8008bbc:	6023      	str	r3, [r4, #0]
 8008bbe:	2410      	movs	r4, #16
 8008bc0:	4642      	mov	r2, r8
 8008bc2:	4639      	mov	r1, r7
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f00a fcb1 	bl	801352c <ai_version_get>
 8008bca:	2300      	movs	r3, #0
 8008bcc:	64a8      	str	r0, [r5, #72]	; 0x48
 8008bce:	f369 0307 	bfi	r3, r9, #0, #8
 8008bd2:	f364 231f 	bfi	r3, r4, #8, #24
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	b003      	add	sp, #12
 8008bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bde:	f241 0310 	movw	r3, #4112	; 0x1010
 8008be2:	e79e      	b.n	8008b22 <ai_platform_network_create+0x196>
 8008be4:	4a29      	ldr	r2, [pc, #164]	; (8008c8c <ai_platform_network_create+0x300>)
 8008be6:	2301      	movs	r3, #1
 8008be8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008bec:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1fb      	bne.n	8008bec <ai_platform_network_create+0x260>
 8008bf4:	4b26      	ldr	r3, [pc, #152]	; (8008c90 <ai_platform_network_create+0x304>)
 8008bf6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008bfa:	4b26      	ldr	r3, [pc, #152]	; (8008c94 <ai_platform_network_create+0x308>)
 8008bfc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008c00:	429a      	cmp	r2, r3
 8008c02:	f43f af36 	beq.w	8008a72 <ai_platform_network_create+0xe6>
 8008c06:	e7fe      	b.n	8008c06 <ai_platform_network_create+0x27a>
 8008c08:	4a1d      	ldr	r2, [pc, #116]	; (8008c80 <ai_platform_network_create+0x2f4>)
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	6093      	str	r3, [r2, #8]
 8008c0e:	6893      	ldr	r3, [r2, #8]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1fc      	bne.n	8008c0e <ai_platform_network_create+0x282>
 8008c14:	4b1e      	ldr	r3, [pc, #120]	; (8008c90 <ai_platform_network_create+0x304>)
 8008c16:	6013      	str	r3, [r2, #0]
 8008c18:	4b1e      	ldr	r3, [pc, #120]	; (8008c94 <ai_platform_network_create+0x308>)
 8008c1a:	6812      	ldr	r2, [r2, #0]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	f43f af62 	beq.w	8008ae6 <ai_platform_network_create+0x15a>
 8008c22:	e7fe      	b.n	8008c22 <ai_platform_network_create+0x296>
 8008c24:	4a16      	ldr	r2, [pc, #88]	; (8008c80 <ai_platform_network_create+0x2f4>)
 8008c26:	2301      	movs	r3, #1
 8008c28:	6093      	str	r3, [r2, #8]
 8008c2a:	6893      	ldr	r3, [r2, #8]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d1fc      	bne.n	8008c2a <ai_platform_network_create+0x29e>
 8008c30:	4b17      	ldr	r3, [pc, #92]	; (8008c90 <ai_platform_network_create+0x304>)
 8008c32:	6013      	str	r3, [r2, #0]
 8008c34:	4b17      	ldr	r3, [pc, #92]	; (8008c94 <ai_platform_network_create+0x308>)
 8008c36:	6812      	ldr	r2, [r2, #0]
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	f43f af1a 	beq.w	8008a72 <ai_platform_network_create+0xe6>
 8008c3e:	e7fe      	b.n	8008c3e <ai_platform_network_create+0x2b2>
 8008c40:	4a12      	ldr	r2, [pc, #72]	; (8008c8c <ai_platform_network_create+0x300>)
 8008c42:	2301      	movs	r3, #1
 8008c44:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008c48:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d1fb      	bne.n	8008c48 <ai_platform_network_create+0x2bc>
 8008c50:	4b0f      	ldr	r3, [pc, #60]	; (8008c90 <ai_platform_network_create+0x304>)
 8008c52:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008c56:	4b0f      	ldr	r3, [pc, #60]	; (8008c94 <ai_platform_network_create+0x308>)
 8008c58:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	f43f af42 	beq.w	8008ae6 <ai_platform_network_create+0x15a>
 8008c62:	e7fe      	b.n	8008c62 <ai_platform_network_create+0x2d6>
 8008c64:	4b0c      	ldr	r3, [pc, #48]	; (8008c98 <ai_platform_network_create+0x30c>)
 8008c66:	a801      	add	r0, sp, #4
 8008c68:	9301      	str	r3, [sp, #4]
 8008c6a:	f002 fc7f 	bl	800b56c <ai_check_custom_types>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d034      	beq.n	8008cdc <ai_platform_network_create+0x350>
 8008c72:	2400      	movs	r4, #0
 8008c74:	46a1      	mov	r9, r4
 8008c76:	e7a3      	b.n	8008bc0 <ai_platform_network_create+0x234>
 8008c78:	e0042000 	.word	0xe0042000
 8008c7c:	5c001000 	.word	0x5c001000
 8008c80:	40023000 	.word	0x40023000
 8008c84:	e0002000 	.word	0xe0002000
 8008c88:	a1c00100 	.word	0xa1c00100
 8008c8c:	58024000 	.word	0x58024000
 8008c90:	f407a5c2 	.word	0xf407a5c2
 8008c94:	b5e8b5cd 	.word	0xb5e8b5cd
 8008c98:	84048403 	.word	0x84048403
 8008c9c:	4b11      	ldr	r3, [pc, #68]	; (8008ce4 <ai_platform_network_create+0x358>)
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8008ca4:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 8008ca8:	2a00      	cmp	r2, #0
 8008caa:	d1fb      	bne.n	8008ca4 <ai_platform_network_create+0x318>
 8008cac:	4a0e      	ldr	r2, [pc, #56]	; (8008ce8 <ai_platform_network_create+0x35c>)
 8008cae:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 8008cb2:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8008cb6:	4b0d      	ldr	r3, [pc, #52]	; (8008cec <ai_platform_network_create+0x360>)
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	f43f af14 	beq.w	8008ae6 <ai_platform_network_create+0x15a>
 8008cbe:	e7fe      	b.n	8008cbe <ai_platform_network_create+0x332>
 8008cc0:	4b0b      	ldr	r3, [pc, #44]	; (8008cf0 <ai_platform_network_create+0x364>)
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	609a      	str	r2, [r3, #8]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	2a00      	cmp	r2, #0
 8008cca:	d1fc      	bne.n	8008cc6 <ai_platform_network_create+0x33a>
 8008ccc:	4a06      	ldr	r2, [pc, #24]	; (8008ce8 <ai_platform_network_create+0x35c>)
 8008cce:	601a      	str	r2, [r3, #0]
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	4b06      	ldr	r3, [pc, #24]	; (8008cec <ai_platform_network_create+0x360>)
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	f43f af06 	beq.w	8008ae6 <ai_platform_network_create+0x15a>
 8008cda:	e7fe      	b.n	8008cda <ai_platform_network_create+0x34e>
 8008cdc:	f04f 0902 	mov.w	r9, #2
 8008ce0:	e76b      	b.n	8008bba <ai_platform_network_create+0x22e>
 8008ce2:	bf00      	nop
 8008ce4:	58024000 	.word	0x58024000
 8008ce8:	f407a5c2 	.word	0xf407a5c2
 8008cec:	b5e8b5cd 	.word	0xb5e8b5cd
 8008cf0:	40023000 	.word	0x40023000

08008cf4 <ai_platform_network_init>:
 8008cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d04f      	beq.n	8008d9c <ai_platform_network_init+0xa8>
 8008cfc:	4bad      	ldr	r3, [pc, #692]	; (8008fb4 <ai_platform_network_init+0x2c0>)
 8008cfe:	4604      	mov	r4, r0
 8008d00:	6802      	ldr	r2, [r0, #0]
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d14a      	bne.n	8008d9c <ai_platform_network_init+0xa8>
 8008d06:	4aac      	ldr	r2, [pc, #688]	; (8008fb8 <ai_platform_network_init+0x2c4>)
 8008d08:	460d      	mov	r5, r1
 8008d0a:	6813      	ldr	r3, [r2, #0]
 8008d0c:	f023 0301 	bic.w	r3, r3, #1
 8008d10:	6013      	str	r3, [r2, #0]
 8008d12:	f7ff fd81 	bl	8008818 <_ai_platform_acquire_crc>
 8008d16:	4ba9      	ldr	r3, [pc, #676]	; (8008fbc <ai_platform_network_init+0x2c8>)
 8008d18:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d22:	189a      	adds	r2, r3, r2
 8008d24:	2a01      	cmp	r2, #1
 8008d26:	d975      	bls.n	8008e14 <ai_platform_network_init+0x120>
 8008d28:	f240 4249 	movw	r2, #1097	; 0x449
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d071      	beq.n	8008e14 <ai_platform_network_init+0x120>
 8008d30:	4aa3      	ldr	r2, [pc, #652]	; (8008fc0 <ai_platform_network_init+0x2cc>)
 8008d32:	6813      	ldr	r3, [r2, #0]
 8008d34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d38:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008d3c:	f000 8088 	beq.w	8008e50 <ai_platform_network_init+0x15c>
 8008d40:	6813      	ldr	r3, [r2, #0]
 8008d42:	f240 4183 	movw	r1, #1155	; 0x483
 8008d46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d4a:	428b      	cmp	r3, r1
 8008d4c:	f000 80cc 	beq.w	8008ee8 <ai_platform_network_init+0x1f4>
 8008d50:	6813      	ldr	r3, [r2, #0]
 8008d52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d56:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008d5a:	f000 80f5 	beq.w	8008f48 <ai_platform_network_init+0x254>
 8008d5e:	f7ff fd5d 	bl	800881c <_ai_platform_release_crc>
 8008d62:	2d00      	cmp	r5, #0
 8008d64:	f000 80fe 	beq.w	8008f64 <ai_platform_network_init+0x270>
 8008d68:	4b96      	ldr	r3, [pc, #600]	; (8008fc4 <ai_platform_network_init+0x2d0>)
 8008d6a:	682a      	ldr	r2, [r5, #0]
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	f040 8081 	bne.w	8008e74 <ai_platform_network_init+0x180>
 8008d72:	692b      	ldr	r3, [r5, #16]
 8008d74:	89ae      	ldrh	r6, [r5, #12]
 8008d76:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 8008d7a:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 8008d7e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d80:	e9c4 1207 	strd	r1, r2, [r4, #28]
 8008d84:	2303      	movs	r3, #3
 8008d86:	84a6      	strh	r6, [r4, #36]	; 0x24
 8008d88:	4626      	mov	r6, r4
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 8008d90:	60e3      	str	r3, [r4, #12]
 8008d92:	f002 fc13 	bl	800b5bc <ai_layers_init_all>
 8008d96:	4630      	mov	r0, r6
 8008d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d9c:	4a86      	ldr	r2, [pc, #536]	; (8008fb8 <ai_platform_network_init+0x2c4>)
 8008d9e:	6813      	ldr	r3, [r2, #0]
 8008da0:	f023 0301 	bic.w	r3, r3, #1
 8008da4:	6013      	str	r3, [r2, #0]
 8008da6:	f7ff fd37 	bl	8008818 <_ai_platform_acquire_crc>
 8008daa:	4b84      	ldr	r3, [pc, #528]	; (8008fbc <ai_platform_network_init+0x2c8>)
 8008dac:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008db6:	185a      	adds	r2, r3, r1
 8008db8:	2a01      	cmp	r2, #1
 8008dba:	d91e      	bls.n	8008dfa <ai_platform_network_init+0x106>
 8008dbc:	f240 4249 	movw	r2, #1097	; 0x449
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d01a      	beq.n	8008dfa <ai_platform_network_init+0x106>
 8008dc4:	4a7e      	ldr	r2, [pc, #504]	; (8008fc0 <ai_platform_network_init+0x2cc>)
 8008dc6:	6813      	ldr	r3, [r2, #0]
 8008dc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008dcc:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008dd0:	d02d      	beq.n	8008e2e <ai_platform_network_init+0x13a>
 8008dd2:	6813      	ldr	r3, [r2, #0]
 8008dd4:	f240 4183 	movw	r1, #1155	; 0x483
 8008dd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008ddc:	428b      	cmp	r3, r1
 8008dde:	d072      	beq.n	8008ec6 <ai_platform_network_init+0x1d2>
 8008de0:	6813      	ldr	r3, [r2, #0]
 8008de2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008de6:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008dea:	f000 809f 	beq.w	8008f2c <ai_platform_network_init+0x238>
 8008dee:	2600      	movs	r6, #0
 8008df0:	f7ff fd14 	bl	800881c <_ai_platform_release_crc>
 8008df4:	4630      	mov	r0, r6
 8008df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dfa:	4a73      	ldr	r2, [pc, #460]	; (8008fc8 <ai_platform_network_init+0x2d4>)
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	6093      	str	r3, [r2, #8]
 8008e00:	6893      	ldr	r3, [r2, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1fc      	bne.n	8008e00 <ai_platform_network_init+0x10c>
 8008e06:	4971      	ldr	r1, [pc, #452]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008e08:	4b71      	ldr	r3, [pc, #452]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008e0a:	6011      	str	r1, [r2, #0]
 8008e0c:	6812      	ldr	r2, [r2, #0]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d0ed      	beq.n	8008dee <ai_platform_network_init+0xfa>
 8008e12:	e7fe      	b.n	8008e12 <ai_platform_network_init+0x11e>
 8008e14:	4a6c      	ldr	r2, [pc, #432]	; (8008fc8 <ai_platform_network_init+0x2d4>)
 8008e16:	2301      	movs	r3, #1
 8008e18:	6093      	str	r3, [r2, #8]
 8008e1a:	6893      	ldr	r3, [r2, #8]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d1fc      	bne.n	8008e1a <ai_platform_network_init+0x126>
 8008e20:	4b6a      	ldr	r3, [pc, #424]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008e22:	6013      	str	r3, [r2, #0]
 8008e24:	4b6a      	ldr	r3, [pc, #424]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008e26:	6812      	ldr	r2, [r2, #0]
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d098      	beq.n	8008d5e <ai_platform_network_init+0x6a>
 8008e2c:	e7fe      	b.n	8008e2c <ai_platform_network_init+0x138>
 8008e2e:	4a69      	ldr	r2, [pc, #420]	; (8008fd4 <ai_platform_network_init+0x2e0>)
 8008e30:	2301      	movs	r3, #1
 8008e32:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008e36:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1fb      	bne.n	8008e36 <ai_platform_network_init+0x142>
 8008e3e:	4963      	ldr	r1, [pc, #396]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008e40:	4b63      	ldr	r3, [pc, #396]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008e42:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8008e46:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d0cf      	beq.n	8008dee <ai_platform_network_init+0xfa>
 8008e4e:	e7fe      	b.n	8008e4e <ai_platform_network_init+0x15a>
 8008e50:	4a60      	ldr	r2, [pc, #384]	; (8008fd4 <ai_platform_network_init+0x2e0>)
 8008e52:	2301      	movs	r3, #1
 8008e54:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008e58:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d1fb      	bne.n	8008e58 <ai_platform_network_init+0x164>
 8008e60:	4b5a      	ldr	r3, [pc, #360]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008e62:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008e66:	4b5a      	ldr	r3, [pc, #360]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008e68:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	f43f af76 	beq.w	8008d5e <ai_platform_network_init+0x6a>
 8008e72:	e7fe      	b.n	8008e72 <ai_platform_network_init+0x17e>
 8008e74:	2101      	movs	r1, #1
 8008e76:	4628      	mov	r0, r5
 8008e78:	f105 081c 	add.w	r8, r5, #28
 8008e7c:	686e      	ldr	r6, [r5, #4]
 8008e7e:	f7ff fc8d 	bl	800879c <ai_buffer_get_size>
 8008e82:	4607      	mov	r7, r0
 8008e84:	2101      	movs	r1, #1
 8008e86:	4640      	mov	r0, r8
 8008e88:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8008e8c:	f7ff fc86 	bl	800879c <ai_buffer_get_size>
 8008e90:	2f00      	cmp	r7, #0
 8008e92:	d13b      	bne.n	8008f0c <ai_platform_network_init+0x218>
 8008e94:	2800      	cmp	r0, #0
 8008e96:	d079      	beq.n	8008f8c <ai_platform_network_init+0x298>
 8008e98:	f1b9 0f00 	cmp.w	r9, #0
 8008e9c:	d07a      	beq.n	8008f94 <ai_platform_network_init+0x2a0>
 8008e9e:	f04f 0c01 	mov.w	ip, #1
 8008ea2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8008ea4:	2600      	movs	r6, #0
 8008ea6:	83e7      	strh	r7, [r4, #30]
 8008ea8:	4563      	cmp	r3, ip
 8008eaa:	83a6      	strh	r6, [r4, #28]
 8008eac:	d361      	bcc.n	8008f72 <ai_platform_network_init+0x27e>
 8008eae:	f1bc 0f00 	cmp.w	ip, #0
 8008eb2:	d07c      	beq.n	8008fae <ai_platform_network_init+0x2ba>
 8008eb4:	4647      	mov	r7, r8
 8008eb6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008eb8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8008eba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008ebc:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8008ec0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8008ec4:	e75e      	b.n	8008d84 <ai_platform_network_init+0x90>
 8008ec6:	4a43      	ldr	r2, [pc, #268]	; (8008fd4 <ai_platform_network_init+0x2e0>)
 8008ec8:	2301      	movs	r3, #1
 8008eca:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008ece:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1fb      	bne.n	8008ece <ai_platform_network_init+0x1da>
 8008ed6:	493d      	ldr	r1, [pc, #244]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008ed8:	4b3d      	ldr	r3, [pc, #244]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008eda:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8008ede:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d083      	beq.n	8008dee <ai_platform_network_init+0xfa>
 8008ee6:	e7fe      	b.n	8008ee6 <ai_platform_network_init+0x1f2>
 8008ee8:	4a3a      	ldr	r2, [pc, #232]	; (8008fd4 <ai_platform_network_init+0x2e0>)
 8008eea:	2301      	movs	r3, #1
 8008eec:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008ef0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1fb      	bne.n	8008ef0 <ai_platform_network_init+0x1fc>
 8008ef8:	4b34      	ldr	r3, [pc, #208]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008efa:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008efe:	4b34      	ldr	r3, [pc, #208]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008f00:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008f04:	429a      	cmp	r2, r3
 8008f06:	f43f af2a 	beq.w	8008d5e <ai_platform_network_init+0x6a>
 8008f0a:	e7fe      	b.n	8008f0a <ai_platform_network_init+0x216>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	d137      	bne.n	8008f80 <ai_platform_network_init+0x28c>
 8008f10:	4680      	mov	r8, r0
 8008f12:	4684      	mov	ip, r0
 8008f14:	2e00      	cmp	r6, #0
 8008f16:	d044      	beq.n	8008fa2 <ai_platform_network_init+0x2ae>
 8008f18:	8be6      	ldrh	r6, [r4, #30]
 8008f1a:	2e00      	cmp	r6, #0
 8008f1c:	d15c      	bne.n	8008fd8 <ai_platform_network_init+0x2e4>
 8008f1e:	2212      	movs	r2, #18
 8008f20:	2116      	movs	r1, #22
 8008f22:	f104 0010 	add.w	r0, r4, #16
 8008f26:	f000 fd59 	bl	80099dc <core_set_error>
 8008f2a:	e763      	b.n	8008df4 <ai_platform_network_init+0x100>
 8008f2c:	4a26      	ldr	r2, [pc, #152]	; (8008fc8 <ai_platform_network_init+0x2d4>)
 8008f2e:	2301      	movs	r3, #1
 8008f30:	6093      	str	r3, [r2, #8]
 8008f32:	6893      	ldr	r3, [r2, #8]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d1fc      	bne.n	8008f32 <ai_platform_network_init+0x23e>
 8008f38:	4924      	ldr	r1, [pc, #144]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008f3a:	4b25      	ldr	r3, [pc, #148]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008f3c:	6011      	str	r1, [r2, #0]
 8008f3e:	6812      	ldr	r2, [r2, #0]
 8008f40:	429a      	cmp	r2, r3
 8008f42:	f43f af54 	beq.w	8008dee <ai_platform_network_init+0xfa>
 8008f46:	e7fe      	b.n	8008f46 <ai_platform_network_init+0x252>
 8008f48:	4a1f      	ldr	r2, [pc, #124]	; (8008fc8 <ai_platform_network_init+0x2d4>)
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	6093      	str	r3, [r2, #8]
 8008f4e:	6893      	ldr	r3, [r2, #8]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1fc      	bne.n	8008f4e <ai_platform_network_init+0x25a>
 8008f54:	4b1d      	ldr	r3, [pc, #116]	; (8008fcc <ai_platform_network_init+0x2d8>)
 8008f56:	6013      	str	r3, [r2, #0]
 8008f58:	4b1d      	ldr	r3, [pc, #116]	; (8008fd0 <ai_platform_network_init+0x2dc>)
 8008f5a:	6812      	ldr	r2, [r2, #0]
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	f43f aefe 	beq.w	8008d5e <ai_platform_network_init+0x6a>
 8008f62:	e7fe      	b.n	8008f62 <ai_platform_network_init+0x26e>
 8008f64:	2110      	movs	r1, #16
 8008f66:	2211      	movs	r2, #17
 8008f68:	462e      	mov	r6, r5
 8008f6a:	1860      	adds	r0, r4, r1
 8008f6c:	f000 fd36 	bl	80099dc <core_set_error>
 8008f70:	e740      	b.n	8008df4 <ai_platform_network_init+0x100>
 8008f72:	2213      	movs	r2, #19
 8008f74:	2116      	movs	r1, #22
 8008f76:	f104 0010 	add.w	r0, r4, #16
 8008f7a:	f000 fd2f 	bl	80099dc <core_set_error>
 8008f7e:	e739      	b.n	8008df4 <ai_platform_network_init+0x100>
 8008f80:	f1b9 0f00 	cmp.w	r9, #0
 8008f84:	d006      	beq.n	8008f94 <ai_platform_network_init+0x2a0>
 8008f86:	f04f 0c01 	mov.w	ip, #1
 8008f8a:	e7c3      	b.n	8008f14 <ai_platform_network_init+0x220>
 8008f8c:	4607      	mov	r7, r0
 8008f8e:	4680      	mov	r8, r0
 8008f90:	4684      	mov	ip, r0
 8008f92:	e786      	b.n	8008ea2 <ai_platform_network_init+0x1ae>
 8008f94:	2110      	movs	r1, #16
 8008f96:	2213      	movs	r2, #19
 8008f98:	2600      	movs	r6, #0
 8008f9a:	1860      	adds	r0, r4, r1
 8008f9c:	f000 fd1e 	bl	80099dc <core_set_error>
 8008fa0:	e728      	b.n	8008df4 <ai_platform_network_init+0x100>
 8008fa2:	2110      	movs	r1, #16
 8008fa4:	2212      	movs	r2, #18
 8008fa6:	1860      	adds	r0, r4, r1
 8008fa8:	f000 fd18 	bl	80099dc <core_set_error>
 8008fac:	e722      	b.n	8008df4 <ai_platform_network_init+0x100>
 8008fae:	4666      	mov	r6, ip
 8008fb0:	e6e8      	b.n	8008d84 <ai_platform_network_init+0x90>
 8008fb2:	bf00      	nop
 8008fb4:	a1c00100 	.word	0xa1c00100
 8008fb8:	e0002000 	.word	0xe0002000
 8008fbc:	e0042000 	.word	0xe0042000
 8008fc0:	5c001000 	.word	0x5c001000
 8008fc4:	a1facade 	.word	0xa1facade
 8008fc8:	40023000 	.word	0x40023000
 8008fcc:	f407a5c2 	.word	0xf407a5c2
 8008fd0:	b5e8b5cd 	.word	0xb5e8b5cd
 8008fd4:	58024000 	.word	0x58024000
 8008fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008fda:	6a26      	ldr	r6, [r4, #32]
 8008fdc:	2701      	movs	r7, #1
 8008fde:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8008fe0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008fe4:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8008fe8:	e75b      	b.n	8008ea2 <ai_platform_network_init+0x1ae>
 8008fea:	bf00      	nop

08008fec <ai_platform_network_post_init>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	d04a      	beq.n	8009088 <ai_platform_network_post_init+0x9c>
 8008ff2:	4b7c      	ldr	r3, [pc, #496]	; (80091e4 <ai_platform_network_post_init+0x1f8>)
 8008ff4:	4604      	mov	r4, r0
 8008ff6:	6802      	ldr	r2, [r0, #0]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d145      	bne.n	8009088 <ai_platform_network_post_init+0x9c>
 8008ffc:	4a7a      	ldr	r2, [pc, #488]	; (80091e8 <ai_platform_network_post_init+0x1fc>)
 8008ffe:	6813      	ldr	r3, [r2, #0]
 8009000:	f023 0301 	bic.w	r3, r3, #1
 8009004:	6013      	str	r3, [r2, #0]
 8009006:	f7ff fc07 	bl	8008818 <_ai_platform_acquire_crc>
 800900a:	4b78      	ldr	r3, [pc, #480]	; (80091ec <ai_platform_network_post_init+0x200>)
 800900c:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009016:	189a      	adds	r2, r3, r2
 8009018:	2a01      	cmp	r2, #1
 800901a:	d96e      	bls.n	80090fa <ai_platform_network_post_init+0x10e>
 800901c:	f240 4249 	movw	r2, #1097	; 0x449
 8009020:	4293      	cmp	r3, r2
 8009022:	d06a      	beq.n	80090fa <ai_platform_network_post_init+0x10e>
 8009024:	4a72      	ldr	r2, [pc, #456]	; (80091f0 <ai_platform_network_post_init+0x204>)
 8009026:	6813      	ldr	r3, [r2, #0]
 8009028:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800902c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8009030:	f000 8081 	beq.w	8009136 <ai_platform_network_post_init+0x14a>
 8009034:	6813      	ldr	r3, [r2, #0]
 8009036:	f240 4183 	movw	r1, #1155	; 0x483
 800903a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800903e:	428b      	cmp	r3, r1
 8009040:	f000 80a3 	beq.w	800918a <ai_platform_network_post_init+0x19e>
 8009044:	6813      	ldr	r3, [r2, #0]
 8009046:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800904a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800904e:	f000 80bb 	beq.w	80091c8 <ai_platform_network_post_init+0x1dc>
 8009052:	f7ff fbe3 	bl	800881c <_ai_platform_release_crc>
 8009056:	68e3      	ldr	r3, [r4, #12]
 8009058:	f013 0502 	ands.w	r5, r3, #2
 800905c:	d07d      	beq.n	800915a <ai_platform_network_post_init+0x16e>
 800905e:	4620      	mov	r0, r4
 8009060:	f002 faba 	bl	800b5d8 <ai_layers_post_init_all>
 8009064:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009066:	b16b      	cbz	r3, 8009084 <ai_platform_network_post_init+0x98>
 8009068:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800906a:	e007      	b.n	800907c <ai_platform_network_post_init+0x90>
 800906c:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8009070:	4798      	blx	r3
 8009072:	692b      	ldr	r3, [r5, #16]
 8009074:	b133      	cbz	r3, 8009084 <ai_platform_network_post_init+0x98>
 8009076:	42ab      	cmp	r3, r5
 8009078:	461d      	mov	r5, r3
 800907a:	d003      	beq.n	8009084 <ai_platform_network_post_init+0x98>
 800907c:	4629      	mov	r1, r5
 800907e:	2000      	movs	r0, #0
 8009080:	2d00      	cmp	r5, #0
 8009082:	d1f3      	bne.n	800906c <ai_platform_network_post_init+0x80>
 8009084:	2001      	movs	r0, #1
 8009086:	bd38      	pop	{r3, r4, r5, pc}
 8009088:	4a57      	ldr	r2, [pc, #348]	; (80091e8 <ai_platform_network_post_init+0x1fc>)
 800908a:	6813      	ldr	r3, [r2, #0]
 800908c:	f023 0301 	bic.w	r3, r3, #1
 8009090:	6013      	str	r3, [r2, #0]
 8009092:	f7ff fbc1 	bl	8008818 <_ai_platform_acquire_crc>
 8009096:	4b55      	ldr	r3, [pc, #340]	; (80091ec <ai_platform_network_post_init+0x200>)
 8009098:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090a2:	185a      	adds	r2, r3, r1
 80090a4:	2a01      	cmp	r2, #1
 80090a6:	d91b      	bls.n	80090e0 <ai_platform_network_post_init+0xf4>
 80090a8:	f240 4249 	movw	r2, #1097	; 0x449
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d017      	beq.n	80090e0 <ai_platform_network_post_init+0xf4>
 80090b0:	4a4f      	ldr	r2, [pc, #316]	; (80091f0 <ai_platform_network_post_init+0x204>)
 80090b2:	6813      	ldr	r3, [r2, #0]
 80090b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090b8:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80090bc:	d02a      	beq.n	8009114 <ai_platform_network_post_init+0x128>
 80090be:	6813      	ldr	r3, [r2, #0]
 80090c0:	f240 4183 	movw	r1, #1155	; 0x483
 80090c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090c8:	428b      	cmp	r3, r1
 80090ca:	d04d      	beq.n	8009168 <ai_platform_network_post_init+0x17c>
 80090cc:	6813      	ldr	r3, [r2, #0]
 80090ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80090d2:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80090d6:	d06a      	beq.n	80091ae <ai_platform_network_post_init+0x1c2>
 80090d8:	f7ff fba0 	bl	800881c <_ai_platform_release_crc>
 80090dc:	2000      	movs	r0, #0
 80090de:	bd38      	pop	{r3, r4, r5, pc}
 80090e0:	4a44      	ldr	r2, [pc, #272]	; (80091f4 <ai_platform_network_post_init+0x208>)
 80090e2:	2301      	movs	r3, #1
 80090e4:	6093      	str	r3, [r2, #8]
 80090e6:	6893      	ldr	r3, [r2, #8]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d1fc      	bne.n	80090e6 <ai_platform_network_post_init+0xfa>
 80090ec:	4942      	ldr	r1, [pc, #264]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 80090ee:	4b43      	ldr	r3, [pc, #268]	; (80091fc <ai_platform_network_post_init+0x210>)
 80090f0:	6011      	str	r1, [r2, #0]
 80090f2:	6812      	ldr	r2, [r2, #0]
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d0ef      	beq.n	80090d8 <ai_platform_network_post_init+0xec>
 80090f8:	e7fe      	b.n	80090f8 <ai_platform_network_post_init+0x10c>
 80090fa:	4a3e      	ldr	r2, [pc, #248]	; (80091f4 <ai_platform_network_post_init+0x208>)
 80090fc:	2301      	movs	r3, #1
 80090fe:	6093      	str	r3, [r2, #8]
 8009100:	6893      	ldr	r3, [r2, #8]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d1fc      	bne.n	8009100 <ai_platform_network_post_init+0x114>
 8009106:	493c      	ldr	r1, [pc, #240]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 8009108:	4b3c      	ldr	r3, [pc, #240]	; (80091fc <ai_platform_network_post_init+0x210>)
 800910a:	6011      	str	r1, [r2, #0]
 800910c:	6812      	ldr	r2, [r2, #0]
 800910e:	429a      	cmp	r2, r3
 8009110:	d09f      	beq.n	8009052 <ai_platform_network_post_init+0x66>
 8009112:	e7fe      	b.n	8009112 <ai_platform_network_post_init+0x126>
 8009114:	4a3a      	ldr	r2, [pc, #232]	; (8009200 <ai_platform_network_post_init+0x214>)
 8009116:	2301      	movs	r3, #1
 8009118:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800911c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1fb      	bne.n	800911c <ai_platform_network_post_init+0x130>
 8009124:	4934      	ldr	r1, [pc, #208]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 8009126:	4b35      	ldr	r3, [pc, #212]	; (80091fc <ai_platform_network_post_init+0x210>)
 8009128:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800912c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009130:	429a      	cmp	r2, r3
 8009132:	d0d1      	beq.n	80090d8 <ai_platform_network_post_init+0xec>
 8009134:	e7fe      	b.n	8009134 <ai_platform_network_post_init+0x148>
 8009136:	4a32      	ldr	r2, [pc, #200]	; (8009200 <ai_platform_network_post_init+0x214>)
 8009138:	2301      	movs	r3, #1
 800913a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800913e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009142:	2b00      	cmp	r3, #0
 8009144:	d1fb      	bne.n	800913e <ai_platform_network_post_init+0x152>
 8009146:	492c      	ldr	r1, [pc, #176]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 8009148:	4b2c      	ldr	r3, [pc, #176]	; (80091fc <ai_platform_network_post_init+0x210>)
 800914a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800914e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009152:	429a      	cmp	r2, r3
 8009154:	f43f af7d 	beq.w	8009052 <ai_platform_network_post_init+0x66>
 8009158:	e7fe      	b.n	8009158 <ai_platform_network_post_init+0x16c>
 800915a:	2210      	movs	r2, #16
 800915c:	2111      	movs	r1, #17
 800915e:	18a0      	adds	r0, r4, r2
 8009160:	f000 fc3c 	bl	80099dc <core_set_error>
 8009164:	4628      	mov	r0, r5
 8009166:	bd38      	pop	{r3, r4, r5, pc}
 8009168:	4a25      	ldr	r2, [pc, #148]	; (8009200 <ai_platform_network_post_init+0x214>)
 800916a:	2301      	movs	r3, #1
 800916c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8009170:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009174:	2b00      	cmp	r3, #0
 8009176:	d1fb      	bne.n	8009170 <ai_platform_network_post_init+0x184>
 8009178:	491f      	ldr	r1, [pc, #124]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 800917a:	4b20      	ldr	r3, [pc, #128]	; (80091fc <ai_platform_network_post_init+0x210>)
 800917c:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8009180:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009184:	429a      	cmp	r2, r3
 8009186:	d0a7      	beq.n	80090d8 <ai_platform_network_post_init+0xec>
 8009188:	e7fe      	b.n	8009188 <ai_platform_network_post_init+0x19c>
 800918a:	4a1d      	ldr	r2, [pc, #116]	; (8009200 <ai_platform_network_post_init+0x214>)
 800918c:	2301      	movs	r3, #1
 800918e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8009192:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009196:	2b00      	cmp	r3, #0
 8009198:	d1fb      	bne.n	8009192 <ai_platform_network_post_init+0x1a6>
 800919a:	4917      	ldr	r1, [pc, #92]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 800919c:	4b17      	ldr	r3, [pc, #92]	; (80091fc <ai_platform_network_post_init+0x210>)
 800919e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80091a2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80091a6:	429a      	cmp	r2, r3
 80091a8:	f43f af53 	beq.w	8009052 <ai_platform_network_post_init+0x66>
 80091ac:	e7fe      	b.n	80091ac <ai_platform_network_post_init+0x1c0>
 80091ae:	4a11      	ldr	r2, [pc, #68]	; (80091f4 <ai_platform_network_post_init+0x208>)
 80091b0:	2301      	movs	r3, #1
 80091b2:	6093      	str	r3, [r2, #8]
 80091b4:	6893      	ldr	r3, [r2, #8]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d1fc      	bne.n	80091b4 <ai_platform_network_post_init+0x1c8>
 80091ba:	490f      	ldr	r1, [pc, #60]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 80091bc:	4b0f      	ldr	r3, [pc, #60]	; (80091fc <ai_platform_network_post_init+0x210>)
 80091be:	6011      	str	r1, [r2, #0]
 80091c0:	6812      	ldr	r2, [r2, #0]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d088      	beq.n	80090d8 <ai_platform_network_post_init+0xec>
 80091c6:	e7fe      	b.n	80091c6 <ai_platform_network_post_init+0x1da>
 80091c8:	4a0a      	ldr	r2, [pc, #40]	; (80091f4 <ai_platform_network_post_init+0x208>)
 80091ca:	2301      	movs	r3, #1
 80091cc:	6093      	str	r3, [r2, #8]
 80091ce:	6893      	ldr	r3, [r2, #8]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d1fc      	bne.n	80091ce <ai_platform_network_post_init+0x1e2>
 80091d4:	4908      	ldr	r1, [pc, #32]	; (80091f8 <ai_platform_network_post_init+0x20c>)
 80091d6:	4b09      	ldr	r3, [pc, #36]	; (80091fc <ai_platform_network_post_init+0x210>)
 80091d8:	6011      	str	r1, [r2, #0]
 80091da:	6812      	ldr	r2, [r2, #0]
 80091dc:	429a      	cmp	r2, r3
 80091de:	f43f af38 	beq.w	8009052 <ai_platform_network_post_init+0x66>
 80091e2:	e7fe      	b.n	80091e2 <ai_platform_network_post_init+0x1f6>
 80091e4:	a1c00100 	.word	0xa1c00100
 80091e8:	e0002000 	.word	0xe0002000
 80091ec:	e0042000 	.word	0xe0042000
 80091f0:	5c001000 	.word	0x5c001000
 80091f4:	40023000 	.word	0x40023000
 80091f8:	f407a5c2 	.word	0xf407a5c2
 80091fc:	b5e8b5cd 	.word	0xb5e8b5cd
 8009200:	58024000 	.word	0x58024000

08009204 <ai_platform_network_process>:
 8009204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009208:	b085      	sub	sp, #20
 800920a:	460e      	mov	r6, r1
 800920c:	4605      	mov	r5, r0
 800920e:	9202      	str	r2, [sp, #8]
 8009210:	b120      	cbz	r0, 800921c <ai_platform_network_process+0x18>
 8009212:	4bb5      	ldr	r3, [pc, #724]	; (80094e8 <ai_platform_network_process+0x2e4>)
 8009214:	6802      	ldr	r2, [r0, #0]
 8009216:	429a      	cmp	r2, r3
 8009218:	bf18      	it	ne
 800921a:	2500      	movne	r5, #0
 800921c:	4ab3      	ldr	r2, [pc, #716]	; (80094ec <ai_platform_network_process+0x2e8>)
 800921e:	6813      	ldr	r3, [r2, #0]
 8009220:	f023 0301 	bic.w	r3, r3, #1
 8009224:	6013      	str	r3, [r2, #0]
 8009226:	f7ff faf7 	bl	8008818 <_ai_platform_acquire_crc>
 800922a:	4bb1      	ldr	r3, [pc, #708]	; (80094f0 <ai_platform_network_process+0x2ec>)
 800922c:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009236:	185a      	adds	r2, r3, r1
 8009238:	2a01      	cmp	r2, #1
 800923a:	f240 8147 	bls.w	80094cc <ai_platform_network_process+0x2c8>
 800923e:	f240 4249 	movw	r2, #1097	; 0x449
 8009242:	4293      	cmp	r3, r2
 8009244:	f000 8142 	beq.w	80094cc <ai_platform_network_process+0x2c8>
 8009248:	4aaa      	ldr	r2, [pc, #680]	; (80094f4 <ai_platform_network_process+0x2f0>)
 800924a:	6813      	ldr	r3, [r2, #0]
 800924c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009250:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8009254:	f000 8167 	beq.w	8009526 <ai_platform_network_process+0x322>
 8009258:	6813      	ldr	r3, [r2, #0]
 800925a:	f240 4183 	movw	r1, #1155	; 0x483
 800925e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009262:	428b      	cmp	r3, r1
 8009264:	f000 8191 	beq.w	800958a <ai_platform_network_process+0x386>
 8009268:	6813      	ldr	r3, [r2, #0]
 800926a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800926e:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8009272:	f000 816a 	beq.w	800954a <ai_platform_network_process+0x346>
 8009276:	f7ff fad1 	bl	800881c <_ai_platform_release_crc>
 800927a:	2d00      	cmp	r5, #0
 800927c:	f000 8197 	beq.w	80095ae <ai_platform_network_process+0x3aa>
 8009280:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8009282:	2b00      	cmp	r3, #0
 8009284:	f000 813e 	beq.w	8009504 <ai_platform_network_process+0x300>
 8009288:	68eb      	ldr	r3, [r5, #12]
 800928a:	2200      	movs	r2, #0
 800928c:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8009290:	f003 0303 	and.w	r3, r3, #3
 8009294:	616a      	str	r2, [r5, #20]
 8009296:	2b03      	cmp	r3, #3
 8009298:	f040 813a 	bne.w	8009510 <ai_platform_network_process+0x30c>
 800929c:	2e00      	cmp	r6, #0
 800929e:	f000 8169 	beq.w	8009574 <ai_platform_network_process+0x370>
 80092a2:	fab8 f788 	clz	r7, r8
 80092a6:	097f      	lsrs	r7, r7, #5
 80092a8:	f1b8 0f00 	cmp.w	r8, #0
 80092ac:	f000 8162 	beq.w	8009574 <ai_platform_network_process+0x370>
 80092b0:	f8b8 3000 	ldrh.w	r3, [r8]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	f000 815d 	beq.w	8009574 <ai_platform_network_process+0x370>
 80092ba:	69b3      	ldr	r3, [r6, #24]
 80092bc:	9503      	str	r5, [sp, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	9301      	str	r3, [sp, #4]
 80092c2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d072      	beq.n	80093b0 <ai_platform_network_process+0x1ac>
 80092ca:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 80092ce:	2c00      	cmp	r4, #0
 80092d0:	d06e      	beq.n	80093b0 <ai_platform_network_process+0x1ac>
 80092d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092d6:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 80092da:	f8d3 a000 	ldr.w	sl, [r3]
 80092de:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 80092e2:	f000 8146 	beq.w	8009572 <ai_platform_network_process+0x36e>
 80092e6:	69a3      	ldr	r3, [r4, #24]
 80092e8:	2101      	movs	r1, #1
 80092ea:	4630      	mov	r0, r6
 80092ec:	685d      	ldr	r5, [r3, #4]
 80092ee:	f7ff fa55 	bl	800879c <ai_buffer_get_size>
 80092f2:	4285      	cmp	r5, r0
 80092f4:	f0c0 815d 	bcc.w	80095b2 <ai_platform_network_process+0x3ae>
 80092f8:	68e0      	ldr	r0, [r4, #12]
 80092fa:	69b1      	ldr	r1, [r6, #24]
 80092fc:	68c2      	ldr	r2, [r0, #12]
 80092fe:	68cb      	ldr	r3, [r1, #12]
 8009300:	429a      	cmp	r2, r3
 8009302:	f040 8156 	bne.w	80095b2 <ai_platform_network_process+0x3ae>
 8009306:	6882      	ldr	r2, [r0, #8]
 8009308:	688b      	ldr	r3, [r1, #8]
 800930a:	429a      	cmp	r2, r3
 800930c:	f040 8151 	bne.w	80095b2 <ai_platform_network_process+0x3ae>
 8009310:	6842      	ldr	r2, [r0, #4]
 8009312:	684b      	ldr	r3, [r1, #4]
 8009314:	429a      	cmp	r2, r3
 8009316:	f040 814c 	bne.w	80095b2 <ai_platform_network_process+0x3ae>
 800931a:	69a3      	ldr	r3, [r4, #24]
 800931c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009320:	f00a f9b4 	bl	801368c <ai_array_get_data_byte_size>
 8009324:	4605      	mov	r5, r0
 8009326:	4620      	mov	r0, r4
 8009328:	f00a f906 	bl	8013538 <get_tensor_byte_size>
 800932c:	4285      	cmp	r5, r0
 800932e:	f0c0 8140 	bcc.w	80095b2 <ai_platform_network_process+0x3ae>
 8009332:	69a3      	ldr	r3, [r4, #24]
 8009334:	6818      	ldr	r0, [r3, #0]
 8009336:	f00a f915 	bl	8013564 <ai_array_to_buffer_fmt>
 800933a:	6833      	ldr	r3, [r6, #0]
 800933c:	4058      	eors	r0, r3
 800933e:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8009342:	f040 81fa 	bne.w	800973a <ai_platform_network_process+0x536>
 8009346:	6873      	ldr	r3, [r6, #4]
 8009348:	2b00      	cmp	r3, #0
 800934a:	f000 81ed 	beq.w	8009728 <ai_platform_network_process+0x524>
 800934e:	69b3      	ldr	r3, [r6, #24]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	f000 81df 	beq.w	8009716 <ai_platform_network_process+0x512>
 8009358:	9a01      	ldr	r2, [sp, #4]
 800935a:	4620      	mov	r0, r4
 800935c:	3701      	adds	r7, #1
 800935e:	361c      	adds	r6, #28
 8009360:	429a      	cmp	r2, r3
 8009362:	bf38      	it	cc
 8009364:	461a      	movcc	r2, r3
 8009366:	9201      	str	r2, [sp, #4]
 8009368:	f00a f8e6 	bl	8013538 <get_tensor_byte_size>
 800936c:	f8c9 0008 	str.w	r0, [r9, #8]
 8009370:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	fb00 f303 	mul.w	r3, r0, r3
 800937a:	f8c9 300c 	str.w	r3, [r9, #12]
 800937e:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8009382:	440b      	add	r3, r1
 8009384:	f8c9 1004 	str.w	r1, [r9, #4]
 8009388:	f84a 300b 	str.w	r3, [sl, fp]
 800938c:	69a0      	ldr	r0, [r4, #24]
 800938e:	6803      	ldr	r3, [r0, #0]
 8009390:	009a      	lsls	r2, r3, #2
 8009392:	f100 80e8 	bmi.w	8009566 <ai_platform_network_process+0x362>
 8009396:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800939a:	1a9b      	subs	r3, r3, r2
 800939c:	4419      	add	r1, r3
 800939e:	6081      	str	r1, [r0, #8]
 80093a0:	69a3      	ldr	r3, [r4, #24]
 80093a2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80093a6:	60da      	str	r2, [r3, #12]
 80093a8:	f8b8 3000 	ldrh.w	r3, [r8]
 80093ac:	42bb      	cmp	r3, r7
 80093ae:	d888      	bhi.n	80092c2 <ai_platform_network_process+0xbe>
 80093b0:	9d03      	ldr	r5, [sp, #12]
 80093b2:	9b02      	ldr	r3, [sp, #8]
 80093b4:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	f000 81c8 	beq.w	800974c <ai_platform_network_process+0x548>
 80093bc:	2a01      	cmp	r2, #1
 80093be:	f240 81a2 	bls.w	8009706 <ai_platform_network_process+0x502>
 80093c2:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 80093c6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f000 819b 	beq.w	8009706 <ai_platform_network_process+0x502>
 80093d0:	2600      	movs	r6, #0
 80093d2:	9f02      	ldr	r7, [sp, #8]
 80093d4:	9502      	str	r5, [sp, #8]
 80093d6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f000 80f7 	beq.w	80095ce <ai_platform_network_process+0x3ca>
 80093e0:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80093e4:	2c00      	cmp	r4, #0
 80093e6:	f000 80f2 	beq.w	80095ce <ai_platform_network_process+0x3ca>
 80093ea:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80093ee:	ea4f 1b06 	mov.w	fp, r6, lsl #4
 80093f2:	f8d3 8000 	ldr.w	r8, [r3]
 80093f6:	eb18 1a06 	adds.w	sl, r8, r6, lsl #4
 80093fa:	f000 81b4 	beq.w	8009766 <ai_platform_network_process+0x562>
 80093fe:	69a3      	ldr	r3, [r4, #24]
 8009400:	2101      	movs	r1, #1
 8009402:	4638      	mov	r0, r7
 8009404:	685d      	ldr	r5, [r3, #4]
 8009406:	f7ff f9c9 	bl	800879c <ai_buffer_get_size>
 800940a:	4285      	cmp	r5, r0
 800940c:	f0c0 817a 	bcc.w	8009704 <ai_platform_network_process+0x500>
 8009410:	68e0      	ldr	r0, [r4, #12]
 8009412:	69b9      	ldr	r1, [r7, #24]
 8009414:	68c2      	ldr	r2, [r0, #12]
 8009416:	68cb      	ldr	r3, [r1, #12]
 8009418:	429a      	cmp	r2, r3
 800941a:	f040 8173 	bne.w	8009704 <ai_platform_network_process+0x500>
 800941e:	6882      	ldr	r2, [r0, #8]
 8009420:	688b      	ldr	r3, [r1, #8]
 8009422:	429a      	cmp	r2, r3
 8009424:	f040 816e 	bne.w	8009704 <ai_platform_network_process+0x500>
 8009428:	6842      	ldr	r2, [r0, #4]
 800942a:	684b      	ldr	r3, [r1, #4]
 800942c:	429a      	cmp	r2, r3
 800942e:	f040 8169 	bne.w	8009704 <ai_platform_network_process+0x500>
 8009432:	69a3      	ldr	r3, [r4, #24]
 8009434:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009438:	f00a f928 	bl	801368c <ai_array_get_data_byte_size>
 800943c:	9003      	str	r0, [sp, #12]
 800943e:	4620      	mov	r0, r4
 8009440:	f00a f87a 	bl	8013538 <get_tensor_byte_size>
 8009444:	9b03      	ldr	r3, [sp, #12]
 8009446:	4283      	cmp	r3, r0
 8009448:	f0c0 815c 	bcc.w	8009704 <ai_platform_network_process+0x500>
 800944c:	69a3      	ldr	r3, [r4, #24]
 800944e:	6818      	ldr	r0, [r3, #0]
 8009450:	f00a f888 	bl	8013564 <ai_array_to_buffer_fmt>
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	4058      	eors	r0, r3
 8009458:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800945c:	f040 817a 	bne.w	8009754 <ai_platform_network_process+0x550>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	f000 8193 	beq.w	800978e <ai_platform_network_process+0x58a>
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	f000 8185 	beq.w	800977c <ai_platform_network_process+0x578>
 8009472:	9a01      	ldr	r2, [sp, #4]
 8009474:	4620      	mov	r0, r4
 8009476:	3601      	adds	r6, #1
 8009478:	371c      	adds	r7, #28
 800947a:	429a      	cmp	r2, r3
 800947c:	bf38      	it	cc
 800947e:	461a      	movcc	r2, r3
 8009480:	9201      	str	r2, [sp, #4]
 8009482:	f00a f859 	bl	8013538 <get_tensor_byte_size>
 8009486:	f8ca 0008 	str.w	r0, [sl, #8]
 800948a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	fb00 f303 	mul.w	r3, r0, r3
 8009494:	f8ca 300c 	str.w	r3, [sl, #12]
 8009498:	f857 1c18 	ldr.w	r1, [r7, #-24]
 800949c:	440b      	add	r3, r1
 800949e:	f8ca 1004 	str.w	r1, [sl, #4]
 80094a2:	f848 300b 	str.w	r3, [r8, fp]
 80094a6:	69a0      	ldr	r0, [r4, #24]
 80094a8:	6803      	ldr	r3, [r0, #0]
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	f100 808a 	bmi.w	80095c4 <ai_platform_network_process+0x3c0>
 80094b0:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80094b4:	1a9b      	subs	r3, r3, r2
 80094b6:	4419      	add	r1, r3
 80094b8:	6081      	str	r1, [r0, #8]
 80094ba:	69a3      	ldr	r3, [r4, #24]
 80094bc:	f8da 2004 	ldr.w	r2, [sl, #4]
 80094c0:	60da      	str	r2, [r3, #12]
 80094c2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80094c6:	429e      	cmp	r6, r3
 80094c8:	d385      	bcc.n	80093d6 <ai_platform_network_process+0x1d2>
 80094ca:	e080      	b.n	80095ce <ai_platform_network_process+0x3ca>
 80094cc:	4a0a      	ldr	r2, [pc, #40]	; (80094f8 <ai_platform_network_process+0x2f4>)
 80094ce:	2301      	movs	r3, #1
 80094d0:	6093      	str	r3, [r2, #8]
 80094d2:	6893      	ldr	r3, [r2, #8]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1fc      	bne.n	80094d2 <ai_platform_network_process+0x2ce>
 80094d8:	4b08      	ldr	r3, [pc, #32]	; (80094fc <ai_platform_network_process+0x2f8>)
 80094da:	6013      	str	r3, [r2, #0]
 80094dc:	4b08      	ldr	r3, [pc, #32]	; (8009500 <ai_platform_network_process+0x2fc>)
 80094de:	6812      	ldr	r2, [r2, #0]
 80094e0:	429a      	cmp	r2, r3
 80094e2:	f43f aec8 	beq.w	8009276 <ai_platform_network_process+0x72>
 80094e6:	e7fe      	b.n	80094e6 <ai_platform_network_process+0x2e2>
 80094e8:	a1c00100 	.word	0xa1c00100
 80094ec:	e0002000 	.word	0xe0002000
 80094f0:	e0042000 	.word	0xe0042000
 80094f4:	5c001000 	.word	0x5c001000
 80094f8:	40023000 	.word	0x40023000
 80094fc:	f407a5c2 	.word	0xf407a5c2
 8009500:	b5e8b5cd 	.word	0xb5e8b5cd
 8009504:	68ea      	ldr	r2, [r5, #12]
 8009506:	616b      	str	r3, [r5, #20]
 8009508:	f002 0203 	and.w	r2, r2, #3
 800950c:	2a03      	cmp	r2, #3
 800950e:	d031      	beq.n	8009574 <ai_platform_network_process+0x370>
 8009510:	2230      	movs	r2, #48	; 0x30
 8009512:	2111      	movs	r1, #17
 8009514:	f105 0010 	add.w	r0, r5, #16
 8009518:	2400      	movs	r4, #0
 800951a:	f000 fa5f 	bl	80099dc <core_set_error>
 800951e:	4620      	mov	r0, r4
 8009520:	b005      	add	sp, #20
 8009522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009526:	4a9e      	ldr	r2, [pc, #632]	; (80097a0 <ai_platform_network_process+0x59c>)
 8009528:	2301      	movs	r3, #1
 800952a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800952e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1fb      	bne.n	800952e <ai_platform_network_process+0x32a>
 8009536:	4b9b      	ldr	r3, [pc, #620]	; (80097a4 <ai_platform_network_process+0x5a0>)
 8009538:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800953c:	4b9a      	ldr	r3, [pc, #616]	; (80097a8 <ai_platform_network_process+0x5a4>)
 800953e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8009542:	429a      	cmp	r2, r3
 8009544:	f43f ae97 	beq.w	8009276 <ai_platform_network_process+0x72>
 8009548:	e7fe      	b.n	8009548 <ai_platform_network_process+0x344>
 800954a:	4a98      	ldr	r2, [pc, #608]	; (80097ac <ai_platform_network_process+0x5a8>)
 800954c:	2301      	movs	r3, #1
 800954e:	6093      	str	r3, [r2, #8]
 8009550:	6893      	ldr	r3, [r2, #8]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1fc      	bne.n	8009550 <ai_platform_network_process+0x34c>
 8009556:	4b93      	ldr	r3, [pc, #588]	; (80097a4 <ai_platform_network_process+0x5a0>)
 8009558:	6013      	str	r3, [r2, #0]
 800955a:	4b93      	ldr	r3, [pc, #588]	; (80097a8 <ai_platform_network_process+0x5a4>)
 800955c:	6812      	ldr	r2, [r2, #0]
 800955e:	429a      	cmp	r2, r3
 8009560:	f43f ae89 	beq.w	8009276 <ai_platform_network_process+0x72>
 8009564:	e7fe      	b.n	8009564 <ai_platform_network_process+0x360>
 8009566:	f8b8 3000 	ldrh.w	r3, [r8]
 800956a:	429f      	cmp	r7, r3
 800956c:	f4ff aea9 	bcc.w	80092c2 <ai_platform_network_process+0xbe>
 8009570:	e71e      	b.n	80093b0 <ai_platform_network_process+0x1ac>
 8009572:	9d03      	ldr	r5, [sp, #12]
 8009574:	2400      	movs	r4, #0
 8009576:	2217      	movs	r2, #23
 8009578:	2112      	movs	r1, #18
 800957a:	f105 0010 	add.w	r0, r5, #16
 800957e:	f000 fa2d 	bl	80099dc <core_set_error>
 8009582:	4620      	mov	r0, r4
 8009584:	b005      	add	sp, #20
 8009586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958a:	4a85      	ldr	r2, [pc, #532]	; (80097a0 <ai_platform_network_process+0x59c>)
 800958c:	2301      	movs	r3, #1
 800958e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8009592:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8009596:	2b00      	cmp	r3, #0
 8009598:	d1fb      	bne.n	8009592 <ai_platform_network_process+0x38e>
 800959a:	4b82      	ldr	r3, [pc, #520]	; (80097a4 <ai_platform_network_process+0x5a0>)
 800959c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80095a0:	4b81      	ldr	r3, [pc, #516]	; (80097a8 <ai_platform_network_process+0x5a4>)
 80095a2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80095a6:	429a      	cmp	r2, r3
 80095a8:	f43f ae65 	beq.w	8009276 <ai_platform_network_process+0x72>
 80095ac:	e7fe      	b.n	80095ac <ai_platform_network_process+0x3a8>
 80095ae:	462c      	mov	r4, r5
 80095b0:	e7b5      	b.n	800951e <ai_platform_network_process+0x31a>
 80095b2:	9d03      	ldr	r5, [sp, #12]
 80095b4:	2218      	movs	r2, #24
 80095b6:	2112      	movs	r1, #18
 80095b8:	2400      	movs	r4, #0
 80095ba:	f105 0010 	add.w	r0, r5, #16
 80095be:	f000 fa0d 	bl	80099dc <core_set_error>
 80095c2:	e7ac      	b.n	800951e <ai_platform_network_process+0x31a>
 80095c4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80095c8:	429e      	cmp	r6, r3
 80095ca:	f4ff af04 	bcc.w	80093d6 <ai_platform_network_process+0x1d2>
 80095ce:	9d02      	ldr	r5, [sp, #8]
 80095d0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80095d4:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 80095d6:	82ab      	strh	r3, [r5, #20]
 80095d8:	2a00      	cmp	r2, #0
 80095da:	f040 808d 	bne.w	80096f8 <ai_platform_network_process+0x4f4>
 80095de:	4616      	mov	r6, r2
 80095e0:	4617      	mov	r7, r2
 80095e2:	8aec      	ldrh	r4, [r5, #22]
 80095e4:	429c      	cmp	r4, r3
 80095e6:	d29a      	bcs.n	800951e <ai_platform_network_process+0x31a>
 80095e8:	46ab      	mov	fp, r5
 80095ea:	2e00      	cmp	r6, #0
 80095ec:	d030      	beq.n	8009650 <ai_platform_network_process+0x44c>
 80095ee:	f04f 0800 	mov.w	r8, #0
 80095f2:	e014      	b.n	800961e <ai_platform_network_process+0x41a>
 80095f4:	6882      	ldr	r2, [r0, #8]
 80095f6:	68c5      	ldr	r5, [r0, #12]
 80095f8:	6863      	ldr	r3, [r4, #4]
 80095fa:	1b52      	subs	r2, r2, r5
 80095fc:	4413      	add	r3, r2
 80095fe:	6083      	str	r3, [r0, #8]
 8009600:	698b      	ldr	r3, [r1, #24]
 8009602:	6862      	ldr	r2, [r4, #4]
 8009604:	60da      	str	r2, [r3, #12]
 8009606:	f859 200a 	ldr.w	r2, [r9, sl]
 800960a:	f108 0801 	add.w	r8, r8, #1
 800960e:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8009612:	440b      	add	r3, r1
 8009614:	4293      	cmp	r3, r2
 8009616:	d301      	bcc.n	800961c <ai_platform_network_process+0x418>
 8009618:	68e3      	ldr	r3, [r4, #12]
 800961a:	1ad3      	subs	r3, r2, r3
 800961c:	6063      	str	r3, [r4, #4]
 800961e:	8833      	ldrh	r3, [r6, #0]
 8009620:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8009624:	4543      	cmp	r3, r8
 8009626:	d913      	bls.n	8009650 <ai_platform_network_process+0x44c>
 8009628:	6873      	ldr	r3, [r6, #4]
 800962a:	b18b      	cbz	r3, 8009650 <ai_platform_network_process+0x44c>
 800962c:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8009630:	b171      	cbz	r1, 8009650 <ai_platform_network_process+0x44c>
 8009632:	6988      	ldr	r0, [r1, #24]
 8009634:	68b2      	ldr	r2, [r6, #8]
 8009636:	6803      	ldr	r3, [r0, #0]
 8009638:	f8d2 9000 	ldr.w	r9, [r2]
 800963c:	009d      	lsls	r5, r3, #2
 800963e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8009642:	d5d7      	bpl.n	80095f4 <ai_platform_network_process+0x3f0>
 8009644:	6880      	ldr	r0, [r0, #8]
 8009646:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 800964a:	f00a f8a1 	bl	8013790 <memcpy>
 800964e:	e7da      	b.n	8009606 <ai_platform_network_process+0x402>
 8009650:	4658      	mov	r0, fp
 8009652:	f001 ffd5 	bl	800b600 <ai_layers_forward_all>
 8009656:	2f00      	cmp	r7, #0
 8009658:	d03f      	beq.n	80096da <ai_platform_network_process+0x4d6>
 800965a:	2400      	movs	r4, #0
 800965c:	e016      	b.n	800968c <ai_platform_network_process+0x488>
 800965e:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8009662:	f859 100a 	ldr.w	r1, [r9, sl]
 8009666:	4413      	add	r3, r2
 8009668:	428b      	cmp	r3, r1
 800966a:	d302      	bcc.n	8009672 <ai_platform_network_process+0x46e>
 800966c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009670:	1acb      	subs	r3, r1, r3
 8009672:	f8c8 3004 	str.w	r3, [r8, #4]
 8009676:	6981      	ldr	r1, [r0, #24]
 8009678:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800967c:	1b52      	subs	r2, r2, r5
 800967e:	4413      	add	r3, r2
 8009680:	608b      	str	r3, [r1, #8]
 8009682:	6983      	ldr	r3, [r0, #24]
 8009684:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009688:	60da      	str	r2, [r3, #12]
 800968a:	3401      	adds	r4, #1
 800968c:	883b      	ldrh	r3, [r7, #0]
 800968e:	42a3      	cmp	r3, r4
 8009690:	d923      	bls.n	80096da <ai_platform_network_process+0x4d6>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	b30b      	cbz	r3, 80096da <ai_platform_network_process+0x4d6>
 8009696:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800969a:	b1f0      	cbz	r0, 80096da <ai_platform_network_process+0x4d6>
 800969c:	68ba      	ldr	r2, [r7, #8]
 800969e:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 80096a2:	6983      	ldr	r3, [r0, #24]
 80096a4:	f8d2 9000 	ldr.w	r9, [r2]
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 80096ae:	0092      	lsls	r2, r2, #2
 80096b0:	d5d5      	bpl.n	800965e <ai_platform_network_process+0x45a>
 80096b2:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80096b6:	6899      	ldr	r1, [r3, #8]
 80096b8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80096bc:	f00a f868 	bl	8013790 <memcpy>
 80096c0:	f859 200a 	ldr.w	r2, [r9, sl]
 80096c4:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80096c8:	440b      	add	r3, r1
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d302      	bcc.n	80096d4 <ai_platform_network_process+0x4d0>
 80096ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096d2:	1ad3      	subs	r3, r2, r3
 80096d4:	f8c8 3004 	str.w	r3, [r8, #4]
 80096d8:	e7d7      	b.n	800968a <ai_platform_network_process+0x486>
 80096da:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 80096de:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 80096e2:	3401      	adds	r4, #1
 80096e4:	b2a4      	uxth	r4, r4
 80096e6:	42a3      	cmp	r3, r4
 80096e8:	f8ab 4016 	strh.w	r4, [fp, #22]
 80096ec:	f63f af7d 	bhi.w	80095ea <ai_platform_network_process+0x3e6>
 80096f0:	4620      	mov	r0, r4
 80096f2:	b005      	add	sp, #20
 80096f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f8:	2a01      	cmp	r2, #1
 80096fa:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 80096fc:	d03c      	beq.n	8009778 <ai_platform_network_process+0x574>
 80096fe:	f106 070c 	add.w	r7, r6, #12
 8009702:	e76e      	b.n	80095e2 <ai_platform_network_process+0x3de>
 8009704:	9d02      	ldr	r5, [sp, #8]
 8009706:	2218      	movs	r2, #24
 8009708:	2113      	movs	r1, #19
 800970a:	f105 0010 	add.w	r0, r5, #16
 800970e:	2400      	movs	r4, #0
 8009710:	f000 f964 	bl	80099dc <core_set_error>
 8009714:	e703      	b.n	800951e <ai_platform_network_process+0x31a>
 8009716:	9d03      	ldr	r5, [sp, #12]
 8009718:	4604      	mov	r4, r0
 800971a:	2221      	movs	r2, #33	; 0x21
 800971c:	2112      	movs	r1, #18
 800971e:	f105 0010 	add.w	r0, r5, #16
 8009722:	f000 f95b 	bl	80099dc <core_set_error>
 8009726:	e6fa      	b.n	800951e <ai_platform_network_process+0x31a>
 8009728:	9d03      	ldr	r5, [sp, #12]
 800972a:	4604      	mov	r4, r0
 800972c:	2217      	movs	r2, #23
 800972e:	2112      	movs	r1, #18
 8009730:	f105 0010 	add.w	r0, r5, #16
 8009734:	f000 f952 	bl	80099dc <core_set_error>
 8009738:	e6f1      	b.n	800951e <ai_platform_network_process+0x31a>
 800973a:	9d03      	ldr	r5, [sp, #12]
 800973c:	2219      	movs	r2, #25
 800973e:	2112      	movs	r1, #18
 8009740:	2400      	movs	r4, #0
 8009742:	f105 0010 	add.w	r0, r5, #16
 8009746:	f000 f949 	bl	80099dc <core_set_error>
 800974a:	e6e8      	b.n	800951e <ai_platform_network_process+0x31a>
 800974c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8009750:	82ab      	strh	r3, [r5, #20]
 8009752:	e741      	b.n	80095d8 <ai_platform_network_process+0x3d4>
 8009754:	9d02      	ldr	r5, [sp, #8]
 8009756:	2219      	movs	r2, #25
 8009758:	2113      	movs	r1, #19
 800975a:	2400      	movs	r4, #0
 800975c:	f105 0010 	add.w	r0, r5, #16
 8009760:	f000 f93c 	bl	80099dc <core_set_error>
 8009764:	e6db      	b.n	800951e <ai_platform_network_process+0x31a>
 8009766:	9d02      	ldr	r5, [sp, #8]
 8009768:	2217      	movs	r2, #23
 800976a:	2113      	movs	r1, #19
 800976c:	4654      	mov	r4, sl
 800976e:	f105 0010 	add.w	r0, r5, #16
 8009772:	f000 f933 	bl	80099dc <core_set_error>
 8009776:	e6d2      	b.n	800951e <ai_platform_network_process+0x31a>
 8009778:	2700      	movs	r7, #0
 800977a:	e732      	b.n	80095e2 <ai_platform_network_process+0x3de>
 800977c:	9d02      	ldr	r5, [sp, #8]
 800977e:	4604      	mov	r4, r0
 8009780:	2221      	movs	r2, #33	; 0x21
 8009782:	2113      	movs	r1, #19
 8009784:	f105 0010 	add.w	r0, r5, #16
 8009788:	f000 f928 	bl	80099dc <core_set_error>
 800978c:	e6c7      	b.n	800951e <ai_platform_network_process+0x31a>
 800978e:	9d02      	ldr	r5, [sp, #8]
 8009790:	4604      	mov	r4, r0
 8009792:	2217      	movs	r2, #23
 8009794:	2113      	movs	r1, #19
 8009796:	f105 0010 	add.w	r0, r5, #16
 800979a:	f000 f91f 	bl	80099dc <core_set_error>
 800979e:	e6be      	b.n	800951e <ai_platform_network_process+0x31a>
 80097a0:	58024000 	.word	0x58024000
 80097a4:	f407a5c2 	.word	0xf407a5c2
 80097a8:	b5e8b5cd 	.word	0xb5e8b5cd
 80097ac:	40023000 	.word	0x40023000

080097b0 <node_convert_integer>:
 80097b0:	6982      	ldr	r2, [r0, #24]
 80097b2:	8813      	ldrh	r3, [r2, #0]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d058      	beq.n	800986a <node_convert_integer+0xba>
 80097b8:	b570      	push	{r4, r5, r6, lr}
 80097ba:	6852      	ldr	r2, [r2, #4]
 80097bc:	b082      	sub	sp, #8
 80097be:	6856      	ldr	r6, [r2, #4]
 80097c0:	b106      	cbz	r6, 80097c4 <node_convert_integer+0x14>
 80097c2:	6836      	ldr	r6, [r6, #0]
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	f000 8100 	beq.w	80099ca <node_convert_integer+0x21a>
 80097ca:	6915      	ldr	r5, [r2, #16]
 80097cc:	b105      	cbz	r5, 80097d0 <node_convert_integer+0x20>
 80097ce:	682d      	ldr	r5, [r5, #0]
 80097d0:	68b3      	ldr	r3, [r6, #8]
 80097d2:	0a1b      	lsrs	r3, r3, #8
 80097d4:	f000 80d3 	beq.w	800997e <node_convert_integer+0x1ce>
 80097d8:	68f0      	ldr	r0, [r6, #12]
 80097da:	2201      	movs	r2, #1
 80097dc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80097e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097e4:	4298      	cmp	r0, r3
 80097e6:	fb01 f202 	mul.w	r2, r1, r2
 80097ea:	d1f9      	bne.n	80097e0 <node_convert_integer+0x30>
 80097ec:	6833      	ldr	r3, [r6, #0]
 80097ee:	682c      	ldr	r4, [r5, #0]
 80097f0:	b17b      	cbz	r3, 8009812 <node_convert_integer+0x62>
 80097f2:	6859      	ldr	r1, [r3, #4]
 80097f4:	b169      	cbz	r1, 8009812 <node_convert_integer+0x62>
 80097f6:	8858      	ldrh	r0, [r3, #2]
 80097f8:	b158      	cbz	r0, 8009812 <node_convert_integer+0x62>
 80097fa:	6809      	ldr	r1, [r1, #0]
 80097fc:	ed91 7a00 	vldr	s14, [r1]
 8009800:	b15c      	cbz	r4, 800981a <node_convert_integer+0x6a>
 8009802:	6861      	ldr	r1, [r4, #4]
 8009804:	b149      	cbz	r1, 800981a <node_convert_integer+0x6a>
 8009806:	8860      	ldrh	r0, [r4, #2]
 8009808:	b138      	cbz	r0, 800981a <node_convert_integer+0x6a>
 800980a:	6809      	ldr	r1, [r1, #0]
 800980c:	edd1 7a00 	vldr	s15, [r1]
 8009810:	e005      	b.n	800981e <node_convert_integer+0x6e>
 8009812:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80099d0 <node_convert_integer+0x220>
 8009816:	2c00      	cmp	r4, #0
 8009818:	d1f3      	bne.n	8009802 <node_convert_integer+0x52>
 800981a:	eddf 7a6d 	vldr	s15, [pc, #436]	; 80099d0 <node_convert_integer+0x220>
 800981e:	69b0      	ldr	r0, [r6, #24]
 8009820:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009824:	69ad      	ldr	r5, [r5, #24]
 8009826:	6806      	ldr	r6, [r0, #0]
 8009828:	6829      	ldr	r1, [r5, #0]
 800982a:	0236      	lsls	r6, r6, #8
 800982c:	f3c1 51c0 	ubfx	r1, r1, #23, #1
 8009830:	d41d      	bmi.n	800986e <node_convert_integer+0xbe>
 8009832:	2900      	cmp	r1, #0
 8009834:	f040 8081 	bne.w	800993a <node_convert_integer+0x18a>
 8009838:	6880      	ldr	r0, [r0, #8]
 800983a:	68a9      	ldr	r1, [r5, #8]
 800983c:	b13b      	cbz	r3, 800984e <node_convert_integer+0x9e>
 800983e:	685d      	ldr	r5, [r3, #4]
 8009840:	2d00      	cmp	r5, #0
 8009842:	f000 80a7 	beq.w	8009994 <node_convert_integer+0x1e4>
 8009846:	885b      	ldrh	r3, [r3, #2]
 8009848:	b10b      	cbz	r3, 800984e <node_convert_integer+0x9e>
 800984a:	686b      	ldr	r3, [r5, #4]
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	b13c      	cbz	r4, 8009860 <node_convert_integer+0xb0>
 8009850:	6865      	ldr	r5, [r4, #4]
 8009852:	2d00      	cmp	r5, #0
 8009854:	f000 80ad 	beq.w	80099b2 <node_convert_integer+0x202>
 8009858:	8864      	ldrh	r4, [r4, #2]
 800985a:	b10c      	cbz	r4, 8009860 <node_convert_integer+0xb0>
 800985c:	686c      	ldr	r4, [r5, #4]
 800985e:	7824      	ldrb	r4, [r4, #0]
 8009860:	9400      	str	r4, [sp, #0]
 8009862:	f001 ffeb 	bl	800b83c <forward_lite_node_convert_integer_iu8ou8>
 8009866:	b002      	add	sp, #8
 8009868:	bd70      	pop	{r4, r5, r6, pc}
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	deff      	udf	#255	; 0xff
 800986e:	2900      	cmp	r1, #0
 8009870:	d042      	beq.n	80098f8 <node_convert_integer+0x148>
 8009872:	6886      	ldr	r6, [r0, #8]
 8009874:	68a9      	ldr	r1, [r5, #8]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d07f      	beq.n	800997a <node_convert_integer+0x1ca>
 800987a:	6858      	ldr	r0, [r3, #4]
 800987c:	2800      	cmp	r0, #0
 800987e:	f000 8092 	beq.w	80099a6 <node_convert_integer+0x1f6>
 8009882:	885d      	ldrh	r5, [r3, #2]
 8009884:	b115      	cbz	r5, 800988c <node_convert_integer+0xdc>
 8009886:	6843      	ldr	r3, [r0, #4]
 8009888:	f993 5000 	ldrsb.w	r5, [r3]
 800988c:	2c00      	cmp	r4, #0
 800988e:	d078      	beq.n	8009982 <node_convert_integer+0x1d2>
 8009890:	6863      	ldr	r3, [r4, #4]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d07b      	beq.n	800998e <node_convert_integer+0x1de>
 8009896:	8860      	ldrh	r0, [r4, #2]
 8009898:	2800      	cmp	r0, #0
 800989a:	d075      	beq.n	8009988 <node_convert_integer+0x1d8>
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	f993 3000 	ldrsb.w	r3, [r3]
 80098a2:	ee06 3a90 	vmov	s13, r3
 80098a6:	2a00      	cmp	r2, #0
 80098a8:	d0dd      	beq.n	8009866 <node_convert_integer+0xb6>
 80098aa:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80098ae:	4432      	add	r2, r6
 80098b0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80098b4:	eddf 5a47 	vldr	s11, [pc, #284]	; 80099d4 <node_convert_integer+0x224>
 80098b8:	f916 3b01 	ldrsb.w	r3, [r6], #1
 80098bc:	1b5b      	subs	r3, r3, r5
 80098be:	ee07 3a90 	vmov	s15, r3
 80098c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80098c6:	eef0 7a66 	vmov.f32	s15, s13
 80098ca:	eee7 7a00 	vfma.f32	s15, s14, s0
 80098ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80098d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098d6:	bfcc      	ite	gt
 80098d8:	ee77 7a86 	vaddgt.f32	s15, s15, s12
 80098dc:	ee77 7ae5 	vsuble.f32	s15, s15, s11
 80098e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80098e4:	ee17 3a90 	vmov	r3, s15
 80098e8:	f303 0307 	ssat	r3, #8, r3
 80098ec:	4296      	cmp	r6, r2
 80098ee:	f801 3b01 	strb.w	r3, [r1], #1
 80098f2:	d1e1      	bne.n	80098b8 <node_convert_integer+0x108>
 80098f4:	b002      	add	sp, #8
 80098f6:	bd70      	pop	{r4, r5, r6, pc}
 80098f8:	6880      	ldr	r0, [r0, #8]
 80098fa:	68a9      	ldr	r1, [r5, #8]
 80098fc:	b13b      	cbz	r3, 800990e <node_convert_integer+0x15e>
 80098fe:	685d      	ldr	r5, [r3, #4]
 8009900:	2d00      	cmp	r5, #0
 8009902:	d04c      	beq.n	800999e <node_convert_integer+0x1ee>
 8009904:	885b      	ldrh	r3, [r3, #2]
 8009906:	b113      	cbz	r3, 800990e <node_convert_integer+0x15e>
 8009908:	686b      	ldr	r3, [r5, #4]
 800990a:	f993 3000 	ldrsb.w	r3, [r3]
 800990e:	b134      	cbz	r4, 800991e <node_convert_integer+0x16e>
 8009910:	6865      	ldr	r5, [r4, #4]
 8009912:	2d00      	cmp	r5, #0
 8009914:	d04b      	beq.n	80099ae <node_convert_integer+0x1fe>
 8009916:	8864      	ldrh	r4, [r4, #2]
 8009918:	b10c      	cbz	r4, 800991e <node_convert_integer+0x16e>
 800991a:	686c      	ldr	r4, [r5, #4]
 800991c:	7824      	ldrb	r4, [r4, #0]
 800991e:	eeb4 7a67 	vcmp.f32	s14, s15
 8009922:	9400      	str	r4, [sp, #0]
 8009924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009928:	d103      	bne.n	8009932 <node_convert_integer+0x182>
 800992a:	f103 0580 	add.w	r5, r3, #128	; 0x80
 800992e:	42a5      	cmp	r5, r4
 8009930:	d048      	beq.n	80099c4 <node_convert_integer+0x214>
 8009932:	f002 f825 	bl	800b980 <forward_lite_node_convert_integer_is8ou8>
 8009936:	b002      	add	sp, #8
 8009938:	bd70      	pop	{r4, r5, r6, pc}
 800993a:	b133      	cbz	r3, 800994a <node_convert_integer+0x19a>
 800993c:	6859      	ldr	r1, [r3, #4]
 800993e:	2900      	cmp	r1, #0
 8009940:	d039      	beq.n	80099b6 <node_convert_integer+0x206>
 8009942:	885b      	ldrh	r3, [r3, #2]
 8009944:	b10b      	cbz	r3, 800994a <node_convert_integer+0x19a>
 8009946:	684b      	ldr	r3, [r1, #4]
 8009948:	781b      	ldrb	r3, [r3, #0]
 800994a:	b134      	cbz	r4, 800995a <node_convert_integer+0x1aa>
 800994c:	6861      	ldr	r1, [r4, #4]
 800994e:	b361      	cbz	r1, 80099aa <node_convert_integer+0x1fa>
 8009950:	8864      	ldrh	r4, [r4, #2]
 8009952:	b114      	cbz	r4, 800995a <node_convert_integer+0x1aa>
 8009954:	6849      	ldr	r1, [r1, #4]
 8009956:	f991 4000 	ldrsb.w	r4, [r1]
 800995a:	eeb4 7a67 	vcmp.f32	s14, s15
 800995e:	6880      	ldr	r0, [r0, #8]
 8009960:	68a9      	ldr	r1, [r5, #8]
 8009962:	9400      	str	r4, [sp, #0]
 8009964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009968:	d103      	bne.n	8009972 <node_convert_integer+0x1c2>
 800996a:	f104 0580 	add.w	r5, r4, #128	; 0x80
 800996e:	42ab      	cmp	r3, r5
 8009970:	d025      	beq.n	80099be <node_convert_integer+0x20e>
 8009972:	f001 ff8d 	bl	800b890 <forward_lite_node_convert_integer_iu8os8>
 8009976:	b002      	add	sp, #8
 8009978:	bd70      	pop	{r4, r5, r6, pc}
 800997a:	461d      	mov	r5, r3
 800997c:	e786      	b.n	800988c <node_convert_integer+0xdc>
 800997e:	2201      	movs	r2, #1
 8009980:	e734      	b.n	80097ec <node_convert_integer+0x3c>
 8009982:	ee06 4a90 	vmov	s13, r4
 8009986:	e78e      	b.n	80098a6 <node_convert_integer+0xf6>
 8009988:	ee06 0a90 	vmov	s13, r0
 800998c:	e78b      	b.n	80098a6 <node_convert_integer+0xf6>
 800998e:	ee06 3a90 	vmov	s13, r3
 8009992:	e788      	b.n	80098a6 <node_convert_integer+0xf6>
 8009994:	462b      	mov	r3, r5
 8009996:	2c00      	cmp	r4, #0
 8009998:	f47f af5a 	bne.w	8009850 <node_convert_integer+0xa0>
 800999c:	e760      	b.n	8009860 <node_convert_integer+0xb0>
 800999e:	462b      	mov	r3, r5
 80099a0:	2c00      	cmp	r4, #0
 80099a2:	d1b5      	bne.n	8009910 <node_convert_integer+0x160>
 80099a4:	e7bb      	b.n	800991e <node_convert_integer+0x16e>
 80099a6:	4605      	mov	r5, r0
 80099a8:	e770      	b.n	800988c <node_convert_integer+0xdc>
 80099aa:	460c      	mov	r4, r1
 80099ac:	e7d5      	b.n	800995a <node_convert_integer+0x1aa>
 80099ae:	462c      	mov	r4, r5
 80099b0:	e7b5      	b.n	800991e <node_convert_integer+0x16e>
 80099b2:	462c      	mov	r4, r5
 80099b4:	e754      	b.n	8009860 <node_convert_integer+0xb0>
 80099b6:	460b      	mov	r3, r1
 80099b8:	2c00      	cmp	r4, #0
 80099ba:	d1c7      	bne.n	800994c <node_convert_integer+0x19c>
 80099bc:	e7cd      	b.n	800995a <node_convert_integer+0x1aa>
 80099be:	f001 ffa7 	bl	800b910 <forward_lite_node_convert_integer_iu8os8_fast>
 80099c2:	e750      	b.n	8009866 <node_convert_integer+0xb6>
 80099c4:	f002 f806 	bl	800b9d4 <forward_lite_node_convert_integer_is8ou8_fast>
 80099c8:	e74d      	b.n	8009866 <node_convert_integer+0xb6>
 80099ca:	2300      	movs	r3, #0
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	deff      	udf	#255	; 0xff
 80099d0:	00000000 	.word	0x00000000
 80099d4:	3efffffc 	.word	0x3efffffc

080099d8 <core_init>:
 80099d8:	2001      	movs	r0, #1
 80099da:	4770      	bx	lr

080099dc <core_set_error>:
 80099dc:	4603      	mov	r3, r0
 80099de:	7800      	ldrb	r0, [r0, #0]
 80099e0:	b108      	cbz	r0, 80099e6 <core_set_error+0xa>
 80099e2:	2000      	movs	r0, #0
 80099e4:	4770      	bx	lr
 80099e6:	7019      	strb	r1, [r3, #0]
 80099e8:	2001      	movs	r0, #1
 80099ea:	6819      	ldr	r1, [r3, #0]
 80099ec:	f362 211f 	bfi	r1, r2, #8, #24
 80099f0:	6019      	str	r1, [r3, #0]
 80099f2:	4770      	bx	lr

080099f4 <forward_dense>:
 80099f4:	6983      	ldr	r3, [r0, #24]
 80099f6:	881a      	ldrh	r2, [r3, #0]
 80099f8:	2a00      	cmp	r2, #0
 80099fa:	f000 80f7 	beq.w	8009bec <forward_dense+0x1f8>
 80099fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a02:	ed2d 8b0e 	vpush	{d8-d14}
 8009a06:	6858      	ldr	r0, [r3, #4]
 8009a08:	b09b      	sub	sp, #108	; 0x6c
 8009a0a:	6847      	ldr	r7, [r0, #4]
 8009a0c:	b107      	cbz	r7, 8009a10 <forward_dense+0x1c>
 8009a0e:	683f      	ldr	r7, [r7, #0]
 8009a10:	2a01      	cmp	r2, #1
 8009a12:	f000 8523 	beq.w	800a45c <forward_dense+0xa68>
 8009a16:	6905      	ldr	r5, [r0, #16]
 8009a18:	b105      	cbz	r5, 8009a1c <forward_dense+0x28>
 8009a1a:	682d      	ldr	r5, [r5, #0]
 8009a1c:	2a02      	cmp	r2, #2
 8009a1e:	f000 80e7 	beq.w	8009bf0 <forward_dense+0x1fc>
 8009a22:	69c3      	ldr	r3, [r0, #28]
 8009a24:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f000 8509 	beq.w	800a43e <forward_dense+0xa4a>
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	8b03      	ldrh	r3, [r0, #24]
 8009a30:	6809      	ldr	r1, [r1, #0]
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	910c      	str	r1, [sp, #48]	; 0x30
 8009a36:	f240 8505 	bls.w	800a444 <forward_dense+0xa50>
 8009a3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a40:	460b      	mov	r3, r1
 8009a42:	6999      	ldr	r1, [r3, #24]
 8009a44:	2a03      	cmp	r2, #3
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	68ec      	ldr	r4, [r5, #12]
 8009a4a:	685b      	ldr	r3, [r3, #4]
 8009a4c:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8009a50:	9314      	str	r3, [sp, #80]	; 0x50
 8009a52:	680b      	ldr	r3, [r1, #0]
 8009a54:	e9d4 6c01 	ldrd	r6, ip, [r4, #4]
 8009a58:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8009a5c:	fb0c fb06 	mul.w	fp, ip, r6
 8009a60:	f3c3 5c41 	ubfx	ip, r3, #21, #2
 8009a64:	fa4e f40c 	asr.w	r4, lr, ip
 8009a68:	9413      	str	r4, [sp, #76]	; 0x4c
 8009a6a:	f000 84f4 	beq.w	800a456 <forward_dense+0xa62>
 8009a6e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8009a70:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8009a74:	2a00      	cmp	r2, #0
 8009a76:	f000 84dc 	beq.w	800a432 <forward_dense+0xa3e>
 8009a7a:	6812      	ldr	r2, [r2, #0]
 8009a7c:	2a00      	cmp	r2, #0
 8009a7e:	f000 84d8 	beq.w	800a432 <forward_dense+0xa3e>
 8009a82:	2b04      	cmp	r3, #4
 8009a84:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8009a88:	f000 84bf 	beq.w	800a40a <forward_dense+0xa16>
 8009a8c:	2b08      	cmp	r3, #8
 8009a8e:	f000 84bc 	beq.w	800a40a <forward_dense+0xa16>
 8009a92:	f04f 0a00 	mov.w	sl, #0
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	fb0b f408 	mul.w	r4, fp, r8
 8009a9c:	69aa      	ldr	r2, [r5, #24]
 8009a9e:	f8d3 b008 	ldr.w	fp, [r3, #8]
 8009aa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009aa4:	6892      	ldr	r2, [r2, #8]
 8009aa6:	695b      	ldr	r3, [r3, #20]
 8009aa8:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8009aac:	9204      	str	r2, [sp, #16]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	428a      	cmp	r2, r1
 8009ab2:	910f      	str	r1, [sp, #60]	; 0x3c
 8009ab4:	9302      	str	r3, [sp, #8]
 8009ab6:	ea4f 0386 	mov.w	r3, r6, lsl #2
 8009aba:	930d      	str	r3, [sp, #52]	; 0x34
 8009abc:	eb02 0386 	add.w	r3, r2, r6, lsl #2
 8009ac0:	9301      	str	r3, [sp, #4]
 8009ac2:	f080 849a 	bcs.w	800a3fa <forward_dense+0xa06>
 8009ac6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ac8:	4bbf      	ldr	r3, [pc, #764]	; (8009dc8 <forward_dense+0x3d4>)
 8009aca:	08d0      	lsrs	r0, r2, #3
 8009acc:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8009dcc <forward_dense+0x3d8>
 8009ad0:	4413      	add	r3, r2
 8009ad2:	9007      	str	r0, [sp, #28]
 8009ad4:	0099      	lsls	r1, r3, #2
 8009ad6:	f1a2 0310 	sub.w	r3, r2, #16
 8009ada:	091b      	lsrs	r3, r3, #4
 8009adc:	f101 0420 	add.w	r4, r1, #32
 8009ae0:	9115      	str	r1, [sp, #84]	; 0x54
 8009ae2:	0949      	lsrs	r1, r1, #5
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	940e      	str	r4, [sp, #56]	; 0x38
 8009ae8:	445c      	add	r4, fp
 8009aea:	9116      	str	r1, [sp, #88]	; 0x58
 8009aec:	019b      	lsls	r3, r3, #6
 8009aee:	46a1      	mov	r9, r4
 8009af0:	940a      	str	r4, [sp, #40]	; 0x28
 8009af2:	9319      	str	r3, [sp, #100]	; 0x64
 8009af4:	f022 0301 	bic.w	r3, r2, #1
 8009af8:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8009afc:	9303      	str	r3, [sp, #12]
 8009afe:	1c43      	adds	r3, r0, #1
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	9318      	str	r3, [sp, #96]	; 0x60
 8009b04:	00cb      	lsls	r3, r1, #3
 8009b06:	3310      	adds	r3, #16
 8009b08:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b0a:	f002 0301 	and.w	r3, r2, #1
 8009b0e:	9308      	str	r3, [sp, #32]
 8009b10:	eb0b 1340 	add.w	r3, fp, r0, lsl #5
 8009b14:	9305      	str	r3, [sp, #20]
 8009b16:	4653      	mov	r3, sl
 8009b18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b1a:	6992      	ldr	r2, [r2, #24]
 8009b1c:	6897      	ldr	r7, [r2, #8]
 8009b1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b20:	2a00      	cmp	r2, #0
 8009b22:	f000 8270 	beq.w	800a006 <forward_dense+0x612>
 8009b26:	6992      	ldr	r2, [r2, #24]
 8009b28:	6895      	ldr	r5, [r2, #8]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	f000 826f 	beq.w	800a00e <forward_dense+0x61a>
 8009b30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b32:	2a04      	cmp	r2, #4
 8009b34:	f000 837a 	beq.w	800a22c <forward_dense+0x838>
 8009b38:	9a01      	ldr	r2, [sp, #4]
 8009b3a:	9904      	ldr	r1, [sp, #16]
 8009b3c:	428a      	cmp	r2, r1
 8009b3e:	d93f      	bls.n	8009bc0 <forward_dense+0x1cc>
 8009b40:	468e      	mov	lr, r1
 8009b42:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009b44:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009b46:	3201      	adds	r2, #1
 8009b48:	eb01 0a0b 	add.w	sl, r1, fp
 8009b4c:	f10b 0104 	add.w	r1, fp, #4
 8009b50:	9110      	str	r1, [sp, #64]	; 0x40
 8009b52:	00d1      	lsls	r1, r2, #3
 8009b54:	eb0b 1242 	add.w	r2, fp, r2, lsl #5
 8009b58:	f8cd a018 	str.w	sl, [sp, #24]
 8009b5c:	9111      	str	r1, [sp, #68]	; 0x44
 8009b5e:	9212      	str	r2, [sp, #72]	; 0x48
 8009b60:	f1aa 0204 	sub.w	r2, sl, #4
 8009b64:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 8009b68:	9209      	str	r2, [sp, #36]	; 0x24
 8009b6a:	2d00      	cmp	r5, #0
 8009b6c:	f000 8128 	beq.w	8009dc0 <forward_dense+0x3cc>
 8009b70:	ecf5 4a01 	vldmia	r5!, {s9}
 8009b74:	f1ba 0f07 	cmp.w	sl, #7
 8009b78:	d83d      	bhi.n	8009bf6 <forward_dense+0x202>
 8009b7a:	45cb      	cmp	fp, r9
 8009b7c:	d211      	bcs.n	8009ba2 <forward_dense+0x1ae>
 8009b7e:	eddf 7a93 	vldr	s15, [pc, #588]	; 8009dcc <forward_dense+0x3d8>
 8009b82:	4659      	mov	r1, fp
 8009b84:	4638      	mov	r0, r7
 8009b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b8a:	ecf1 6a01 	vldmia	r1!, {s13}
 8009b8e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009b92:	4549      	cmp	r1, r9
 8009b94:	ed92 6a00 	vldr	s12, [r2]
 8009b98:	eee6 7a26 	vfma.f32	s15, s12, s13
 8009b9c:	d3f3      	bcc.n	8009b86 <forward_dense+0x192>
 8009b9e:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8009ba2:	9a02      	ldr	r2, [sp, #8]
 8009ba4:	ecee 4a01 	vstmia	lr!, {s9}
 8009ba8:	4417      	add	r7, r2
 8009baa:	9a01      	ldr	r2, [sp, #4]
 8009bac:	4596      	cmp	lr, r2
 8009bae:	d3dc      	bcc.n	8009b6a <forward_dense+0x176>
 8009bb0:	9904      	ldr	r1, [sp, #16]
 8009bb2:	1a52      	subs	r2, r2, r1
 8009bb4:	3a01      	subs	r2, #1
 8009bb6:	f022 0203 	bic.w	r2, r2, #3
 8009bba:	3204      	adds	r2, #4
 8009bbc:	188a      	adds	r2, r1, r2
 8009bbe:	9204      	str	r2, [sp, #16]
 8009bc0:	9a01      	ldr	r2, [sp, #4]
 8009bc2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009bc4:	9804      	ldr	r0, [sp, #16]
 8009bc6:	440a      	add	r2, r1
 8009bc8:	9905      	ldr	r1, [sp, #20]
 8009bca:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8009bcc:	9201      	str	r2, [sp, #4]
 8009bce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bd0:	42a0      	cmp	r0, r4
 8009bd2:	4411      	add	r1, r2
 8009bd4:	4491      	add	r9, r2
 8009bd6:	9105      	str	r1, [sp, #20]
 8009bd8:	9903      	ldr	r1, [sp, #12]
 8009bda:	4411      	add	r1, r2
 8009bdc:	9103      	str	r1, [sp, #12]
 8009bde:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009be0:	468b      	mov	fp, r1
 8009be2:	f080 840a 	bcs.w	800a3fa <forward_dense+0xa06>
 8009be6:	4411      	add	r1, r2
 8009be8:	910a      	str	r1, [sp, #40]	; 0x28
 8009bea:	e795      	b.n	8009b18 <forward_dense+0x124>
 8009bec:	6853      	ldr	r3, [r2, #4]
 8009bee:	deff      	udf	#255	; 0xff
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	deff      	udf	#255	; 0xff
 8009bf6:	f007 0203 	and.w	r2, r7, #3
 8009bfa:	2a02      	cmp	r2, #2
 8009bfc:	f000 81e7 	beq.w	8009fce <forward_dense+0x5da>
 8009c00:	2a03      	cmp	r2, #3
 8009c02:	f000 80e5 	beq.w	8009dd0 <forward_dense+0x3dc>
 8009c06:	2a01      	cmp	r2, #1
 8009c08:	f000 81f0 	beq.w	8009fec <forward_dense+0x5f8>
 8009c0c:	9a06      	ldr	r2, [sp, #24]
 8009c0e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009dcc <forward_dense+0x3d8>
 8009c12:	4593      	cmp	fp, r2
 8009c14:	f200 83f6 	bhi.w	800a404 <forward_dense+0xa10>
 8009c18:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009c1a:	f107 0208 	add.w	r2, r7, #8
 8009c1e:	f10b 0120 	add.w	r1, fp, #32
 8009c22:	19c4      	adds	r4, r0, r7
 8009c24:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 8009c28:	3208      	adds	r2, #8
 8009c2a:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 8009c2e:	3120      	adds	r1, #32
 8009c30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c34:	ed51 2a10 	vldr	s5, [r1, #-64]	; 0xffffffc0
 8009c38:	ed11 3a0e 	vldr	s6, [r1, #-56]	; 0xffffffc8
 8009c3c:	edd0 7a00 	vldr	s15, [r0]
 8009c40:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 8009c44:	ee67 7a82 	vmul.f32	s15, s15, s4
 8009c48:	ed51 3a0d 	vldr	s7, [r1, #-52]	; 0xffffffcc
 8009c4c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c50:	ed11 4a0c 	vldr	s8, [r1, #-48]	; 0xffffffd0
 8009c54:	ed11 5a0b 	vldr	s10, [r1, #-44]	; 0xffffffd4
 8009c58:	ed90 2a00 	vldr	s4, [r0]
 8009c5c:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
 8009c60:	eee2 7a22 	vfma.f32	s15, s4, s5
 8009c64:	ed51 5a0a 	vldr	s11, [r1, #-40]	; 0xffffffd8
 8009c68:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c6c:	ed11 6a09 	vldr	s12, [r1, #-36]	; 0xffffffdc
 8009c70:	edd0 2a00 	vldr	s5, [r0]
 8009c74:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 8009c78:	eee2 7a83 	vfma.f32	s15, s5, s6
 8009c7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c80:	ed90 3a00 	vldr	s6, [r0]
 8009c84:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 8009c88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c8c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009c90:	edd0 3a00 	vldr	s7, [r0]
 8009c94:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 8009c98:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c9c:	eee3 7a84 	vfma.f32	s15, s7, s8
 8009ca0:	ed90 4a00 	vldr	s8, [r0]
 8009ca4:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 8009ca8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009cac:	eee4 7a05 	vfma.f32	s15, s8, s10
 8009cb0:	ed90 5a00 	vldr	s10, [r0]
 8009cb4:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 8009cb8:	4294      	cmp	r4, r2
 8009cba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009cbe:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009cc2:	edd0 5a00 	vldr	s11, [r0]
 8009cc6:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009cca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8009cce:	d1a9      	bne.n	8009c24 <forward_dense+0x230>
 8009cd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009cd2:	18b9      	adds	r1, r7, r2
 8009cd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009cd6:	454a      	cmp	r2, r9
 8009cd8:	d26f      	bcs.n	8009dba <forward_dense+0x3c6>
 8009cda:	7808      	ldrb	r0, [r1, #0]
 8009cdc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009ce0:	edd0 7a00 	vldr	s15, [r0]
 8009ce4:	4610      	mov	r0, r2
 8009ce6:	ecb0 6a01 	vldmia	r0!, {s12}
 8009cea:	4581      	cmp	r9, r0
 8009cec:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009cf0:	d963      	bls.n	8009dba <forward_dense+0x3c6>
 8009cf2:	7848      	ldrb	r0, [r1, #1]
 8009cf4:	ed92 6a01 	vldr	s12, [r2, #4]
 8009cf8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009cfc:	edd0 7a00 	vldr	s15, [r0]
 8009d00:	f102 0008 	add.w	r0, r2, #8
 8009d04:	4581      	cmp	r9, r0
 8009d06:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009d0a:	d956      	bls.n	8009dba <forward_dense+0x3c6>
 8009d0c:	7888      	ldrb	r0, [r1, #2]
 8009d0e:	ed92 6a02 	vldr	s12, [r2, #8]
 8009d12:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009d16:	edd0 7a00 	vldr	s15, [r0]
 8009d1a:	f102 000c 	add.w	r0, r2, #12
 8009d1e:	4581      	cmp	r9, r0
 8009d20:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009d24:	d949      	bls.n	8009dba <forward_dense+0x3c6>
 8009d26:	78c8      	ldrb	r0, [r1, #3]
 8009d28:	ed92 6a03 	vldr	s12, [r2, #12]
 8009d2c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009d30:	edd0 7a00 	vldr	s15, [r0]
 8009d34:	f102 0010 	add.w	r0, r2, #16
 8009d38:	4581      	cmp	r9, r0
 8009d3a:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009d3e:	d93c      	bls.n	8009dba <forward_dense+0x3c6>
 8009d40:	7908      	ldrb	r0, [r1, #4]
 8009d42:	ed92 6a04 	vldr	s12, [r2, #16]
 8009d46:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009d4a:	edd0 7a00 	vldr	s15, [r0]
 8009d4e:	f102 0014 	add.w	r0, r2, #20
 8009d52:	4581      	cmp	r9, r0
 8009d54:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009d58:	d92f      	bls.n	8009dba <forward_dense+0x3c6>
 8009d5a:	7948      	ldrb	r0, [r1, #5]
 8009d5c:	ed92 6a05 	vldr	s12, [r2, #20]
 8009d60:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009d64:	edd0 7a00 	vldr	s15, [r0]
 8009d68:	f102 0018 	add.w	r0, r2, #24
 8009d6c:	4581      	cmp	r9, r0
 8009d6e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009d72:	d922      	bls.n	8009dba <forward_dense+0x3c6>
 8009d74:	7988      	ldrb	r0, [r1, #6]
 8009d76:	ed92 6a06 	vldr	s12, [r2, #24]
 8009d7a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009d7e:	edd0 7a00 	vldr	s15, [r0]
 8009d82:	f102 001c 	add.w	r0, r2, #28
 8009d86:	4581      	cmp	r9, r0
 8009d88:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009d8c:	d915      	bls.n	8009dba <forward_dense+0x3c6>
 8009d8e:	79c8      	ldrb	r0, [r1, #7]
 8009d90:	ed92 6a07 	vldr	s12, [r2, #28]
 8009d94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009d98:	edd0 7a00 	vldr	s15, [r0]
 8009d9c:	f102 0020 	add.w	r0, r2, #32
 8009da0:	4581      	cmp	r9, r0
 8009da2:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009da6:	d908      	bls.n	8009dba <forward_dense+0x3c6>
 8009da8:	edd2 7a08 	vldr	s15, [r2, #32]
 8009dac:	7a0a      	ldrb	r2, [r1, #8]
 8009dae:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009db2:	ed92 6a00 	vldr	s12, [r2]
 8009db6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009dba:	ee74 4aa6 	vadd.f32	s9, s9, s13
 8009dbe:	e6f0      	b.n	8009ba2 <forward_dense+0x1ae>
 8009dc0:	eddf 4a02 	vldr	s9, [pc, #8]	; 8009dcc <forward_dense+0x3d8>
 8009dc4:	e6d6      	b.n	8009b74 <forward_dense+0x180>
 8009dc6:	bf00      	nop
 8009dc8:	3ffffff8 	.word	0x3ffffff8
 8009dcc:	00000000 	.word	0x00000000
 8009dd0:	eef0 6a47 	vmov.f32	s13, s14
 8009dd4:	4659      	mov	r1, fp
 8009dd6:	463a      	mov	r2, r7
 8009dd8:	4694      	mov	ip, r2
 8009dda:	460c      	mov	r4, r1
 8009ddc:	f81c 0b01 	ldrb.w	r0, [ip], #1
 8009de0:	ecf4 7a01 	vldmia	r4!, {s15}
 8009de4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009de8:	ed90 6a00 	vldr	s12, [r0]
 8009dec:	9806      	ldr	r0, [sp, #24]
 8009dee:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009df2:	4284      	cmp	r4, r0
 8009df4:	d866      	bhi.n	8009ec4 <forward_dense+0x4d0>
 8009df6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009df8:	f102 0611 	add.w	r6, r2, #17
 8009dfc:	3209      	adds	r2, #9
 8009dfe:	eba0 0801 	sub.w	r8, r0, r1
 8009e02:	3124      	adds	r1, #36	; 0x24
 8009e04:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8009e08:	eb06 06c8 	add.w	r6, r6, r8, lsl #3
 8009e0c:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 8009e10:	3208      	adds	r2, #8
 8009e12:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 8009e16:	3120      	adds	r1, #32
 8009e18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e1c:	ed51 2a10 	vldr	s5, [r1, #-64]	; 0xffffffc0
 8009e20:	ed11 3a0e 	vldr	s6, [r1, #-56]	; 0xffffffc8
 8009e24:	edd0 7a00 	vldr	s15, [r0]
 8009e28:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 8009e2c:	ee67 7a82 	vmul.f32	s15, s15, s4
 8009e30:	ed51 3a0d 	vldr	s7, [r1, #-52]	; 0xffffffcc
 8009e34:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e38:	ed11 4a0c 	vldr	s8, [r1, #-48]	; 0xffffffd0
 8009e3c:	ed11 5a0b 	vldr	s10, [r1, #-44]	; 0xffffffd4
 8009e40:	ed90 2a00 	vldr	s4, [r0]
 8009e44:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
 8009e48:	eee2 7a22 	vfma.f32	s15, s4, s5
 8009e4c:	ed51 5a0a 	vldr	s11, [r1, #-40]	; 0xffffffd8
 8009e50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e54:	ed11 6a09 	vldr	s12, [r1, #-36]	; 0xffffffdc
 8009e58:	edd0 2a00 	vldr	s5, [r0]
 8009e5c:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 8009e60:	eee2 7a83 	vfma.f32	s15, s5, s6
 8009e64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e68:	ed90 3a00 	vldr	s6, [r0]
 8009e6c:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 8009e70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e74:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009e78:	edd0 3a00 	vldr	s7, [r0]
 8009e7c:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 8009e80:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e84:	eee3 7a84 	vfma.f32	s15, s7, s8
 8009e88:	ed90 4a00 	vldr	s8, [r0]
 8009e8c:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 8009e90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e94:	eee4 7a05 	vfma.f32	s15, s8, s10
 8009e98:	ed90 5a00 	vldr	s10, [r0]
 8009e9c:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 8009ea0:	4296      	cmp	r6, r2
 8009ea2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009ea6:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009eaa:	edd0 5a00 	vldr	s11, [r0]
 8009eae:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009eb2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8009eb6:	d1a9      	bne.n	8009e0c <forward_dense+0x418>
 8009eb8:	f108 0801 	add.w	r8, r8, #1
 8009ebc:	eb0c 0cc8 	add.w	ip, ip, r8, lsl #3
 8009ec0:	eb04 1448 	add.w	r4, r4, r8, lsl #5
 8009ec4:	454c      	cmp	r4, r9
 8009ec6:	f4bf af78 	bcs.w	8009dba <forward_dense+0x3c6>
 8009eca:	f89c 2000 	ldrb.w	r2, [ip]
 8009ece:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009ed2:	edd2 7a00 	vldr	s15, [r2]
 8009ed6:	4622      	mov	r2, r4
 8009ed8:	ecb2 6a01 	vldmia	r2!, {s12}
 8009edc:	4591      	cmp	r9, r2
 8009ede:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009ee2:	f67f af6a 	bls.w	8009dba <forward_dense+0x3c6>
 8009ee6:	f89c 2001 	ldrb.w	r2, [ip, #1]
 8009eea:	ed94 6a01 	vldr	s12, [r4, #4]
 8009eee:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009ef2:	edd2 7a00 	vldr	s15, [r2]
 8009ef6:	f104 0208 	add.w	r2, r4, #8
 8009efa:	4591      	cmp	r9, r2
 8009efc:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009f00:	f67f af5b 	bls.w	8009dba <forward_dense+0x3c6>
 8009f04:	f89c 2002 	ldrb.w	r2, [ip, #2]
 8009f08:	ed94 6a02 	vldr	s12, [r4, #8]
 8009f0c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009f10:	edd2 7a00 	vldr	s15, [r2]
 8009f14:	f104 020c 	add.w	r2, r4, #12
 8009f18:	4591      	cmp	r9, r2
 8009f1a:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009f1e:	f67f af4c 	bls.w	8009dba <forward_dense+0x3c6>
 8009f22:	f89c 2003 	ldrb.w	r2, [ip, #3]
 8009f26:	ed94 6a03 	vldr	s12, [r4, #12]
 8009f2a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009f2e:	edd2 7a00 	vldr	s15, [r2]
 8009f32:	f104 0210 	add.w	r2, r4, #16
 8009f36:	4591      	cmp	r9, r2
 8009f38:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009f3c:	f67f af3d 	bls.w	8009dba <forward_dense+0x3c6>
 8009f40:	f89c 2004 	ldrb.w	r2, [ip, #4]
 8009f44:	ed94 6a04 	vldr	s12, [r4, #16]
 8009f48:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009f4c:	edd2 7a00 	vldr	s15, [r2]
 8009f50:	f104 0214 	add.w	r2, r4, #20
 8009f54:	4591      	cmp	r9, r2
 8009f56:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009f5a:	f67f af2e 	bls.w	8009dba <forward_dense+0x3c6>
 8009f5e:	f89c 2005 	ldrb.w	r2, [ip, #5]
 8009f62:	ed94 6a05 	vldr	s12, [r4, #20]
 8009f66:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009f6a:	edd2 7a00 	vldr	s15, [r2]
 8009f6e:	f104 0218 	add.w	r2, r4, #24
 8009f72:	4591      	cmp	r9, r2
 8009f74:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009f78:	f67f af1f 	bls.w	8009dba <forward_dense+0x3c6>
 8009f7c:	f89c 2006 	ldrb.w	r2, [ip, #6]
 8009f80:	ed94 6a06 	vldr	s12, [r4, #24]
 8009f84:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009f88:	edd2 7a00 	vldr	s15, [r2]
 8009f8c:	f104 021c 	add.w	r2, r4, #28
 8009f90:	4591      	cmp	r9, r2
 8009f92:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009f96:	f67f af10 	bls.w	8009dba <forward_dense+0x3c6>
 8009f9a:	f89c 2007 	ldrb.w	r2, [ip, #7]
 8009f9e:	ed94 6a07 	vldr	s12, [r4, #28]
 8009fa2:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009fa6:	edd2 7a00 	vldr	s15, [r2]
 8009faa:	f104 0220 	add.w	r2, r4, #32
 8009fae:	4591      	cmp	r9, r2
 8009fb0:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009fb4:	f67f af01 	bls.w	8009dba <forward_dense+0x3c6>
 8009fb8:	f89c 2008 	ldrb.w	r2, [ip, #8]
 8009fbc:	edd4 7a08 	vldr	s15, [r4, #32]
 8009fc0:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8009fc4:	ed92 6a00 	vldr	s12, [r2]
 8009fc8:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009fcc:	e6f5      	b.n	8009dba <forward_dense+0x3c6>
 8009fce:	eef0 6a47 	vmov.f32	s13, s14
 8009fd2:	4659      	mov	r1, fp
 8009fd4:	463a      	mov	r2, r7
 8009fd6:	f812 0b01 	ldrb.w	r0, [r2], #1
 8009fda:	ecf1 7a01 	vldmia	r1!, {s15}
 8009fde:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009fe2:	ed90 6a00 	vldr	s12, [r0]
 8009fe6:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009fea:	e6f5      	b.n	8009dd8 <forward_dense+0x3e4>
 8009fec:	463a      	mov	r2, r7
 8009fee:	eddb 7a00 	vldr	s15, [fp]
 8009ff2:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009ff4:	f812 0b01 	ldrb.w	r0, [r2], #1
 8009ff8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009ffc:	edd0 6a00 	vldr	s13, [r0]
 800a000:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a004:	e7e7      	b.n	8009fd6 <forward_dense+0x5e2>
 800a006:	4615      	mov	r5, r2
 800a008:	2b00      	cmp	r3, #0
 800a00a:	f47f ad91 	bne.w	8009b30 <forward_dense+0x13c>
 800a00e:	9a01      	ldr	r2, [sp, #4]
 800a010:	9904      	ldr	r1, [sp, #16]
 800a012:	428a      	cmp	r2, r1
 800a014:	f67f add4 	bls.w	8009bc0 <forward_dense+0x1cc>
 800a018:	4690      	mov	r8, r2
 800a01a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a01c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a01e:	460c      	mov	r4, r1
 800a020:	f000 0c0f 	and.w	ip, r0, #15
 800a024:	f8dd e008 	ldr.w	lr, [sp, #8]
 800a028:	eb0b 0602 	add.w	r6, fp, r2
 800a02c:	4692      	mov	sl, r2
 800a02e:	9306      	str	r3, [sp, #24]
 800a030:	2d00      	cmp	r5, #0
 800a032:	f000 81d7 	beq.w	800a3e4 <forward_dense+0x9f0>
 800a036:	280f      	cmp	r0, #15
 800a038:	ecb5 0a01 	vldmia	r5!, {s0}
 800a03c:	ed5f 6a9d 	vldr	s13, [pc, #-628]	; 8009dcc <forward_dense+0x3d8>
 800a040:	f240 81d7 	bls.w	800a3f2 <forward_dense+0x9fe>
 800a044:	f10b 0240 	add.w	r2, fp, #64	; 0x40
 800a048:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a04c:	4601      	mov	r1, r0
 800a04e:	ed13 6a0f 	vldr	s12, [r3, #-60]	; 0xffffffc4
 800a052:	3910      	subs	r1, #16
 800a054:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 800a058:	3340      	adds	r3, #64	; 0x40
 800a05a:	ed12 4a10 	vldr	s8, [r2, #-64]	; 0xffffffc0
 800a05e:	290f      	cmp	r1, #15
 800a060:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a064:	ed53 4a20 	vldr	s9, [r3, #-128]	; 0xffffff80
 800a068:	ed12 5a0e 	vldr	s10, [r2, #-56]	; 0xffffffc8
 800a06c:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800a070:	ed53 5a1e 	vldr	s11, [r3, #-120]	; 0xffffff88
 800a074:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a078:	ed13 6a1d 	vldr	s12, [r3, #-116]	; 0xffffff8c
 800a07c:	ed12 ea1d 	vldr	s28, [r2, #-116]	; 0xffffff8c
 800a080:	ed52 da1c 	vldr	s27, [r2, #-112]	; 0xffffff90
 800a084:	ed13 da1c 	vldr	s26, [r3, #-112]	; 0xffffff90
 800a088:	ed52 ca1b 	vldr	s25, [r2, #-108]	; 0xffffff94
 800a08c:	ed13 ca1b 	vldr	s24, [r3, #-108]	; 0xffffff94
 800a090:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a094:	ed52 ba1a 	vldr	s23, [r2, #-104]	; 0xffffff98
 800a098:	ed13 ba1a 	vldr	s22, [r3, #-104]	; 0xffffff98
 800a09c:	ed52 aa19 	vldr	s21, [r2, #-100]	; 0xffffff9c
 800a0a0:	ed13 aa19 	vldr	s20, [r3, #-100]	; 0xffffff9c
 800a0a4:	ed52 9a18 	vldr	s19, [r2, #-96]	; 0xffffffa0
 800a0a8:	ed13 9a18 	vldr	s18, [r3, #-96]	; 0xffffffa0
 800a0ac:	eeee 7a06 	vfma.f32	s15, s28, s12
 800a0b0:	ed52 8a17 	vldr	s17, [r2, #-92]	; 0xffffffa4
 800a0b4:	ed13 8a17 	vldr	s16, [r3, #-92]	; 0xffffffa4
 800a0b8:	ed52 0a16 	vldr	s1, [r2, #-88]	; 0xffffffa8
 800a0bc:	ed13 1a16 	vldr	s2, [r3, #-88]	; 0xffffffa8
 800a0c0:	ed52 1a15 	vldr	s3, [r2, #-84]	; 0xffffffac
 800a0c4:	ed13 2a15 	vldr	s4, [r3, #-84]	; 0xffffffac
 800a0c8:	eeed 7a8d 	vfma.f32	s15, s27, s26
 800a0cc:	ed52 2a14 	vldr	s5, [r2, #-80]	; 0xffffffb0
 800a0d0:	ed13 3a14 	vldr	s6, [r3, #-80]	; 0xffffffb0
 800a0d4:	ed52 3a13 	vldr	s7, [r2, #-76]	; 0xffffffb4
 800a0d8:	ed13 4a13 	vldr	s8, [r3, #-76]	; 0xffffffb4
 800a0dc:	ed52 4a12 	vldr	s9, [r2, #-72]	; 0xffffffb8
 800a0e0:	ed13 5a12 	vldr	s10, [r3, #-72]	; 0xffffffb8
 800a0e4:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800a0e8:	ed52 5a11 	vldr	s11, [r2, #-68]	; 0xffffffbc
 800a0ec:	ed13 6a11 	vldr	s12, [r3, #-68]	; 0xffffffbc
 800a0f0:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800a0f4:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800a0f8:	eee9 7a89 	vfma.f32	s15, s19, s18
 800a0fc:	eee8 7a88 	vfma.f32	s15, s17, s16
 800a100:	eee0 7a81 	vfma.f32	s15, s1, s2
 800a104:	eee1 7a82 	vfma.f32	s15, s3, s4
 800a108:	eee2 7a83 	vfma.f32	s15, s5, s6
 800a10c:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a110:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a114:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a118:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800a11c:	d897      	bhi.n	800a04e <forward_dense+0x65a>
 800a11e:	eb07 010a 	add.w	r1, r7, sl
 800a122:	4663      	mov	r3, ip
 800a124:	4632      	mov	r2, r6
 800a126:	2b00      	cmp	r3, #0
 800a128:	d075      	beq.n	800a216 <forward_dense+0x822>
 800a12a:	ed92 6a00 	vldr	s12, [r2]
 800a12e:	2b01      	cmp	r3, #1
 800a130:	edd1 7a00 	vldr	s15, [r1]
 800a134:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a138:	d06d      	beq.n	800a216 <forward_dense+0x822>
 800a13a:	ed92 6a01 	vldr	s12, [r2, #4]
 800a13e:	2b02      	cmp	r3, #2
 800a140:	edd1 7a01 	vldr	s15, [r1, #4]
 800a144:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a148:	d065      	beq.n	800a216 <forward_dense+0x822>
 800a14a:	ed92 6a02 	vldr	s12, [r2, #8]
 800a14e:	2b03      	cmp	r3, #3
 800a150:	edd1 7a02 	vldr	s15, [r1, #8]
 800a154:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a158:	d05d      	beq.n	800a216 <forward_dense+0x822>
 800a15a:	ed92 6a03 	vldr	s12, [r2, #12]
 800a15e:	2b04      	cmp	r3, #4
 800a160:	edd1 7a03 	vldr	s15, [r1, #12]
 800a164:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a168:	d055      	beq.n	800a216 <forward_dense+0x822>
 800a16a:	ed92 6a04 	vldr	s12, [r2, #16]
 800a16e:	2b05      	cmp	r3, #5
 800a170:	edd1 7a04 	vldr	s15, [r1, #16]
 800a174:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a178:	d04d      	beq.n	800a216 <forward_dense+0x822>
 800a17a:	ed92 6a05 	vldr	s12, [r2, #20]
 800a17e:	2b06      	cmp	r3, #6
 800a180:	edd1 7a05 	vldr	s15, [r1, #20]
 800a184:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a188:	d045      	beq.n	800a216 <forward_dense+0x822>
 800a18a:	ed92 6a06 	vldr	s12, [r2, #24]
 800a18e:	2b07      	cmp	r3, #7
 800a190:	edd1 7a06 	vldr	s15, [r1, #24]
 800a194:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a198:	d03d      	beq.n	800a216 <forward_dense+0x822>
 800a19a:	ed92 6a07 	vldr	s12, [r2, #28]
 800a19e:	2b08      	cmp	r3, #8
 800a1a0:	edd1 7a07 	vldr	s15, [r1, #28]
 800a1a4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a1a8:	d035      	beq.n	800a216 <forward_dense+0x822>
 800a1aa:	ed92 6a08 	vldr	s12, [r2, #32]
 800a1ae:	2b09      	cmp	r3, #9
 800a1b0:	edd1 7a08 	vldr	s15, [r1, #32]
 800a1b4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a1b8:	d02d      	beq.n	800a216 <forward_dense+0x822>
 800a1ba:	ed92 6a09 	vldr	s12, [r2, #36]	; 0x24
 800a1be:	2b0a      	cmp	r3, #10
 800a1c0:	edd1 7a09 	vldr	s15, [r1, #36]	; 0x24
 800a1c4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a1c8:	d025      	beq.n	800a216 <forward_dense+0x822>
 800a1ca:	ed92 6a0a 	vldr	s12, [r2, #40]	; 0x28
 800a1ce:	2b0b      	cmp	r3, #11
 800a1d0:	edd1 7a0a 	vldr	s15, [r1, #40]	; 0x28
 800a1d4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a1d8:	d01d      	beq.n	800a216 <forward_dense+0x822>
 800a1da:	ed92 6a0b 	vldr	s12, [r2, #44]	; 0x2c
 800a1de:	2b0c      	cmp	r3, #12
 800a1e0:	edd1 7a0b 	vldr	s15, [r1, #44]	; 0x2c
 800a1e4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a1e8:	d015      	beq.n	800a216 <forward_dense+0x822>
 800a1ea:	ed92 6a0c 	vldr	s12, [r2, #48]	; 0x30
 800a1ee:	3b0d      	subs	r3, #13
 800a1f0:	edd1 7a0c 	vldr	s15, [r1, #48]	; 0x30
 800a1f4:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a1f8:	d00d      	beq.n	800a216 <forward_dense+0x822>
 800a1fa:	ed92 6a0d 	vldr	s12, [r2, #52]	; 0x34
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	edd1 7a0d 	vldr	s15, [r1, #52]	; 0x34
 800a204:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a208:	d005      	beq.n	800a216 <forward_dense+0x822>
 800a20a:	ed91 6a0e 	vldr	s12, [r1, #56]	; 0x38
 800a20e:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 800a212:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a216:	ee70 6a26 	vadd.f32	s13, s0, s13
 800a21a:	4477      	add	r7, lr
 800a21c:	ece4 6a01 	vstmia	r4!, {s13}
 800a220:	4544      	cmp	r4, r8
 800a222:	f4ff af05 	bcc.w	800a030 <forward_dense+0x63c>
 800a226:	9b06      	ldr	r3, [sp, #24]
 800a228:	9a01      	ldr	r2, [sp, #4]
 800a22a:	e4c1      	b.n	8009bb0 <forward_dense+0x1bc>
 800a22c:	9901      	ldr	r1, [sp, #4]
 800a22e:	9a04      	ldr	r2, [sp, #16]
 800a230:	4291      	cmp	r1, r2
 800a232:	f67f acc5 	bls.w	8009bc0 <forward_dense+0x1cc>
 800a236:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a238:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a23c:	4691      	mov	r9, r2
 800a23e:	eb07 0c01 	add.w	ip, r7, r1
 800a242:	9903      	ldr	r1, [sp, #12]
 800a244:	3901      	subs	r1, #1
 800a246:	9106      	str	r1, [sp, #24]
 800a248:	2d00      	cmp	r5, #0
 800a24a:	f000 80c0 	beq.w	800a3ce <forward_dense+0x9da>
 800a24e:	9a07      	ldr	r2, [sp, #28]
 800a250:	ecb5 2a01 	vldmia	r5!, {s4}
 800a254:	eddf 6a83 	vldr	s13, [pc, #524]	; 800a464 <forward_dense+0xa70>
 800a258:	2a00      	cmp	r2, #0
 800a25a:	f000 80c0 	beq.w	800a3de <forward_dense+0x9ea>
 800a25e:	1d39      	adds	r1, r7, #4
 800a260:	f10b 0220 	add.w	r2, fp, #32
 800a264:	f811 6c04 	ldrb.w	r6, [r1, #-4]
 800a268:	3104      	adds	r1, #4
 800a26a:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 800a26e:	3220      	adds	r2, #32
 800a270:	f006 0e0f 	and.w	lr, r6, #15
 800a274:	0936      	lsrs	r6, r6, #4
 800a276:	f811 4c07 	ldrb.w	r4, [r1, #-7]
 800a27a:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
 800a27e:	ed52 3a10 	vldr	s7, [r2, #-64]	; 0xffffffc0
 800a282:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800a286:	ed12 3a0e 	vldr	s6, [r2, #-56]	; 0xffffffc8
 800a28a:	edde 7a00 	vldr	s15, [lr]
 800a28e:	edd6 2a00 	vldr	s5, [r6]
 800a292:	0926      	lsrs	r6, r4, #4
 800a294:	ee67 7aa1 	vmul.f32	s15, s15, s3
 800a298:	f004 040f 	and.w	r4, r4, #15
 800a29c:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800a2a0:	f811 0c06 	ldrb.w	r0, [r1, #-6]
 800a2a4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a2a8:	ed52 4a0d 	vldr	s9, [r2, #-52]	; 0xffffffcc
 800a2ac:	eee2 7aa3 	vfma.f32	s15, s5, s7
 800a2b0:	edd6 2a00 	vldr	s5, [r6]
 800a2b4:	edd4 3a00 	vldr	s7, [r4]
 800a2b8:	0904      	lsrs	r4, r0, #4
 800a2ba:	ed12 4a0c 	vldr	s8, [r2, #-48]	; 0xffffffd0
 800a2be:	f000 000f 	and.w	r0, r0, #15
 800a2c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a2c6:	ed52 5a0b 	vldr	s11, [r2, #-44]	; 0xffffffd4
 800a2ca:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a2ce:	ed12 5a0a 	vldr	s10, [r2, #-40]	; 0xffffffd8
 800a2d2:	ed12 6a09 	vldr	s12, [r2, #-36]	; 0xffffffdc
 800a2d6:	eee2 7a83 	vfma.f32	s15, s5, s6
 800a2da:	eee3 7aa4 	vfma.f32	s15, s7, s9
 800a2de:	edd4 3a00 	vldr	s7, [r4]
 800a2e2:	edd0 4a00 	vldr	s9, [r0]
 800a2e6:	f811 0c05 	ldrb.w	r0, [r1, #-5]
 800a2ea:	4561      	cmp	r1, ip
 800a2ec:	ea4f 1410 	mov.w	r4, r0, lsr #4
 800a2f0:	f000 000f 	and.w	r0, r0, #15
 800a2f4:	eee3 7a84 	vfma.f32	s15, s7, s8
 800a2f8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a2fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a300:	eee4 7aa5 	vfma.f32	s15, s9, s11
 800a304:	edd4 4a00 	vldr	s9, [r4]
 800a308:	edd0 5a00 	vldr	s11, [r0]
 800a30c:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a310:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a314:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800a318:	d1a4      	bne.n	800a264 <forward_dense+0x870>
 800a31a:	f1ac 0804 	sub.w	r8, ip, #4
 800a31e:	f8dd e014 	ldr.w	lr, [sp, #20]
 800a322:	9a03      	ldr	r2, [sp, #12]
 800a324:	4596      	cmp	lr, r2
 800a326:	d229      	bcs.n	800a37c <forward_dense+0x988>
 800a328:	9a06      	ldr	r2, [sp, #24]
 800a32a:	f10e 0108 	add.w	r1, lr, #8
 800a32e:	f108 34ff 	add.w	r4, r8, #4294967295
 800a332:	eba2 060e 	sub.w	r6, r2, lr
 800a336:	ea4f 0ad6 	mov.w	sl, r6, lsr #3
 800a33a:	eb08 06d6 	add.w	r6, r8, r6, lsr #3
 800a33e:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800a342:	3108      	adds	r1, #8
 800a344:	ed11 5a03 	vldr	s10, [r1, #-12]
 800a348:	f002 000f 	and.w	r0, r2, #15
 800a34c:	0912      	lsrs	r2, r2, #4
 800a34e:	ed11 6a04 	vldr	s12, [r1, #-16]
 800a352:	42a6      	cmp	r6, r4
 800a354:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a358:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800a35c:	edd0 7a00 	vldr	s15, [r0]
 800a360:	edd2 5a00 	vldr	s11, [r2]
 800a364:	ee67 7a85 	vmul.f32	s15, s15, s10
 800a368:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a36c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800a370:	d1e5      	bne.n	800a33e <forward_dense+0x94a>
 800a372:	f10a 0a01 	add.w	sl, sl, #1
 800a376:	44d0      	add	r8, sl
 800a378:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 800a37c:	9a08      	ldr	r2, [sp, #32]
 800a37e:	b1ca      	cbz	r2, 800a3b4 <forward_dense+0x9c0>
 800a380:	f898 2000 	ldrb.w	r2, [r8]
 800a384:	edde 7a00 	vldr	s15, [lr]
 800a388:	0912      	lsrs	r2, r2, #4
 800a38a:	9902      	ldr	r1, [sp, #8]
 800a38c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800a390:	440f      	add	r7, r1
 800a392:	448c      	add	ip, r1
 800a394:	ed92 6a00 	vldr	s12, [r2]
 800a398:	9a01      	ldr	r2, [sp, #4]
 800a39a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a39e:	ee32 2a26 	vadd.f32	s4, s4, s13
 800a3a2:	eca9 2a01 	vstmia	r9!, {s4}
 800a3a6:	454a      	cmp	r2, r9
 800a3a8:	f63f af4e 	bhi.w	800a248 <forward_dense+0x854>
 800a3ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a3b0:	f7ff bbfe 	b.w	8009bb0 <forward_dense+0x1bc>
 800a3b4:	9a02      	ldr	r2, [sp, #8]
 800a3b6:	ee72 6a26 	vadd.f32	s13, s4, s13
 800a3ba:	4417      	add	r7, r2
 800a3bc:	4494      	add	ip, r2
 800a3be:	9a01      	ldr	r2, [sp, #4]
 800a3c0:	ece9 6a01 	vstmia	r9!, {s13}
 800a3c4:	4591      	cmp	r9, r2
 800a3c6:	d2f1      	bcs.n	800a3ac <forward_dense+0x9b8>
 800a3c8:	2d00      	cmp	r5, #0
 800a3ca:	f47f af40 	bne.w	800a24e <forward_dense+0x85a>
 800a3ce:	9a07      	ldr	r2, [sp, #28]
 800a3d0:	eeb0 2a47 	vmov.f32	s4, s14
 800a3d4:	eddf 6a23 	vldr	s13, [pc, #140]	; 800a464 <forward_dense+0xa70>
 800a3d8:	2a00      	cmp	r2, #0
 800a3da:	f47f af40 	bne.w	800a25e <forward_dense+0x86a>
 800a3de:	46de      	mov	lr, fp
 800a3e0:	46b8      	mov	r8, r7
 800a3e2:	e79e      	b.n	800a322 <forward_dense+0x92e>
 800a3e4:	280f      	cmp	r0, #15
 800a3e6:	eeb0 0a47 	vmov.f32	s0, s14
 800a3ea:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800a464 <forward_dense+0xa70>
 800a3ee:	f63f ae29 	bhi.w	800a044 <forward_dense+0x650>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	4639      	mov	r1, r7
 800a3f6:	465a      	mov	r2, fp
 800a3f8:	e695      	b.n	800a126 <forward_dense+0x732>
 800a3fa:	b01b      	add	sp, #108	; 0x6c
 800a3fc:	ecbd 8b0e 	vpop	{d8-d14}
 800a400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a404:	465a      	mov	r2, fp
 800a406:	4639      	mov	r1, r7
 800a408:	e465      	b.n	8009cd6 <forward_dense+0x2e2>
 800a40a:	f8d1 a00c 	ldr.w	sl, [r1, #12]
 800a40e:	f1b9 0f00 	cmp.w	r9, #0
 800a412:	f43f ab40 	beq.w	8009a96 <forward_dense+0xa2>
 800a416:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a41a:	f009 f90f 	bl	801363c <ai_array_get_byte_size>
 800a41e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800a422:	4602      	mov	r2, r0
 800a424:	4651      	mov	r1, sl
 800a426:	4618      	mov	r0, r3
 800a428:	f009 f9b2 	bl	8013790 <memcpy>
 800a42c:	4682      	mov	sl, r0
 800a42e:	f7ff bb32 	b.w	8009a96 <forward_dense+0xa2>
 800a432:	2b04      	cmp	r3, #4
 800a434:	d00b      	beq.n	800a44e <forward_dense+0xa5a>
 800a436:	f04f 0900 	mov.w	r9, #0
 800a43a:	f7ff bb27 	b.w	8009a8c <forward_dense+0x98>
 800a43e:	930c      	str	r3, [sp, #48]	; 0x30
 800a440:	f7ff baff 	b.w	8009a42 <forward_dense+0x4e>
 800a444:	2300      	movs	r3, #0
 800a446:	930b      	str	r3, [sp, #44]	; 0x2c
 800a448:	460b      	mov	r3, r1
 800a44a:	f7ff bafa 	b.w	8009a42 <forward_dense+0x4e>
 800a44e:	f8d1 a00c 	ldr.w	sl, [r1, #12]
 800a452:	f7ff bb20 	b.w	8009a96 <forward_dense+0xa2>
 800a456:	2300      	movs	r3, #0
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	deff      	udf	#255	; 0xff
 800a45c:	2300      	movs	r3, #0
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	deff      	udf	#255	; 0xff
 800a462:	bf00      	nop
 800a464:	00000000 	.word	0x00000000

0800a468 <func_dummy>:
 800a468:	4770      	bx	lr
 800a46a:	bf00      	nop

0800a46c <forward_conv2d_nl_pool_integer_SSSA_ch>:
 800a46c:	6982      	ldr	r2, [r0, #24]
 800a46e:	8813      	ldrh	r3, [r2, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	f000 81a3 	beq.w	800a7bc <forward_conv2d_nl_pool_integer_SSSA_ch+0x350>
 800a476:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a47a:	ed2d 8b04 	vpush	{d8-d9}
 800a47e:	6851      	ldr	r1, [r2, #4]
 800a480:	b0d9      	sub	sp, #356	; 0x164
 800a482:	4680      	mov	r8, r0
 800a484:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800a488:	f1ba 0f00 	cmp.w	sl, #0
 800a48c:	d001      	beq.n	800a492 <forward_conv2d_nl_pool_integer_SSSA_ch+0x26>
 800a48e:	f8da a000 	ldr.w	sl, [sl]
 800a492:	2b01      	cmp	r3, #1
 800a494:	f000 8369 	beq.w	800ab6a <forward_conv2d_nl_pool_integer_SSSA_ch+0x6fe>
 800a498:	690a      	ldr	r2, [r1, #16]
 800a49a:	9218      	str	r2, [sp, #96]	; 0x60
 800a49c:	b10a      	cbz	r2, 800a4a2 <forward_conv2d_nl_pool_integer_SSSA_ch+0x36>
 800a49e:	6812      	ldr	r2, [r2, #0]
 800a4a0:	9218      	str	r2, [sp, #96]	; 0x60
 800a4a2:	2b02      	cmp	r3, #2
 800a4a4:	f000 8187 	beq.w	800a7b6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x34a>
 800a4a8:	69ca      	ldr	r2, [r1, #28]
 800a4aa:	2a00      	cmp	r2, #0
 800a4ac:	f000 82f4 	beq.w	800aa98 <forward_conv2d_nl_pool_integer_SSSA_ch+0x62c>
 800a4b0:	8b08      	ldrh	r0, [r1, #24]
 800a4b2:	f8d2 b000 	ldr.w	fp, [r2]
 800a4b6:	2801      	cmp	r0, #1
 800a4b8:	f200 8182 	bhi.w	800a7c0 <forward_conv2d_nl_pool_integer_SSSA_ch+0x354>
 800a4bc:	2000      	movs	r0, #0
 800a4be:	901d      	str	r0, [sp, #116]	; 0x74
 800a4c0:	2b03      	cmp	r3, #3
 800a4c2:	f000 8355 	beq.w	800ab70 <forward_conv2d_nl_pool_integer_SSSA_ch+0x704>
 800a4c6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f000 834c 	beq.w	800ab66 <forward_conv2d_nl_pool_integer_SSSA_ch+0x6fa>
 800a4ce:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
 800a4d2:	6818      	ldr	r0, [r3, #0]
 800a4d4:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800a4d8:	9133      	str	r1, [sp, #204]	; 0xcc
 800a4da:	901a      	str	r0, [sp, #104]	; 0x68
 800a4dc:	2900      	cmp	r1, #0
 800a4de:	f000 82d6 	beq.w	800aa8e <forward_conv2d_nl_pool_integer_SSSA_ch+0x622>
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	9319      	str	r3, [sp, #100]	; 0x64
 800a4e6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800a4ea:	f8da 000c 	ldr.w	r0, [sl, #12]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	6845      	ldr	r5, [r0, #4]
 800a4f2:	461e      	mov	r6, r3
 800a4f4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a4f6:	9516      	str	r5, [sp, #88]	; 0x58
 800a4f8:	b2b6      	uxth	r6, r6
 800a4fa:	68e4      	ldr	r4, [r4, #12]
 800a4fc:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 800a500:	ee08 6a90 	vmov	s17, r6
 800a504:	f8bd 6058 	ldrh.w	r6, [sp, #88]	; 0x58
 800a508:	f8d8 502c 	ldr.w	r5, [r8, #44]	; 0x2c
 800a50c:	ee08 6a10 	vmov	s16, r6
 800a510:	68e6      	ldr	r6, [r4, #12]
 800a512:	68a4      	ldr	r4, [r4, #8]
 800a514:	9322      	str	r3, [sp, #136]	; 0x88
 800a516:	9439      	str	r4, [sp, #228]	; 0xe4
 800a518:	680b      	ldr	r3, [r1, #0]
 800a51a:	f8db c00c 	ldr.w	ip, [fp, #12]
 800a51e:	f8d8 7054 	ldr.w	r7, [r8, #84]	; 0x54
 800a522:	961e      	str	r6, [sp, #120]	; 0x78
 800a524:	e9d0 0402 	ldrd	r0, r4, [r0, #8]
 800a528:	903d      	str	r0, [sp, #244]	; 0xf4
 800a52a:	f8b8 0028 	ldrh.w	r0, [r8, #40]	; 0x28
 800a52e:	9037      	str	r0, [sp, #220]	; 0xdc
 800a530:	b2a8      	uxth	r0, r5
 800a532:	9038      	str	r0, [sp, #224]	; 0xe0
 800a534:	b298      	uxth	r0, r3
 800a536:	9017      	str	r0, [sp, #92]	; 0x5c
 800a538:	8888      	ldrh	r0, [r1, #4]
 800a53a:	6889      	ldr	r1, [r1, #8]
 800a53c:	902e      	str	r0, [sp, #184]	; 0xb8
 800a53e:	f8b8 0030 	ldrh.w	r0, [r8, #48]	; 0x30
 800a542:	902f      	str	r0, [sp, #188]	; 0xbc
 800a544:	f8b8 0034 	ldrh.w	r0, [r8, #52]	; 0x34
 800a548:	9030      	str	r0, [sp, #192]	; 0xc0
 800a54a:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800a54e:	9020      	str	r0, [sp, #128]	; 0x80
 800a550:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800a554:	9029      	str	r0, [sp, #164]	; 0xa4
 800a556:	f8d8 001c 	ldr.w	r0, [r8, #28]
 800a55a:	901b      	str	r0, [sp, #108]	; 0x6c
 800a55c:	f8d8 0040 	ldr.w	r0, [r8, #64]	; 0x40
 800a560:	903a      	str	r0, [sp, #232]	; 0xe8
 800a562:	f8d8 0048 	ldr.w	r0, [r8, #72]	; 0x48
 800a566:	903b      	str	r0, [sp, #236]	; 0xec
 800a568:	f8d8 004c 	ldr.w	r0, [r8, #76]	; 0x4c
 800a56c:	9026      	str	r0, [sp, #152]	; 0x98
 800a56e:	6838      	ldr	r0, [r7, #0]
 800a570:	902b      	str	r0, [sp, #172]	; 0xac
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	903c      	str	r0, [sp, #240]	; 0xf0
 800a576:	2a00      	cmp	r2, #0
 800a578:	f000 8264 	beq.w	800aa44 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5d8>
 800a57c:	6892      	ldr	r2, [r2, #8]
 800a57e:	2a00      	cmp	r2, #0
 800a580:	f000 8260 	beq.w	800aa44 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5d8>
 800a584:	6990      	ldr	r0, [r2, #24]
 800a586:	2800      	cmp	r0, #0
 800a588:	bf08      	it	eq
 800a58a:	4602      	moveq	r2, r0
 800a58c:	922a      	str	r2, [sp, #168]	; 0xa8
 800a58e:	b29b      	uxth	r3, r3
 800a590:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a592:	b2aa      	uxth	r2, r5
 800a594:	f8d9 6018 	ldr.w	r6, [r9, #24]
 800a598:	fa13 f181 	uxtah	r1, r3, r1
 800a59c:	4423      	add	r3, r4
 800a59e:	9223      	str	r2, [sp, #140]	; 0x8c
 800a5a0:	f50d 7c8a 	add.w	ip, sp, #276	; 0x114
 800a5a4:	4421      	add	r1, r4
 800a5a6:	9321      	str	r3, [sp, #132]	; 0x84
 800a5a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a5aa:	ac4d      	add	r4, sp, #308	; 0x134
 800a5ac:	6987      	ldr	r7, [r0, #24]
 800a5ae:	1acd      	subs	r5, r1, r3
 800a5b0:	f240 4101 	movw	r1, #1025	; 0x401
 800a5b4:	f8cd c150 	str.w	ip, [sp, #336]	; 0x150
 800a5b8:	fbb5 f3f2 	udiv	r3, r5, r2
 800a5bc:	aa49      	add	r2, sp, #292	; 0x124
 800a5be:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800a5c0:	9315      	str	r3, [sp, #84]	; 0x54
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	9256      	str	r2, [sp, #344]	; 0x158
 800a5c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a5ca:	69ad      	ldr	r5, [r5, #24]
 800a5cc:	9351      	str	r3, [sp, #324]	; 0x144
 800a5ce:	9345      	str	r3, [sp, #276]	; 0x114
 800a5d0:	9349      	str	r3, [sp, #292]	; 0x124
 800a5d2:	9348      	str	r3, [sp, #288]	; 0x120
 800a5d4:	934c      	str	r3, [sp, #304]	; 0x130
 800a5d6:	9357      	str	r3, [sp, #348]	; 0x15c
 800a5d8:	952c      	str	r5, [sp, #176]	; 0xb0
 800a5da:	e9cd 3346 	strd	r3, r3, [sp, #280]	; 0x118
 800a5de:	e9cd 334a 	strd	r3, r3, [sp, #296]	; 0x128
 800a5e2:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800a5e6:	e9cd 2152 	strd	r2, r1, [sp, #328]	; 0x148
 800a5ea:	f240 4102 	movw	r1, #1026	; 0x402
 800a5ee:	931f      	str	r3, [sp, #124]	; 0x7c
 800a5f0:	f8d8 3058 	ldr.w	r3, [r8, #88]	; 0x58
 800a5f4:	9155      	str	r1, [sp, #340]	; 0x154
 800a5f6:	4601      	mov	r1, r0
 800a5f8:	a851      	add	r0, sp, #324	; 0x144
 800a5fa:	9331      	str	r3, [sp, #196]	; 0xc4
 800a5fc:	f009 f856 	bl	80136ac <core_tensor_clone>
 800a600:	4620      	mov	r0, r4
 800a602:	4639      	mov	r1, r7
 800a604:	f009 f884 	bl	8013710 <core_array_clone>
 800a608:	9457      	str	r4, [sp, #348]	; 0x15c
 800a60a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800a60e:	f8da 2000 	ldr.w	r2, [sl]
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	f9bd 40ac 	ldrsh.w	r4, [sp, #172]	; 0xac
 800a618:	931c      	str	r3, [sp, #112]	; 0x70
 800a61a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a61c:	f8db 0000 	ldr.w	r0, [fp]
 800a620:	699b      	ldr	r3, [r3, #24]
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	9327      	str	r3, [sp, #156]	; 0x9c
 800a626:	f8d9 3000 	ldr.w	r3, [r9]
 800a62a:	2a00      	cmp	r2, #0
 800a62c:	f000 81c9 	beq.w	800a9c2 <forward_conv2d_nl_pool_integer_SSSA_ch+0x556>
 800a630:	6851      	ldr	r1, [r2, #4]
 800a632:	2900      	cmp	r1, #0
 800a634:	f000 81c5 	beq.w	800a9c2 <forward_conv2d_nl_pool_integer_SSSA_ch+0x556>
 800a638:	f8b2 c002 	ldrh.w	ip, [r2, #2]
 800a63c:	f1bc 0f00 	cmp.w	ip, #0
 800a640:	f000 81bf 	beq.w	800a9c2 <forward_conv2d_nl_pool_integer_SSSA_ch+0x556>
 800a644:	6809      	ldr	r1, [r1, #0]
 800a646:	ed91 0a00 	vldr	s0, [r1]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	f000 81b6 	beq.w	800a9bc <forward_conv2d_nl_pool_integer_SSSA_ch+0x550>
 800a650:	6859      	ldr	r1, [r3, #4]
 800a652:	2900      	cmp	r1, #0
 800a654:	f000 81b2 	beq.w	800a9bc <forward_conv2d_nl_pool_integer_SSSA_ch+0x550>
 800a658:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 800a65c:	f1bc 0f00 	cmp.w	ip, #0
 800a660:	f000 81ac 	beq.w	800a9bc <forward_conv2d_nl_pool_integer_SSSA_ch+0x550>
 800a664:	6809      	ldr	r1, [r1, #0]
 800a666:	edd1 0a00 	vldr	s1, [r1]
 800a66a:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800a66c:	2901      	cmp	r1, #1
 800a66e:	f040 81a2 	bne.w	800a9b6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x54a>
 800a672:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a674:	2901      	cmp	r1, #1
 800a676:	f040 819e 	bne.w	800a9b6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x54a>
 800a67a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800a67c:	9d2e      	ldr	r5, [sp, #184]	; 0xb8
 800a67e:	4329      	orrs	r1, r5
 800a680:	f040 8199 	bne.w	800a9b6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x54a>
 800a684:	e9dd 1537 	ldrd	r1, r5, [sp, #220]	; 0xdc
 800a688:	2901      	cmp	r1, #1
 800a68a:	bf08      	it	eq
 800a68c:	2d01      	cmpeq	r5, #1
 800a68e:	bf0c      	ite	eq
 800a690:	2101      	moveq	r1, #1
 800a692:	2100      	movne	r1, #0
 800a694:	9124      	str	r1, [sp, #144]	; 0x90
 800a696:	991d      	ldr	r1, [sp, #116]	; 0x74
 800a698:	f8da c018 	ldr.w	ip, [sl, #24]
 800a69c:	f8db e018 	ldr.w	lr, [fp, #24]
 800a6a0:	f8dc 5008 	ldr.w	r5, [ip, #8]
 800a6a4:	6989      	ldr	r1, [r1, #24]
 800a6a6:	951d      	str	r5, [sp, #116]	; 0x74
 800a6a8:	6889      	ldr	r1, [r1, #8]
 800a6aa:	f8de 5008 	ldr.w	r5, [lr, #8]
 800a6ae:	9132      	str	r1, [sp, #200]	; 0xc8
 800a6b0:	952d      	str	r5, [sp, #180]	; 0xb4
 800a6b2:	2a00      	cmp	r2, #0
 800a6b4:	f000 81c0 	beq.w	800aa38 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5cc>
 800a6b8:	6851      	ldr	r1, [r2, #4]
 800a6ba:	2900      	cmp	r1, #0
 800a6bc:	f000 81e5 	beq.w	800aa8a <forward_conv2d_nl_pool_integer_SSSA_ch+0x61e>
 800a6c0:	8852      	ldrh	r2, [r2, #2]
 800a6c2:	2a00      	cmp	r2, #0
 800a6c4:	f000 81b8 	beq.w	800aa38 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5cc>
 800a6c8:	684a      	ldr	r2, [r1, #4]
 800a6ca:	f992 2000 	ldrsb.w	r2, [r2]
 800a6ce:	9234      	str	r2, [sp, #208]	; 0xd0
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	f000 81b5 	beq.w	800aa40 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5d4>
 800a6d6:	685a      	ldr	r2, [r3, #4]
 800a6d8:	2a00      	cmp	r2, #0
 800a6da:	f000 81d4 	beq.w	800aa86 <forward_conv2d_nl_pool_integer_SSSA_ch+0x61a>
 800a6de:	885b      	ldrh	r3, [r3, #2]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	f000 81ad 	beq.w	800aa40 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5d4>
 800a6e6:	6853      	ldr	r3, [r2, #4]
 800a6e8:	f993 3000 	ldrsb.w	r3, [r3]
 800a6ec:	9336      	str	r3, [sp, #216]	; 0xd8
 800a6ee:	b110      	cbz	r0, 800a6f6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x28a>
 800a6f0:	6840      	ldr	r0, [r0, #4]
 800a6f2:	b100      	cbz	r0, 800a6f6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x28a>
 800a6f4:	6800      	ldr	r0, [r0, #0]
 800a6f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	f000 81bd 	beq.w	800aa78 <forward_conv2d_nl_pool_integer_SSSA_ch+0x60c>
 800a6fe:	461a      	mov	r2, r3
 800a700:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
 800a704:	429a      	cmp	r2, r3
 800a706:	bf0c      	ite	eq
 800a708:	2317      	moveq	r3, #23
 800a70a:	2300      	movne	r3, #0
 800a70c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a70e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800a710:	ee18 1a90 	vmov	r1, s17
 800a714:	f8bd a088 	ldrh.w	sl, [sp, #136]	; 0x88
 800a718:	462a      	mov	r2, r5
 800a71a:	eb05 038a 	add.w	r3, r5, sl, lsl #2
 800a71e:	9335      	str	r3, [sp, #212]	; 0xd4
 800a720:	f001 f9de 	bl	800bae0 <align_factor_ch>
 800a724:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a726:	9543      	str	r5, [sp, #268]	; 0x10c
 800a728:	698b      	ldr	r3, [r1, #24]
 800a72a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a72e:	f008 ff85 	bl	801363c <ai_array_get_byte_size>
 800a732:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a734:	9044      	str	r0, [sp, #272]	; 0x110
 800a736:	2b00      	cmp	r3, #0
 800a738:	f000 8106 	beq.w	800a948 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4dc>
 800a73c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a73e:	f04f 0b00 	mov.w	fp, #0
 800a742:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
 800a746:	fb02 f10a 	mul.w	r1, r2, sl
 800a74a:	b292      	uxth	r2, r2
 800a74c:	9422      	str	r4, [sp, #136]	; 0x88
 800a74e:	9125      	str	r1, [sp, #148]	; 0x94
 800a750:	9224      	str	r2, [sp, #144]	; 0x90
 800a752:	f8cd b058 	str.w	fp, [sp, #88]	; 0x58
 800a756:	e9dd 212f 	ldrd	r2, r1, [sp, #188]	; 0xbc
 800a75a:	2901      	cmp	r1, #1
 800a75c:	bf08      	it	eq
 800a75e:	2a01      	cmpeq	r2, #1
 800a760:	ee18 1a10 	vmov	r1, s16
 800a764:	bf14      	ite	ne
 800a766:	2201      	movne	r2, #1
 800a768:	2200      	moveq	r2, #0
 800a76a:	2907      	cmp	r1, #7
 800a76c:	bf88      	it	hi
 800a76e:	f042 0201 	orrhi.w	r2, r2, #1
 800a772:	993d      	ldr	r1, [sp, #244]	; 0xf4
 800a774:	923e      	str	r2, [sp, #248]	; 0xf8
 800a776:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a778:	fb01 f202 	mul.w	r2, r1, r2
 800a77c:	fb03 f202 	mul.w	r2, r3, r2
 800a780:	fb01 f303 	mul.w	r3, r1, r3
 800a784:	923d      	str	r2, [sp, #244]	; 0xf4
 800a786:	933f      	str	r3, [sp, #252]	; 0xfc
 800a788:	b28b      	uxth	r3, r1
 800a78a:	ee09 3a10 	vmov	s18, r3
 800a78e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a790:	e9cd 3b1a 	strd	r3, fp, [sp, #104]	; 0x68
 800a794:	f9bd 307c 	ldrsh.w	r3, [sp, #124]	; 0x7c
 800a798:	931c      	str	r3, [sp, #112]	; 0x70
 800a79a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a79c:	3301      	adds	r3, #1
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f340 80de 	ble.w	800a960 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4f4>
 800a7a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a7a6:	2b17      	cmp	r3, #23
 800a7a8:	f000 8112 	beq.w	800a9d0 <forward_conv2d_nl_pool_integer_SSSA_ch+0x564>
 800a7ac:	2b18      	cmp	r3, #24
 800a7ae:	d00a      	beq.n	800a7c6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x35a>
 800a7b0:	2b16      	cmp	r3, #22
 800a7b2:	d00c      	beq.n	800a7ce <forward_conv2d_nl_pool_integer_SSSA_ch+0x362>
 800a7b4:	e7fe      	b.n	800a7b4 <forward_conv2d_nl_pool_integer_SSSA_ch+0x348>
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	deff      	udf	#255	; 0xff
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	deff      	udf	#255	; 0xff
 800a7c0:	6850      	ldr	r0, [r2, #4]
 800a7c2:	901d      	str	r0, [sp, #116]	; 0x74
 800a7c4:	e67c      	b.n	800a4c0 <forward_conv2d_nl_pool_integer_SSSA_ch+0x54>
 800a7c6:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	f000 8168 	beq.w	800aa9e <forward_conv2d_nl_pool_integer_SSSA_ch+0x632>
 800a7ce:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800a7d0:	429c      	cmp	r4, r3
 800a7d2:	d103      	bne.n	800a7dc <forward_conv2d_nl_pool_integer_SSSA_ch+0x370>
 800a7d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	f000 819d 	beq.w	800ab16 <forward_conv2d_nl_pool_integer_SSSA_ch+0x6aa>
 800a7dc:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	; 0xa4
 800a7e0:	f50d 7a86 	add.w	sl, sp, #268	; 0x10c
 800a7e4:	f8bd b080 	ldrh.w	fp, [sp, #128]	; 0x80
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
 800a7ee:	ee19 1a10 	vmov	r1, s18
 800a7f2:	9211      	str	r2, [sp, #68]	; 0x44
 800a7f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a7f6:	9210      	str	r2, [sp, #64]	; 0x40
 800a7f8:	68b2      	ldr	r2, [r6, #8]
 800a7fa:	edcd 8a01 	vstr	s17, [sp, #4]
 800a7fe:	920f      	str	r2, [sp, #60]	; 0x3c
 800a800:	e9cd 3b02 	strd	r3, fp, [sp, #8]
 800a804:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a806:	930b      	str	r3, [sp, #44]	; 0x2c
 800a808:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800a80a:	930a      	str	r3, [sp, #40]	; 0x28
 800a80c:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800a80e:	9309      	str	r3, [sp, #36]	; 0x24
 800a810:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 800a812:	9308      	str	r3, [sp, #32]
 800a814:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800a816:	9307      	str	r3, [sp, #28]
 800a818:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800a81a:	9306      	str	r3, [sp, #24]
 800a81c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a81e:	9305      	str	r3, [sp, #20]
 800a820:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a822:	9304      	str	r3, [sp, #16]
 800a824:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a826:	9300      	str	r3, [sp, #0]
 800a828:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800a82a:	930e      	str	r3, [sp, #56]	; 0x38
 800a82c:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800a82e:	930d      	str	r3, [sp, #52]	; 0x34
 800a830:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800a832:	930c      	str	r3, [sp, #48]	; 0x30
 800a834:	ee18 3a10 	vmov	r3, s16
 800a838:	f8bd 2068 	ldrh.w	r2, [sp, #104]	; 0x68
 800a83c:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a83e:	f003 f88d 	bl	800d95c <st_sssa8_ch_convolve>
 800a842:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a844:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a846:	4293      	cmp	r3, r2
 800a848:	f000 80be 	beq.w	800a9c8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x55c>
 800a84c:	1ad3      	subs	r3, r2, r3
 800a84e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a850:	429a      	cmp	r2, r3
 800a852:	9321      	str	r3, [sp, #132]	; 0x84
 800a854:	bf28      	it	cs
 800a856:	461a      	movcs	r2, r3
 800a858:	921a      	str	r2, [sp, #104]	; 0x68
 800a85a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	f040 809b 	bne.w	800a998 <forward_conv2d_nl_pool_integer_SSSA_ch+0x52c>
 800a862:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a864:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800a866:	4413      	add	r3, r2
 800a868:	931d      	str	r3, [sp, #116]	; 0x74
 800a86a:	3401      	adds	r4, #1
 800a86c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a86e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a870:	4649      	mov	r1, r9
 800a872:	b224      	sxth	r4, r4
 800a874:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a876:	9d33      	ldr	r5, [sp, #204]	; 0xcc
 800a878:	47a8      	blx	r5
 800a87a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a87c:	429c      	cmp	r4, r3
 800a87e:	db39      	blt.n	800a8f4 <forward_conv2d_nl_pool_integer_SSSA_ch+0x488>
 800a880:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a882:	2201      	movs	r2, #1
 800a884:	f8dd b098 	ldr.w	fp, [sp, #152]	; 0x98
 800a888:	a851      	add	r0, sp, #324	; 0x144
 800a88a:	f8dd a088 	ldr.w	sl, [sp, #136]	; 0x88
 800a88e:	9308      	str	r3, [sp, #32]
 800a890:	fa1f f38b 	uxth.w	r3, fp
 800a894:	9207      	str	r2, [sp, #28]
 800a896:	1ae4      	subs	r4, r4, r3
 800a898:	9305      	str	r3, [sp, #20]
 800a89a:	fa1f f38a 	uxth.w	r3, sl
 800a89e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8a0:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800a8a2:	b224      	sxth	r4, r4
 800a8a4:	9303      	str	r3, [sp, #12]
 800a8a6:	3201      	adds	r2, #1
 800a8a8:	f8bd 30e4 	ldrh.w	r3, [sp, #228]	; 0xe4
 800a8ac:	9216      	str	r2, [sp, #88]	; 0x58
 800a8ae:	9306      	str	r3, [sp, #24]
 800a8b0:	f8bd 30ec 	ldrh.w	r3, [sp, #236]	; 0xec
 800a8b4:	f8bd 207c 	ldrh.w	r2, [sp, #124]	; 0x7c
 800a8b8:	9304      	str	r3, [sp, #16]
 800a8ba:	f8bd 30f0 	ldrh.w	r3, [sp, #240]	; 0xf0
 800a8be:	9201      	str	r2, [sp, #4]
 800a8c0:	1a52      	subs	r2, r2, r1
 800a8c2:	9302      	str	r3, [sp, #8]
 800a8c4:	f8bd 30e8 	ldrh.w	r3, [sp, #232]	; 0xe8
 800a8c8:	b292      	uxth	r2, r2
 800a8ca:	9924      	ldr	r1, [sp, #144]	; 0x90
 800a8cc:	9300      	str	r3, [sp, #0]
 800a8ce:	ee18 3a90 	vmov	r3, s17
 800a8d2:	9d31      	ldr	r5, [sp, #196]	; 0xc4
 800a8d4:	47a8      	blx	r5
 800a8d6:	4652      	mov	r2, sl
 800a8d8:	fa0f f38b 	sxth.w	r3, fp
 800a8dc:	992c      	ldr	r1, [sp, #176]	; 0xb0
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a8e4:	b21a      	sxth	r2, r3
 800a8e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a8e8:	695b      	ldr	r3, [r3, #20]
 800a8ea:	9222      	str	r2, [sp, #136]	; 0x88
 800a8ec:	68da      	ldr	r2, [r3, #12]
 800a8ee:	688b      	ldr	r3, [r1, #8]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	608b      	str	r3, [r1, #8]
 800a8f4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800a8f8:	68b2      	ldr	r2, [r6, #8]
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	eb02 0a03 	add.w	sl, r2, r3
 800a900:	f8c6 a008 	str.w	sl, [r6, #8]
 800a904:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800a908:	b13b      	cbz	r3, 800a91a <forward_conv2d_nl_pool_integer_SSSA_ch+0x4ae>
 800a90a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a90c:	695b      	ldr	r3, [r3, #20]
 800a90e:	68da      	ldr	r2, [r3, #12]
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	4413      	add	r3, r2
 800a914:	60bb      	str	r3, [r7, #8]
 800a916:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800a91a:	f8d6 b00c 	ldr.w	fp, [r6, #12]
 800a91e:	4648      	mov	r0, r9
 800a920:	f008 fe0a 	bl	8013538 <get_tensor_byte_size>
 800a924:	4458      	add	r0, fp
 800a926:	4582      	cmp	sl, r0
 800a928:	d306      	bcc.n	800a938 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4cc>
 800a92a:	68f3      	ldr	r3, [r6, #12]
 800a92c:	60b3      	str	r3, [r6, #8]
 800a92e:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800a932:	b10b      	cbz	r3, 800a938 <forward_conv2d_nl_pool_integer_SSSA_ch+0x4cc>
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	60bb      	str	r3, [r7, #8]
 800a938:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a93a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a93c:	3b01      	subs	r3, #1
 800a93e:	9315      	str	r3, [sp, #84]	; 0x54
 800a940:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a942:	4293      	cmp	r3, r2
 800a944:	f4ff af29 	bcc.w	800a79a <forward_conv2d_nl_pool_integer_SSSA_ch+0x32e>
 800a948:	68f3      	ldr	r3, [r6, #12]
 800a94a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800a94c:	60b3      	str	r3, [r6, #8]
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	60bb      	str	r3, [r7, #8]
 800a952:	68d3      	ldr	r3, [r2, #12]
 800a954:	6093      	str	r3, [r2, #8]
 800a956:	b059      	add	sp, #356	; 0x164
 800a958:	ecbd 8b04 	vpop	{d8-d9}
 800a95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a960:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a962:	2b00      	cmp	r3, #0
 800a964:	da89      	bge.n	800a87a <forward_conv2d_nl_pool_integer_SSSA_ch+0x40e>
 800a966:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a968:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a96c:	fb03 1314 	mls	r3, r3, r4, r1
 800a970:	429a      	cmp	r2, r3
 800a972:	d901      	bls.n	800a978 <forward_conv2d_nl_pool_integer_SSSA_ch+0x50c>
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	4403      	add	r3, r0
 800a978:	429a      	cmp	r2, r3
 800a97a:	d202      	bcs.n	800a982 <forward_conv2d_nl_pool_integer_SSSA_ch+0x516>
 800a97c:	981c      	ldr	r0, [sp, #112]	; 0x70
 800a97e:	42a0      	cmp	r0, r4
 800a980:	d169      	bne.n	800aa56 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5ea>
 800a982:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a984:	b2a4      	uxth	r4, r4
 800a986:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a988:	4413      	add	r3, r2
 800a98a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a98c:	1b1b      	subs	r3, r3, r4
 800a98e:	4414      	add	r4, r2
 800a990:	b21b      	sxth	r3, r3
 800a992:	b224      	sxth	r4, r4
 800a994:	931b      	str	r3, [sp, #108]	; 0x6c
 800a996:	e770      	b.n	800a87a <forward_conv2d_nl_pool_integer_SSSA_ch+0x40e>
 800a998:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800a99a:	461a      	mov	r2, r3
 800a99c:	1a5b      	subs	r3, r3, r1
 800a99e:	d505      	bpl.n	800a9ac <forward_conv2d_nl_pool_integer_SSSA_ch+0x540>
 800a9a0:	1a8a      	subs	r2, r1, r2
 800a9a2:	983f      	ldr	r0, [sp, #252]	; 0xfc
 800a9a4:	991d      	ldr	r1, [sp, #116]	; 0x74
 800a9a6:	fb00 1202 	mla	r2, r0, r2, r1
 800a9aa:	921d      	str	r2, [sp, #116]	; 0x74
 800a9ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a9b0:	b29b      	uxth	r3, r3
 800a9b2:	9317      	str	r3, [sp, #92]	; 0x5c
 800a9b4:	e759      	b.n	800a86a <forward_conv2d_nl_pool_integer_SSSA_ch+0x3fe>
 800a9b6:	2100      	movs	r1, #0
 800a9b8:	9124      	str	r1, [sp, #144]	; 0x90
 800a9ba:	e66c      	b.n	800a696 <forward_conv2d_nl_pool_integer_SSSA_ch+0x22a>
 800a9bc:	eddf 0a6e 	vldr	s1, [pc, #440]	; 800ab78 <forward_conv2d_nl_pool_integer_SSSA_ch+0x70c>
 800a9c0:	e653      	b.n	800a66a <forward_conv2d_nl_pool_integer_SSSA_ch+0x1fe>
 800a9c2:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800ab78 <forward_conv2d_nl_pool_integer_SSSA_ch+0x70c>
 800a9c6:	e640      	b.n	800a64a <forward_conv2d_nl_pool_integer_SSSA_ch+0x1de>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	931a      	str	r3, [sp, #104]	; 0x68
 800a9cc:	9321      	str	r3, [sp, #132]	; 0x84
 800a9ce:	e744      	b.n	800a85a <forward_conv2d_nl_pool_integer_SSSA_ch+0x3ee>
 800a9d0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800a9d2:	429c      	cmp	r4, r3
 800a9d4:	d103      	bne.n	800a9de <forward_conv2d_nl_pool_integer_SSSA_ch+0x572>
 800a9d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	f000 80b4 	beq.w	800ab46 <forward_conv2d_nl_pool_integer_SSSA_ch+0x6da>
 800a9de:	f8bd 20a4 	ldrh.w	r2, [sp, #164]	; 0xa4
 800a9e2:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 800a9e6:	2101      	movs	r1, #1
 800a9e8:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a9ea:	910f      	str	r1, [sp, #60]	; 0x3c
 800a9ec:	9924      	ldr	r1, [sp, #144]	; 0x90
 800a9ee:	9010      	str	r0, [sp, #64]	; 0x40
 800a9f0:	910e      	str	r1, [sp, #56]	; 0x38
 800a9f2:	68b1      	ldr	r1, [r6, #8]
 800a9f4:	edcd 8a01 	vstr	s17, [sp, #4]
 800a9f8:	910d      	str	r1, [sp, #52]	; 0x34
 800a9fa:	ee19 1a10 	vmov	r1, s18
 800a9fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aa02:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800aa04:	f8bd 2068 	ldrh.w	r2, [sp, #104]	; 0x68
 800aa08:	930c      	str	r3, [sp, #48]	; 0x30
 800aa0a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800aa0c:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa0e:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800aa10:	e9cd 0309 	strd	r0, r3, [sp, #36]	; 0x24
 800aa14:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800aa16:	981d      	ldr	r0, [sp, #116]	; 0x74
 800aa18:	9308      	str	r3, [sp, #32]
 800aa1a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800aa1c:	9307      	str	r3, [sp, #28]
 800aa1e:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800aa20:	9306      	str	r3, [sp, #24]
 800aa22:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa24:	9305      	str	r3, [sp, #20]
 800aa26:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aa28:	9304      	str	r3, [sp, #16]
 800aa2a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa2c:	9300      	str	r3, [sp, #0]
 800aa2e:	ee18 3a10 	vmov	r3, s16
 800aa32:	f001 f981 	bl	800bd38 <st_sssa8_ch_convolve_dw>
 800aa36:	e704      	b.n	800a842 <forward_conv2d_nl_pool_integer_SSSA_ch+0x3d6>
 800aa38:	9234      	str	r2, [sp, #208]	; 0xd0
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f47f ae4b 	bne.w	800a6d6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x26a>
 800aa40:	9336      	str	r3, [sp, #216]	; 0xd8
 800aa42:	e654      	b.n	800a6ee <forward_conv2d_nl_pool_integer_SSSA_ch+0x282>
 800aa44:	f8d8 2020 	ldr.w	r2, [r8, #32]
 800aa48:	922a      	str	r2, [sp, #168]	; 0xa8
 800aa4a:	2a00      	cmp	r2, #0
 800aa4c:	f43f ad9f 	beq.w	800a58e <forward_conv2d_nl_pool_integer_SSSA_ch+0x122>
 800aa50:	6892      	ldr	r2, [r2, #8]
 800aa52:	922a      	str	r2, [sp, #168]	; 0xa8
 800aa54:	e59b      	b.n	800a58e <forward_conv2d_nl_pool_integer_SSSA_ch+0x122>
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	4402      	add	r2, r0
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d291      	bcs.n	800a982 <forward_conv2d_nl_pool_integer_SSSA_ch+0x516>
 800aa5e:	3901      	subs	r1, #1
 800aa60:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800aa62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa66:	f801 2f01 	strb.w	r2, [r1, #1]!
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	6878      	ldr	r0, [r7, #4]
 800aa6e:	4402      	add	r2, r0
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d3f6      	bcc.n	800aa62 <forward_conv2d_nl_pool_integer_SSSA_ch+0x5f6>
 800aa74:	9515      	str	r5, [sp, #84]	; 0x54
 800aa76:	e784      	b.n	800a982 <forward_conv2d_nl_pool_integer_SSSA_ch+0x516>
 800aa78:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	bf0c      	ite	eq
 800aa7e:	2318      	moveq	r3, #24
 800aa80:	2316      	movne	r3, #22
 800aa82:	9328      	str	r3, [sp, #160]	; 0xa0
 800aa84:	e643      	b.n	800a70e <forward_conv2d_nl_pool_integer_SSSA_ch+0x2a2>
 800aa86:	9236      	str	r2, [sp, #216]	; 0xd8
 800aa88:	e631      	b.n	800a6ee <forward_conv2d_nl_pool_integer_SSSA_ch+0x282>
 800aa8a:	9134      	str	r1, [sp, #208]	; 0xd0
 800aa8c:	e620      	b.n	800a6d0 <forward_conv2d_nl_pool_integer_SSSA_ch+0x264>
 800aa8e:	4b3b      	ldr	r3, [pc, #236]	; (800ab7c <forward_conv2d_nl_pool_integer_SSSA_ch+0x710>)
 800aa90:	f8cd 9064 	str.w	r9, [sp, #100]	; 0x64
 800aa94:	9333      	str	r3, [sp, #204]	; 0xcc
 800aa96:	e526      	b.n	800a4e6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x7a>
 800aa98:	4693      	mov	fp, r2
 800aa9a:	921d      	str	r2, [sp, #116]	; 0x74
 800aa9c:	e510      	b.n	800a4c0 <forward_conv2d_nl_pool_integer_SSSA_ch+0x54>
 800aa9e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800aaa0:	ee18 0a10 	vmov	r0, s16
 800aaa4:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800aaa6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800aaa8:	f8bd b0a4 	ldrh.w	fp, [sp, #164]	; 0xa4
 800aaac:	f8bd a080 	ldrh.w	sl, [sp, #128]	; 0x80
 800aab0:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800aab2:	9503      	str	r5, [sp, #12]
 800aab4:	9302      	str	r3, [sp, #8]
 800aab6:	465b      	mov	r3, fp
 800aab8:	9201      	str	r2, [sp, #4]
 800aaba:	ee18 2a90 	vmov	r2, s17
 800aabe:	f8cd a000 	str.w	sl, [sp]
 800aac2:	f002 fe85 	bl	800d7d0 <st_sssa8_ch_convolve_rank1upd>
 800aac6:	2101      	movs	r1, #1
 800aac8:	9510      	str	r5, [sp, #64]	; 0x40
 800aaca:	910f      	str	r1, [sp, #60]	; 0x3c
 800aacc:	9924      	ldr	r1, [sp, #144]	; 0x90
 800aace:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800aad0:	910e      	str	r1, [sp, #56]	; 0x38
 800aad2:	68b3      	ldr	r3, [r6, #8]
 800aad4:	9936      	ldr	r1, [sp, #216]	; 0xd8
 800aad6:	930d      	str	r3, [sp, #52]	; 0x34
 800aad8:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800aada:	9208      	str	r2, [sp, #32]
 800aadc:	930b      	str	r3, [sp, #44]	; 0x2c
 800aade:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800aae0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800aae2:	910c      	str	r1, [sp, #48]	; 0x30
 800aae4:	ee19 1a10 	vmov	r1, s18
 800aae8:	9200      	str	r2, [sp, #0]
 800aaea:	981d      	ldr	r0, [sp, #116]	; 0x74
 800aaec:	f8bd 2068 	ldrh.w	r2, [sp, #104]	; 0x68
 800aaf0:	edcd 8a01 	vstr	s17, [sp, #4]
 800aaf4:	e9cd 5309 	strd	r5, r3, [sp, #36]	; 0x24
 800aaf8:	9d38      	ldr	r5, [sp, #224]	; 0xe0
 800aafa:	ee18 3a10 	vmov	r3, s16
 800aafe:	9507      	str	r5, [sp, #28]
 800ab00:	9d37      	ldr	r5, [sp, #220]	; 0xdc
 800ab02:	9506      	str	r5, [sp, #24]
 800ab04:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800ab06:	9505      	str	r5, [sp, #20]
 800ab08:	9d2e      	ldr	r5, [sp, #184]	; 0xb8
 800ab0a:	e9cd ba02 	strd	fp, sl, [sp, #8]
 800ab0e:	9504      	str	r5, [sp, #16]
 800ab10:	f003 f804 	bl	800db1c <st_sssa8_ch_convolve_startNN>
 800ab14:	e695      	b.n	800a842 <forward_conv2d_nl_pool_integer_SSSA_ch+0x3d6>
 800ab16:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800ab18:	f50d 7a86 	add.w	sl, sp, #268	; 0x10c
 800ab1c:	f8bd b080 	ldrh.w	fp, [sp, #128]	; 0x80
 800ab20:	ee18 2a10 	vmov	r2, s16
 800ab24:	9302      	str	r3, [sp, #8]
 800ab26:	ee18 1a90 	vmov	r1, s17
 800ab2a:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 800ab2c:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800ab2e:	9301      	str	r3, [sp, #4]
 800ab30:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	; 0xa4
 800ab34:	f8cd b000 	str.w	fp, [sp]
 800ab38:	f8cd a00c 	str.w	sl, [sp, #12]
 800ab3c:	9340      	str	r3, [sp, #256]	; 0x100
 800ab3e:	f002 fed7 	bl	800d8f0 <st_sssa8_ch_convolve_WeightsPrefetch>
 800ab42:	9b40      	ldr	r3, [sp, #256]	; 0x100
 800ab44:	e650      	b.n	800a7e8 <forward_conv2d_nl_pool_integer_SSSA_ch+0x37c>
 800ab46:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab48:	ee18 1a90 	vmov	r1, s17
 800ab4c:	f8bd 20a4 	ldrh.w	r2, [sp, #164]	; 0xa4
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 800ab56:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800ab58:	9241      	str	r2, [sp, #260]	; 0x104
 800ab5a:	9340      	str	r3, [sp, #256]	; 0x100
 800ab5c:	f001 f824 	bl	800bba8 <st_sssa8_ch_conv_dw_Wadapt>
 800ab60:	e9dd 3240 	ldrd	r3, r2, [sp, #256]	; 0x100
 800ab64:	e73f      	b.n	800a9e6 <forward_conv2d_nl_pool_integer_SSSA_ch+0x57a>
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	deff      	udf	#255	; 0xff
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	deff      	udf	#255	; 0xff
 800ab70:	2300      	movs	r3, #0
 800ab72:	685b      	ldr	r3, [r3, #4]
 800ab74:	deff      	udf	#255	; 0xff
 800ab76:	bf00      	nop
 800ab78:	00000000 	.word	0x00000000
 800ab7c:	0800a469 	.word	0x0800a469

0800ab80 <forward_dense_integer_SSSA>:
 800ab80:	6982      	ldr	r2, [r0, #24]
 800ab82:	8813      	ldrh	r3, [r2, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	f000 80c8 	beq.w	800ad1a <forward_dense_integer_SSSA+0x19a>
 800ab8a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab8e:	6852      	ldr	r2, [r2, #4]
 800ab90:	b093      	sub	sp, #76	; 0x4c
 800ab92:	6854      	ldr	r4, [r2, #4]
 800ab94:	b104      	cbz	r4, 800ab98 <forward_dense_integer_SSSA+0x18>
 800ab96:	6824      	ldr	r4, [r4, #0]
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	f000 8161 	beq.w	800ae60 <forward_dense_integer_SSSA+0x2e0>
 800ab9e:	6911      	ldr	r1, [r2, #16]
 800aba0:	b101      	cbz	r1, 800aba4 <forward_dense_integer_SSSA+0x24>
 800aba2:	6809      	ldr	r1, [r1, #0]
 800aba4:	2b02      	cmp	r3, #2
 800aba6:	f000 815e 	beq.w	800ae66 <forward_dense_integer_SSSA+0x2e6>
 800abaa:	69d5      	ldr	r5, [r2, #28]
 800abac:	2d00      	cmp	r5, #0
 800abae:	f000 8108 	beq.w	800adc2 <forward_dense_integer_SSSA+0x242>
 800abb2:	8b16      	ldrh	r6, [r2, #24]
 800abb4:	6828      	ldr	r0, [r5, #0]
 800abb6:	2e01      	cmp	r6, #1
 800abb8:	f240 812d 	bls.w	800ae16 <forward_dense_integer_SSSA+0x296>
 800abbc:	686d      	ldr	r5, [r5, #4]
 800abbe:	2b03      	cmp	r3, #3
 800abc0:	f000 8154 	beq.w	800ae6c <forward_dense_integer_SSSA+0x2ec>
 800abc4:	f8d2 9028 	ldr.w	r9, [r2, #40]	; 0x28
 800abc8:	69ab      	ldr	r3, [r5, #24]
 800abca:	f1b9 0f00 	cmp.w	r9, #0
 800abce:	f000 810f 	beq.w	800adf0 <forward_dense_integer_SSSA+0x270>
 800abd2:	689b      	ldr	r3, [r3, #8]
 800abd4:	68e2      	ldr	r2, [r4, #12]
 800abd6:	930b      	str	r3, [sp, #44]	; 0x2c
 800abd8:	68cb      	ldr	r3, [r1, #12]
 800abda:	6856      	ldr	r6, [r2, #4]
 800abdc:	f8d9 9000 	ldr.w	r9, [r9]
 800abe0:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800abe4:	698d      	ldr	r5, [r1, #24]
 800abe6:	960f      	str	r6, [sp, #60]	; 0x3c
 800abe8:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	fb03 f302 	mul.w	r3, r3, r2
 800abf2:	b2b2      	uxth	r2, r6
 800abf4:	930c      	str	r3, [sp, #48]	; 0x30
 800abf6:	fa1f f38a 	uxth.w	r3, sl
 800abfa:	f1b9 0f00 	cmp.w	r9, #0
 800abfe:	d003      	beq.n	800ac08 <forward_dense_integer_SSSA+0x88>
 800ac00:	f8d9 6018 	ldr.w	r6, [r9, #24]
 800ac04:	f8d6 9008 	ldr.w	r9, [r6, #8]
 800ac08:	6827      	ldr	r7, [r4, #0]
 800ac0a:	f8d0 b000 	ldr.w	fp, [r0]
 800ac0e:	680c      	ldr	r4, [r1, #0]
 800ac10:	6981      	ldr	r1, [r0, #24]
 800ac12:	2f00      	cmp	r7, #0
 800ac14:	f000 8083 	beq.w	800ad1e <forward_dense_integer_SSSA+0x19e>
 800ac18:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800ac1c:	f1bc 0f00 	cmp.w	ip, #0
 800ac20:	f000 80b1 	beq.w	800ad86 <forward_dense_integer_SSSA+0x206>
 800ac24:	8878      	ldrh	r0, [r7, #2]
 800ac26:	2800      	cmp	r0, #0
 800ac28:	f000 809c 	beq.w	800ad64 <forward_dense_integer_SSSA+0x1e4>
 800ac2c:	f8dc 6000 	ldr.w	r6, [ip]
 800ac30:	edd6 7a00 	vldr	s15, [r6]
 800ac34:	2c00      	cmp	r4, #0
 800ac36:	f000 809a 	beq.w	800ad6e <forward_dense_integer_SSSA+0x1ee>
 800ac3a:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800ac3e:	f1b8 0f00 	cmp.w	r8, #0
 800ac42:	f000 80a9 	beq.w	800ad98 <forward_dense_integer_SSSA+0x218>
 800ac46:	8860      	ldrh	r0, [r4, #2]
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	d074      	beq.n	800ad36 <forward_dense_integer_SSSA+0x1b6>
 800ac4c:	68ae      	ldr	r6, [r5, #8]
 800ac4e:	f8de 5008 	ldr.w	r5, [lr, #8]
 800ac52:	6889      	ldr	r1, [r1, #8]
 800ac54:	950d      	str	r5, [sp, #52]	; 0x34
 800ac56:	f8d8 5000 	ldr.w	r5, [r8]
 800ac5a:	ed95 0a00 	vldr	s0, [r5]
 800ac5e:	f1bc 0f00 	cmp.w	ip, #0
 800ac62:	d076      	beq.n	800ad52 <forward_dense_integer_SSSA+0x1d2>
 800ac64:	8878      	ldrh	r0, [r7, #2]
 800ac66:	2800      	cmp	r0, #0
 800ac68:	f000 80a3 	beq.w	800adb2 <forward_dense_integer_SSSA+0x232>
 800ac6c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800ac70:	f990 7000 	ldrsb.w	r7, [r0]
 800ac74:	2c00      	cmp	r4, #0
 800ac76:	f000 80eb 	beq.w	800ae50 <forward_dense_integer_SSSA+0x2d0>
 800ac7a:	f1b8 0f00 	cmp.w	r8, #0
 800ac7e:	f000 809d 	beq.w	800adbc <forward_dense_integer_SSSA+0x23c>
 800ac82:	8860      	ldrh	r0, [r4, #2]
 800ac84:	2800      	cmp	r0, #0
 800ac86:	d167      	bne.n	800ad58 <forward_dense_integer_SSSA+0x1d8>
 800ac88:	900a      	str	r0, [sp, #40]	; 0x28
 800ac8a:	910e      	str	r1, [sp, #56]	; 0x38
 800ac8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ac90:	f1bb 0f00 	cmp.w	fp, #0
 800ac94:	f000 80de 	beq.w	800ae54 <forward_dense_integer_SSSA+0x2d4>
 800ac98:	f8db 0004 	ldr.w	r0, [fp, #4]
 800ac9c:	2800      	cmp	r0, #0
 800ac9e:	f000 80d9 	beq.w	800ae54 <forward_dense_integer_SSSA+0x2d4>
 800aca2:	6800      	ldr	r0, [r0, #0]
 800aca4:	2400      	movs	r4, #0
 800aca6:	f10d 0842 	add.w	r8, sp, #66	; 0x42
 800acaa:	f8ad 4042 	strh.w	r4, [sp, #66]	; 0x42
 800acae:	9411      	str	r4, [sp, #68]	; 0x44
 800acb0:	ed90 7a00 	vldr	s14, [r0]
 800acb4:	4640      	mov	r0, r8
 800acb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800acba:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800acbe:	f000 febd 	bl	800ba3c <align_factor>
 800acc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acc4:	9011      	str	r0, [sp, #68]	; 0x44
 800acc6:	b32b      	cbz	r3, 800ad14 <forward_dense_integer_SSSA+0x194>
 800acc8:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800accc:	4699      	mov	r9, r3
 800acce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acd0:	fa1f fa8a 	uxth.w	sl, sl
 800acd4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800acd6:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 800acda:	970d      	str	r7, [sp, #52]	; 0x34
 800acdc:	461f      	mov	r7, r3
 800acde:	9a08      	ldr	r2, [sp, #32]
 800ace0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ace2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ace4:	3401      	adds	r4, #1
 800ace6:	4628      	mov	r0, r5
 800ace8:	9605      	str	r6, [sp, #20]
 800acea:	9306      	str	r3, [sp, #24]
 800acec:	4456      	add	r6, sl
 800acee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acf0:	445d      	add	r5, fp
 800acf2:	9304      	str	r3, [sp, #16]
 800acf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acf6:	9303      	str	r3, [sp, #12]
 800acf8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acfa:	e9cd 8301 	strd	r8, r3, [sp, #4]
 800acfe:	ab11      	add	r3, sp, #68	; 0x44
 800ad00:	9300      	str	r3, [sp, #0]
 800ad02:	463b      	mov	r3, r7
 800ad04:	e9cd 1208 	strd	r1, r2, [sp, #32]
 800ad08:	f003 fdc4 	bl	800e894 <st_sssa8_fully_connected>
 800ad0c:	454c      	cmp	r4, r9
 800ad0e:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 800ad12:	d1e6      	bne.n	800ace2 <forward_dense_integer_SSSA+0x162>
 800ad14:	b013      	add	sp, #76	; 0x4c
 800ad16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	deff      	udf	#255	; 0xff
 800ad1e:	2c00      	cmp	r4, #0
 800ad20:	d056      	beq.n	800add0 <forward_dense_integer_SSSA+0x250>
 800ad22:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800ad26:	f1b8 0f00 	cmp.w	r8, #0
 800ad2a:	d05d      	beq.n	800ade8 <forward_dense_integer_SSSA+0x268>
 800ad2c:	8860      	ldrh	r0, [r4, #2]
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d173      	bne.n	800ae1a <forward_dense_integer_SSSA+0x29a>
 800ad32:	eddf 7a50 	vldr	s15, [pc, #320]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ad36:	68ae      	ldr	r6, [r5, #8]
 800ad38:	f8de 5008 	ldr.w	r5, [lr, #8]
 800ad3c:	6889      	ldr	r1, [r1, #8]
 800ad3e:	950d      	str	r5, [sp, #52]	; 0x34
 800ad40:	2f00      	cmp	r7, #0
 800ad42:	d041      	beq.n	800adc8 <forward_dense_integer_SSSA+0x248>
 800ad44:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800ad48:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ad4c:	f1bc 0f00 	cmp.w	ip, #0
 800ad50:	d188      	bne.n	800ac64 <forward_dense_integer_SSSA+0xe4>
 800ad52:	4667      	mov	r7, ip
 800ad54:	2800      	cmp	r0, #0
 800ad56:	d097      	beq.n	800ac88 <forward_dense_integer_SSSA+0x108>
 800ad58:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ad5c:	f990 0000 	ldrsb.w	r0, [r0]
 800ad60:	900a      	str	r0, [sp, #40]	; 0x28
 800ad62:	e792      	b.n	800ac8a <forward_dense_integer_SSSA+0x10a>
 800ad64:	eddf 7a43 	vldr	s15, [pc, #268]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ad68:	2c00      	cmp	r4, #0
 800ad6a:	f47f af66 	bne.w	800ac3a <forward_dense_integer_SSSA+0xba>
 800ad6e:	68ae      	ldr	r6, [r5, #8]
 800ad70:	f8de 5008 	ldr.w	r5, [lr, #8]
 800ad74:	6889      	ldr	r1, [r1, #8]
 800ad76:	950d      	str	r5, [sp, #52]	; 0x34
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	d15a      	bne.n	800ae32 <forward_dense_integer_SSSA+0x2b2>
 800ad7c:	4607      	mov	r7, r0
 800ad7e:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ad82:	900a      	str	r0, [sp, #40]	; 0x28
 800ad84:	e781      	b.n	800ac8a <forward_dense_integer_SSSA+0x10a>
 800ad86:	b31c      	cbz	r4, 800add0 <forward_dense_integer_SSSA+0x250>
 800ad88:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800ad8c:	eddf 7a39 	vldr	s15, [pc, #228]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ad90:	f1b8 0f00 	cmp.w	r8, #0
 800ad94:	f47f af57 	bne.w	800ac46 <forward_dense_integer_SSSA+0xc6>
 800ad98:	f8de 0008 	ldr.w	r0, [lr, #8]
 800ad9c:	68ae      	ldr	r6, [r5, #8]
 800ad9e:	6889      	ldr	r1, [r1, #8]
 800ada0:	900d      	str	r0, [sp, #52]	; 0x34
 800ada2:	f1bc 0f00 	cmp.w	ip, #0
 800ada6:	d00e      	beq.n	800adc6 <forward_dense_integer_SSSA+0x246>
 800ada8:	8878      	ldrh	r0, [r7, #2]
 800adaa:	2800      	cmp	r0, #0
 800adac:	d149      	bne.n	800ae42 <forward_dense_integer_SSSA+0x2c2>
 800adae:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800adb2:	2700      	movs	r7, #0
 800adb4:	f1b8 0f00 	cmp.w	r8, #0
 800adb8:	f47f af63 	bne.w	800ac82 <forward_dense_integer_SSSA+0x102>
 800adbc:	2000      	movs	r0, #0
 800adbe:	900a      	str	r0, [sp, #40]	; 0x28
 800adc0:	e763      	b.n	800ac8a <forward_dense_integer_SSSA+0x10a>
 800adc2:	4628      	mov	r0, r5
 800adc4:	e6fb      	b.n	800abbe <forward_dense_integer_SSSA+0x3e>
 800adc6:	4667      	mov	r7, ip
 800adc8:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800adcc:	970a      	str	r7, [sp, #40]	; 0x28
 800adce:	e75c      	b.n	800ac8a <forward_dense_integer_SSSA+0x10a>
 800add0:	eddf 7a28 	vldr	s15, [pc, #160]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800add4:	4627      	mov	r7, r4
 800add6:	f8de 0008 	ldr.w	r0, [lr, #8]
 800adda:	eeb0 0a67 	vmov.f32	s0, s15
 800adde:	68ae      	ldr	r6, [r5, #8]
 800ade0:	6889      	ldr	r1, [r1, #8]
 800ade2:	900d      	str	r0, [sp, #52]	; 0x34
 800ade4:	970a      	str	r7, [sp, #40]	; 0x28
 800ade6:	e750      	b.n	800ac8a <forward_dense_integer_SSSA+0x10a>
 800ade8:	eddf 7a22 	vldr	s15, [pc, #136]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800adec:	4647      	mov	r7, r8
 800adee:	e7f2      	b.n	800add6 <forward_dense_integer_SSSA+0x256>
 800adf0:	689b      	ldr	r3, [r3, #8]
 800adf2:	68e2      	ldr	r2, [r4, #12]
 800adf4:	930b      	str	r3, [sp, #44]	; 0x2c
 800adf6:	68cb      	ldr	r3, [r1, #12]
 800adf8:	6856      	ldr	r6, [r2, #4]
 800adfa:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800adfe:	698d      	ldr	r5, [r1, #24]
 800ae00:	960f      	str	r6, [sp, #60]	; 0x3c
 800ae02:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	fb03 f302 	mul.w	r3, r3, r2
 800ae0c:	b2b2      	uxth	r2, r6
 800ae0e:	930c      	str	r3, [sp, #48]	; 0x30
 800ae10:	fa1f f38a 	uxth.w	r3, sl
 800ae14:	e6f8      	b.n	800ac08 <forward_dense_integer_SSSA+0x88>
 800ae16:	2500      	movs	r5, #0
 800ae18:	e6d1      	b.n	800abbe <forward_dense_integer_SSSA+0x3e>
 800ae1a:	f8de 0008 	ldr.w	r0, [lr, #8]
 800ae1e:	68ae      	ldr	r6, [r5, #8]
 800ae20:	900d      	str	r0, [sp, #52]	; 0x34
 800ae22:	f8d8 0000 	ldr.w	r0, [r8]
 800ae26:	6889      	ldr	r1, [r1, #8]
 800ae28:	eddf 7a12 	vldr	s15, [pc, #72]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ae2c:	ed90 0a00 	vldr	s0, [r0]
 800ae30:	e792      	b.n	800ad58 <forward_dense_integer_SSSA+0x1d8>
 800ae32:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800ae36:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ae3a:	f990 7000 	ldrsb.w	r7, [r0]
 800ae3e:	940a      	str	r4, [sp, #40]	; 0x28
 800ae40:	e723      	b.n	800ac8a <forward_dense_integer_SSSA+0x10a>
 800ae42:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800ae46:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800ae74 <forward_dense_integer_SSSA+0x2f4>
 800ae4a:	f990 7000 	ldrsb.w	r7, [r0]
 800ae4e:	e7b5      	b.n	800adbc <forward_dense_integer_SSSA+0x23c>
 800ae50:	940a      	str	r4, [sp, #40]	; 0x28
 800ae52:	e71a      	b.n	800ac8a <forward_dense_integer_SSSA+0x10a>
 800ae54:	2300      	movs	r3, #0
 800ae56:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 800ae5a:	9311      	str	r3, [sp, #68]	; 0x44
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	deff      	udf	#255	; 0xff
 800ae60:	2300      	movs	r3, #0
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	deff      	udf	#255	; 0xff
 800ae66:	2300      	movs	r3, #0
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	deff      	udf	#255	; 0xff
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	deff      	udf	#255	; 0xff
 800ae72:	bf00      	nop
 800ae74:	00000000 	.word	0x00000000

0800ae78 <nl_func_relu_generic_array_f32>:
 800ae78:	b430      	push	{r4, r5}
 800ae7a:	edd3 6a02 	vldr	s13, [r3, #8]
 800ae7e:	ed93 7a00 	vldr	s14, [r3]
 800ae82:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800ae86:	ed93 6a01 	vldr	s12, [r3, #4]
 800ae8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae8e:	d430      	bmi.n	800aef2 <nl_func_relu_generic_array_f32+0x7a>
 800ae90:	698c      	ldr	r4, [r1, #24]
 800ae92:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800ae96:	6981      	ldr	r1, [r0, #24]
 800ae98:	4413      	add	r3, r2
 800ae9a:	68a0      	ldr	r0, [r4, #8]
 800ae9c:	6889      	ldr	r1, [r1, #8]
 800ae9e:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 800aea2:	009b      	lsls	r3, r3, #2
 800aea4:	4290      	cmp	r0, r2
 800aea6:	d822      	bhi.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800aea8:	3304      	adds	r3, #4
 800aeaa:	3204      	adds	r2, #4
 800aeac:	4419      	add	r1, r3
 800aeae:	e00e      	b.n	800aece <nl_func_relu_generic_array_f32+0x56>
 800aeb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aeb4:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800aeb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aebc:	db01      	blt.n	800aec2 <nl_func_relu_generic_array_f32+0x4a>
 800aebe:	ee65 7a86 	vmul.f32	s15, s11, s12
 800aec2:	3b08      	subs	r3, #8
 800aec4:	ed61 7a01 	vstmdb	r1!, {s15}
 800aec8:	68a0      	ldr	r0, [r4, #8]
 800aeca:	4298      	cmp	r0, r3
 800aecc:	d80f      	bhi.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800aece:	4613      	mov	r3, r2
 800aed0:	ed72 7a01 	vldmdb	r2!, {s15}
 800aed4:	eef4 6ae7 	vcmpe.f32	s13, s15
 800aed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aedc:	dae8      	bge.n	800aeb0 <nl_func_relu_generic_array_f32+0x38>
 800aede:	eef0 7a66 	vmov.f32	s15, s13
 800aee2:	3b08      	subs	r3, #8
 800aee4:	ed61 7a01 	vstmdb	r1!, {s15}
 800aee8:	68a0      	ldr	r0, [r4, #8]
 800aeea:	4298      	cmp	r0, r3
 800aeec:	d9ef      	bls.n	800aece <nl_func_relu_generic_array_f32+0x56>
 800aeee:	bc30      	pop	{r4, r5}
 800aef0:	4770      	bx	lr
 800aef2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800aef6:	698d      	ldr	r5, [r1, #24]
 800aef8:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
 800aefc:	6983      	ldr	r3, [r0, #24]
 800aefe:	68a8      	ldr	r0, [r5, #8]
 800af00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af04:	4411      	add	r1, r2
 800af06:	689a      	ldr	r2, [r3, #8]
 800af08:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800af0c:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800af10:	d019      	beq.n	800af46 <nl_func_relu_generic_array_f32+0xce>
 800af12:	4298      	cmp	r0, r3
 800af14:	d8eb      	bhi.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800af16:	3104      	adds	r1, #4
 800af18:	3304      	adds	r3, #4
 800af1a:	440a      	add	r2, r1
 800af1c:	ed53 7a01 	vldr	s15, [r3, #-4]
 800af20:	1f19      	subs	r1, r3, #4
 800af22:	f1a3 0408 	sub.w	r4, r3, #8
 800af26:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af2a:	460b      	mov	r3, r1
 800af2c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800af30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af34:	ee66 6a86 	vmul.f32	s13, s13, s12
 800af38:	d823      	bhi.n	800af82 <nl_func_relu_generic_array_f32+0x10a>
 800af3a:	ed62 6a01 	vstmdb	r2!, {s13}
 800af3e:	68a9      	ldr	r1, [r5, #8]
 800af40:	42a1      	cmp	r1, r4
 800af42:	d9eb      	bls.n	800af1c <nl_func_relu_generic_array_f32+0xa4>
 800af44:	e7d3      	b.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800af46:	4298      	cmp	r0, r3
 800af48:	d8d1      	bhi.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800af4a:	3104      	adds	r1, #4
 800af4c:	3304      	adds	r3, #4
 800af4e:	f04f 0c00 	mov.w	ip, #0
 800af52:	440a      	add	r2, r1
 800af54:	ed53 7a01 	vldr	s15, [r3, #-4]
 800af58:	1f19      	subs	r1, r3, #4
 800af5a:	f1a3 0408 	sub.w	r4, r3, #8
 800af5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af62:	460b      	mov	r3, r1
 800af64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af68:	dc05      	bgt.n	800af76 <nl_func_relu_generic_array_f32+0xfe>
 800af6a:	f842 cd04 	str.w	ip, [r2, #-4]!
 800af6e:	68a9      	ldr	r1, [r5, #8]
 800af70:	42a1      	cmp	r1, r4
 800af72:	d9ef      	bls.n	800af54 <nl_func_relu_generic_array_f32+0xdc>
 800af74:	e7bb      	b.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800af76:	ed62 7a01 	vstmdb	r2!, {s15}
 800af7a:	68a9      	ldr	r1, [r5, #8]
 800af7c:	42a1      	cmp	r1, r4
 800af7e:	d9e9      	bls.n	800af54 <nl_func_relu_generic_array_f32+0xdc>
 800af80:	e7b5      	b.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800af82:	ed62 7a01 	vstmdb	r2!, {s15}
 800af86:	68a9      	ldr	r1, [r5, #8]
 800af88:	42a1      	cmp	r1, r4
 800af8a:	d9c7      	bls.n	800af1c <nl_func_relu_generic_array_f32+0xa4>
 800af8c:	e7af      	b.n	800aeee <nl_func_relu_generic_array_f32+0x76>
 800af8e:	bf00      	nop

0800af90 <forward_relu>:
 800af90:	6982      	ldr	r2, [r0, #24]
 800af92:	8813      	ldrh	r3, [r2, #0]
 800af94:	b30b      	cbz	r3, 800afda <forward_relu+0x4a>
 800af96:	6852      	ldr	r2, [r2, #4]
 800af98:	6851      	ldr	r1, [r2, #4]
 800af9a:	b101      	cbz	r1, 800af9e <forward_relu+0xe>
 800af9c:	6809      	ldr	r1, [r1, #0]
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	f000 808d 	beq.w	800b0be <forward_relu+0x12e>
 800afa4:	b470      	push	{r4, r5, r6}
 800afa6:	6916      	ldr	r6, [r2, #16]
 800afa8:	b106      	cbz	r6, 800afac <forward_relu+0x1c>
 800afaa:	6836      	ldr	r6, [r6, #0]
 800afac:	69c0      	ldr	r0, [r0, #28]
 800afae:	b1b0      	cbz	r0, 800afde <forward_relu+0x4e>
 800afb0:	6842      	ldr	r2, [r0, #4]
 800afb2:	688b      	ldr	r3, [r1, #8]
 800afb4:	2a01      	cmp	r2, #1
 800afb6:	d03d      	beq.n	800b034 <forward_relu+0xa4>
 800afb8:	0a1b      	lsrs	r3, r3, #8
 800afba:	d071      	beq.n	800b0a0 <forward_relu+0x110>
 800afbc:	68cd      	ldr	r5, [r1, #12]
 800afbe:	2201      	movs	r2, #1
 800afc0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800afc4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800afc8:	42ab      	cmp	r3, r5
 800afca:	fb04 f202 	mul.w	r2, r4, r2
 800afce:	d1f9      	bne.n	800afc4 <forward_relu+0x34>
 800afd0:	6883      	ldr	r3, [r0, #8]
 800afd2:	4630      	mov	r0, r6
 800afd4:	bc70      	pop	{r4, r5, r6}
 800afd6:	f7ff bf4f 	b.w	800ae78 <nl_func_relu_generic_array_f32>
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	deff      	udf	#255	; 0xff
 800afde:	688b      	ldr	r3, [r1, #8]
 800afe0:	0a1b      	lsrs	r3, r3, #8
 800afe2:	d05f      	beq.n	800b0a4 <forward_relu+0x114>
 800afe4:	68cc      	ldr	r4, [r1, #12]
 800afe6:	2201      	movs	r2, #1
 800afe8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800afec:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800aff0:	429c      	cmp	r4, r3
 800aff2:	fb00 f202 	mul.w	r2, r0, r2
 800aff6:	d1f9      	bne.n	800afec <forward_relu+0x5c>
 800aff8:	698c      	ldr	r4, [r1, #24]
 800affa:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800affe:	69b1      	ldr	r1, [r6, #24]
 800b000:	4413      	add	r3, r2
 800b002:	68a0      	ldr	r0, [r4, #8]
 800b004:	6889      	ldr	r1, [r1, #8]
 800b006:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 800b00a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800b00e:	4290      	cmp	r0, r2
 800b010:	d80e      	bhi.n	800b030 <forward_relu+0xa0>
 800b012:	3204      	adds	r2, #4
 800b014:	3104      	adds	r1, #4
 800b016:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 800b0c4 <forward_relu+0x134>
 800b01a:	4613      	mov	r3, r2
 800b01c:	ed72 7a01 	vldmdb	r2!, {s15}
 800b020:	3b08      	subs	r3, #8
 800b022:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 800b026:	ed61 7a01 	vstmdb	r1!, {s15}
 800b02a:	68a0      	ldr	r0, [r4, #8]
 800b02c:	4298      	cmp	r0, r3
 800b02e:	d9f4      	bls.n	800b01a <forward_relu+0x8a>
 800b030:	bc70      	pop	{r4, r5, r6}
 800b032:	4770      	bx	lr
 800b034:	0a1b      	lsrs	r3, r3, #8
 800b036:	d03a      	beq.n	800b0ae <forward_relu+0x11e>
 800b038:	68cd      	ldr	r5, [r1, #12]
 800b03a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b03e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800b042:	429d      	cmp	r5, r3
 800b044:	fb04 f202 	mul.w	r2, r4, r2
 800b048:	d1f9      	bne.n	800b03e <forward_relu+0xae>
 800b04a:	698c      	ldr	r4, [r1, #24]
 800b04c:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
 800b050:	6883      	ldr	r3, [r0, #8]
 800b052:	4411      	add	r1, r2
 800b054:	68a0      	ldr	r0, [r4, #8]
 800b056:	69b5      	ldr	r5, [r6, #24]
 800b058:	ed93 7a00 	vldr	s14, [r3]
 800b05c:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800b060:	68aa      	ldr	r2, [r5, #8]
 800b062:	4298      	cmp	r0, r3
 800b064:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b068:	d8e2      	bhi.n	800b030 <forward_relu+0xa0>
 800b06a:	3304      	adds	r3, #4
 800b06c:	3204      	adds	r2, #4
 800b06e:	2500      	movs	r5, #0
 800b070:	ed53 7a01 	vldr	s15, [r3, #-4]
 800b074:	1f19      	subs	r1, r3, #4
 800b076:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b07a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b07e:	d507      	bpl.n	800b090 <forward_relu+0x100>
 800b080:	3b08      	subs	r3, #8
 800b082:	ed62 7a01 	vstmdb	r2!, {s15}
 800b086:	68a0      	ldr	r0, [r4, #8]
 800b088:	4298      	cmp	r0, r3
 800b08a:	d8d1      	bhi.n	800b030 <forward_relu+0xa0>
 800b08c:	460b      	mov	r3, r1
 800b08e:	e7ef      	b.n	800b070 <forward_relu+0xe0>
 800b090:	3b08      	subs	r3, #8
 800b092:	f842 5d04 	str.w	r5, [r2, #-4]!
 800b096:	68a0      	ldr	r0, [r4, #8]
 800b098:	4298      	cmp	r0, r3
 800b09a:	d8c9      	bhi.n	800b030 <forward_relu+0xa0>
 800b09c:	460b      	mov	r3, r1
 800b09e:	e7e7      	b.n	800b070 <forward_relu+0xe0>
 800b0a0:	2201      	movs	r2, #1
 800b0a2:	e795      	b.n	800afd0 <forward_relu+0x40>
 800b0a4:	698c      	ldr	r4, [r1, #24]
 800b0a6:	69b3      	ldr	r3, [r6, #24]
 800b0a8:	68a2      	ldr	r2, [r4, #8]
 800b0aa:	6899      	ldr	r1, [r3, #8]
 800b0ac:	e7b1      	b.n	800b012 <forward_relu+0x82>
 800b0ae:	6883      	ldr	r3, [r0, #8]
 800b0b0:	698c      	ldr	r4, [r1, #24]
 800b0b2:	69b2      	ldr	r2, [r6, #24]
 800b0b4:	ed93 7a00 	vldr	s14, [r3]
 800b0b8:	6892      	ldr	r2, [r2, #8]
 800b0ba:	68a3      	ldr	r3, [r4, #8]
 800b0bc:	e7d5      	b.n	800b06a <forward_relu+0xda>
 800b0be:	2300      	movs	r3, #0
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	deff      	udf	#255	; 0xff
 800b0c4:	00000000 	.word	0x00000000

0800b0c8 <forward_pad>:
 800b0c8:	6982      	ldr	r2, [r0, #24]
 800b0ca:	8813      	ldrh	r3, [r2, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d052      	beq.n	800b176 <forward_pad+0xae>
 800b0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d4:	ed2d 8b02 	vpush	{d8}
 800b0d8:	6852      	ldr	r2, [r2, #4]
 800b0da:	b091      	sub	sp, #68	; 0x44
 800b0dc:	6857      	ldr	r7, [r2, #4]
 800b0de:	b107      	cbz	r7, 800b0e2 <forward_pad+0x1a>
 800b0e0:	683f      	ldr	r7, [r7, #0]
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	f000 81e7 	beq.w	800b4b6 <forward_pad+0x3ee>
 800b0e8:	6913      	ldr	r3, [r2, #16]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	f000 81e1 	beq.w	800b4b2 <forward_pad+0x3ea>
 800b0f0:	681d      	ldr	r5, [r3, #0]
 800b0f2:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800b0f6:	68aa      	ldr	r2, [r5, #8]
 800b0f8:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b0fa:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800b0fe:	f8de 100c 	ldr.w	r1, [lr, #12]
 800b102:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800b106:	bf38      	it	cc
 800b108:	2201      	movcc	r2, #1
 800b10a:	9102      	str	r1, [sp, #8]
 800b10c:	bf28      	it	cs
 800b10e:	f8da 2010 	ldrcs.w	r2, [sl, #16]
 800b112:	f9b6 1000 	ldrsh.w	r1, [r6]
 800b116:	f9b6 4008 	ldrsh.w	r4, [r6, #8]
 800b11a:	f9b6 900c 	ldrsh.w	r9, [r6, #12]
 800b11e:	9103      	str	r1, [sp, #12]
 800b120:	9201      	str	r2, [sp, #4]
 800b122:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 800b126:	7f03      	ldrb	r3, [r0, #28]
 800b128:	e9d5 6205 	ldrd	r6, r2, [r5, #20]
 800b12c:	2b01      	cmp	r3, #1
 800b12e:	6895      	ldr	r5, [r2, #8]
 800b130:	f8d6 b008 	ldr.w	fp, [r6, #8]
 800b134:	e9d7 2c05 	ldrd	r2, ip, [r7, #20]
 800b138:	68f7      	ldr	r7, [r6, #12]
 800b13a:	f8dc 8008 	ldr.w	r8, [ip, #8]
 800b13e:	fb07 f404 	mul.w	r4, r7, r4
 800b142:	463e      	mov	r6, r7
 800b144:	9708      	str	r7, [sp, #32]
 800b146:	9f03      	ldr	r7, [sp, #12]
 800b148:	940d      	str	r4, [sp, #52]	; 0x34
 800b14a:	fb06 f607 	mul.w	r6, r6, r7
 800b14e:	68d4      	ldr	r4, [r2, #12]
 800b150:	fb0b f709 	mul.w	r7, fp, r9
 800b154:	9405      	str	r4, [sp, #20]
 800b156:	960c      	str	r6, [sp, #48]	; 0x30
 800b158:	6894      	ldr	r4, [r2, #8]
 800b15a:	fb0b f601 	mul.w	r6, fp, r1
 800b15e:	d00c      	beq.n	800b17a <forward_pad+0xb2>
 800b160:	2b02      	cmp	r3, #2
 800b162:	f000 8106 	beq.w	800b372 <forward_pad+0x2aa>
 800b166:	2b00      	cmp	r3, #0
 800b168:	f000 80a8 	beq.w	800b2bc <forward_pad+0x1f4>
 800b16c:	b011      	add	sp, #68	; 0x44
 800b16e:	ecbd 8b02 	vpop	{d8}
 800b172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	deff      	udf	#255	; 0xff
 800b17a:	f8da 300c 	ldr.w	r3, [sl, #12]
 800b17e:	930e      	str	r3, [sp, #56]	; 0x38
 800b180:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b182:	eb05 0903 	add.w	r9, r5, r3
 800b186:	9b02      	ldr	r3, [sp, #8]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	dd6a      	ble.n	800b262 <forward_pad+0x19a>
 800b18c:	f8de 3008 	ldr.w	r3, [lr, #8]
 800b190:	ee08 8a10 	vmov	s16, r8
 800b194:	9805      	ldr	r0, [sp, #20]
 800b196:	4419      	add	r1, r3
 800b198:	f8da 2008 	ldr.w	r2, [sl, #8]
 800b19c:	4407      	add	r7, r0
 800b19e:	9801      	ldr	r0, [sp, #4]
 800b1a0:	950f      	str	r5, [sp, #60]	; 0x3c
 800b1a2:	fb01 f000 	mul.w	r0, r1, r0
 800b1a6:	4601      	mov	r1, r0
 800b1a8:	9007      	str	r0, [sp, #28]
 800b1aa:	19b8      	adds	r0, r7, r6
 800b1ac:	900a      	str	r0, [sp, #40]	; 0x28
 800b1ae:	eb09 0006 	add.w	r0, r9, r6
 800b1b2:	9e03      	ldr	r6, [sp, #12]
 800b1b4:	9001      	str	r0, [sp, #4]
 800b1b6:	4608      	mov	r0, r1
 800b1b8:	4611      	mov	r1, r2
 800b1ba:	fb02 0206 	mla	r2, r2, r6, r0
 800b1be:	460f      	mov	r7, r1
 800b1c0:	fb0b 5202 	mla	r2, fp, r2, r5
 800b1c4:	9204      	str	r2, [sp, #16]
 800b1c6:	1e9a      	subs	r2, r3, #2
 800b1c8:	fb04 f303 	mul.w	r3, r4, r3
 800b1cc:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1ce:	fb04 8302 	mla	r3, r4, r2, r8
 800b1d2:	9303      	str	r3, [sp, #12]
 800b1d4:	fb0b f301 	mul.w	r3, fp, r1
 800b1d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b1da:	2300      	movs	r3, #0
 800b1dc:	9306      	str	r3, [sp, #24]
 800b1de:	f1cb 0300 	rsb	r3, fp, #0
 800b1e2:	4698      	mov	r8, r3
 800b1e4:	9b01      	ldr	r3, [sp, #4]
 800b1e6:	454b      	cmp	r3, r9
 800b1e8:	d00b      	beq.n	800b202 <forward_pad+0x13a>
 800b1ea:	ee18 5a10 	vmov	r5, s16
 800b1ee:	4443      	add	r3, r8
 800b1f0:	4425      	add	r5, r4
 800b1f2:	4622      	mov	r2, r4
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	4629      	mov	r1, r5
 800b1f8:	f008 faca 	bl	8013790 <memcpy>
 800b1fc:	4548      	cmp	r0, r9
 800b1fe:	4603      	mov	r3, r0
 800b200:	d1f5      	bne.n	800b1ee <forward_pad+0x126>
 800b202:	ee18 3a10 	vmov	r3, s16
 800b206:	9a05      	ldr	r2, [sp, #20]
 800b208:	ee18 1a10 	vmov	r1, s16
 800b20c:	9801      	ldr	r0, [sp, #4]
 800b20e:	4413      	add	r3, r2
 800b210:	ee08 3a10 	vmov	s16, r3
 800b214:	f008 fabc 	bl	8013790 <memcpy>
 800b218:	9b07      	ldr	r3, [sp, #28]
 800b21a:	429f      	cmp	r7, r3
 800b21c:	dd0d      	ble.n	800b23a <forward_pad+0x172>
 800b21e:	461d      	mov	r5, r3
 800b220:	e9dd a603 	ldrd	sl, r6, [sp, #12]
 800b224:	3501      	adds	r5, #1
 800b226:	4651      	mov	r1, sl
 800b228:	4630      	mov	r0, r6
 800b22a:	4622      	mov	r2, r4
 800b22c:	f008 fab0 	bl	8013790 <memcpy>
 800b230:	42af      	cmp	r7, r5
 800b232:	ebaa 0a04 	sub.w	sl, sl, r4
 800b236:	445e      	add	r6, fp
 800b238:	d1f4      	bne.n	800b224 <forward_pad+0x15c>
 800b23a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b23c:	9901      	ldr	r1, [sp, #4]
 800b23e:	4491      	add	r9, r2
 800b240:	9b06      	ldr	r3, [sp, #24]
 800b242:	4411      	add	r1, r2
 800b244:	9a04      	ldr	r2, [sp, #16]
 800b246:	3301      	adds	r3, #1
 800b248:	9101      	str	r1, [sp, #4]
 800b24a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b24c:	9306      	str	r3, [sp, #24]
 800b24e:	440a      	add	r2, r1
 800b250:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b252:	9204      	str	r2, [sp, #16]
 800b254:	9a03      	ldr	r2, [sp, #12]
 800b256:	440a      	add	r2, r1
 800b258:	9203      	str	r2, [sp, #12]
 800b25a:	9a02      	ldr	r2, [sp, #8]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d1c1      	bne.n	800b1e4 <forward_pad+0x11c>
 800b260:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b262:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b264:	eb05 0443 	add.w	r4, r5, r3, lsl #1
 800b268:	42a5      	cmp	r5, r4
 800b26a:	d00c      	beq.n	800b286 <forward_pad+0x1be>
 800b26c:	9b08      	ldr	r3, [sp, #32]
 800b26e:	462e      	mov	r6, r5
 800b270:	425f      	negs	r7, r3
 800b272:	4698      	mov	r8, r3
 800b274:	4621      	mov	r1, r4
 800b276:	4630      	mov	r0, r6
 800b278:	443c      	add	r4, r7
 800b27a:	4446      	add	r6, r8
 800b27c:	4642      	mov	r2, r8
 800b27e:	f008 fa87 	bl	8013790 <memcpy>
 800b282:	42a6      	cmp	r6, r4
 800b284:	d1f6      	bne.n	800b274 <forward_pad+0x1ac>
 800b286:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b288:	9a08      	ldr	r2, [sp, #32]
 800b28a:	3b01      	subs	r3, #1
 800b28c:	fb02 5503 	mla	r5, r2, r3, r5
 800b290:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b292:	eba5 0443 	sub.w	r4, r5, r3, lsl #1
 800b296:	42a5      	cmp	r5, r4
 800b298:	f43f af68 	beq.w	800b16c <forward_pad+0xa4>
 800b29c:	4617      	mov	r7, r2
 800b29e:	4256      	negs	r6, r2
 800b2a0:	4621      	mov	r1, r4
 800b2a2:	4628      	mov	r0, r5
 800b2a4:	443c      	add	r4, r7
 800b2a6:	4435      	add	r5, r6
 800b2a8:	463a      	mov	r2, r7
 800b2aa:	f008 fa71 	bl	8013790 <memcpy>
 800b2ae:	42a5      	cmp	r5, r4
 800b2b0:	d1f6      	bne.n	800b2a0 <forward_pad+0x1d8>
 800b2b2:	b011      	add	sp, #68	; 0x44
 800b2b4:	ecbd 8b02 	vpop	{d8}
 800b2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2bc:	f8dc 1000 	ldr.w	r1, [ip]
 800b2c0:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800b2c2:	f3c1 11c6 	ubfx	r1, r1, #7, #7
 800b2c6:	2908      	cmp	r1, #8
 800b2c8:	f000 80b5 	beq.w	800b436 <forward_pad+0x36e>
 800b2cc:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800b2d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b2d2:	2a00      	cmp	r2, #0
 800b2d4:	dd0a      	ble.n	800b2ec <forward_pad+0x224>
 800b2d6:	4693      	mov	fp, r2
 800b2d8:	469a      	mov	sl, r3
 800b2da:	44ca      	add	sl, r9
 800b2dc:	4628      	mov	r0, r5
 800b2de:	464a      	mov	r2, r9
 800b2e0:	68a1      	ldr	r1, [r4, #8]
 800b2e2:	f008 fa55 	bl	8013790 <memcpy>
 800b2e6:	45d3      	cmp	fp, sl
 800b2e8:	444d      	add	r5, r9
 800b2ea:	dcf6      	bgt.n	800b2da <forward_pad+0x212>
 800b2ec:	9b02      	ldr	r3, [sp, #8]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	dd2c      	ble.n	800b34c <forward_pad+0x284>
 800b2f2:	f04f 0a00 	mov.w	sl, #0
 800b2f6:	f8dd b014 	ldr.w	fp, [sp, #20]
 800b2fa:	f8cd a004 	str.w	sl, [sp, #4]
 800b2fe:	2e00      	cmp	r6, #0
 800b300:	dd0a      	ble.n	800b318 <forward_pad+0x250>
 800b302:	f04f 0a00 	mov.w	sl, #0
 800b306:	44ca      	add	sl, r9
 800b308:	4628      	mov	r0, r5
 800b30a:	464a      	mov	r2, r9
 800b30c:	68a1      	ldr	r1, [r4, #8]
 800b30e:	f008 fa3f 	bl	8013790 <memcpy>
 800b312:	4556      	cmp	r6, sl
 800b314:	444d      	add	r5, r9
 800b316:	dcf6      	bgt.n	800b306 <forward_pad+0x23e>
 800b318:	4641      	mov	r1, r8
 800b31a:	4628      	mov	r0, r5
 800b31c:	465a      	mov	r2, fp
 800b31e:	44d8      	add	r8, fp
 800b320:	f008 fa36 	bl	8013790 <memcpy>
 800b324:	2f00      	cmp	r7, #0
 800b326:	445d      	add	r5, fp
 800b328:	dd0a      	ble.n	800b340 <forward_pad+0x278>
 800b32a:	f04f 0a00 	mov.w	sl, #0
 800b32e:	44ca      	add	sl, r9
 800b330:	4628      	mov	r0, r5
 800b332:	464a      	mov	r2, r9
 800b334:	68a1      	ldr	r1, [r4, #8]
 800b336:	f008 fa2b 	bl	8013790 <memcpy>
 800b33a:	4557      	cmp	r7, sl
 800b33c:	444d      	add	r5, r9
 800b33e:	dcf6      	bgt.n	800b32e <forward_pad+0x266>
 800b340:	9b01      	ldr	r3, [sp, #4]
 800b342:	9a02      	ldr	r2, [sp, #8]
 800b344:	3301      	adds	r3, #1
 800b346:	429a      	cmp	r2, r3
 800b348:	9301      	str	r3, [sp, #4]
 800b34a:	d1d8      	bne.n	800b2fe <forward_pad+0x236>
 800b34c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b34e:	2f00      	cmp	r7, #0
 800b350:	f77f af0c 	ble.w	800b16c <forward_pad+0xa4>
 800b354:	2600      	movs	r6, #0
 800b356:	444e      	add	r6, r9
 800b358:	4628      	mov	r0, r5
 800b35a:	464a      	mov	r2, r9
 800b35c:	68a1      	ldr	r1, [r4, #8]
 800b35e:	f008 fa17 	bl	8013790 <memcpy>
 800b362:	42b7      	cmp	r7, r6
 800b364:	444d      	add	r5, r9
 800b366:	dcf6      	bgt.n	800b356 <forward_pad+0x28e>
 800b368:	b011      	add	sp, #68	; 0x44
 800b36a:	ecbd 8b02 	vpop	{d8}
 800b36e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b372:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800b374:	9b02      	ldr	r3, [sp, #8]
 800b376:	442f      	add	r7, r5
 800b378:	2b00      	cmp	r3, #0
 800b37a:	9706      	str	r7, [sp, #24]
 800b37c:	dd32      	ble.n	800b3e4 <forward_pad+0x31c>
 800b37e:	fb04 f309 	mul.w	r3, r4, r9
 800b382:	9507      	str	r5, [sp, #28]
 800b384:	9304      	str	r3, [sp, #16]
 800b386:	2300      	movs	r3, #0
 800b388:	9301      	str	r3, [sp, #4]
 800b38a:	2e00      	cmp	r6, #0
 800b38c:	dd09      	ble.n	800b3a2 <forward_pad+0x2da>
 800b38e:	2500      	movs	r5, #0
 800b390:	4425      	add	r5, r4
 800b392:	4638      	mov	r0, r7
 800b394:	4622      	mov	r2, r4
 800b396:	4641      	mov	r1, r8
 800b398:	f008 f9fa 	bl	8013790 <memcpy>
 800b39c:	42ae      	cmp	r6, r5
 800b39e:	4427      	add	r7, r4
 800b3a0:	dcf6      	bgt.n	800b390 <forward_pad+0x2c8>
 800b3a2:	9b05      	ldr	r3, [sp, #20]
 800b3a4:	4641      	mov	r1, r8
 800b3a6:	4638      	mov	r0, r7
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	4498      	add	r8, r3
 800b3ac:	441f      	add	r7, r3
 800b3ae:	f008 f9ef 	bl	8013790 <memcpy>
 800b3b2:	f1b9 0f00 	cmp.w	r9, #0
 800b3b6:	eba8 0a04 	sub.w	sl, r8, r4
 800b3ba:	dd0c      	ble.n	800b3d6 <forward_pad+0x30e>
 800b3bc:	46bb      	mov	fp, r7
 800b3be:	2500      	movs	r5, #0
 800b3c0:	3501      	adds	r5, #1
 800b3c2:	4658      	mov	r0, fp
 800b3c4:	4622      	mov	r2, r4
 800b3c6:	4651      	mov	r1, sl
 800b3c8:	f008 f9e2 	bl	8013790 <memcpy>
 800b3cc:	45a9      	cmp	r9, r5
 800b3ce:	44a3      	add	fp, r4
 800b3d0:	d1f6      	bne.n	800b3c0 <forward_pad+0x2f8>
 800b3d2:	9b04      	ldr	r3, [sp, #16]
 800b3d4:	441f      	add	r7, r3
 800b3d6:	9b01      	ldr	r3, [sp, #4]
 800b3d8:	9a02      	ldr	r2, [sp, #8]
 800b3da:	3301      	adds	r3, #1
 800b3dc:	429a      	cmp	r2, r3
 800b3de:	9301      	str	r3, [sp, #4]
 800b3e0:	d1d3      	bne.n	800b38a <forward_pad+0x2c2>
 800b3e2:	9d07      	ldr	r5, [sp, #28]
 800b3e4:	9b06      	ldr	r3, [sp, #24]
 800b3e6:	429d      	cmp	r5, r3
 800b3e8:	d00a      	beq.n	800b400 <forward_pad+0x338>
 800b3ea:	461f      	mov	r7, r3
 800b3ec:	462c      	mov	r4, r5
 800b3ee:	9e08      	ldr	r6, [sp, #32]
 800b3f0:	4620      	mov	r0, r4
 800b3f2:	4434      	add	r4, r6
 800b3f4:	4632      	mov	r2, r6
 800b3f6:	4639      	mov	r1, r7
 800b3f8:	f008 f9ca 	bl	8013790 <memcpy>
 800b3fc:	42a7      	cmp	r7, r4
 800b3fe:	d1f7      	bne.n	800b3f0 <forward_pad+0x328>
 800b400:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800b402:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b406:	4413      	add	r3, r2
 800b408:	9a08      	ldr	r2, [sp, #32]
 800b40a:	3b01      	subs	r3, #1
 800b40c:	fb02 5503 	mla	r5, r2, r3, r5
 800b410:	442c      	add	r4, r5
 800b412:	42a5      	cmp	r5, r4
 800b414:	f43f aeaa 	beq.w	800b16c <forward_pad+0xa4>
 800b418:	4617      	mov	r7, r2
 800b41a:	4256      	negs	r6, r2
 800b41c:	4620      	mov	r0, r4
 800b41e:	4434      	add	r4, r6
 800b420:	463a      	mov	r2, r7
 800b422:	4629      	mov	r1, r5
 800b424:	f008 f9b4 	bl	8013790 <memcpy>
 800b428:	42a5      	cmp	r5, r4
 800b42a:	d1f7      	bne.n	800b41c <forward_pad+0x354>
 800b42c:	b011      	add	sp, #68	; 0x44
 800b42e:	ecbd 8b02 	vpop	{d8}
 800b432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b436:	68a2      	ldr	r2, [r4, #8]
 800b438:	4629      	mov	r1, r5
 800b43a:	9301      	str	r3, [sp, #4]
 800b43c:	f992 9000 	ldrsb.w	r9, [r2]
 800b440:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b442:	4648      	mov	r0, r9
 800b444:	18ac      	adds	r4, r5, r2
 800b446:	9403      	str	r4, [sp, #12]
 800b448:	f007 f818 	bl	801247c <st_int8_fill>
 800b44c:	9b02      	ldr	r3, [sp, #8]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	dd25      	ble.n	800b49e <forward_pad+0x3d6>
 800b452:	9b01      	ldr	r3, [sp, #4]
 800b454:	eb06 0a07 	add.w	sl, r6, r7
 800b458:	4625      	mov	r5, r4
 800b45a:	9601      	str	r6, [sp, #4]
 800b45c:	469b      	mov	fp, r3
 800b45e:	9b05      	ldr	r3, [sp, #20]
 800b460:	4434      	add	r4, r6
 800b462:	449a      	add	sl, r3
 800b464:	461e      	mov	r6, r3
 800b466:	4629      	mov	r1, r5
 800b468:	9a01      	ldr	r2, [sp, #4]
 800b46a:	4648      	mov	r0, r9
 800b46c:	f10b 0b01 	add.w	fp, fp, #1
 800b470:	f007 f804 	bl	801247c <st_int8_fill>
 800b474:	4621      	mov	r1, r4
 800b476:	4640      	mov	r0, r8
 800b478:	4632      	mov	r2, r6
 800b47a:	f007 f867 	bl	801254c <st_int8_copy>
 800b47e:	19a1      	adds	r1, r4, r6
 800b480:	463a      	mov	r2, r7
 800b482:	4648      	mov	r0, r9
 800b484:	f006 fffa 	bl	801247c <st_int8_fill>
 800b488:	9b02      	ldr	r3, [sp, #8]
 800b48a:	4455      	add	r5, sl
 800b48c:	44b0      	add	r8, r6
 800b48e:	455b      	cmp	r3, fp
 800b490:	4454      	add	r4, sl
 800b492:	d1e8      	bne.n	800b466 <forward_pad+0x39e>
 800b494:	461a      	mov	r2, r3
 800b496:	9b03      	ldr	r3, [sp, #12]
 800b498:	fb0a 3302 	mla	r3, sl, r2, r3
 800b49c:	9303      	str	r3, [sp, #12]
 800b49e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b4a0:	4648      	mov	r0, r9
 800b4a2:	9903      	ldr	r1, [sp, #12]
 800b4a4:	b011      	add	sp, #68	; 0x44
 800b4a6:	ecbd 8b02 	vpop	{d8}
 800b4aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ae:	f006 bfe5 	b.w	801247c <st_int8_fill>
 800b4b2:	68db      	ldr	r3, [r3, #12]
 800b4b4:	deff      	udf	#255	; 0xff
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	685b      	ldr	r3, [r3, #4]
 800b4ba:	deff      	udf	#255	; 0xff

0800b4bc <forward_nl_integer>:
 800b4bc:	6982      	ldr	r2, [r0, #24]
 800b4be:	8813      	ldrh	r3, [r2, #0]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d02f      	beq.n	800b524 <forward_nl_integer+0x68>
 800b4c4:	b470      	push	{r4, r5, r6}
 800b4c6:	6852      	ldr	r2, [r2, #4]
 800b4c8:	6855      	ldr	r5, [r2, #4]
 800b4ca:	b105      	cbz	r5, 800b4ce <forward_nl_integer+0x12>
 800b4cc:	682d      	ldr	r5, [r5, #0]
 800b4ce:	2b01      	cmp	r3, #1
 800b4d0:	d048      	beq.n	800b564 <forward_nl_integer+0xa8>
 800b4d2:	6916      	ldr	r6, [r2, #16]
 800b4d4:	b106      	cbz	r6, 800b4d8 <forward_nl_integer+0x1c>
 800b4d6:	6836      	ldr	r6, [r6, #0]
 800b4d8:	68ab      	ldr	r3, [r5, #8]
 800b4da:	0a1b      	lsrs	r3, r3, #8
 800b4dc:	d033      	beq.n	800b546 <forward_nl_integer+0x8a>
 800b4de:	68ec      	ldr	r4, [r5, #12]
 800b4e0:	2201      	movs	r2, #1
 800b4e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b4e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b4ea:	429c      	cmp	r4, r3
 800b4ec:	fb01 f202 	mul.w	r2, r1, r2
 800b4f0:	d1f9      	bne.n	800b4e6 <forward_nl_integer+0x2a>
 800b4f2:	69ab      	ldr	r3, [r5, #24]
 800b4f4:	69c4      	ldr	r4, [r0, #28]
 800b4f6:	6819      	ldr	r1, [r3, #0]
 800b4f8:	69b0      	ldr	r0, [r6, #24]
 800b4fa:	020d      	lsls	r5, r1, #8
 800b4fc:	68a4      	ldr	r4, [r4, #8]
 800b4fe:	d513      	bpl.n	800b528 <forward_nl_integer+0x6c>
 800b500:	689e      	ldr	r6, [r3, #8]
 800b502:	6885      	ldr	r5, [r0, #8]
 800b504:	b162      	cbz	r2, 800b520 <forward_nl_integer+0x64>
 800b506:	1e70      	subs	r0, r6, #1
 800b508:	4603      	mov	r3, r0
 800b50a:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 800b50e:	3302      	adds	r3, #2
 800b510:	f081 0180 	eor.w	r1, r1, #128	; 0x80
 800b514:	1b9b      	subs	r3, r3, r6
 800b516:	5c61      	ldrb	r1, [r4, r1]
 800b518:	429a      	cmp	r2, r3
 800b51a:	f805 1b01 	strb.w	r1, [r5], #1
 800b51e:	d8f3      	bhi.n	800b508 <forward_nl_integer+0x4c>
 800b520:	bc70      	pop	{r4, r5, r6}
 800b522:	4770      	bx	lr
 800b524:	685b      	ldr	r3, [r3, #4]
 800b526:	deff      	udf	#255	; 0xff
 800b528:	6899      	ldr	r1, [r3, #8]
 800b52a:	6883      	ldr	r3, [r0, #8]
 800b52c:	2a00      	cmp	r2, #0
 800b52e:	d0f7      	beq.n	800b520 <forward_nl_integer+0x64>
 800b530:	3901      	subs	r1, #1
 800b532:	441a      	add	r2, r3
 800b534:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b538:	5c20      	ldrb	r0, [r4, r0]
 800b53a:	f803 0b01 	strb.w	r0, [r3], #1
 800b53e:	4293      	cmp	r3, r2
 800b540:	d1f8      	bne.n	800b534 <forward_nl_integer+0x78>
 800b542:	bc70      	pop	{r4, r5, r6}
 800b544:	4770      	bx	lr
 800b546:	69ab      	ldr	r3, [r5, #24]
 800b548:	69c0      	ldr	r0, [r0, #28]
 800b54a:	6819      	ldr	r1, [r3, #0]
 800b54c:	69b2      	ldr	r2, [r6, #24]
 800b54e:	0209      	lsls	r1, r1, #8
 800b550:	6884      	ldr	r4, [r0, #8]
 800b552:	d503      	bpl.n	800b55c <forward_nl_integer+0xa0>
 800b554:	6895      	ldr	r5, [r2, #8]
 800b556:	2201      	movs	r2, #1
 800b558:	689e      	ldr	r6, [r3, #8]
 800b55a:	e7d4      	b.n	800b506 <forward_nl_integer+0x4a>
 800b55c:	6899      	ldr	r1, [r3, #8]
 800b55e:	6893      	ldr	r3, [r2, #8]
 800b560:	2201      	movs	r2, #1
 800b562:	e7e5      	b.n	800b530 <forward_nl_integer+0x74>
 800b564:	2300      	movs	r3, #0
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	deff      	udf	#255	; 0xff
 800b56a:	bf00      	nop

0800b56c <ai_check_custom_types>:
 800b56c:	b082      	sub	sp, #8
 800b56e:	4b12      	ldr	r3, [pc, #72]	; (800b5b8 <ai_check_custom_types+0x4c>)
 800b570:	9301      	str	r3, [sp, #4]
 800b572:	b118      	cbz	r0, 800b57c <ai_check_custom_types+0x10>
 800b574:	7803      	ldrb	r3, [r0, #0]
 800b576:	2b03      	cmp	r3, #3
 800b578:	d002      	beq.n	800b580 <ai_check_custom_types+0x14>
 800b57a:	2000      	movs	r0, #0
 800b57c:	b002      	add	sp, #8
 800b57e:	4770      	bx	lr
 800b580:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b584:	4293      	cmp	r3, r2
 800b586:	d004      	beq.n	800b592 <ai_check_custom_types+0x26>
 800b588:	2001      	movs	r0, #1
 800b58a:	f080 0001 	eor.w	r0, r0, #1
 800b58e:	b002      	add	sp, #8
 800b590:	4770      	bx	lr
 800b592:	7842      	ldrb	r2, [r0, #1]
 800b594:	3001      	adds	r0, #1
 800b596:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d1f4      	bne.n	800b588 <ai_check_custom_types+0x1c>
 800b59e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800b5a2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d1ee      	bne.n	800b588 <ai_check_custom_types+0x1c>
 800b5aa:	7842      	ldrb	r2, [r0, #1]
 800b5ac:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d1e9      	bne.n	800b588 <ai_check_custom_types+0x1c>
 800b5b4:	2000      	movs	r0, #0
 800b5b6:	e7e8      	b.n	800b58a <ai_check_custom_types+0x1e>
 800b5b8:	84048403 	.word	0x84048403

0800b5bc <ai_layers_init_all>:
 800b5bc:	2100      	movs	r1, #0
 800b5be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b5c0:	b13b      	cbz	r3, 800b5d2 <ai_layers_init_all+0x16>
 800b5c2:	691a      	ldr	r2, [r3, #16]
 800b5c4:	3101      	adds	r1, #1
 800b5c6:	60d8      	str	r0, [r3, #12]
 800b5c8:	429a      	cmp	r2, r3
 800b5ca:	4613      	mov	r3, r2
 800b5cc:	d001      	beq.n	800b5d2 <ai_layers_init_all+0x16>
 800b5ce:	2a00      	cmp	r2, #0
 800b5d0:	d1f6      	bne.n	800b5c0 <ai_layers_init_all+0x4>
 800b5d2:	4608      	mov	r0, r1
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop

0800b5d8 <ai_layers_post_init_all>:
 800b5d8:	b538      	push	{r3, r4, r5, lr}
 800b5da:	2500      	movs	r5, #0
 800b5dc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800b5de:	b16c      	cbz	r4, 800b5fc <ai_layers_post_init_all+0x24>
 800b5e0:	6863      	ldr	r3, [r4, #4]
 800b5e2:	07db      	lsls	r3, r3, #31
 800b5e4:	d504      	bpl.n	800b5f0 <ai_layers_post_init_all+0x18>
 800b5e6:	6a23      	ldr	r3, [r4, #32]
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	b10b      	cbz	r3, 800b5f0 <ai_layers_post_init_all+0x18>
 800b5ec:	3501      	adds	r5, #1
 800b5ee:	4798      	blx	r3
 800b5f0:	6923      	ldr	r3, [r4, #16]
 800b5f2:	42a3      	cmp	r3, r4
 800b5f4:	461c      	mov	r4, r3
 800b5f6:	d001      	beq.n	800b5fc <ai_layers_post_init_all+0x24>
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d1f0      	bne.n	800b5de <ai_layers_post_init_all+0x6>
 800b5fc:	4628      	mov	r0, r5
 800b5fe:	bd38      	pop	{r3, r4, r5, pc}

0800b600 <ai_layers_forward_all>:
 800b600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b604:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 800b606:	4604      	mov	r4, r0
 800b608:	2f00      	cmp	r7, #0
 800b60a:	d02c      	beq.n	800b666 <ai_layers_forward_all+0x66>
 800b60c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800b60e:	b1e1      	cbz	r1, 800b64a <ai_layers_forward_all+0x4a>
 800b610:	2600      	movs	r6, #0
 800b612:	6381      	str	r1, [r0, #56]	; 0x38
 800b614:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800b616:	2001      	movs	r0, #1
 800b618:	47b8      	blx	r7
 800b61a:	46b0      	mov	r8, r6
 800b61c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b61e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b620:	2002      	movs	r0, #2
 800b622:	47b8      	blx	r7
 800b624:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800b626:	4628      	mov	r0, r5
 800b628:	696b      	ldr	r3, [r5, #20]
 800b62a:	4798      	blx	r3
 800b62c:	692b      	ldr	r3, [r5, #16]
 800b62e:	2003      	movs	r0, #3
 800b630:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b632:	429d      	cmp	r5, r3
 800b634:	4619      	mov	r1, r3
 800b636:	d00c      	beq.n	800b652 <ai_layers_forward_all+0x52>
 800b638:	63a3      	str	r3, [r4, #56]	; 0x38
 800b63a:	3601      	adds	r6, #1
 800b63c:	47b8      	blx	r7
 800b63e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b640:	2900      	cmp	r1, #0
 800b642:	d1ec      	bne.n	800b61e <ai_layers_forward_all+0x1e>
 800b644:	4630      	mov	r0, r6
 800b646:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b64a:	460e      	mov	r6, r1
 800b64c:	4630      	mov	r0, r6
 800b64e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b652:	2100      	movs	r1, #0
 800b654:	2003      	movs	r0, #3
 800b656:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
 800b65a:	3601      	adds	r6, #1
 800b65c:	47b8      	blx	r7
 800b65e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b660:	2900      	cmp	r1, #0
 800b662:	d1dc      	bne.n	800b61e <ai_layers_forward_all+0x1e>
 800b664:	e7ee      	b.n	800b644 <ai_layers_forward_all+0x44>
 800b666:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800b668:	b19d      	cbz	r5, 800b692 <ai_layers_forward_all+0x92>
 800b66a:	463e      	mov	r6, r7
 800b66c:	6385      	str	r5, [r0, #56]	; 0x38
 800b66e:	e003      	b.n	800b678 <ai_layers_forward_all+0x78>
 800b670:	3601      	adds	r6, #1
 800b672:	63a5      	str	r5, [r4, #56]	; 0x38
 800b674:	2d00      	cmp	r5, #0
 800b676:	d0e5      	beq.n	800b644 <ai_layers_forward_all+0x44>
 800b678:	696b      	ldr	r3, [r5, #20]
 800b67a:	4628      	mov	r0, r5
 800b67c:	4798      	blx	r3
 800b67e:	462b      	mov	r3, r5
 800b680:	692d      	ldr	r5, [r5, #16]
 800b682:	429d      	cmp	r5, r3
 800b684:	d1f4      	bne.n	800b670 <ai_layers_forward_all+0x70>
 800b686:	2300      	movs	r3, #0
 800b688:	3601      	adds	r6, #1
 800b68a:	63a3      	str	r3, [r4, #56]	; 0x38
 800b68c:	4630      	mov	r0, r6
 800b68e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b692:	462e      	mov	r6, r5
 800b694:	e7d6      	b.n	800b644 <ai_layers_forward_all+0x44>
 800b696:	bf00      	nop

0800b698 <pool_func_ap_array_integer_INT8>:
 800b698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b69c:	b093      	sub	sp, #76	; 0x4c
 800b69e:	468c      	mov	ip, r1
 800b6a0:	469a      	mov	sl, r3
 800b6a2:	6804      	ldr	r4, [r0, #0]
 800b6a4:	f8bd 1074 	ldrh.w	r1, [sp, #116]	; 0x74
 800b6a8:	f8bd 3070 	ldrh.w	r3, [sp, #112]	; 0x70
 800b6ac:	910e      	str	r1, [sp, #56]	; 0x38
 800b6ae:	f8bd 1078 	ldrh.w	r1, [sp, #120]	; 0x78
 800b6b2:	930d      	str	r3, [sp, #52]	; 0x34
 800b6b4:	910f      	str	r1, [sp, #60]	; 0x3c
 800b6b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b6b8:	f8bd 107c 	ldrh.w	r1, [sp, #124]	; 0x7c
 800b6bc:	6980      	ldr	r0, [r0, #24]
 800b6be:	9110      	str	r1, [sp, #64]	; 0x40
 800b6c0:	f8bd b080 	ldrh.w	fp, [sp, #128]	; 0x80
 800b6c4:	6999      	ldr	r1, [r3, #24]
 800b6c6:	f8bd 7084 	ldrh.w	r7, [sp, #132]	; 0x84
 800b6ca:	f8bd e088 	ldrh.w	lr, [sp, #136]	; 0x88
 800b6ce:	f8bd 808c 	ldrh.w	r8, [sp, #140]	; 0x8c
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	2c00      	cmp	r4, #0
 800b6d6:	d05c      	beq.n	800b792 <pool_func_ap_array_integer_INT8+0xfa>
 800b6d8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b6dc:	f1b9 0f00 	cmp.w	r9, #0
 800b6e0:	d041      	beq.n	800b766 <pool_func_ap_array_integer_INT8+0xce>
 800b6e2:	8865      	ldrh	r5, [r4, #2]
 800b6e4:	2d00      	cmp	r5, #0
 800b6e6:	d06d      	beq.n	800b7c4 <pool_func_ap_array_integer_INT8+0x12c>
 800b6e8:	f8d9 6000 	ldr.w	r6, [r9]
 800b6ec:	ed96 0a00 	vldr	s0, [r6]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d06b      	beq.n	800b7cc <pool_func_ap_array_integer_INT8+0x134>
 800b6f4:	685e      	ldr	r6, [r3, #4]
 800b6f6:	2e00      	cmp	r6, #0
 800b6f8:	d03c      	beq.n	800b774 <pool_func_ap_array_integer_INT8+0xdc>
 800b6fa:	885d      	ldrh	r5, [r3, #2]
 800b6fc:	9511      	str	r5, [sp, #68]	; 0x44
 800b6fe:	2d00      	cmp	r5, #0
 800b700:	d050      	beq.n	800b7a4 <pool_func_ap_array_integer_INT8+0x10c>
 800b702:	6835      	ldr	r5, [r6, #0]
 800b704:	6880      	ldr	r0, [r0, #8]
 800b706:	6889      	ldr	r1, [r1, #8]
 800b708:	edd5 0a00 	vldr	s1, [r5]
 800b70c:	f1b9 0f00 	cmp.w	r9, #0
 800b710:	d052      	beq.n	800b7b8 <pool_func_ap_array_integer_INT8+0x120>
 800b712:	8864      	ldrh	r4, [r4, #2]
 800b714:	2c00      	cmp	r4, #0
 800b716:	d037      	beq.n	800b788 <pool_func_ap_array_integer_INT8+0xf0>
 800b718:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800b71c:	f994 4000 	ldrsb.w	r4, [r4]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d04d      	beq.n	800b7c0 <pool_func_ap_array_integer_INT8+0x128>
 800b724:	2e00      	cmp	r6, #0
 800b726:	d032      	beq.n	800b78e <pool_func_ap_array_integer_INT8+0xf6>
 800b728:	885b      	ldrh	r3, [r3, #2]
 800b72a:	9311      	str	r3, [sp, #68]	; 0x44
 800b72c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d046      	beq.n	800b7c0 <pool_func_ap_array_integer_INT8+0x128>
 800b732:	6873      	ldr	r3, [r6, #4]
 800b734:	f993 5000 	ldrsb.w	r5, [r3]
 800b738:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b73a:	f8cd a000 	str.w	sl, [sp]
 800b73e:	9304      	str	r3, [sp, #16]
 800b740:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b742:	9303      	str	r3, [sp, #12]
 800b744:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b746:	9302      	str	r3, [sp, #8]
 800b748:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b74a:	9301      	str	r3, [sp, #4]
 800b74c:	4613      	mov	r3, r2
 800b74e:	4662      	mov	r2, ip
 800b750:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 800b754:	e9cd e807 	strd	lr, r8, [sp, #28]
 800b758:	e9cd b705 	strd	fp, r7, [sp, #20]
 800b75c:	f007 fcdc 	bl	8013118 <st_int8_avepool>
 800b760:	b013      	add	sp, #76	; 0x4c
 800b762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b766:	2b00      	cmp	r3, #0
 800b768:	d03c      	beq.n	800b7e4 <pool_func_ap_array_integer_INT8+0x14c>
 800b76a:	685e      	ldr	r6, [r3, #4]
 800b76c:	ed9f 0a32 	vldr	s0, [pc, #200]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b770:	2e00      	cmp	r6, #0
 800b772:	d1c2      	bne.n	800b6fa <pool_func_ap_array_integer_INT8+0x62>
 800b774:	6880      	ldr	r0, [r0, #8]
 800b776:	6889      	ldr	r1, [r1, #8]
 800b778:	f1b9 0f00 	cmp.w	r9, #0
 800b77c:	d02d      	beq.n	800b7da <pool_func_ap_array_integer_INT8+0x142>
 800b77e:	8864      	ldrh	r4, [r4, #2]
 800b780:	2c00      	cmp	r4, #0
 800b782:	d151      	bne.n	800b828 <pool_func_ap_array_integer_INT8+0x190>
 800b784:	eddf 0a2c 	vldr	s1, [pc, #176]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b788:	2400      	movs	r4, #0
 800b78a:	2e00      	cmp	r6, #0
 800b78c:	d1cc      	bne.n	800b728 <pool_func_ap_array_integer_INT8+0x90>
 800b78e:	2500      	movs	r5, #0
 800b790:	e7d2      	b.n	800b738 <pool_func_ap_array_integer_INT8+0xa0>
 800b792:	b33b      	cbz	r3, 800b7e4 <pool_func_ap_array_integer_INT8+0x14c>
 800b794:	685e      	ldr	r6, [r3, #4]
 800b796:	b376      	cbz	r6, 800b7f6 <pool_func_ap_array_integer_INT8+0x15e>
 800b798:	885d      	ldrh	r5, [r3, #2]
 800b79a:	9511      	str	r5, [sp, #68]	; 0x44
 800b79c:	2d00      	cmp	r5, #0
 800b79e:	d133      	bne.n	800b808 <pool_func_ap_array_integer_INT8+0x170>
 800b7a0:	ed9f 0a25 	vldr	s0, [pc, #148]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b7a4:	6880      	ldr	r0, [r0, #8]
 800b7a6:	6889      	ldr	r1, [r1, #8]
 800b7a8:	b1c4      	cbz	r4, 800b7dc <pool_func_ap_array_integer_INT8+0x144>
 800b7aa:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b7ae:	eddf 0a22 	vldr	s1, [pc, #136]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b7b2:	f1b9 0f00 	cmp.w	r9, #0
 800b7b6:	d1ac      	bne.n	800b712 <pool_func_ap_array_integer_INT8+0x7a>
 800b7b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b7ba:	464c      	mov	r4, r9
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d1b8      	bne.n	800b732 <pool_func_ap_array_integer_INT8+0x9a>
 800b7c0:	461d      	mov	r5, r3
 800b7c2:	e7b9      	b.n	800b738 <pool_func_ap_array_integer_INT8+0xa0>
 800b7c4:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d193      	bne.n	800b6f4 <pool_func_ap_array_integer_INT8+0x5c>
 800b7cc:	6880      	ldr	r0, [r0, #8]
 800b7ce:	6889      	ldr	r1, [r1, #8]
 800b7d0:	bb15      	cbnz	r5, 800b818 <pool_func_ap_array_integer_INT8+0x180>
 800b7d2:	462c      	mov	r4, r5
 800b7d4:	eddf 0a18 	vldr	s1, [pc, #96]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b7d8:	e7ae      	b.n	800b738 <pool_func_ap_array_integer_INT8+0xa0>
 800b7da:	464c      	mov	r4, r9
 800b7dc:	eddf 0a16 	vldr	s1, [pc, #88]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b7e0:	4625      	mov	r5, r4
 800b7e2:	e7a9      	b.n	800b738 <pool_func_ap_array_integer_INT8+0xa0>
 800b7e4:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b7e8:	461c      	mov	r4, r3
 800b7ea:	6880      	ldr	r0, [r0, #8]
 800b7ec:	461d      	mov	r5, r3
 800b7ee:	eef0 0a40 	vmov.f32	s1, s0
 800b7f2:	6889      	ldr	r1, [r1, #8]
 800b7f4:	e7a0      	b.n	800b738 <pool_func_ap_array_integer_INT8+0xa0>
 800b7f6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b7fa:	4634      	mov	r4, r6
 800b7fc:	6880      	ldr	r0, [r0, #8]
 800b7fe:	4635      	mov	r5, r6
 800b800:	eef0 0a40 	vmov.f32	s1, s0
 800b804:	6889      	ldr	r1, [r1, #8]
 800b806:	e797      	b.n	800b738 <pool_func_ap_array_integer_INT8+0xa0>
 800b808:	6833      	ldr	r3, [r6, #0]
 800b80a:	6880      	ldr	r0, [r0, #8]
 800b80c:	6889      	ldr	r1, [r1, #8]
 800b80e:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b812:	edd3 0a00 	vldr	s1, [r3]
 800b816:	e78c      	b.n	800b732 <pool_func_ap_array_integer_INT8+0x9a>
 800b818:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800b81c:	461d      	mov	r5, r3
 800b81e:	eddf 0a06 	vldr	s1, [pc, #24]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b822:	f994 4000 	ldrsb.w	r4, [r4]
 800b826:	e787      	b.n	800b738 <pool_func_ap_array_integer_INT8+0xa0>
 800b828:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b82c:	eddf 0a02 	vldr	s1, [pc, #8]	; 800b838 <pool_func_ap_array_integer_INT8+0x1a0>
 800b830:	f993 4000 	ldrsb.w	r4, [r3]
 800b834:	e7ab      	b.n	800b78e <pool_func_ap_array_integer_INT8+0xf6>
 800b836:	bf00      	nop
 800b838:	00000000 	.word	0x00000000

0800b83c <forward_lite_node_convert_integer_iu8ou8>:
 800b83c:	ee07 3a90 	vmov	s15, r3
 800b840:	f89d 3000 	ldrb.w	r3, [sp]
 800b844:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b848:	ee06 3a90 	vmov	s13, r3
 800b84c:	1883      	adds	r3, r0, r2
 800b84e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b852:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800b856:	4298      	cmp	r0, r3
 800b858:	ee76 6a87 	vadd.f32	s13, s13, s14
 800b85c:	eee7 6ac0 	vfms.f32	s13, s15, s0
 800b860:	d215      	bcs.n	800b88e <forward_lite_node_convert_integer_iu8ou8+0x52>
 800b862:	3801      	subs	r0, #1
 800b864:	440a      	add	r2, r1
 800b866:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800b86a:	eef0 7a66 	vmov.f32	s15, s13
 800b86e:	ee07 3a10 	vmov	s14, r3
 800b872:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b876:	eee7 7a00 	vfma.f32	s15, s14, s0
 800b87a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b87e:	ee17 3a90 	vmov	r3, s15
 800b882:	f383 0308 	usat	r3, #8, r3
 800b886:	f801 3b01 	strb.w	r3, [r1], #1
 800b88a:	4291      	cmp	r1, r2
 800b88c:	d1eb      	bne.n	800b866 <forward_lite_node_convert_integer_iu8ou8+0x2a>
 800b88e:	4770      	bx	lr

0800b890 <forward_lite_node_convert_integer_iu8os8>:
 800b890:	ee07 3a90 	vmov	s15, r3
 800b894:	f99d 3000 	ldrsb.w	r3, [sp]
 800b898:	ee06 3a90 	vmov	s13, r3
 800b89c:	1883      	adds	r3, r0, r2
 800b89e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8a2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800b8a6:	4298      	cmp	r0, r3
 800b8a8:	eee7 6ac0 	vfms.f32	s13, s15, s0
 800b8ac:	d22d      	bcs.n	800b90a <forward_lite_node_convert_integer_iu8os8+0x7a>
 800b8ae:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800b8b2:	3801      	subs	r0, #1
 800b8b4:	440a      	add	r2, r1
 800b8b6:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b90c <forward_lite_node_convert_integer_iu8os8+0x7c>
 800b8ba:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800b8be:	eef0 7a66 	vmov.f32	s15, s13
 800b8c2:	ee07 3a10 	vmov	s14, r3
 800b8c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b8ca:	eee7 7a00 	vfma.f32	s15, s14, s0
 800b8ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b8d2:	ee37 7aa5 	vadd.f32	s14, s15, s11
 800b8d6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b8da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8de:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800b8e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b8e6:	dd08      	ble.n	800b8fa <forward_lite_node_convert_integer_iu8os8+0x6a>
 800b8e8:	ee17 3a10 	vmov	r3, s14
 800b8ec:	f303 0307 	ssat	r3, #8, r3
 800b8f0:	f801 3b01 	strb.w	r3, [r1], #1
 800b8f4:	4291      	cmp	r1, r2
 800b8f6:	d1e0      	bne.n	800b8ba <forward_lite_node_convert_integer_iu8os8+0x2a>
 800b8f8:	4770      	bx	lr
 800b8fa:	ee17 3a90 	vmov	r3, s15
 800b8fe:	f303 0307 	ssat	r3, #8, r3
 800b902:	f801 3b01 	strb.w	r3, [r1], #1
 800b906:	4291      	cmp	r1, r2
 800b908:	d1d7      	bne.n	800b8ba <forward_lite_node_convert_integer_iu8os8+0x2a>
 800b90a:	4770      	bx	lr
 800b90c:	3efffffc 	.word	0x3efffffc

0800b910 <forward_lite_node_convert_integer_iu8os8_fast>:
 800b910:	b570      	push	{r4, r5, r6, lr}
 800b912:	1095      	asrs	r5, r2, #2
 800b914:	2d00      	cmp	r5, #0
 800b916:	dd31      	ble.n	800b97c <forward_lite_node_convert_integer_iu8os8_fast+0x6c>
 800b918:	00ae      	lsls	r6, r5, #2
 800b91a:	460c      	mov	r4, r1
 800b91c:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800b920:	f04f 1e80 	mov.w	lr, #8388736	; 0x800080
 800b924:	f850 3b04 	ldr.w	r3, [r0], #4
 800b928:	ea4f 2c33 	mov.w	ip, r3, ror #8
 800b92c:	fa3f fc8c 	uxtb16	ip, ip
 800b930:	fadc fc0e 	ssub16	ip, ip, lr
 800b934:	fa3f f383 	uxtb16	r3, r3
 800b938:	fad3 f30e 	ssub16	r3, r3, lr
 800b93c:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
 800b940:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800b944:	42a8      	cmp	r0, r5
 800b946:	f00c 2cff 	and.w	ip, ip, #4278255360	; 0xff00ff00
 800b94a:	ea43 030c 	orr.w	r3, r3, ip
 800b94e:	f844 3b04 	str.w	r3, [r4], #4
 800b952:	d1e7      	bne.n	800b924 <forward_lite_node_convert_integer_iu8os8_fast+0x14>
 800b954:	4431      	add	r1, r6
 800b956:	f012 0203 	ands.w	r2, r2, #3
 800b95a:	d00e      	beq.n	800b97a <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 800b95c:	782b      	ldrb	r3, [r5, #0]
 800b95e:	3a01      	subs	r2, #1
 800b960:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 800b964:	700b      	strb	r3, [r1, #0]
 800b966:	d008      	beq.n	800b97a <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 800b968:	786b      	ldrb	r3, [r5, #1]
 800b96a:	2a01      	cmp	r2, #1
 800b96c:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 800b970:	704b      	strb	r3, [r1, #1]
 800b972:	d002      	beq.n	800b97a <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 800b974:	78ab      	ldrb	r3, [r5, #2]
 800b976:	3b80      	subs	r3, #128	; 0x80
 800b978:	708b      	strb	r3, [r1, #2]
 800b97a:	bd70      	pop	{r4, r5, r6, pc}
 800b97c:	4605      	mov	r5, r0
 800b97e:	e7ea      	b.n	800b956 <forward_lite_node_convert_integer_iu8os8_fast+0x46>

0800b980 <forward_lite_node_convert_integer_is8ou8>:
 800b980:	ee07 3a90 	vmov	s15, r3
 800b984:	f89d 3000 	ldrb.w	r3, [sp]
 800b988:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b98c:	ee06 3a90 	vmov	s13, r3
 800b990:	1883      	adds	r3, r0, r2
 800b992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b996:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800b99a:	4298      	cmp	r0, r3
 800b99c:	ee76 6a87 	vadd.f32	s13, s13, s14
 800b9a0:	eee7 6ac0 	vfms.f32	s13, s15, s0
 800b9a4:	d215      	bcs.n	800b9d2 <forward_lite_node_convert_integer_is8ou8+0x52>
 800b9a6:	3801      	subs	r0, #1
 800b9a8:	440a      	add	r2, r1
 800b9aa:	f910 3f01 	ldrsb.w	r3, [r0, #1]!
 800b9ae:	eef0 7a66 	vmov.f32	s15, s13
 800b9b2:	ee07 3a10 	vmov	s14, r3
 800b9b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b9ba:	eee7 7a00 	vfma.f32	s15, s14, s0
 800b9be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b9c2:	ee17 3a90 	vmov	r3, s15
 800b9c6:	f383 0308 	usat	r3, #8, r3
 800b9ca:	f801 3b01 	strb.w	r3, [r1], #1
 800b9ce:	4291      	cmp	r1, r2
 800b9d0:	d1eb      	bne.n	800b9aa <forward_lite_node_convert_integer_is8ou8+0x2a>
 800b9d2:	4770      	bx	lr

0800b9d4 <forward_lite_node_convert_integer_is8ou8_fast>:
 800b9d4:	b570      	push	{r4, r5, r6, lr}
 800b9d6:	1095      	asrs	r5, r2, #2
 800b9d8:	2d00      	cmp	r5, #0
 800b9da:	dd2d      	ble.n	800ba38 <forward_lite_node_convert_integer_is8ou8_fast+0x64>
 800b9dc:	00ae      	lsls	r6, r5, #2
 800b9de:	460c      	mov	r4, r1
 800b9e0:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800b9e4:	f04f 1e80 	mov.w	lr, #8388736	; 0x800080
 800b9e8:	f850 3b04 	ldr.w	r3, [r0], #4
 800b9ec:	ea4f 2c33 	mov.w	ip, r3, ror #8
 800b9f0:	fa2f fc8c 	sxtb16	ip, ip
 800b9f4:	fa9c fc0e 	sadd16	ip, ip, lr
 800b9f8:	fa2f f383 	sxtb16	r3, r3
 800b9fc:	fa93 f30e 	sadd16	r3, r3, lr
 800ba00:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800ba04:	42a8      	cmp	r0, r5
 800ba06:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800ba0a:	f844 3b04 	str.w	r3, [r4], #4
 800ba0e:	d1eb      	bne.n	800b9e8 <forward_lite_node_convert_integer_is8ou8_fast+0x14>
 800ba10:	4431      	add	r1, r6
 800ba12:	f012 0203 	ands.w	r2, r2, #3
 800ba16:	d00e      	beq.n	800ba36 <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 800ba18:	782b      	ldrb	r3, [r5, #0]
 800ba1a:	3a01      	subs	r2, #1
 800ba1c:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 800ba20:	700b      	strb	r3, [r1, #0]
 800ba22:	d008      	beq.n	800ba36 <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 800ba24:	786b      	ldrb	r3, [r5, #1]
 800ba26:	2a01      	cmp	r2, #1
 800ba28:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 800ba2c:	704b      	strb	r3, [r1, #1]
 800ba2e:	d002      	beq.n	800ba36 <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 800ba30:	78ab      	ldrb	r3, [r5, #2]
 800ba32:	3b80      	subs	r3, #128	; 0x80
 800ba34:	708b      	strb	r3, [r1, #2]
 800ba36:	bd70      	pop	{r4, r5, r6, pc}
 800ba38:	4605      	mov	r5, r0
 800ba3a:	e7ea      	b.n	800ba12 <forward_lite_node_convert_integer_is8ou8_fast+0x3e>

0800ba3c <align_factor>:
 800ba3c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ba40:	4602      	mov	r2, r0
 800ba42:	b508      	push	{r3, lr}
 800ba44:	eeb4 0a67 	vcmp.f32	s0, s15
 800ba48:	2300      	movs	r3, #0
 800ba4a:	8003      	strh	r3, [r0, #0]
 800ba4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba50:	d524      	bpl.n	800ba9c <align_factor+0x60>
 800ba52:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ba56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba5a:	dd1f      	ble.n	800ba9c <align_factor+0x60>
 800ba5c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ba60:	2301      	movs	r3, #1
 800ba62:	e005      	b.n	800ba70 <align_factor+0x34>
 800ba64:	8013      	strh	r3, [r2, #0]
 800ba66:	b28b      	uxth	r3, r1
 800ba68:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ba6c:	2b21      	cmp	r3, #33	; 0x21
 800ba6e:	d02b      	beq.n	800bac8 <align_factor+0x8c>
 800ba70:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800ba74:	1c59      	adds	r1, r3, #1
 800ba76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba7a:	d4f3      	bmi.n	800ba64 <align_factor+0x28>
 800ba7c:	eddf 7a17 	vldr	s15, [pc, #92]	; 800badc <align_factor+0xa0>
 800ba80:	ee60 7a27 	vmul.f32	s15, s0, s15
 800ba84:	ee17 0a90 	vmov	r0, s15
 800ba88:	f7f4 fc4a 	bl	8000320 <__aeabi_f2lz>
 800ba8c:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 800ba90:	d003      	beq.n	800ba9a <align_factor+0x5e>
 800ba92:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800ba96:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
 800ba9a:	bd08      	pop	{r3, pc}
 800ba9c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800baa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800baa4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800baa8:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800baac:	e005      	b.n	800baba <align_factor+0x7e>
 800baae:	8013      	strh	r3, [r2, #0]
 800bab0:	b28b      	uxth	r3, r1
 800bab2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800bab6:	4283      	cmp	r3, r0
 800bab8:	d00a      	beq.n	800bad0 <align_factor+0x94>
 800baba:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800babe:	1e59      	subs	r1, r3, #1
 800bac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bac4:	dcf3      	bgt.n	800baae <align_factor+0x72>
 800bac6:	e7d9      	b.n	800ba7c <align_factor+0x40>
 800bac8:	2300      	movs	r3, #0
 800baca:	4618      	mov	r0, r3
 800bacc:	8013      	strh	r3, [r2, #0]
 800bace:	bd08      	pop	{r3, pc}
 800bad0:	f64f 73e2 	movw	r3, #65506	; 0xffe2
 800bad4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bad8:	8013      	strh	r3, [r2, #0]
 800bada:	e7cf      	b.n	800ba7c <align_factor+0x40>
 800badc:	4f000000 	.word	0x4f000000

0800bae0 <align_factor_ch>:
 800bae0:	2900      	cmp	r1, #0
 800bae2:	d05d      	beq.n	800bba0 <align_factor_ch+0xc0>
 800bae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bae8:	ed2d 8b04 	vpush	{d8-d9}
 800baec:	ee80 9a20 	vdiv.f32	s18, s0, s1
 800baf0:	4604      	mov	r4, r0
 800baf2:	4691      	mov	r9, r2
 800baf4:	4698      	mov	r8, r3
 800baf6:	eb00 0581 	add.w	r5, r0, r1, lsl #2
 800bafa:	eddf 9a2a 	vldr	s19, [pc, #168]	; 800bba4 <align_factor_ch+0xc4>
 800bafe:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 800bb02:	2700      	movs	r7, #0
 800bb04:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800bb08:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800bb0c:	ecf4 7a01 	vldmia	r4!, {s15}
 800bb10:	ee69 7a27 	vmul.f32	s15, s18, s15
 800bb14:	eef4 7a68 	vcmp.f32	s15, s17
 800bb18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb1c:	d528      	bpl.n	800bb70 <align_factor_ch+0x90>
 800bb1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bb22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb26:	dd23      	ble.n	800bb70 <align_factor_ch+0x90>
 800bb28:	2200      	movs	r2, #0
 800bb2a:	e003      	b.n	800bb34 <align_factor_ch+0x54>
 800bb2c:	2a20      	cmp	r2, #32
 800bb2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bb32:	d031      	beq.n	800bb98 <align_factor_ch+0xb8>
 800bb34:	eef4 7ac8 	vcmpe.f32	s15, s16
 800bb38:	b213      	sxth	r3, r2
 800bb3a:	3201      	adds	r2, #1
 800bb3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb40:	d4f4      	bmi.n	800bb2c <align_factor_ch+0x4c>
 800bb42:	ee67 7aa9 	vmul.f32	s15, s15, s19
 800bb46:	f8a8 3000 	strh.w	r3, [r8]
 800bb4a:	ee17 0a90 	vmov	r0, s15
 800bb4e:	f7f4 fbe7 	bl	8000320 <__aeabi_f2lz>
 800bb52:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 800bb56:	bf18      	it	ne
 800bb58:	ea86 70e1 	eorne.w	r0, r6, r1, asr #31
 800bb5c:	42a5      	cmp	r5, r4
 800bb5e:	f108 0802 	add.w	r8, r8, #2
 800bb62:	f849 0b04 	str.w	r0, [r9], #4
 800bb66:	d1d1      	bne.n	800bb0c <align_factor_ch+0x2c>
 800bb68:	ecbd 8b04 	vpop	{d8-d9}
 800bb6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb70:	2300      	movs	r3, #0
 800bb72:	e005      	b.n	800bb80 <align_factor_ch+0xa0>
 800bb74:	b213      	sxth	r3, r2
 800bb76:	ee67 7a88 	vmul.f32	s15, s15, s16
 800bb7a:	f113 0f1f 	cmn.w	r3, #31
 800bb7e:	d006      	beq.n	800bb8e <align_factor_ch+0xae>
 800bb80:	eef4 7ae8 	vcmpe.f32	s15, s17
 800bb84:	1e5a      	subs	r2, r3, #1
 800bb86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb8a:	dcf3      	bgt.n	800bb74 <align_factor_ch+0x94>
 800bb8c:	e7d9      	b.n	800bb42 <align_factor_ch+0x62>
 800bb8e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800bb92:	f06f 031d 	mvn.w	r3, #29
 800bb96:	e7d4      	b.n	800bb42 <align_factor_ch+0x62>
 800bb98:	2000      	movs	r0, #0
 800bb9a:	f8a8 7000 	strh.w	r7, [r8]
 800bb9e:	e7dd      	b.n	800bb5c <align_factor_ch+0x7c>
 800bba0:	4770      	bx	lr
 800bba2:	bf00      	nop
 800bba4:	4f000000 	.word	0x4f000000

0800bba8 <st_sssa8_ch_conv_dw_Wadapt>:
 800bba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbac:	b089      	sub	sp, #36	; 0x24
 800bbae:	461e      	mov	r6, r3
 800bbb0:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800bbb2:	9304      	str	r3, [sp, #16]
 800bbb4:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800bbb8:	9005      	str	r0, [sp, #20]
 800bbba:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800bbbe:	9203      	str	r2, [sp, #12]
 800bbc0:	088c      	lsrs	r4, r1, #2
 800bbc2:	9402      	str	r4, [sp, #8]
 800bbc4:	d05a      	beq.n	800bc7c <st_sssa8_ch_conv_dw_Wadapt+0xd4>
 800bbc6:	fb06 f902 	mul.w	r9, r6, r2
 800bbca:	4615      	mov	r5, r2
 800bbcc:	4607      	mov	r7, r0
 800bbce:	1e60      	subs	r0, r4, #1
 800bbd0:	f3c9 094f 	ubfx	r9, r9, #1, #16
 800bbd4:	ea4f 0e41 	mov.w	lr, r1, lsl #1
 800bbd8:	f107 0a04 	add.w	sl, r7, #4
 800bbdc:	b280      	uxth	r0, r0
 800bbde:	f109 32ff 	add.w	r2, r9, #4294967295
 800bbe2:	46b8      	mov	r8, r7
 800bbe4:	fb15 fb06 	smulbb	fp, r5, r6
 800bbe8:	eb0a 0a80 	add.w	sl, sl, r0, lsl #2
 800bbec:	b292      	uxth	r2, r2
 800bbee:	4f51      	ldr	r7, [pc, #324]	; (800bd34 <st_sssa8_ch_conv_dw_Wadapt+0x18c>)
 800bbf0:	f00b 0b01 	and.w	fp, fp, #1
 800bbf4:	468c      	mov	ip, r1
 800bbf6:	fb02 1201 	mla	r2, r2, r1, r1
 800bbfa:	0054      	lsls	r4, r2, #1
 800bbfc:	9401      	str	r4, [sp, #4]
 800bbfe:	4644      	mov	r4, r8
 800bc00:	9307      	str	r3, [sp, #28]
 800bc02:	f1b9 0f00 	cmp.w	r9, #0
 800bc06:	d02b      	beq.n	800bc60 <st_sssa8_ch_conv_dw_Wadapt+0xb8>
 800bc08:	4648      	mov	r0, r9
 800bc0a:	9907      	ldr	r1, [sp, #28]
 800bc0c:	3801      	subs	r0, #1
 800bc0e:	f854 500c 	ldr.w	r5, [r4, ip]
 800bc12:	1d0a      	adds	r2, r1, #4
 800bc14:	6823      	ldr	r3, [r4, #0]
 800bc16:	b280      	uxth	r0, r0
 800bc18:	4474      	add	r4, lr
 800bc1a:	9207      	str	r2, [sp, #28]
 800bc1c:	ea05 0207 	and.w	r2, r5, r7
 800bc20:	ea42 4213 	orr.w	r2, r2, r3, lsr #16
 800bc24:	b29b      	uxth	r3, r3
 800bc26:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800bc2a:	9d07      	ldr	r5, [sp, #28]
 800bc2c:	fa2f f683 	sxtb16	r6, r3
 800bc30:	600e      	str	r6, [r1, #0]
 800bc32:	1d29      	adds	r1, r5, #4
 800bc34:	fa2f f393 	sxtb16	r3, r3, ror #8
 800bc38:	9107      	str	r1, [sp, #28]
 800bc3a:	602b      	str	r3, [r5, #0]
 800bc3c:	9b07      	ldr	r3, [sp, #28]
 800bc3e:	fa2f f182 	sxtb16	r1, r2
 800bc42:	3304      	adds	r3, #4
 800bc44:	f843 1c04 	str.w	r1, [r3, #-4]
 800bc48:	fa2f f292 	sxtb16	r2, r2, ror #8
 800bc4c:	9307      	str	r3, [sp, #28]
 800bc4e:	9b07      	ldr	r3, [sp, #28]
 800bc50:	601a      	str	r2, [r3, #0]
 800bc52:	3304      	adds	r3, #4
 800bc54:	9307      	str	r3, [sp, #28]
 800bc56:	2800      	cmp	r0, #0
 800bc58:	d1d7      	bne.n	800bc0a <st_sssa8_ch_conv_dw_Wadapt+0x62>
 800bc5a:	9b01      	ldr	r3, [sp, #4]
 800bc5c:	eb03 0408 	add.w	r4, r3, r8
 800bc60:	9907      	ldr	r1, [sp, #28]
 800bc62:	f1bb 0f00 	cmp.w	fp, #0
 800bc66:	d12e      	bne.n	800bcc6 <st_sssa8_ch_conv_dw_Wadapt+0x11e>
 800bc68:	460b      	mov	r3, r1
 800bc6a:	f108 0804 	add.w	r8, r8, #4
 800bc6e:	45d0      	cmp	r8, sl
 800bc70:	d1c5      	bne.n	800bbfe <st_sssa8_ch_conv_dw_Wadapt+0x56>
 800bc72:	9a02      	ldr	r2, [sp, #8]
 800bc74:	4661      	mov	r1, ip
 800bc76:	0092      	lsls	r2, r2, #2
 800bc78:	b292      	uxth	r2, r2
 800bc7a:	9202      	str	r2, [sp, #8]
 800bc7c:	f011 0203 	ands.w	r2, r1, #3
 800bc80:	d037      	beq.n	800bcf2 <st_sssa8_ch_conv_dw_Wadapt+0x14a>
 800bc82:	e9dd 0403 	ldrd	r0, r4, [sp, #12]
 800bc86:	fb10 f404 	smulbb	r4, r0, r4
 800bc8a:	b2a4      	uxth	r4, r4
 800bc8c:	b38c      	cbz	r4, 800bcf2 <st_sssa8_ch_conv_dw_Wadapt+0x14a>
 800bc8e:	2901      	cmp	r1, #1
 800bc90:	d132      	bne.n	800bcf8 <st_sssa8_ch_conv_dw_Wadapt+0x150>
 800bc92:	0067      	lsls	r7, r4, #1
 800bc94:	f8dd c008 	ldr.w	ip, [sp, #8]
 800bc98:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 800bc9c:	f8dd e014 	ldr.w	lr, [sp, #20]
 800bca0:	4665      	mov	r5, ip
 800bca2:	4620      	mov	r0, r4
 800bca4:	1c69      	adds	r1, r5, #1
 800bca6:	eb0e 0205 	add.w	r2, lr, r5
 800bcaa:	462e      	mov	r6, r5
 800bcac:	b28d      	uxth	r5, r1
 800bcae:	f912 1b01 	ldrsb.w	r1, [r2], #1
 800bcb2:	f823 1b02 	strh.w	r1, [r3], #2
 800bcb6:	4283      	cmp	r3, r0
 800bcb8:	d1f9      	bne.n	800bcae <st_sssa8_ch_conv_dw_Wadapt+0x106>
 800bcba:	4566      	cmp	r6, ip
 800bcbc:	4623      	mov	r3, r4
 800bcbe:	4438      	add	r0, r7
 800bcc0:	d017      	beq.n	800bcf2 <st_sssa8_ch_conv_dw_Wadapt+0x14a>
 800bcc2:	443c      	add	r4, r7
 800bcc4:	e7ee      	b.n	800bca4 <st_sssa8_ch_conv_dw_Wadapt+0xfc>
 800bcc6:	6824      	ldr	r4, [r4, #0]
 800bcc8:	f101 0308 	add.w	r3, r1, #8
 800bccc:	b2a2      	uxth	r2, r4
 800bcce:	ea07 2004 	and.w	r0, r7, r4, lsl #8
 800bcd2:	4310      	orrs	r0, r2
 800bcd4:	ea04 0207 	and.w	r2, r4, r7
 800bcd8:	fa2f f080 	sxtb16	r0, r0
 800bcdc:	ea42 6214 	orr.w	r2, r2, r4, lsr #24
 800bce0:	8008      	strh	r0, [r1, #0]
 800bce2:	fa2f f2a2 	sxtb16	r2, r2, ror #16
 800bce6:	0c00      	lsrs	r0, r0, #16
 800bce8:	808a      	strh	r2, [r1, #4]
 800bcea:	0c12      	lsrs	r2, r2, #16
 800bcec:	8048      	strh	r0, [r1, #2]
 800bcee:	80ca      	strh	r2, [r1, #6]
 800bcf0:	e7bb      	b.n	800bc6a <st_sssa8_ch_conv_dw_Wadapt+0xc2>
 800bcf2:	b009      	add	sp, #36	; 0x24
 800bcf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf8:	9802      	ldr	r0, [sp, #8]
 800bcfa:	eb03 0744 	add.w	r7, r3, r4, lsl #1
 800bcfe:	f8dd e014 	ldr.w	lr, [sp, #20]
 800bd02:	0064      	lsls	r4, r4, #1
 800bd04:	4402      	add	r2, r0
 800bd06:	463d      	mov	r5, r7
 800bd08:	4684      	mov	ip, r0
 800bd0a:	b296      	uxth	r6, r2
 800bd0c:	f10c 0001 	add.w	r0, ip, #1
 800bd10:	eb0e 020c 	add.w	r2, lr, ip
 800bd14:	fa1f fc80 	uxth.w	ip, r0
 800bd18:	f992 0000 	ldrsb.w	r0, [r2]
 800bd1c:	440a      	add	r2, r1
 800bd1e:	f823 0b02 	strh.w	r0, [r3], #2
 800bd22:	42ab      	cmp	r3, r5
 800bd24:	d1f8      	bne.n	800bd18 <st_sssa8_ch_conv_dw_Wadapt+0x170>
 800bd26:	45b4      	cmp	ip, r6
 800bd28:	4425      	add	r5, r4
 800bd2a:	463b      	mov	r3, r7
 800bd2c:	d0e1      	beq.n	800bcf2 <st_sssa8_ch_conv_dw_Wadapt+0x14a>
 800bd2e:	4427      	add	r7, r4
 800bd30:	e7ec      	b.n	800bd0c <st_sssa8_ch_conv_dw_Wadapt+0x164>
 800bd32:	bf00      	nop
 800bd34:	ffff0000 	.word	0xffff0000

0800bd38 <st_sssa8_ch_convolve_dw>:
 800bd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd3c:	ed2d 8b02 	vpush	{d8}
 800bd40:	b0eb      	sub	sp, #428	; 0x1ac
 800bd42:	9211      	str	r2, [sp, #68]	; 0x44
 800bd44:	9322      	str	r3, [sp, #136]	; 0x88
 800bd46:	f8bd 21e4 	ldrh.w	r2, [sp, #484]	; 0x1e4
 800bd4a:	f8bd 31e0 	ldrh.w	r3, [sp, #480]	; 0x1e0
 800bd4e:	f8bd 41dc 	ldrh.w	r4, [sp, #476]	; 0x1dc
 800bd52:	fb02 f803 	mul.w	r8, r2, r3
 800bd56:	f99d 6208 	ldrsb.w	r6, [sp, #520]	; 0x208
 800bd5a:	9238      	str	r2, [sp, #224]	; 0xe0
 800bd5c:	eb04 0584 	add.w	r5, r4, r4, lsl #2
 800bd60:	f8bd 21e8 	ldrh.w	r2, [sp, #488]	; 0x1e8
 800bd64:	9023      	str	r0, [sp, #140]	; 0x8c
 800bd66:	9237      	str	r2, [sp, #220]	; 0xdc
 800bd68:	f8bd 21ec 	ldrh.w	r2, [sp, #492]	; 0x1ec
 800bd6c:	9886      	ldr	r0, [sp, #536]	; 0x218
 800bd6e:	923c      	str	r2, [sp, #240]	; 0xf0
 800bd70:	fb04 5208 	mla	r2, r4, r8, r5
 800bd74:	910d      	str	r1, [sp, #52]	; 0x34
 800bd76:	4621      	mov	r1, r4
 800bd78:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800bd7c:	9335      	str	r3, [sp, #212]	; 0xd4
 800bd7e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800bd82:	9434      	str	r4, [sp, #208]	; 0xd0
 800bd84:	920c      	str	r2, [sp, #48]	; 0x30
 800bd86:	00a4      	lsls	r4, r4, #2
 800bd88:	f8bd 21f0 	ldrh.w	r2, [sp, #496]	; 0x1f0
 800bd8c:	ea4f 0943 	mov.w	r9, r3, lsl #1
 800bd90:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800bd94:	922a      	str	r2, [sp, #168]	; 0xa8
 800bd96:	f8bd 21f4 	ldrh.w	r2, [sp, #500]	; 0x1f4
 800bd9a:	930e      	str	r3, [sp, #56]	; 0x38
 800bd9c:	923d      	str	r2, [sp, #244]	; 0xf4
 800bd9e:	f99d 2204 	ldrsb.w	r2, [sp, #516]	; 0x204
 800bda2:	ee08 2a10 	vmov	s16, r2
 800bda6:	f8bd 2210 	ldrh.w	r2, [sp, #528]	; 0x210
 800bdaa:	922d      	str	r2, [sp, #180]	; 0xb4
 800bdac:	f8bd 2214 	ldrh.w	r2, [sp, #532]	; 0x214
 800bdb0:	9239      	str	r2, [sp, #228]	; 0xe4
 800bdb2:	004a      	lsls	r2, r1, #1
 800bdb4:	9214      	str	r2, [sp, #80]	; 0x50
 800bdb6:	b1d1      	cbz	r1, 800bdee <st_sssa8_ch_convolve_dw+0xb6>
 800bdb8:	461a      	mov	r2, r3
 800bdba:	9b80      	ldr	r3, [sp, #512]	; 0x200
 800bdbc:	f04f 0e01 	mov.w	lr, #1
 800bdc0:	1d11      	adds	r1, r2, #4
 800bdc2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bdc4:	eb03 0c02 	add.w	ip, r3, r2
 800bdc8:	f933 2b02 	ldrsh.w	r2, [r3], #2
 800bdcc:	1e50      	subs	r0, r2, #1
 800bdce:	fa0e f702 	lsl.w	r7, lr, r2
 800bdd2:	fa06 f202 	lsl.w	r2, r6, r2
 800bdd6:	b280      	uxth	r0, r0
 800bdd8:	eb02 0257 	add.w	r2, r2, r7, lsr #1
 800bddc:	2814      	cmp	r0, #20
 800bdde:	f200 827e 	bhi.w	800c2de <st_sssa8_ch_convolve_dw+0x5a6>
 800bde2:	4563      	cmp	r3, ip
 800bde4:	f841 2c04 	str.w	r2, [r1, #-4]
 800bde8:	f101 0104 	add.w	r1, r1, #4
 800bdec:	d1ec      	bne.n	800bdc8 <st_sssa8_ch_convolve_dw+0x90>
 800bdee:	ee18 3a10 	vmov	r3, s16
 800bdf2:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800bdf4:	425b      	negs	r3, r3
 800bdf6:	1b16      	subs	r6, r2, r4
 800bdf8:	b29a      	uxth	r2, r3
 800bdfa:	0076      	lsls	r6, r6, #1
 800bdfc:	ea42 4b03 	orr.w	fp, r2, r3, lsl #16
 800be00:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800be02:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 800be04:	ea53 0c02 	orrs.w	ip, r3, r2
 800be08:	d10a      	bne.n	800be20 <st_sssa8_ch_convolve_dw+0xe8>
 800be0a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800be0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800be0e:	9935      	ldr	r1, [sp, #212]	; 0xd4
 800be10:	4293      	cmp	r3, r2
 800be12:	bf08      	it	eq
 800be14:	2903      	cmpeq	r1, #3
 800be16:	d103      	bne.n	800be20 <st_sssa8_ch_convolve_dw+0xe8>
 800be18:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800be1a:	2b03      	cmp	r3, #3
 800be1c:	f001 804f 	beq.w	800cebe <st_sssa8_ch_convolve_dw+0x1186>
 800be20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be22:	aa4a      	add	r2, sp, #296	; 0x128
 800be24:	a960      	add	r1, sp, #384	; 0x180
 800be26:	a856      	add	r0, sp, #344	; 0x158
 800be28:	934c      	str	r3, [sp, #304]	; 0x130
 800be2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be2c:	934b      	str	r3, [sp, #300]	; 0x12c
 800be2e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800be30:	9350      	str	r3, [sp, #320]	; 0x140
 800be32:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800be34:	934f      	str	r3, [sp, #316]	; 0x13c
 800be36:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800be38:	9354      	str	r3, [sp, #336]	; 0x150
 800be3a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800be3c:	9353      	str	r3, [sp, #332]	; 0x14c
 800be3e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800be40:	9362      	str	r3, [sp, #392]	; 0x188
 800be42:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 800be44:	9363      	str	r3, [sp, #396]	; 0x18c
 800be46:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800be48:	9364      	str	r3, [sp, #400]	; 0x190
 800be4a:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800be4c:	9365      	str	r3, [sp, #404]	; 0x194
 800be4e:	ab52      	add	r3, sp, #328	; 0x148
 800be50:	9300      	str	r3, [sp, #0]
 800be52:	ab4e      	add	r3, sp, #312	; 0x138
 800be54:	f003 f818 	bl	800ee88 <ai_padding_opt_init>
 800be58:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800be5a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800be5c:	fbb3 f3f2 	udiv	r3, r3, r2
 800be60:	079a      	lsls	r2, r3, #30
 800be62:	9327      	str	r3, [sp, #156]	; 0x9c
 800be64:	f000 8243 	beq.w	800c2ee <st_sssa8_ch_convolve_dw+0x5b6>
 800be68:	2301      	movs	r3, #1
 800be6a:	933e      	str	r3, [sp, #248]	; 0xf8
 800be6c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f000 822f 	beq.w	800c2d2 <st_sssa8_ch_convolve_dw+0x59a>
 800be74:	990c      	ldr	r1, [sp, #48]	; 0x30
 800be76:	f3c8 004f 	ubfx	r0, r8, #1, #16
 800be7a:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 800be7c:	186b      	adds	r3, r5, r1
 800be7e:	9015      	str	r0, [sp, #84]	; 0x54
 800be80:	460d      	mov	r5, r1
 800be82:	9f34      	ldr	r7, [sp, #208]	; 0xd0
 800be84:	931b      	str	r3, [sp, #108]	; 0x6c
 800be86:	eb01 0309 	add.w	r3, r1, r9
 800be8a:	08b9      	lsrs	r1, r7, #2
 800be8c:	931a      	str	r3, [sp, #104]	; 0x68
 800be8e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800be90:	9136      	str	r1, [sp, #216]	; 0xd8
 800be92:	3901      	subs	r1, #1
 800be94:	fb12 f303 	smulbb	r3, r2, r3
 800be98:	1e42      	subs	r2, r0, #1
 800be9a:	b289      	uxth	r1, r1
 800be9c:	b298      	uxth	r0, r3
 800be9e:	f003 0301 	and.w	r3, r3, #1
 800bea2:	b292      	uxth	r2, r2
 800bea4:	9316      	str	r3, [sp, #88]	; 0x58
 800bea6:	1e43      	subs	r3, r0, #1
 800bea8:	9031      	str	r0, [sp, #196]	; 0xc4
 800beaa:	b29b      	uxth	r3, r3
 800beac:	3301      	adds	r3, #1
 800beae:	0058      	lsls	r0, r3, #1
 800beb0:	1c4b      	adds	r3, r1, #1
 800beb2:	9026      	str	r0, [sp, #152]	; 0x98
 800beb4:	980e      	ldr	r0, [sp, #56]	; 0x38
 800beb6:	4420      	add	r0, r4
 800beb8:	192c      	adds	r4, r5, r4
 800beba:	1986      	adds	r6, r0, r6
 800bebc:	9024      	str	r0, [sp, #144]	; 0x90
 800bebe:	941c      	str	r4, [sp, #112]	; 0x70
 800bec0:	4604      	mov	r4, r0
 800bec2:	962b      	str	r6, [sp, #172]	; 0xac
 800bec4:	9e3c      	ldr	r6, [sp, #240]	; 0xf0
 800bec6:	4270      	negs	r0, r6
 800bec8:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 800beca:	fa1f fc80 	uxth.w	ip, r0
 800bece:	08b0      	lsrs	r0, r6, #2
 800bed0:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
 800bed4:	f106 3cff 	add.w	ip, r6, #4294967295
 800bed8:	0080      	lsls	r0, r0, #2
 800beda:	f026 0603 	bic.w	r6, r6, #3
 800bede:	f8cd c0bc 	str.w	ip, [sp, #188]	; 0xbc
 800bee2:	9030      	str	r0, [sp, #192]	; 0xc0
 800bee4:	1c50      	adds	r0, r2, #1
 800bee6:	9633      	str	r6, [sp, #204]	; 0xcc
 800bee8:	0100      	lsls	r0, r0, #4
 800beea:	9021      	str	r0, [sp, #132]	; 0x84
 800beec:	fb02 7007 	mla	r0, r2, r7, r7
 800bef0:	0112      	lsls	r2, r2, #4
 800bef2:	923a      	str	r2, [sp, #232]	; 0xe8
 800bef4:	eb05 0c40 	add.w	ip, r5, r0, lsl #1
 800bef8:	9a7e      	ldr	r2, [sp, #504]	; 0x1f8
 800befa:	f8cd c080 	str.w	ip, [sp, #128]	; 0x80
 800befe:	3220      	adds	r2, #32
 800bf00:	eb02 1c01 	add.w	ip, r2, r1, lsl #4
 800bf04:	9914      	ldr	r1, [sp, #80]	; 0x50
 800bf06:	19ca      	adds	r2, r1, r7
 800bf08:	4629      	mov	r1, r5
 800bf0a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 800bf0e:	442a      	add	r2, r5
 800bf10:	921d      	str	r2, [sp, #116]	; 0x74
 800bf12:	ebc7 02c7 	rsb	r2, r7, r7, lsl #3
 800bf16:	1955      	adds	r5, r2, r5
 800bf18:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800bf1c:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
 800bf20:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 800bf22:	9519      	str	r5, [sp, #100]	; 0x64
 800bf24:	2500      	movs	r5, #0
 800bf26:	943b      	str	r4, [sp, #236]	; 0xec
 800bf28:	9c22      	ldr	r4, [sp, #136]	; 0x88
 800bf2a:	fb04 f402 	mul.w	r4, r4, r2
 800bf2e:	9443      	str	r4, [sp, #268]	; 0x10c
 800bf30:	9838      	ldr	r0, [sp, #224]	; 0xe0
 800bf32:	f8cd b124 	str.w	fp, [sp, #292]	; 0x124
 800bf36:	2a03      	cmp	r2, #3
 800bf38:	bf08      	it	eq
 800bf3a:	2803      	cmpeq	r0, #3
 800bf3c:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 800bf3e:	980e      	ldr	r0, [sp, #56]	; 0x38
 800bf40:	eba2 0206 	sub.w	r2, r2, r6
 800bf44:	bf0c      	ite	eq
 800bf46:	2401      	moveq	r4, #1
 800bf48:	2400      	movne	r4, #0
 800bf4a:	9e2b      	ldr	r6, [sp, #172]	; 0xac
 800bf4c:	9232      	str	r2, [sp, #200]	; 0xc8
 800bf4e:	942c      	str	r4, [sp, #176]	; 0xb0
 800bf50:	f007 0403 	and.w	r4, r7, #3
 800bf54:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 800bf56:	9429      	str	r4, [sp, #164]	; 0xa4
 800bf58:	0094      	lsls	r4, r2, #2
 800bf5a:	3a01      	subs	r2, #1
 800bf5c:	9241      	str	r2, [sp, #260]	; 0x104
 800bf5e:	009a      	lsls	r2, r3, #2
 800bf60:	943f      	str	r4, [sp, #252]	; 0xfc
 800bf62:	462c      	mov	r4, r5
 800bf64:	9212      	str	r2, [sp, #72]	; 0x48
 800bf66:	9a86      	ldr	r2, [sp, #536]	; 0x218
 800bf68:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800bf6c:	9244      	str	r2, [sp, #272]	; 0x110
 800bf6e:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 800bf72:	9245      	str	r2, [sp, #276]	; 0x114
 800bf74:	eb00 1203 	add.w	r2, r0, r3, lsl #4
 800bf78:	9248      	str	r2, [sp, #288]	; 0x120
 800bf7a:	9a7e      	ldr	r2, [sp, #504]	; 0x1f8
 800bf7c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 800bf80:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800bf82:	9247      	str	r2, [sp, #284]	; 0x11c
 800bf84:	009a      	lsls	r2, r3, #2
 800bf86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bf88:	9246      	str	r2, [sp, #280]	; 0x118
 800bf8a:	18cb      	adds	r3, r1, r3
 800bf8c:	931e      	str	r3, [sp, #120]	; 0x78
 800bf8e:	eb01 03c7 	add.w	r3, r1, r7, lsl #3
 800bf92:	9318      	str	r3, [sp, #96]	; 0x60
 800bf94:	a856      	add	r0, sp, #344	; 0x158
 800bf96:	f002 ffd1 	bl	800ef3c <ai_padding_opt_phase1>
 800bf9a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f000 878a 	beq.w	800ceb6 <st_sssa8_ch_convolve_dw+0x117e>
 800bfa2:	b2ab      	uxth	r3, r5
 800bfa4:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 800bfa6:	f8dd b124 	ldr.w	fp, [sp, #292]	; 0x124
 800bfaa:	9342      	str	r3, [sp, #264]	; 0x108
 800bfac:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800bfae:	f8dd a0d0 	ldr.w	sl, [sp, #208]	; 0xd0
 800bfb2:	1a9b      	subs	r3, r3, r2
 800bfb4:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800bfb6:	fb02 3304 	mla	r3, r2, r4, r3
 800bfba:	f9bd 2100 	ldrsh.w	r2, [sp, #256]	; 0x100
 800bfbe:	9310      	str	r3, [sp, #64]	; 0x40
 800bfc0:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800bfc2:	922e      	str	r2, [sp, #184]	; 0xb8
 800bfc4:	425b      	negs	r3, r3
 800bfc6:	b29b      	uxth	r3, r3
 800bfc8:	9325      	str	r3, [sp, #148]	; 0x94
 800bfca:	2300      	movs	r3, #0
 800bfcc:	4619      	mov	r1, r3
 800bfce:	9a56      	ldr	r2, [sp, #344]	; 0x158
 800bfd0:	2a00      	cmp	r2, #0
 800bfd2:	f000 82c8 	beq.w	800c566 <st_sssa8_ch_convolve_dw+0x82e>
 800bfd6:	3a01      	subs	r2, #1
 800bfd8:	9256      	str	r2, [sp, #344]	; 0x158
 800bfda:	2201      	movs	r2, #1
 800bfdc:	f8ad 217e 	strh.w	r2, [sp, #382]	; 0x17e
 800bfe0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800bfe2:	2a01      	cmp	r2, #1
 800bfe4:	f000 8583 	beq.w	800caee <st_sssa8_ch_convolve_dw+0xdb6>
 800bfe8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800bfea:	2a04      	cmp	r2, #4
 800bfec:	f000 86ae 	beq.w	800cd4c <st_sssa8_ch_convolve_dw+0x1014>
 800bff0:	2a02      	cmp	r2, #2
 800bff2:	982e      	ldr	r0, [sp, #184]	; 0xb8
 800bff4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bff6:	f000 85c6 	beq.w	800cb86 <st_sssa8_ch_convolve_dw+0xe4e>
 800bffa:	4282      	cmp	r2, r0
 800bffc:	f340 8755 	ble.w	800ceaa <st_sssa8_ch_convolve_dw+0x1172>
 800c000:	b29b      	uxth	r3, r3
 800c002:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 800c004:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800c006:	9328      	str	r3, [sp, #160]	; 0xa0
 800c008:	fb01 2100 	mla	r1, r1, r0, r2
 800c00c:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c00e:	1acd      	subs	r5, r1, r3
 800c010:	f9bd 3094 	ldrsh.w	r3, [sp, #148]	; 0x94
 800c014:	429d      	cmp	r5, r3
 800c016:	9307      	str	r3, [sp, #28]
 800c018:	dd3c      	ble.n	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800c01a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c01c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800c020:	46d3      	mov	fp, sl
 800c022:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800c026:	f8dd 909c 	ldr.w	r9, [sp, #156]	; 0x9c
 800c02a:	9503      	str	r5, [sp, #12]
 800c02c:	9305      	str	r3, [sp, #20]
 800c02e:	9a05      	ldr	r2, [sp, #20]
 800c030:	46da      	mov	sl, fp
 800c032:	ee18 0a10 	vmov	r0, s16
 800c036:	0fd1      	lsrs	r1, r2, #31
 800c038:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c03a:	429a      	cmp	r2, r3
 800c03c:	bfd8      	it	le
 800c03e:	f041 0101 	orrle.w	r1, r1, #1
 800c042:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c044:	9104      	str	r1, [sp, #16]
 800c046:	4693      	mov	fp, r2
 800c048:	9907      	ldr	r1, [sp, #28]
 800c04a:	fb03 f302 	mul.w	r3, r3, r2
 800c04e:	460c      	mov	r4, r1
 800c050:	9306      	str	r3, [sp, #24]
 800c052:	0fe3      	lsrs	r3, r4, #31
 800c054:	458b      	cmp	fp, r1
 800c056:	bfd8      	it	le
 800c058:	f043 0301 	orrle.w	r3, r3, #1
 800c05c:	b91b      	cbnz	r3, 800c066 <st_sssa8_ch_convolve_dw+0x32e>
 800c05e:	9b04      	ldr	r3, [sp, #16]
 800c060:	2b00      	cmp	r3, #0
 800c062:	f000 81c8 	beq.w	800c3f6 <st_sssa8_ch_convolve_dw+0x6be>
 800c066:	4652      	mov	r2, sl
 800c068:	4641      	mov	r1, r8
 800c06a:	9002      	str	r0, [sp, #8]
 800c06c:	f006 fa06 	bl	801247c <st_int8_fill>
 800c070:	9802      	ldr	r0, [sp, #8]
 800c072:	3401      	adds	r4, #1
 800c074:	9b03      	ldr	r3, [sp, #12]
 800c076:	44d0      	add	r8, sl
 800c078:	b224      	sxth	r4, r4
 800c07a:	429c      	cmp	r4, r3
 800c07c:	4621      	mov	r1, r4
 800c07e:	dbe8      	blt.n	800c052 <st_sssa8_ch_convolve_dw+0x31a>
 800c080:	9b05      	ldr	r3, [sp, #20]
 800c082:	46d3      	mov	fp, sl
 800c084:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c086:	3301      	adds	r3, #1
 800c088:	b21b      	sxth	r3, r3
 800c08a:	429a      	cmp	r2, r3
 800c08c:	9305      	str	r3, [sp, #20]
 800c08e:	dcce      	bgt.n	800c02e <st_sssa8_ch_convolve_dw+0x2f6>
 800c090:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800c094:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800c096:	2b00      	cmp	r3, #0
 800c098:	f040 82a2 	bne.w	800c5e0 <st_sssa8_ch_convolve_dw+0x8a8>
 800c09c:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f000 85f8 	beq.w	800cc94 <st_sssa8_ch_convolve_dw+0xf5c>
 800c0a4:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 800c0a6:	f8dd c0b0 	ldr.w	ip, [sp, #176]	; 0xb0
 800c0aa:	3310      	adds	r3, #16
 800c0ac:	9305      	str	r3, [sp, #20]
 800c0ae:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800c0b0:	9302      	str	r3, [sp, #8]
 800c0b2:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800c0b4:	9303      	str	r3, [sp, #12]
 800c0b6:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800c0b8:	330c      	adds	r3, #12
 800c0ba:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0be:	f103 020c 	add.w	r2, r3, #12
 800c0c2:	920a      	str	r2, [sp, #40]	; 0x28
 800c0c4:	9a86      	ldr	r2, [sp, #536]	; 0x218
 800c0c6:	3208      	adds	r2, #8
 800c0c8:	9209      	str	r2, [sp, #36]	; 0x24
 800c0ca:	f103 0208 	add.w	r2, r3, #8
 800c0ce:	3304      	adds	r3, #4
 800c0d0:	9208      	str	r2, [sp, #32]
 800c0d2:	9306      	str	r3, [sp, #24]
 800c0d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c0d6:	9a86      	ldr	r2, [sp, #536]	; 0x218
 800c0d8:	9304      	str	r3, [sp, #16]
 800c0da:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800c0dc:	3204      	adds	r2, #4
 800c0de:	3320      	adds	r3, #32
 800c0e0:	9207      	str	r2, [sp, #28]
 800c0e2:	931f      	str	r3, [sp, #124]	; 0x7c
 800c0e4:	ee18 3a10 	vmov	r3, s16
 800c0e8:	b21b      	sxth	r3, r3
 800c0ea:	9313      	str	r3, [sp, #76]	; 0x4c
 800c0ec:	9b05      	ldr	r3, [sp, #20]
 800c0ee:	9e04      	ldr	r6, [sp, #16]
 800c0f0:	e953 5404 	ldrd	r5, r4, [r3, #-16]
 800c0f4:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c0f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0fa:	eb03 020c 	add.w	r2, r3, ip
 800c0fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c100:	b3cb      	cbz	r3, 800c176 <st_sssa8_ch_convolve_dw+0x43e>
 800c102:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800c104:	f106 0310 	add.w	r3, r6, #16
 800c108:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800c10c:	19f7      	adds	r7, r6, r7
 800c10e:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 800c112:	f852 900a 	ldr.w	r9, [r2, sl]
 800c116:	f8df e910 	ldr.w	lr, [pc, #2320]	; 800ca28 <st_sssa8_ch_convolve_dw+0xcf0>
 800c11a:	f8d2 8000 	ldr.w	r8, [r2]
 800c11e:	4462      	add	r2, ip
 800c120:	ea09 0e0e 	and.w	lr, r9, lr
 800c124:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800c128:	ea4e 4e18 	orr.w	lr, lr, r8, lsr #16
 800c12c:	fa1f f888 	uxth.w	r8, r8
 800c130:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
 800c134:	fa2b f988 	sxtab16	r9, fp, r8
 800c138:	fb26 5509 	smlad	r5, r6, r9, r5
 800c13c:	fa2b f898 	sxtab16	r8, fp, r8, ror #8
 800c140:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 800c144:	fb26 4408 	smlad	r4, r6, r8, r4
 800c148:	f853 6c08 	ldr.w	r6, [r3, #-8]
 800c14c:	fa2b f88e 	sxtab16	r8, fp, lr
 800c150:	fb26 0008 	smlad	r0, r6, r8, r0
 800c154:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
 800c158:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800c15c:	fb26 110e 	smlad	r1, r6, lr, r1
 800c160:	3310      	adds	r3, #16
 800c162:	429f      	cmp	r7, r3
 800c164:	d1d5      	bne.n	800c112 <st_sssa8_ch_convolve_dw+0x3da>
 800c166:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c168:	9e04      	ldr	r6, [sp, #16]
 800c16a:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 800c16e:	441e      	add	r6, r3
 800c170:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c172:	eb0c 0203 	add.w	r2, ip, r3
 800c176:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c178:	2b00      	cmp	r3, #0
 800c17a:	f040 80bd 	bne.w	800c2f8 <st_sssa8_ch_convolve_dw+0x5c0>
 800c17e:	9604      	str	r6, [sp, #16]
 800c180:	9e02      	ldr	r6, [sp, #8]
 800c182:	f9b6 7000 	ldrsh.w	r7, [r6]
 800c186:	2f15      	cmp	r7, #21
 800c188:	f340 80da 	ble.w	800c340 <st_sssa8_ch_convolve_dw+0x608>
 800c18c:	1eba      	subs	r2, r7, #2
 800c18e:	2301      	movs	r3, #1
 800c190:	3f01      	subs	r7, #1
 800c192:	3602      	adds	r6, #2
 800c194:	fa03 f202 	lsl.w	r2, r3, r2
 800c198:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800c19a:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800c19e:	fb55 2203 	smmla	r2, r5, r3, r2
 800c1a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1a4:	fa42 f707 	asr.w	r7, r2, r7
 800c1a8:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800c1ac:	443a      	add	r2, r7
 800c1ae:	f302 0207 	ssat	r2, #8, r2
 800c1b2:	9d03      	ldr	r5, [sp, #12]
 800c1b4:	f805 2b01 	strb.w	r2, [r5], #1
 800c1b8:	f9b6 7000 	ldrsh.w	r7, [r6]
 800c1bc:	2f15      	cmp	r7, #21
 800c1be:	f340 80d8 	ble.w	800c372 <st_sssa8_ch_convolve_dw+0x63a>
 800c1c2:	1eba      	subs	r2, r7, #2
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	3f01      	subs	r7, #1
 800c1c8:	fa03 f202 	lsl.w	r2, r3, r2
 800c1cc:	9b07      	ldr	r3, [sp, #28]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	fb54 2203 	smmla	r2, r4, r3, r2
 800c1d4:	9b06      	ldr	r3, [sp, #24]
 800c1d6:	fa42 f707 	asr.w	r7, r2, r7
 800c1da:	681a      	ldr	r2, [r3, #0]
 800c1dc:	9b02      	ldr	r3, [sp, #8]
 800c1de:	443a      	add	r2, r7
 800c1e0:	1d1e      	adds	r6, r3, #4
 800c1e2:	f302 0207 	ssat	r2, #8, r2
 800c1e6:	9b03      	ldr	r3, [sp, #12]
 800c1e8:	702a      	strb	r2, [r5, #0]
 800c1ea:	1c9c      	adds	r4, r3, #2
 800c1ec:	f9b6 6000 	ldrsh.w	r6, [r6]
 800c1f0:	2e15      	cmp	r6, #21
 800c1f2:	f340 80d7 	ble.w	800c3a4 <st_sssa8_ch_convolve_dw+0x66c>
 800c1f6:	1eb2      	subs	r2, r6, #2
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	3e01      	subs	r6, #1
 800c1fc:	fa03 f202 	lsl.w	r2, r3, r2
 800c200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	fb50 2203 	smmla	r2, r0, r3, r2
 800c208:	9b08      	ldr	r3, [sp, #32]
 800c20a:	fa42 f606 	asr.w	r6, r2, r6
 800c20e:	681a      	ldr	r2, [r3, #0]
 800c210:	9b02      	ldr	r3, [sp, #8]
 800c212:	4432      	add	r2, r6
 800c214:	1d9d      	adds	r5, r3, #6
 800c216:	f302 0207 	ssat	r2, #8, r2
 800c21a:	9b03      	ldr	r3, [sp, #12]
 800c21c:	7022      	strb	r2, [r4, #0]
 800c21e:	1cd8      	adds	r0, r3, #3
 800c220:	f9b5 4000 	ldrsh.w	r4, [r5]
 800c224:	2c15      	cmp	r4, #21
 800c226:	f340 80d6 	ble.w	800c3d6 <st_sssa8_ch_convolve_dw+0x69e>
 800c22a:	1ea2      	subs	r2, r4, #2
 800c22c:	2301      	movs	r3, #1
 800c22e:	3c01      	subs	r4, #1
 800c230:	fa03 f202 	lsl.w	r2, r3, r2
 800c234:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	fb51 2303 	smmla	r3, r1, r3, r2
 800c23c:	fa43 f404 	asr.w	r4, r3, r4
 800c240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c242:	681a      	ldr	r2, [r3, #0]
 800c244:	4414      	add	r4, r2
 800c246:	f304 0407 	ssat	r4, #8, r4
 800c24a:	7004      	strb	r4, [r0, #0]
 800c24c:	9b05      	ldr	r3, [sp, #20]
 800c24e:	f10c 0c04 	add.w	ip, ip, #4
 800c252:	3310      	adds	r3, #16
 800c254:	9305      	str	r3, [sp, #20]
 800c256:	9b02      	ldr	r3, [sp, #8]
 800c258:	3308      	adds	r3, #8
 800c25a:	9302      	str	r3, [sp, #8]
 800c25c:	9b03      	ldr	r3, [sp, #12]
 800c25e:	3304      	adds	r3, #4
 800c260:	9303      	str	r3, [sp, #12]
 800c262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c264:	3310      	adds	r3, #16
 800c266:	930b      	str	r3, [sp, #44]	; 0x2c
 800c268:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c26a:	3310      	adds	r3, #16
 800c26c:	930a      	str	r3, [sp, #40]	; 0x28
 800c26e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c270:	3310      	adds	r3, #16
 800c272:	9309      	str	r3, [sp, #36]	; 0x24
 800c274:	9b08      	ldr	r3, [sp, #32]
 800c276:	3310      	adds	r3, #16
 800c278:	9308      	str	r3, [sp, #32]
 800c27a:	9b07      	ldr	r3, [sp, #28]
 800c27c:	3310      	adds	r3, #16
 800c27e:	9307      	str	r3, [sp, #28]
 800c280:	9b06      	ldr	r3, [sp, #24]
 800c282:	3310      	adds	r3, #16
 800c284:	9306      	str	r3, [sp, #24]
 800c286:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c288:	4563      	cmp	r3, ip
 800c28a:	f47f af2f 	bne.w	800c0ec <st_sssa8_ch_convolve_dw+0x3b4>
 800c28e:	461a      	mov	r2, r3
 800c290:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800c292:	4413      	add	r3, r2
 800c294:	9383      	str	r3, [sp, #524]	; 0x20c
 800c296:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c298:	2b00      	cmp	r3, #0
 800c29a:	f040 83d3 	bne.w	800ca44 <st_sssa8_ch_convolve_dw+0xd0c>
 800c29e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800c2a0:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800c2a2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c2a4:	440a      	add	r2, r1
 800c2a6:	3301      	adds	r3, #1
 800c2a8:	b292      	uxth	r2, r2
 800c2aa:	b21b      	sxth	r3, r3
 800c2ac:	9225      	str	r2, [sp, #148]	; 0x94
 800c2ae:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	f73f ae8b 	bgt.w	800bfce <st_sssa8_ch_convolve_dw+0x296>
 800c2b8:	9b40      	ldr	r3, [sp, #256]	; 0x100
 800c2ba:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800c2bc:	9d42      	ldr	r5, [sp, #264]	; 0x108
 800c2be:	4413      	add	r3, r2
 800c2c0:	3501      	adds	r5, #1
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	b22d      	sxth	r5, r5
 800c2c6:	9340      	str	r3, [sp, #256]	; 0x100
 800c2c8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800c2ca:	462c      	mov	r4, r5
 800c2cc:	42ab      	cmp	r3, r5
 800c2ce:	f73f ae61 	bgt.w	800bf94 <st_sssa8_ch_convolve_dw+0x25c>
 800c2d2:	2000      	movs	r0, #0
 800c2d4:	b06b      	add	sp, #428	; 0x1ac
 800c2d6:	ecbd 8b02 	vpop	{d8}
 800c2da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2de:	4563      	cmp	r3, ip
 800c2e0:	f841 6c04 	str.w	r6, [r1, #-4]
 800c2e4:	f101 0104 	add.w	r1, r1, #4
 800c2e8:	f47f ad6e 	bne.w	800bdc8 <st_sssa8_ch_convolve_dw+0x90>
 800c2ec:	e57f      	b.n	800bdee <st_sssa8_ch_convolve_dw+0xb6>
 800c2ee:	109b      	asrs	r3, r3, #2
 800c2f0:	933e      	str	r3, [sp, #248]	; 0xf8
 800c2f2:	2304      	movs	r3, #4
 800c2f4:	9327      	str	r3, [sp, #156]	; 0x9c
 800c2f6:	e5b9      	b.n	800be6c <st_sssa8_ch_convolve_dw+0x134>
 800c2f8:	6813      	ldr	r3, [r2, #0]
 800c2fa:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800c2fc:	b25a      	sxtb	r2, r3
 800c2fe:	f8b6 9000 	ldrh.w	r9, [r6]
 800c302:	f8b6 e002 	ldrh.w	lr, [r6, #2]
 800c306:	1bd2      	subs	r2, r2, r7
 800c308:	f8b6 8004 	ldrh.w	r8, [r6, #4]
 800c30c:	fb19 5502 	smlabb	r5, r9, r2, r5
 800c310:	f343 2207 	sbfx	r2, r3, #8, #8
 800c314:	1bd2      	subs	r2, r2, r7
 800c316:	fb1e 4402 	smlabb	r4, lr, r2, r4
 800c31a:	f343 4207 	sbfx	r2, r3, #16, #8
 800c31e:	ebc7 6323 	rsb	r3, r7, r3, asr #24
 800c322:	1bd2      	subs	r2, r2, r7
 800c324:	fb18 0002 	smlabb	r0, r8, r2, r0
 800c328:	88f2      	ldrh	r2, [r6, #6]
 800c32a:	fb12 1103 	smlabb	r1, r2, r3, r1
 800c32e:	f106 0308 	add.w	r3, r6, #8
 800c332:	9e02      	ldr	r6, [sp, #8]
 800c334:	9304      	str	r3, [sp, #16]
 800c336:	f9b6 7000 	ldrsh.w	r7, [r6]
 800c33a:	2f15      	cmp	r7, #21
 800c33c:	f73f af26 	bgt.w	800c18c <st_sssa8_ch_convolve_dw+0x454>
 800c340:	2f00      	cmp	r7, #0
 800c342:	f340 80bf 	ble.w	800c4c4 <st_sssa8_ch_convolve_dw+0x78c>
 800c346:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800c348:	006d      	lsls	r5, r5, #1
 800c34a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c34c:	3602      	adds	r6, #2
 800c34e:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800c352:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c356:	fb55 2503 	smmla	r5, r5, r3, r2
 800c35a:	fa45 f307 	asr.w	r3, r5, r7
 800c35e:	f303 0307 	ssat	r3, #8, r3
 800c362:	9d03      	ldr	r5, [sp, #12]
 800c364:	f805 3b01 	strb.w	r3, [r5], #1
 800c368:	f9b6 7000 	ldrsh.w	r7, [r6]
 800c36c:	2f15      	cmp	r7, #21
 800c36e:	f73f af28 	bgt.w	800c1c2 <st_sssa8_ch_convolve_dw+0x48a>
 800c372:	2f00      	cmp	r7, #0
 800c374:	f340 80e2 	ble.w	800c53c <st_sssa8_ch_convolve_dw+0x804>
 800c378:	9b07      	ldr	r3, [sp, #28]
 800c37a:	0064      	lsls	r4, r4, #1
 800c37c:	9a06      	ldr	r2, [sp, #24]
 800c37e:	9e02      	ldr	r6, [sp, #8]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	6812      	ldr	r2, [r2, #0]
 800c384:	3604      	adds	r6, #4
 800c386:	fb54 2403 	smmla	r4, r4, r3, r2
 800c38a:	fa44 f307 	asr.w	r3, r4, r7
 800c38e:	f303 0307 	ssat	r3, #8, r3
 800c392:	702b      	strb	r3, [r5, #0]
 800c394:	f9b6 6000 	ldrsh.w	r6, [r6]
 800c398:	9b03      	ldr	r3, [sp, #12]
 800c39a:	2e15      	cmp	r6, #21
 800c39c:	f103 0402 	add.w	r4, r3, #2
 800c3a0:	f73f af29 	bgt.w	800c1f6 <st_sssa8_ch_convolve_dw+0x4be>
 800c3a4:	2e00      	cmp	r6, #0
 800c3a6:	f340 80a3 	ble.w	800c4f0 <st_sssa8_ch_convolve_dw+0x7b8>
 800c3aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3ac:	0040      	lsls	r0, r0, #1
 800c3ae:	9a08      	ldr	r2, [sp, #32]
 800c3b0:	9d02      	ldr	r5, [sp, #8]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	6812      	ldr	r2, [r2, #0]
 800c3b6:	3506      	adds	r5, #6
 800c3b8:	fb50 2003 	smmla	r0, r0, r3, r2
 800c3bc:	fa40 f306 	asr.w	r3, r0, r6
 800c3c0:	f303 0307 	ssat	r3, #8, r3
 800c3c4:	7023      	strb	r3, [r4, #0]
 800c3c6:	f9b5 4000 	ldrsh.w	r4, [r5]
 800c3ca:	9b03      	ldr	r3, [sp, #12]
 800c3cc:	2c15      	cmp	r4, #21
 800c3ce:	f103 0003 	add.w	r0, r3, #3
 800c3d2:	f73f af2a 	bgt.w	800c22a <st_sssa8_ch_convolve_dw+0x4f2>
 800c3d6:	2c00      	cmp	r4, #0
 800c3d8:	f340 809f 	ble.w	800c51a <st_sssa8_ch_convolve_dw+0x7e2>
 800c3dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3de:	0049      	lsls	r1, r1, #1
 800c3e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	6812      	ldr	r2, [r2, #0]
 800c3e6:	fb51 2103 	smmla	r1, r1, r3, r2
 800c3ea:	fa41 f304 	asr.w	r3, r1, r4
 800c3ee:	f303 0307 	ssat	r3, #8, r3
 800c3f2:	7003      	strb	r3, [r0, #0]
 800c3f4:	e72a      	b.n	800c24c <st_sssa8_ch_convolve_dw+0x514>
 800c3f6:	9b06      	ldr	r3, [sp, #24]
 800c3f8:	4419      	add	r1, r3
 800c3fa:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	; 0x88
 800c3fe:	fb03 2501 	mla	r5, r3, r1, r2
 800c402:	2b00      	cmp	r3, #0
 800c404:	f43f ae35 	beq.w	800c072 <st_sssa8_ch_convolve_dw+0x33a>
 800c408:	f1b9 0f00 	cmp.w	r9, #0
 800c40c:	f43f ae31 	beq.w	800c072 <st_sssa8_ch_convolve_dw+0x33a>
 800c410:	46c4      	mov	ip, r8
 800c412:	4642      	mov	r2, r8
 800c414:	ee07 0a90 	vmov	s15, r0
 800c418:	f8cd 8020 	str.w	r8, [sp, #32]
 800c41c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c420:	eb05 0e03 	add.w	lr, r5, r3
 800c424:	f8dd a0bc 	ldr.w	sl, [sp, #188]	; 0xbc
 800c428:	9830      	ldr	r0, [sp, #192]	; 0xc0
 800c42a:	9402      	str	r4, [sp, #8]
 800c42c:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	; 0xc8
 800c430:	3501      	adds	r5, #1
 800c432:	4614      	mov	r4, r2
 800c434:	42aa      	cmp	r2, r5
 800c436:	f105 31ff 	add.w	r1, r5, #4294967295
 800c43a:	444a      	add	r2, r9
 800c43c:	bf34      	ite	cc
 800c43e:	2300      	movcc	r3, #0
 800c440:	2301      	movcs	r3, #1
 800c442:	428a      	cmp	r2, r1
 800c444:	bf98      	it	ls
 800c446:	f043 0301 	orrls.w	r3, r3, #1
 800c44a:	b373      	cbz	r3, 800c4aa <st_sssa8_ch_convolve_dw+0x772>
 800c44c:	f1ba 0f07 	cmp.w	sl, #7
 800c450:	d92b      	bls.n	800c4aa <st_sssa8_ch_convolve_dw+0x772>
 800c452:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c456:	2100      	movs	r1, #0
 800c458:	eb00 060c 	add.w	r6, r0, ip
 800c45c:	f363 0107 	bfi	r1, r3, #0, #8
 800c460:	f363 210f 	bfi	r1, r3, #8, #8
 800c464:	f363 4117 	bfi	r1, r3, #16, #8
 800c468:	f363 611f 	bfi	r1, r3, #24, #8
 800c46c:	4663      	mov	r3, ip
 800c46e:	f843 1b04 	str.w	r1, [r3], #4
 800c472:	42b3      	cmp	r3, r6
 800c474:	d1fb      	bne.n	800c46e <st_sssa8_ch_convolve_dw+0x736>
 800c476:	45b9      	cmp	r9, r7
 800c478:	eb04 0307 	add.w	r3, r4, r7
 800c47c:	d00c      	beq.n	800c498 <st_sssa8_ch_convolve_dw+0x760>
 800c47e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c482:	55e1      	strb	r1, [r4, r7]
 800c484:	f1b8 0f00 	cmp.w	r8, #0
 800c488:	d006      	beq.n	800c498 <st_sssa8_ch_convolve_dw+0x760>
 800c48a:	f1b8 0f01 	cmp.w	r8, #1
 800c48e:	7059      	strb	r1, [r3, #1]
 800c490:	d002      	beq.n	800c498 <st_sssa8_ch_convolve_dw+0x760>
 800c492:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c496:	7099      	strb	r1, [r3, #2]
 800c498:	45ae      	cmp	lr, r5
 800c49a:	44cc      	add	ip, r9
 800c49c:	d1c8      	bne.n	800c430 <st_sssa8_ch_convolve_dw+0x6f8>
 800c49e:	9c02      	ldr	r4, [sp, #8]
 800c4a0:	ee17 0a90 	vmov	r0, s15
 800c4a4:	e9dd 8a08 	ldrd	r8, sl, [sp, #32]
 800c4a8:	e5e3      	b.n	800c072 <st_sssa8_ch_convolve_dw+0x33a>
 800c4aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c4ae:	f804 3b01 	strb.w	r3, [r4], #1
 800c4b2:	4294      	cmp	r4, r2
 800c4b4:	d0f0      	beq.n	800c498 <st_sssa8_ch_convolve_dw+0x760>
 800c4b6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c4ba:	f804 3b01 	strb.w	r3, [r4], #1
 800c4be:	4294      	cmp	r4, r2
 800c4c0:	d1f3      	bne.n	800c4aa <st_sssa8_ch_convolve_dw+0x772>
 800c4c2:	e7e9      	b.n	800c498 <st_sssa8_ch_convolve_dw+0x760>
 800c4c4:	f1c7 0201 	rsb	r2, r7, #1
 800c4c8:	3602      	adds	r6, #2
 800c4ca:	fa05 f202 	lsl.w	r2, r5, r2
 800c4ce:	f302 021f 	ssat	r2, #32, r2
 800c4d2:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800c4d4:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800c4d8:	fb52 f213 	smmulr	r2, r2, r3
 800c4dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4de:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800c4e2:	4413      	add	r3, r2
 800c4e4:	f303 0307 	ssat	r3, #8, r3
 800c4e8:	9d03      	ldr	r5, [sp, #12]
 800c4ea:	f805 3b01 	strb.w	r3, [r5], #1
 800c4ee:	e663      	b.n	800c1b8 <st_sssa8_ch_convolve_dw+0x480>
 800c4f0:	f1c6 0201 	rsb	r2, r6, #1
 800c4f4:	9b02      	ldr	r3, [sp, #8]
 800c4f6:	fa00 f202 	lsl.w	r2, r0, r2
 800c4fa:	1d9d      	adds	r5, r3, #6
 800c4fc:	f302 021f 	ssat	r2, #32, r2
 800c500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	fb52 f213 	smmulr	r2, r2, r3
 800c508:	9b08      	ldr	r3, [sp, #32]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	4413      	add	r3, r2
 800c50e:	f303 0307 	ssat	r3, #8, r3
 800c512:	7023      	strb	r3, [r4, #0]
 800c514:	9b03      	ldr	r3, [sp, #12]
 800c516:	1cd8      	adds	r0, r3, #3
 800c518:	e682      	b.n	800c220 <st_sssa8_ch_convolve_dw+0x4e8>
 800c51a:	f1c4 0401 	rsb	r4, r4, #1
 800c51e:	fa01 f204 	lsl.w	r2, r1, r4
 800c522:	f302 021f 	ssat	r2, #32, r2
 800c526:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	fb52 f213 	smmulr	r2, r2, r3
 800c52e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	4413      	add	r3, r2
 800c534:	f303 0307 	ssat	r3, #8, r3
 800c538:	7003      	strb	r3, [r0, #0]
 800c53a:	e687      	b.n	800c24c <st_sssa8_ch_convolve_dw+0x514>
 800c53c:	f1c7 0201 	rsb	r2, r7, #1
 800c540:	9b02      	ldr	r3, [sp, #8]
 800c542:	fa04 f202 	lsl.w	r2, r4, r2
 800c546:	1d1e      	adds	r6, r3, #4
 800c548:	f302 021f 	ssat	r2, #32, r2
 800c54c:	9b07      	ldr	r3, [sp, #28]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	fb52 f213 	smmulr	r2, r2, r3
 800c554:	9b06      	ldr	r3, [sp, #24]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	4413      	add	r3, r2
 800c55a:	f303 0307 	ssat	r3, #8, r3
 800c55e:	702b      	strb	r3, [r5, #0]
 800c560:	9b03      	ldr	r3, [sp, #12]
 800c562:	1c9c      	adds	r4, r3, #2
 800c564:	e642      	b.n	800c1ec <st_sssa8_ch_convolve_dw+0x4b4>
 800c566:	9a57      	ldr	r2, [sp, #348]	; 0x15c
 800c568:	2a00      	cmp	r2, #0
 800c56a:	f000 82b6 	beq.w	800cada <st_sssa8_ch_convolve_dw+0xda2>
 800c56e:	3a01      	subs	r2, #1
 800c570:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800c572:	9257      	str	r2, [sp, #348]	; 0x15c
 800c574:	2801      	cmp	r0, #1
 800c576:	f8bd 217c 	ldrh.w	r2, [sp, #380]	; 0x17c
 800c57a:	f8ad 217e 	strh.w	r2, [sp, #382]	; 0x17e
 800c57e:	f47f ad33 	bne.w	800bfe8 <st_sssa8_ch_convolve_dw+0x2b0>
 800c582:	2a01      	cmp	r2, #1
 800c584:	f000 82b3 	beq.w	800caee <st_sssa8_ch_convolve_dw+0xdb6>
 800c588:	b29b      	uxth	r3, r3
 800c58a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800c58c:	f9bd 5094 	ldrsh.w	r5, [sp, #148]	; 0x94
 800c590:	9328      	str	r3, [sp, #160]	; 0xa0
 800c592:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c594:	429f      	cmp	r7, r3
 800c596:	f77f ad7d 	ble.w	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800c59a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c59c:	461c      	mov	r4, r3
 800c59e:	f8cd b008 	str.w	fp, [sp, #8]
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	46b3      	mov	fp, r6
 800c5a6:	f8cd a00c 	str.w	sl, [sp, #12]
 800c5aa:	f8dd 808c 	ldr.w	r8, [sp, #140]	; 0x8c
 800c5ae:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800c5b2:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800c5b4:	f8dd a10c 	ldr.w	sl, [sp, #268]	; 0x10c
 800c5b8:	3401      	adds	r4, #1
 800c5ba:	fb00 5009 	mla	r0, r0, r9, r5
 800c5be:	4659      	mov	r1, fp
 800c5c0:	4652      	mov	r2, sl
 800c5c2:	b224      	sxth	r4, r4
 800c5c4:	fb06 8000 	mla	r0, r6, r0, r8
 800c5c8:	f005 ffc0 	bl	801254c <st_int8_copy>
 800c5cc:	44d3      	add	fp, sl
 800c5ce:	42a7      	cmp	r7, r4
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	dcf1      	bgt.n	800c5b8 <st_sssa8_ch_convolve_dw+0x880>
 800c5d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800c5d6:	e9dd ba02 	ldrd	fp, sl, [sp, #8]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	f43f ad5e 	beq.w	800c09c <st_sssa8_ch_convolve_dw+0x364>
 800c5e0:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	f000 8356 	beq.w	800cc94 <st_sssa8_ch_convolve_dw+0xf5c>
 800c5e8:	ee18 3a10 	vmov	r3, s16
 800c5ec:	9a83      	ldr	r2, [sp, #524]	; 0x20c
 800c5ee:	9d86      	ldr	r5, [sp, #536]	; 0x218
 800c5f0:	f04f 0900 	mov.w	r9, #0
 800c5f4:	b21b      	sxth	r3, r3
 800c5f6:	9203      	str	r2, [sp, #12]
 800c5f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c5fa:	9308      	str	r3, [sp, #32]
 800c5fc:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 800c5fe:	992b      	ldr	r1, [sp, #172]	; 0xac
 800c600:	f103 0610 	add.w	r6, r3, #16
 800c604:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c606:	9202      	str	r2, [sp, #8]
 800c608:	3348      	adds	r3, #72	; 0x48
 800c60a:	9504      	str	r5, [sp, #16]
 800c60c:	f8cd a01c 	str.w	sl, [sp, #28]
 800c610:	e081      	b.n	800c716 <st_sssa8_ch_convolve_dw+0x9de>
 800c612:	f1a2 0a02 	sub.w	sl, r2, #2
 800c616:	2001      	movs	r0, #1
 800c618:	9f04      	ldr	r7, [sp, #16]
 800c61a:	3a01      	subs	r2, #1
 800c61c:	fa00 fa0a 	lsl.w	sl, r0, sl
 800c620:	f8dd e008 	ldr.w	lr, [sp, #8]
 800c624:	f857 0b04 	ldr.w	r0, [r7], #4
 800c628:	f101 0802 	add.w	r8, r1, #2
 800c62c:	fb5c ac00 	smmla	ip, ip, r0, sl
 800c630:	fa4c f202 	asr.w	r2, ip, r2
 800c634:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c638:	4402      	add	r2, r0
 800c63a:	f302 0207 	ssat	r2, #8, r2
 800c63e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c642:	f80c 2b01 	strb.w	r2, [ip], #1
 800c646:	f9b8 2000 	ldrsh.w	r2, [r8]
 800c64a:	2a15      	cmp	r2, #21
 800c64c:	f340 814d 	ble.w	800c8ea <st_sssa8_ch_convolve_dw+0xbb2>
 800c650:	6838      	ldr	r0, [r7, #0]
 800c652:	2501      	movs	r5, #1
 800c654:	1e97      	subs	r7, r2, #2
 800c656:	3a01      	subs	r2, #1
 800c658:	f8de e000 	ldr.w	lr, [lr]
 800c65c:	fa05 f707 	lsl.w	r7, r5, r7
 800c660:	9d04      	ldr	r5, [sp, #16]
 800c662:	fb54 7400 	smmla	r4, r4, r0, r7
 800c666:	4114      	asrs	r4, r2
 800c668:	9a02      	ldr	r2, [sp, #8]
 800c66a:	f105 0808 	add.w	r8, r5, #8
 800c66e:	1d08      	adds	r0, r1, #4
 800c670:	44a6      	add	lr, r4
 800c672:	f102 0408 	add.w	r4, r2, #8
 800c676:	f30e 0e07 	ssat	lr, #8, lr
 800c67a:	9a03      	ldr	r2, [sp, #12]
 800c67c:	f88c e000 	strb.w	lr, [ip]
 800c680:	f102 0c02 	add.w	ip, r2, #2
 800c684:	f9b0 2000 	ldrsh.w	r2, [r0]
 800c688:	2a15      	cmp	r2, #21
 800c68a:	f340 814c 	ble.w	800c926 <st_sssa8_ch_convolve_dw+0xbee>
 800c68e:	f8d4 e000 	ldr.w	lr, [r4]
 800c692:	2501      	movs	r5, #1
 800c694:	1e94      	subs	r4, r2, #2
 800c696:	3a01      	subs	r2, #1
 800c698:	f8d8 0000 	ldr.w	r0, [r8]
 800c69c:	fa05 f404 	lsl.w	r4, r5, r4
 800c6a0:	9d04      	ldr	r5, [sp, #16]
 800c6a2:	f105 070c 	add.w	r7, r5, #12
 800c6a6:	9d05      	ldr	r5, [sp, #20]
 800c6a8:	fb55 4000 	smmla	r0, r5, r0, r4
 800c6ac:	fa40 f202 	asr.w	r2, r0, r2
 800c6b0:	1d88      	adds	r0, r1, #6
 800c6b2:	4496      	add	lr, r2
 800c6b4:	9a02      	ldr	r2, [sp, #8]
 800c6b6:	f102 040c 	add.w	r4, r2, #12
 800c6ba:	f30e 0e07 	ssat	lr, #8, lr
 800c6be:	9a03      	ldr	r2, [sp, #12]
 800c6c0:	f88c e000 	strb.w	lr, [ip]
 800c6c4:	f102 0c03 	add.w	ip, r2, #3
 800c6c8:	f9b0 2000 	ldrsh.w	r2, [r0]
 800c6cc:	2a15      	cmp	r2, #21
 800c6ce:	f340 8148 	ble.w	800c962 <st_sssa8_ch_convolve_dw+0xc2a>
 800c6d2:	6838      	ldr	r0, [r7, #0]
 800c6d4:	2501      	movs	r5, #1
 800c6d6:	6827      	ldr	r7, [r4, #0]
 800c6d8:	1e94      	subs	r4, r2, #2
 800c6da:	3a01      	subs	r2, #1
 800c6dc:	fa05 f404 	lsl.w	r4, r5, r4
 800c6e0:	9d06      	ldr	r5, [sp, #24]
 800c6e2:	fb55 4000 	smmla	r0, r5, r0, r4
 800c6e6:	4110      	asrs	r0, r2
 800c6e8:	4438      	add	r0, r7
 800c6ea:	f300 0007 	ssat	r0, #8, r0
 800c6ee:	f88c 0000 	strb.w	r0, [ip]
 800c6f2:	9a04      	ldr	r2, [sp, #16]
 800c6f4:	3610      	adds	r6, #16
 800c6f6:	3348      	adds	r3, #72	; 0x48
 800c6f8:	f109 0904 	add.w	r9, r9, #4
 800c6fc:	3210      	adds	r2, #16
 800c6fe:	3108      	adds	r1, #8
 800c700:	9204      	str	r2, [sp, #16]
 800c702:	9a03      	ldr	r2, [sp, #12]
 800c704:	3204      	adds	r2, #4
 800c706:	9203      	str	r2, [sp, #12]
 800c708:	9a02      	ldr	r2, [sp, #8]
 800c70a:	3210      	adds	r2, #16
 800c70c:	9202      	str	r2, [sp, #8]
 800c70e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c710:	42b2      	cmp	r2, r6
 800c712:	f000 818b 	beq.w	800ca2c <st_sssa8_ch_convolve_dw+0xcf4>
 800c716:	9a07      	ldr	r2, [sp, #28]
 800c718:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c71a:	444a      	add	r2, r9
 800c71c:	f856 4c10 	ldr.w	r4, [r6, #-16]
 800c720:	f850 7009 	ldr.w	r7, [r0, r9]
 800c724:	f850 c002 	ldr.w	ip, [r0, r2]
 800c728:	4abf      	ldr	r2, [pc, #764]	; (800ca28 <st_sssa8_ch_convolve_dw+0xcf0>)
 800c72a:	fa1f fe87 	uxth.w	lr, r7
 800c72e:	f853 0c48 	ldr.w	r0, [r3, #-72]
 800c732:	ea0c 0202 	and.w	r2, ip, r2
 800c736:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 800c73a:	fa2b fc8e 	sxtab16	ip, fp, lr
 800c73e:	ea42 4217 	orr.w	r2, r2, r7, lsr #16
 800c742:	fb20 4c0c 	smlad	ip, r0, ip, r4
 800c746:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
 800c74a:	f853 0c44 	ldr.w	r0, [r3, #-68]
 800c74e:	f856 4c0c 	ldr.w	r4, [r6, #-12]
 800c752:	fb20 4e0e 	smlad	lr, r0, lr, r4
 800c756:	f853 0c40 	ldr.w	r0, [r3, #-64]
 800c75a:	f856 4c08 	ldr.w	r4, [r6, #-8]
 800c75e:	fa2b f782 	sxtab16	r7, fp, r2
 800c762:	fb20 4007 	smlad	r0, r0, r7, r4
 800c766:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
 800c76a:	f853 7c3c 	ldr.w	r7, [r3, #-60]
 800c76e:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800c772:	fb27 4702 	smlad	r7, r7, r2, r4
 800c776:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800c778:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c77a:	f854 4009 	ldr.w	r4, [r4, r9]
 800c77e:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 800ca28 <st_sssa8_ch_convolve_dw+0xcf0>
 800c782:	f852 2009 	ldr.w	r2, [r2, r9]
 800c786:	ea04 0808 	and.w	r8, r4, r8
 800c78a:	f853 5c38 	ldr.w	r5, [r3, #-56]
 800c78e:	ea48 4812 	orr.w	r8, r8, r2, lsr #16
 800c792:	b292      	uxth	r2, r2
 800c794:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c798:	fa2b f482 	sxtab16	r4, fp, r2
 800c79c:	fb25 cc04 	smlad	ip, r5, r4, ip
 800c7a0:	fa2b f492 	sxtab16	r4, fp, r2, ror #8
 800c7a4:	f853 2c34 	ldr.w	r2, [r3, #-52]
 800c7a8:	fb22 e404 	smlad	r4, r2, r4, lr
 800c7ac:	f853 5c30 	ldr.w	r5, [r3, #-48]
 800c7b0:	fa2b f288 	sxtab16	r2, fp, r8
 800c7b4:	fb25 0002 	smlad	r0, r5, r2, r0
 800c7b8:	fa2b f898 	sxtab16	r8, fp, r8, ror #8
 800c7bc:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 800c7c0:	fb22 7708 	smlad	r7, r2, r8, r7
 800c7c4:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800c7c6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c7c8:	f855 e009 	ldr.w	lr, [r5, r9]
 800c7cc:	f8df a258 	ldr.w	sl, [pc, #600]	; 800ca28 <st_sssa8_ch_convolve_dw+0xcf0>
 800c7d0:	f852 2009 	ldr.w	r2, [r2, r9]
 800c7d4:	ea0e 0a0a 	and.w	sl, lr, sl
 800c7d8:	f853 5c28 	ldr.w	r5, [r3, #-40]
 800c7dc:	ea4a 4a12 	orr.w	sl, sl, r2, lsr #16
 800c7e0:	b292      	uxth	r2, r2
 800c7e2:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800c7e6:	fa2b fe82 	sxtab16	lr, fp, r2
 800c7ea:	fb25 cc0e 	smlad	ip, r5, lr, ip
 800c7ee:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
 800c7f2:	f853 5c24 	ldr.w	r5, [r3, #-36]
 800c7f6:	fb25 4402 	smlad	r4, r5, r2, r4
 800c7fa:	f853 5c20 	ldr.w	r5, [r3, #-32]
 800c7fe:	fa2b f28a 	sxtab16	r2, fp, sl
 800c802:	fb25 0002 	smlad	r0, r5, r2, r0
 800c806:	fa2b fa9a 	sxtab16	sl, fp, sl, ror #8
 800c80a:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 800c80e:	fb22 770a 	smlad	r7, r2, sl, r7
 800c812:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800c814:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c816:	f855 8009 	ldr.w	r8, [r5, r9]
 800c81a:	f8df e20c 	ldr.w	lr, [pc, #524]	; 800ca28 <st_sssa8_ch_convolve_dw+0xcf0>
 800c81e:	f852 2009 	ldr.w	r2, [r2, r9]
 800c822:	ea08 0e0e 	and.w	lr, r8, lr
 800c826:	f853 5c18 	ldr.w	r5, [r3, #-24]
 800c82a:	ea4e 4e12 	orr.w	lr, lr, r2, lsr #16
 800c82e:	b292      	uxth	r2, r2
 800c830:	ea42 4208 	orr.w	r2, r2, r8, lsl #16
 800c834:	fa2b f882 	sxtab16	r8, fp, r2
 800c838:	fb25 cc08 	smlad	ip, r5, r8, ip
 800c83c:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
 800c840:	f853 5c14 	ldr.w	r5, [r3, #-20]
 800c844:	fb25 4402 	smlad	r4, r5, r2, r4
 800c848:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800c84c:	fa2b f28e 	sxtab16	r2, fp, lr
 800c850:	fb25 0002 	smlad	r0, r5, r2, r0
 800c854:	fa2b fe9e 	sxtab16	lr, fp, lr, ror #8
 800c858:	f853 2c0c 	ldr.w	r2, [r3, #-12]
 800c85c:	fb22 720e 	smlad	r2, r2, lr, r7
 800c860:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800c862:	f833 8c08 	ldrh.w	r8, [r3, #-8]
 800c866:	f855 7009 	ldr.w	r7, [r5, r9]
 800c86a:	9d08      	ldr	r5, [sp, #32]
 800c86c:	fa4f fe87 	sxtb.w	lr, r7
 800c870:	f833 ac06 	ldrh.w	sl, [r3, #-6]
 800c874:	ebae 0e05 	sub.w	lr, lr, r5
 800c878:	fb18 cc0e 	smlabb	ip, r8, lr, ip
 800c87c:	f347 2e07 	sbfx	lr, r7, #8, #8
 800c880:	ebae 0e05 	sub.w	lr, lr, r5
 800c884:	fb1a 440e 	smlabb	r4, sl, lr, r4
 800c888:	f347 4e07 	sbfx	lr, r7, #16, #8
 800c88c:	ebc5 6727 	rsb	r7, r5, r7, asr #24
 800c890:	ebae 0e05 	sub.w	lr, lr, r5
 800c894:	f833 5c04 	ldrh.w	r5, [r3, #-4]
 800c898:	fb15 000e 	smlabb	r0, r5, lr, r0
 800c89c:	9005      	str	r0, [sp, #20]
 800c89e:	f833 0c02 	ldrh.w	r0, [r3, #-2]
 800c8a2:	fb10 2207 	smlabb	r2, r0, r7, r2
 800c8a6:	9206      	str	r2, [sp, #24]
 800c8a8:	f9b1 2000 	ldrsh.w	r2, [r1]
 800c8ac:	2a15      	cmp	r2, #21
 800c8ae:	f73f aeb0 	bgt.w	800c612 <st_sssa8_ch_convolve_dw+0x8da>
 800c8b2:	2a00      	cmp	r2, #0
 800c8b4:	dd64      	ble.n	800c980 <st_sssa8_ch_convolve_dw+0xc48>
 800c8b6:	9f04      	ldr	r7, [sp, #16]
 800c8b8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800c8bc:	f8dd e008 	ldr.w	lr, [sp, #8]
 800c8c0:	f101 0802 	add.w	r8, r1, #2
 800c8c4:	f857 0b04 	ldr.w	r0, [r7], #4
 800c8c8:	f85e ab04 	ldr.w	sl, [lr], #4
 800c8cc:	fb5c ac00 	smmla	ip, ip, r0, sl
 800c8d0:	fa4c f202 	asr.w	r2, ip, r2
 800c8d4:	f302 0207 	ssat	r2, #8, r2
 800c8d8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c8dc:	f80c 2b01 	strb.w	r2, [ip], #1
 800c8e0:	f9b8 2000 	ldrsh.w	r2, [r8]
 800c8e4:	2a15      	cmp	r2, #21
 800c8e6:	f73f aeb3 	bgt.w	800c650 <st_sssa8_ch_convolve_dw+0x918>
 800c8ea:	2a00      	cmp	r2, #0
 800c8ec:	f340 8083 	ble.w	800c9f6 <st_sssa8_ch_convolve_dw+0xcbe>
 800c8f0:	6838      	ldr	r0, [r7, #0]
 800c8f2:	0064      	lsls	r4, r4, #1
 800c8f4:	f8de 7000 	ldr.w	r7, [lr]
 800c8f8:	9d04      	ldr	r5, [sp, #16]
 800c8fa:	fb54 7400 	smmla	r4, r4, r0, r7
 800c8fe:	9802      	ldr	r0, [sp, #8]
 800c900:	fa44 f202 	asr.w	r2, r4, r2
 800c904:	f105 0808 	add.w	r8, r5, #8
 800c908:	f100 0408 	add.w	r4, r0, #8
 800c90c:	1d08      	adds	r0, r1, #4
 800c90e:	f302 0207 	ssat	r2, #8, r2
 800c912:	f88c 2000 	strb.w	r2, [ip]
 800c916:	9a03      	ldr	r2, [sp, #12]
 800c918:	f102 0c02 	add.w	ip, r2, #2
 800c91c:	f9b0 2000 	ldrsh.w	r2, [r0]
 800c920:	2a15      	cmp	r2, #21
 800c922:	f73f aeb4 	bgt.w	800c68e <st_sssa8_ch_convolve_dw+0x956>
 800c926:	2a00      	cmp	r2, #0
 800c928:	dd4a      	ble.n	800c9c0 <st_sssa8_ch_convolve_dw+0xc88>
 800c92a:	9805      	ldr	r0, [sp, #20]
 800c92c:	6824      	ldr	r4, [r4, #0]
 800c92e:	f8d8 e000 	ldr.w	lr, [r8]
 800c932:	0040      	lsls	r0, r0, #1
 800c934:	9d04      	ldr	r5, [sp, #16]
 800c936:	fb50 400e 	smmla	r0, r0, lr, r4
 800c93a:	fa40 f202 	asr.w	r2, r0, r2
 800c93e:	9802      	ldr	r0, [sp, #8]
 800c940:	f105 070c 	add.w	r7, r5, #12
 800c944:	f100 040c 	add.w	r4, r0, #12
 800c948:	1d88      	adds	r0, r1, #6
 800c94a:	f302 0207 	ssat	r2, #8, r2
 800c94e:	f88c 2000 	strb.w	r2, [ip]
 800c952:	9a03      	ldr	r2, [sp, #12]
 800c954:	f102 0c03 	add.w	ip, r2, #3
 800c958:	f9b0 2000 	ldrsh.w	r2, [r0]
 800c95c:	2a15      	cmp	r2, #21
 800c95e:	f73f aeb8 	bgt.w	800c6d2 <st_sssa8_ch_convolve_dw+0x99a>
 800c962:	2a00      	cmp	r2, #0
 800c964:	dd1c      	ble.n	800c9a0 <st_sssa8_ch_convolve_dw+0xc68>
 800c966:	9806      	ldr	r0, [sp, #24]
 800c968:	683f      	ldr	r7, [r7, #0]
 800c96a:	6824      	ldr	r4, [r4, #0]
 800c96c:	0040      	lsls	r0, r0, #1
 800c96e:	fb50 4007 	smmla	r0, r0, r7, r4
 800c972:	fa40 f202 	asr.w	r2, r0, r2
 800c976:	f302 0207 	ssat	r2, #8, r2
 800c97a:	f88c 2000 	strb.w	r2, [ip]
 800c97e:	e6b8      	b.n	800c6f2 <st_sssa8_ch_convolve_dw+0x9ba>
 800c980:	f1c2 0201 	rsb	r2, r2, #1
 800c984:	f101 0802 	add.w	r8, r1, #2
 800c988:	fa0c f202 	lsl.w	r2, ip, r2
 800c98c:	f302 021f 	ssat	r2, #32, r2
 800c990:	9f04      	ldr	r7, [sp, #16]
 800c992:	f857 0b04 	ldr.w	r0, [r7], #4
 800c996:	fb52 f210 	smmulr	r2, r2, r0
 800c99a:	f8dd e008 	ldr.w	lr, [sp, #8]
 800c99e:	e649      	b.n	800c634 <st_sssa8_ch_convolve_dw+0x8fc>
 800c9a0:	f1c2 0201 	rsb	r2, r2, #1
 800c9a4:	9806      	ldr	r0, [sp, #24]
 800c9a6:	4090      	lsls	r0, r2
 800c9a8:	f300 021f 	ssat	r2, #32, r0
 800c9ac:	6838      	ldr	r0, [r7, #0]
 800c9ae:	fb52 f210 	smmulr	r2, r2, r0
 800c9b2:	6820      	ldr	r0, [r4, #0]
 800c9b4:	4402      	add	r2, r0
 800c9b6:	f302 0207 	ssat	r2, #8, r2
 800c9ba:	f88c 2000 	strb.w	r2, [ip]
 800c9be:	e698      	b.n	800c6f2 <st_sssa8_ch_convolve_dw+0x9ba>
 800c9c0:	f1c2 0201 	rsb	r2, r2, #1
 800c9c4:	9805      	ldr	r0, [sp, #20]
 800c9c6:	4090      	lsls	r0, r2
 800c9c8:	4602      	mov	r2, r0
 800c9ca:	1d88      	adds	r0, r1, #6
 800c9cc:	f302 021f 	ssat	r2, #32, r2
 800c9d0:	9d04      	ldr	r5, [sp, #16]
 800c9d2:	f8d8 e000 	ldr.w	lr, [r8]
 800c9d6:	f105 070c 	add.w	r7, r5, #12
 800c9da:	fb52 f21e 	smmulr	r2, r2, lr
 800c9de:	6824      	ldr	r4, [r4, #0]
 800c9e0:	4422      	add	r2, r4
 800c9e2:	9c02      	ldr	r4, [sp, #8]
 800c9e4:	340c      	adds	r4, #12
 800c9e6:	f302 0207 	ssat	r2, #8, r2
 800c9ea:	f88c 2000 	strb.w	r2, [ip]
 800c9ee:	9a03      	ldr	r2, [sp, #12]
 800c9f0:	f102 0c03 	add.w	ip, r2, #3
 800c9f4:	e668      	b.n	800c6c8 <st_sssa8_ch_convolve_dw+0x990>
 800c9f6:	f1c2 0201 	rsb	r2, r2, #1
 800c9fa:	1d08      	adds	r0, r1, #4
 800c9fc:	4094      	lsls	r4, r2
 800c9fe:	f304 021f 	ssat	r2, #32, r4
 800ca02:	9d04      	ldr	r5, [sp, #16]
 800ca04:	683c      	ldr	r4, [r7, #0]
 800ca06:	f105 0808 	add.w	r8, r5, #8
 800ca0a:	fb52 f214 	smmulr	r2, r2, r4
 800ca0e:	f8de 4000 	ldr.w	r4, [lr]
 800ca12:	4422      	add	r2, r4
 800ca14:	9c02      	ldr	r4, [sp, #8]
 800ca16:	3408      	adds	r4, #8
 800ca18:	f302 0207 	ssat	r2, #8, r2
 800ca1c:	f88c 2000 	strb.w	r2, [ip]
 800ca20:	9a03      	ldr	r2, [sp, #12]
 800ca22:	f102 0c02 	add.w	ip, r2, #2
 800ca26:	e62d      	b.n	800c684 <st_sssa8_ch_convolve_dw+0x94c>
 800ca28:	ffff0000 	.word	0xffff0000
 800ca2c:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800ca2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ca30:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ca34:	4413      	add	r3, r2
 800ca36:	9383      	str	r3, [sp, #524]	; 0x20c
 800ca38:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800ca3a:	9304      	str	r3, [sp, #16]
 800ca3c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	f43f ac2d 	beq.w	800c29e <st_sssa8_ch_convolve_dw+0x566>
 800ca44:	9f44      	ldr	r7, [sp, #272]	; 0x110
 800ca46:	e9dd 8c47 	ldrd	r8, ip, [sp, #284]	; 0x11c
 800ca4a:	e9dd 3445 	ldrd	r3, r4, [sp, #276]	; 0x114
 800ca4e:	f1a3 0902 	sub.w	r9, r3, #2
 800ca52:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ca54:	9904      	ldr	r1, [sp, #16]
 800ca56:	4423      	add	r3, r4
 800ca58:	f8cd b00c 	str.w	fp, [sp, #12]
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	9302      	str	r3, [sp, #8]
 800ca60:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800ca62:	f103 0e01 	add.w	lr, r3, #1
 800ca66:	ee18 3a10 	vmov	r3, s16
 800ca6a:	b218      	sxth	r0, r3
 800ca6c:	1c63      	adds	r3, r4, #1
 800ca6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ca70:	f858 6b04 	ldr.w	r6, [r8], #4
 800ca74:	1915      	adds	r5, r2, r4
 800ca76:	b29c      	uxth	r4, r3
 800ca78:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f000 8219 	beq.w	800ceb2 <st_sssa8_ch_convolve_dw+0x117a>
 800ca80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ca82:	18cb      	adds	r3, r1, r3
 800ca84:	f995 2000 	ldrsb.w	r2, [r5]
 800ca88:	4455      	add	r5, sl
 800ca8a:	f831 bb02 	ldrh.w	fp, [r1], #2
 800ca8e:	1a12      	subs	r2, r2, r0
 800ca90:	4299      	cmp	r1, r3
 800ca92:	fb1b 6602 	smlabb	r6, fp, r2, r6
 800ca96:	d1f5      	bne.n	800ca84 <st_sssa8_ch_convolve_dw+0xd4c>
 800ca98:	f939 5f02 	ldrsh.w	r5, [r9, #2]!
 800ca9c:	2d15      	cmp	r5, #21
 800ca9e:	f340 80d1 	ble.w	800cc44 <st_sssa8_ch_convolve_dw+0xf0c>
 800caa2:	1ea9      	subs	r1, r5, #2
 800caa4:	2201      	movs	r2, #1
 800caa6:	3d01      	subs	r5, #1
 800caa8:	fa02 f101 	lsl.w	r1, r2, r1
 800caac:	683a      	ldr	r2, [r7, #0]
 800caae:	fb56 1202 	smmla	r2, r6, r2, r1
 800cab2:	fa42 f505 	asr.w	r5, r2, r5
 800cab6:	f8dc 2000 	ldr.w	r2, [ip]
 800caba:	442a      	add	r2, r5
 800cabc:	f302 0207 	ssat	r2, #8, r2
 800cac0:	f80e 2c01 	strb.w	r2, [lr, #-1]
 800cac4:	9a02      	ldr	r2, [sp, #8]
 800cac6:	3704      	adds	r7, #4
 800cac8:	f10c 0c04 	add.w	ip, ip, #4
 800cacc:	f10e 0e01 	add.w	lr, lr, #1
 800cad0:	4294      	cmp	r4, r2
 800cad2:	f000 80c6 	beq.w	800cc62 <st_sssa8_ch_convolve_dw+0xf2a>
 800cad6:	4619      	mov	r1, r3
 800cad8:	e7c8      	b.n	800ca6c <st_sssa8_ch_convolve_dw+0xd34>
 800cada:	9a58      	ldr	r2, [sp, #352]	; 0x160
 800cadc:	3a01      	subs	r2, #1
 800cade:	9258      	str	r2, [sp, #352]	; 0x160
 800cae0:	2201      	movs	r2, #1
 800cae2:	f8ad 217e 	strh.w	r2, [sp, #382]	; 0x17e
 800cae6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800cae8:	2a01      	cmp	r2, #1
 800caea:	f47f aa7d 	bne.w	800bfe8 <st_sssa8_ch_convolve_dw+0x2b0>
 800caee:	9810      	ldr	r0, [sp, #64]	; 0x40
 800caf0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800caf2:	4290      	cmp	r0, r2
 800caf4:	f340 81d9 	ble.w	800ceaa <st_sssa8_ch_convolve_dw+0x1172>
 800caf8:	b29b      	uxth	r3, r3
 800cafa:	9835      	ldr	r0, [sp, #212]	; 0xd4
 800cafc:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800cafe:	9328      	str	r3, [sp, #160]	; 0xa0
 800cb00:	fb01 0104 	mla	r1, r1, r4, r0
 800cb04:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800cb06:	1acd      	subs	r5, r1, r3
 800cb08:	f9bd 3094 	ldrsh.w	r3, [sp, #148]	; 0x94
 800cb0c:	42ab      	cmp	r3, r5
 800cb0e:	9304      	str	r3, [sp, #16]
 800cb10:	f6bf aac0 	bge.w	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800cb14:	f8cd b014 	str.w	fp, [sp, #20]
 800cb18:	4617      	mov	r7, r2
 800cb1a:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 800cb1e:	4690      	mov	r8, r2
 800cb20:	4613      	mov	r3, r2
 800cb22:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800cb24:	ee18 ba10 	vmov	fp, s16
 800cb28:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cb2a:	f8dd e010 	ldr.w	lr, [sp, #16]
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	fb03 f306 	mul.w	r3, r3, r6
 800cb34:	4674      	mov	r4, lr
 800cb36:	bfcc      	ite	gt
 800cb38:	2700      	movgt	r7, #0
 800cb3a:	2701      	movle	r7, #1
 800cb3c:	9303      	str	r3, [sp, #12]
 800cb3e:	ea47 77d8 	orr.w	r7, r7, r8, lsr #31
 800cb42:	9702      	str	r7, [sp, #8]
 800cb44:	0fe3      	lsrs	r3, r4, #31
 800cb46:	4652      	mov	r2, sl
 800cb48:	4649      	mov	r1, r9
 800cb4a:	4658      	mov	r0, fp
 800cb4c:	4576      	cmp	r6, lr
 800cb4e:	bfd8      	it	le
 800cb50:	f043 0301 	orrle.w	r3, r3, #1
 800cb54:	b91b      	cbnz	r3, 800cb5e <st_sssa8_ch_convolve_dw+0xe26>
 800cb56:	9b02      	ldr	r3, [sp, #8]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	f000 80ec 	beq.w	800cd36 <st_sssa8_ch_convolve_dw+0xffe>
 800cb5e:	f005 fc8d 	bl	801247c <st_int8_fill>
 800cb62:	3401      	adds	r4, #1
 800cb64:	44d1      	add	r9, sl
 800cb66:	b224      	sxth	r4, r4
 800cb68:	42ac      	cmp	r4, r5
 800cb6a:	46a6      	mov	lr, r4
 800cb6c:	dbea      	blt.n	800cb44 <st_sssa8_ch_convolve_dw+0xe0c>
 800cb6e:	f108 0801 	add.w	r8, r8, #1
 800cb72:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cb74:	fa0f f888 	sxth.w	r8, r8
 800cb78:	4542      	cmp	r2, r8
 800cb7a:	4643      	mov	r3, r8
 800cb7c:	dcd4      	bgt.n	800cb28 <st_sssa8_ch_convolve_dw+0xdf0>
 800cb7e:	f8dd b014 	ldr.w	fp, [sp, #20]
 800cb82:	f7ff ba87 	b.w	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800cb86:	4282      	cmp	r2, r0
 800cb88:	f340 818f 	ble.w	800ceaa <st_sssa8_ch_convolve_dw+0x1172>
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 800cb90:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800cb92:	9328      	str	r3, [sp, #160]	; 0xa0
 800cb94:	fb01 2100 	mla	r1, r1, r0, r2
 800cb98:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800cb9a:	1acd      	subs	r5, r1, r3
 800cb9c:	f9bd 3094 	ldrsh.w	r3, [sp, #148]	; 0x94
 800cba0:	429d      	cmp	r5, r3
 800cba2:	9303      	str	r3, [sp, #12]
 800cba4:	f77f aa76 	ble.w	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800cba8:	f8dd 80b8 	ldr.w	r8, [sp, #184]	; 0xb8
 800cbac:	f8cd b010 	str.w	fp, [sp, #16]
 800cbb0:	4647      	mov	r7, r8
 800cbb2:	4643      	mov	r3, r8
 800cbb4:	46c3      	mov	fp, r8
 800cbb6:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 800cbba:	46d0      	mov	r8, sl
 800cbbc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800cbbe:	ee18 aa10 	vmov	sl, s16
 800cbc2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cbc4:	9903      	ldr	r1, [sp, #12]
 800cbc6:	429a      	cmp	r2, r3
 800cbc8:	fb03 f306 	mul.w	r3, r3, r6
 800cbcc:	460c      	mov	r4, r1
 800cbce:	bfcc      	ite	gt
 800cbd0:	2700      	movgt	r7, #0
 800cbd2:	2701      	movle	r7, #1
 800cbd4:	9302      	str	r3, [sp, #8]
 800cbd6:	ea47 77db 	orr.w	r7, r7, fp, lsr #31
 800cbda:	0fe3      	lsrs	r3, r4, #31
 800cbdc:	428e      	cmp	r6, r1
 800cbde:	bfd8      	it	le
 800cbe0:	f043 0301 	orrle.w	r3, r3, #1
 800cbe4:	b903      	cbnz	r3, 800cbe8 <st_sssa8_ch_convolve_dw+0xeb0>
 800cbe6:	b1bf      	cbz	r7, 800cc18 <st_sssa8_ch_convolve_dw+0xee0>
 800cbe8:	4642      	mov	r2, r8
 800cbea:	4649      	mov	r1, r9
 800cbec:	4650      	mov	r0, sl
 800cbee:	f005 fc45 	bl	801247c <st_int8_fill>
 800cbf2:	3401      	adds	r4, #1
 800cbf4:	44c1      	add	r9, r8
 800cbf6:	b224      	sxth	r4, r4
 800cbf8:	42ac      	cmp	r4, r5
 800cbfa:	4621      	mov	r1, r4
 800cbfc:	dbed      	blt.n	800cbda <st_sssa8_ch_convolve_dw+0xea2>
 800cbfe:	f10b 0b01 	add.w	fp, fp, #1
 800cc02:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc04:	fa0f fb8b 	sxth.w	fp, fp
 800cc08:	455a      	cmp	r2, fp
 800cc0a:	465b      	mov	r3, fp
 800cc0c:	dcd9      	bgt.n	800cbc2 <st_sssa8_ch_convolve_dw+0xe8a>
 800cc0e:	f8dd b010 	ldr.w	fp, [sp, #16]
 800cc12:	46c2      	mov	sl, r8
 800cc14:	f7ff ba3e 	b.w	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800cc18:	9b02      	ldr	r3, [sp, #8]
 800cc1a:	440b      	add	r3, r1
 800cc1c:	e9dd 2122 	ldrd	r2, r1, [sp, #136]	; 0x88
 800cc20:	fb02 1303 	mla	r3, r2, r3, r1
 800cc24:	2a00      	cmp	r2, #0
 800cc26:	d0e4      	beq.n	800cbf2 <st_sssa8_ch_convolve_dw+0xeba>
 800cc28:	eb03 0c02 	add.w	ip, r3, r2
 800cc2c:	4648      	mov	r0, r9
 800cc2e:	f813 1b01 	ldrb.w	r1, [r3], #1
 800cc32:	459c      	cmp	ip, r3
 800cc34:	ea4f 2201 	mov.w	r2, r1, lsl #8
 800cc38:	fa32 f281 	uxtab16	r2, r2, r1
 800cc3c:	f820 2b02 	strh.w	r2, [r0], #2
 800cc40:	d1f5      	bne.n	800cc2e <st_sssa8_ch_convolve_dw+0xef6>
 800cc42:	e7d6      	b.n	800cbf2 <st_sssa8_ch_convolve_dw+0xeba>
 800cc44:	2d00      	cmp	r5, #0
 800cc46:	dd14      	ble.n	800cc72 <st_sssa8_ch_convolve_dw+0xf3a>
 800cc48:	683a      	ldr	r2, [r7, #0]
 800cc4a:	0076      	lsls	r6, r6, #1
 800cc4c:	f8dc 1000 	ldr.w	r1, [ip]
 800cc50:	fb56 1602 	smmla	r6, r6, r2, r1
 800cc54:	fa46 f205 	asr.w	r2, r6, r5
 800cc58:	f302 0207 	ssat	r2, #8, r2
 800cc5c:	f80e 2c01 	strb.w	r2, [lr, #-1]
 800cc60:	e730      	b.n	800cac4 <st_sssa8_ch_convolve_dw+0xd8c>
 800cc62:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cc66:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800cc68:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800cc6a:	4413      	add	r3, r2
 800cc6c:	9383      	str	r3, [sp, #524]	; 0x20c
 800cc6e:	f7ff bb16 	b.w	800c29e <st_sssa8_ch_convolve_dw+0x566>
 800cc72:	f1c5 0501 	rsb	r5, r5, #1
 800cc76:	fa06 f105 	lsl.w	r1, r6, r5
 800cc7a:	f301 011f 	ssat	r1, #32, r1
 800cc7e:	683a      	ldr	r2, [r7, #0]
 800cc80:	fb51 f112 	smmulr	r1, r1, r2
 800cc84:	f8dc 2000 	ldr.w	r2, [ip]
 800cc88:	440a      	add	r2, r1
 800cc8a:	f302 0207 	ssat	r2, #8, r2
 800cc8e:	f80e 2c01 	strb.w	r2, [lr, #-1]
 800cc92:	e717      	b.n	800cac4 <st_sssa8_ch_convolve_dw+0xd8c>
 800cc94:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	f43f ab01 	beq.w	800c29e <st_sssa8_ch_convolve_dw+0x566>
 800cc9c:	f1ba 0f01 	cmp.w	sl, #1
 800cca0:	f040 858a 	bne.w	800d7b8 <st_sssa8_ch_convolve_dw+0x1a80>
 800cca4:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800cca6:	f103 0c01 	add.w	ip, r3, #1
 800ccaa:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800ccac:	1e9f      	subs	r7, r3, #2
 800ccae:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 800ccb0:	6819      	ldr	r1, [r3, #0]
 800ccb2:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800ccb4:	b183      	cbz	r3, 800ccd8 <st_sssa8_ch_convolve_dw+0xfa0>
 800ccb6:	ee18 3a10 	vmov	r3, s16
 800ccba:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ccbc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ccbe:	b21e      	sxth	r6, r3
 800ccc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ccc2:	18d5      	adds	r5, r2, r3
 800ccc4:	f832 4b02 	ldrh.w	r4, [r2], #2
 800ccc8:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800cccc:	4295      	cmp	r5, r2
 800ccce:	eba3 0306 	sub.w	r3, r3, r6
 800ccd2:	fb13 1104 	smlabb	r1, r3, r4, r1
 800ccd6:	d1f5      	bne.n	800ccc4 <st_sssa8_ch_convolve_dw+0xf8c>
 800ccd8:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800ccdc:	2815      	cmp	r0, #21
 800ccde:	dd10      	ble.n	800cd02 <st_sssa8_ch_convolve_dw+0xfca>
 800cce0:	1e83      	subs	r3, r0, #2
 800cce2:	2201      	movs	r2, #1
 800cce4:	3801      	subs	r0, #1
 800cce6:	409a      	lsls	r2, r3
 800cce8:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	fb51 2303 	smmla	r3, r1, r3, r2
 800ccf0:	4103      	asrs	r3, r0
 800ccf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ccf4:	6812      	ldr	r2, [r2, #0]
 800ccf6:	4413      	add	r3, r2
 800ccf8:	f303 0307 	ssat	r3, #8, r3
 800ccfc:	f80c 3c01 	strb.w	r3, [ip, #-1]
 800cd00:	e7b1      	b.n	800cc66 <st_sssa8_ch_convolve_dw+0xf2e>
 800cd02:	2800      	cmp	r0, #0
 800cd04:	dd0c      	ble.n	800cd20 <st_sssa8_ch_convolve_dw+0xfe8>
 800cd06:	9b86      	ldr	r3, [sp, #536]	; 0x218
 800cd08:	0049      	lsls	r1, r1, #1
 800cd0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	6812      	ldr	r2, [r2, #0]
 800cd10:	fb51 2303 	smmla	r3, r1, r3, r2
 800cd14:	4103      	asrs	r3, r0
 800cd16:	f303 0307 	ssat	r3, #8, r3
 800cd1a:	f80c 3c01 	strb.w	r3, [ip, #-1]
 800cd1e:	e7a2      	b.n	800cc66 <st_sssa8_ch_convolve_dw+0xf2e>
 800cd20:	f1c0 0301 	rsb	r3, r0, #1
 800cd24:	fa01 f303 	lsl.w	r3, r1, r3
 800cd28:	f303 031f 	ssat	r3, #32, r3
 800cd2c:	9a86      	ldr	r2, [sp, #536]	; 0x218
 800cd2e:	6812      	ldr	r2, [r2, #0]
 800cd30:	fb53 f312 	smmulr	r3, r3, r2
 800cd34:	e7dd      	b.n	800ccf2 <st_sssa8_ch_convolve_dw+0xfba>
 800cd36:	9b03      	ldr	r3, [sp, #12]
 800cd38:	eb03 000e 	add.w	r0, r3, lr
 800cd3c:	e9dd 2322 	ldrd	r2, r3, [sp, #136]	; 0x88
 800cd40:	fb02 3000 	mla	r0, r2, r0, r3
 800cd44:	4617      	mov	r7, r2
 800cd46:	f005 fc01 	bl	801254c <st_int8_copy>
 800cd4a:	e70a      	b.n	800cb62 <st_sssa8_ch_convolve_dw+0xe2a>
 800cd4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cd4e:	982e      	ldr	r0, [sp, #184]	; 0xb8
 800cd50:	4282      	cmp	r2, r0
 800cd52:	f340 80aa 	ble.w	800ceaa <st_sssa8_ch_convolve_dw+0x1172>
 800cd56:	b29b      	uxth	r3, r3
 800cd58:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 800cd5a:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800cd5c:	9328      	str	r3, [sp, #160]	; 0xa0
 800cd5e:	fb01 2100 	mla	r1, r1, r0, r2
 800cd62:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800cd64:	eba1 0803 	sub.w	r8, r1, r3
 800cd68:	f9bd 3094 	ldrsh.w	r3, [sp, #148]	; 0x94
 800cd6c:	4598      	cmp	r8, r3
 800cd6e:	9306      	str	r3, [sp, #24]
 800cd70:	f77f a990 	ble.w	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800cd74:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800cd76:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800cd7a:	f8cd 8008 	str.w	r8, [sp, #8]
 800cd7e:	ee18 8a10 	vmov	r8, s16
 800cd82:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cd84:	f8dd b0f8 	ldr.w	fp, [sp, #248]	; 0xf8
 800cd88:	9304      	str	r3, [sp, #16]
 800cd8a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cd8c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cd8e:	429a      	cmp	r2, r3
 800cd90:	fb03 f301 	mul.w	r3, r3, r1
 800cd94:	bfcc      	ite	gt
 800cd96:	2200      	movgt	r2, #0
 800cd98:	2201      	movle	r2, #1
 800cd9a:	9305      	str	r3, [sp, #20]
 800cd9c:	9b04      	ldr	r3, [sp, #16]
 800cd9e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800cda2:	9a06      	ldr	r2, [sp, #24]
 800cda4:	4615      	mov	r5, r2
 800cda6:	9303      	str	r3, [sp, #12]
 800cda8:	0feb      	lsrs	r3, r5, #31
 800cdaa:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cdac:	4291      	cmp	r1, r2
 800cdae:	bfd8      	it	le
 800cdb0:	f043 0301 	orrle.w	r3, r3, #1
 800cdb4:	b90b      	cbnz	r3, 800cdba <st_sssa8_ch_convolve_dw+0x1082>
 800cdb6:	9b03      	ldr	r3, [sp, #12]
 800cdb8:	b1a3      	cbz	r3, 800cde4 <st_sssa8_ch_convolve_dw+0x10ac>
 800cdba:	4652      	mov	r2, sl
 800cdbc:	4631      	mov	r1, r6
 800cdbe:	4640      	mov	r0, r8
 800cdc0:	f005 fb5c 	bl	801247c <st_int8_fill>
 800cdc4:	3501      	adds	r5, #1
 800cdc6:	9b02      	ldr	r3, [sp, #8]
 800cdc8:	4456      	add	r6, sl
 800cdca:	b22d      	sxth	r5, r5
 800cdcc:	429d      	cmp	r5, r3
 800cdce:	462a      	mov	r2, r5
 800cdd0:	dbea      	blt.n	800cda8 <st_sssa8_ch_convolve_dw+0x1070>
 800cdd2:	9b04      	ldr	r3, [sp, #16]
 800cdd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cdd6:	3301      	adds	r3, #1
 800cdd8:	b21b      	sxth	r3, r3
 800cdda:	429a      	cmp	r2, r3
 800cddc:	9304      	str	r3, [sp, #16]
 800cdde:	dcd4      	bgt.n	800cd8a <st_sssa8_ch_convolve_dw+0x1052>
 800cde0:	f7ff b956 	b.w	800c090 <st_sssa8_ch_convolve_dw+0x358>
 800cde4:	9b05      	ldr	r3, [sp, #20]
 800cde6:	441a      	add	r2, r3
 800cde8:	e9dd 3122 	ldrd	r3, r1, [sp, #136]	; 0x88
 800cdec:	fb03 1702 	mla	r7, r3, r2, r1
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d0e7      	beq.n	800cdc4 <st_sssa8_ch_convolve_dw+0x108c>
 800cdf4:	f1bb 0f00 	cmp.w	fp, #0
 800cdf8:	d0e4      	beq.n	800cdc4 <st_sssa8_ch_convolve_dw+0x108c>
 800cdfa:	18fb      	adds	r3, r7, r3
 800cdfc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ce00:	f106 0904 	add.w	r9, r6, #4
 800ce04:	4630      	mov	r0, r6
 800ce06:	469e      	mov	lr, r3
 800ce08:	f8dd c0fc 	ldr.w	ip, [sp, #252]	; 0xfc
 800ce0c:	f8dd a104 	ldr.w	sl, [sp, #260]	; 0x104
 800ce10:	e9cd 5607 	strd	r5, r6, [sp, #28]
 800ce14:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ce18:	f1ba 0f05 	cmp.w	sl, #5
 800ce1c:	f3c0 0380 	ubfx	r3, r0, #2, #1
 800ce20:	ea4f 6201 	mov.w	r2, r1, lsl #24
 800ce24:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800ce28:	ea4f 2132 	mov.w	r1, r2, ror #8
 800ce2c:	fa32 f281 	uxtab16	r2, r2, r1
 800ce30:	d938      	bls.n	800cea4 <st_sssa8_ch_convolve_dw+0x116c>
 800ce32:	b3a3      	cbz	r3, 800ce9e <st_sssa8_ch_convolve_dw+0x1166>
 800ce34:	464d      	mov	r5, r9
 800ce36:	2401      	movs	r4, #1
 800ce38:	f849 2c04 	str.w	r2, [r9, #-4]
 800ce3c:	ebab 0603 	sub.w	r6, fp, r3
 800ce40:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800ce44:	0871      	lsrs	r1, r6, #1
 800ce46:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800ce4a:	e9c3 2200 	strd	r2, r2, [r3]
 800ce4e:	3308      	adds	r3, #8
 800ce50:	4299      	cmp	r1, r3
 800ce52:	d1fa      	bne.n	800ce4a <st_sssa8_ch_convolve_dw+0x1112>
 800ce54:	f026 0301 	bic.w	r3, r6, #1
 800ce58:	42b3      	cmp	r3, r6
 800ce5a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 800ce5e:	441c      	add	r4, r3
 800ce60:	d014      	beq.n	800ce8c <st_sssa8_ch_convolve_dw+0x1154>
 800ce62:	1c63      	adds	r3, r4, #1
 800ce64:	602a      	str	r2, [r5, #0]
 800ce66:	459b      	cmp	fp, r3
 800ce68:	dd10      	ble.n	800ce8c <st_sssa8_ch_convolve_dw+0x1154>
 800ce6a:	1ca3      	adds	r3, r4, #2
 800ce6c:	606a      	str	r2, [r5, #4]
 800ce6e:	459b      	cmp	fp, r3
 800ce70:	dd0c      	ble.n	800ce8c <st_sssa8_ch_convolve_dw+0x1154>
 800ce72:	1ce3      	adds	r3, r4, #3
 800ce74:	60aa      	str	r2, [r5, #8]
 800ce76:	459b      	cmp	fp, r3
 800ce78:	dd08      	ble.n	800ce8c <st_sssa8_ch_convolve_dw+0x1154>
 800ce7a:	1d23      	adds	r3, r4, #4
 800ce7c:	60ea      	str	r2, [r5, #12]
 800ce7e:	459b      	cmp	fp, r3
 800ce80:	dd04      	ble.n	800ce8c <st_sssa8_ch_convolve_dw+0x1154>
 800ce82:	3405      	adds	r4, #5
 800ce84:	612a      	str	r2, [r5, #16]
 800ce86:	45a3      	cmp	fp, r4
 800ce88:	dd00      	ble.n	800ce8c <st_sssa8_ch_convolve_dw+0x1154>
 800ce8a:	616a      	str	r2, [r5, #20]
 800ce8c:	45be      	cmp	lr, r7
 800ce8e:	4460      	add	r0, ip
 800ce90:	44e1      	add	r9, ip
 800ce92:	d1bf      	bne.n	800ce14 <st_sssa8_ch_convolve_dw+0x10dc>
 800ce94:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ce98:	e9dd 5607 	ldrd	r5, r6, [sp, #28]
 800ce9c:	e792      	b.n	800cdc4 <st_sssa8_ch_convolve_dw+0x108c>
 800ce9e:	4605      	mov	r5, r0
 800cea0:	461c      	mov	r4, r3
 800cea2:	e7cb      	b.n	800ce3c <st_sssa8_ch_convolve_dw+0x1104>
 800cea4:	4605      	mov	r5, r0
 800cea6:	2400      	movs	r4, #0
 800cea8:	e7db      	b.n	800ce62 <st_sssa8_ch_convolve_dw+0x112a>
 800ceaa:	b29b      	uxth	r3, r3
 800ceac:	9328      	str	r3, [sp, #160]	; 0xa0
 800ceae:	f7ff b8f1 	b.w	800c094 <st_sssa8_ch_convolve_dw+0x35c>
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	e5f0      	b.n	800ca98 <st_sssa8_ch_convolve_dw+0xd60>
 800ceb6:	b2ab      	uxth	r3, r5
 800ceb8:	9342      	str	r3, [sp, #264]	; 0x108
 800ceba:	f7ff b9fd 	b.w	800c2b8 <st_sssa8_ch_convolve_dw+0x580>
 800cebe:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800cec0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cec2:	fb02 f000 	mul.w	r0, r2, r0
 800cec6:	fb02 f303 	mul.w	r3, r2, r3
 800ceca:	901c      	str	r0, [sp, #112]	; 0x70
 800cecc:	983d      	ldr	r0, [sp, #244]	; 0xf4
 800cece:	fb03 f000 	mul.w	r0, r3, r0
 800ced2:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
 800ced6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800ced8:	901b      	str	r0, [sp, #108]	; 0x6c
 800ceda:	2a00      	cmp	r2, #0
 800cedc:	f43f a9f9 	beq.w	800c2d2 <st_sssa8_ch_convolve_dw+0x59a>
 800cee0:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800cee2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800cee4:	f001 0203 	and.w	r2, r1, #3
 800cee8:	0888      	lsrs	r0, r1, #2
 800ceea:	4427      	add	r7, r4
 800ceec:	9213      	str	r2, [sp, #76]	; 0x4c
 800ceee:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800cef0:	9015      	str	r0, [sp, #84]	; 0x54
 800cef2:	9716      	str	r7, [sp, #88]	; 0x58
 800cef4:	2a00      	cmp	r2, #0
 800cef6:	f43f a9ec 	beq.w	800c2d2 <st_sssa8_ch_convolve_dw+0x59a>
 800cefa:	441c      	add	r4, r3
 800cefc:	eb05 0543 	add.w	r5, r5, r3, lsl #1
 800cf00:	1e42      	subs	r2, r0, #1
 800cf02:	19be      	adds	r6, r7, r6
 800cf04:	942a      	str	r4, [sp, #168]	; 0xa8
 800cf06:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800cf08:	b292      	uxth	r2, r2
 800cf0a:	9520      	str	r5, [sp, #128]	; 0x80
 800cf0c:	1861      	adds	r1, r4, r1
 800cf0e:	191c      	adds	r4, r3, r4
 800cf10:	9619      	str	r6, [sp, #100]	; 0x64
 800cf12:	18cd      	adds	r5, r1, r3
 800cf14:	997e      	ldr	r1, [sp, #504]	; 0x1f8
 800cf16:	1c53      	adds	r3, r2, #1
 800cf18:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 800cf1c:	3120      	adds	r1, #32
 800cf1e:	951f      	str	r5, [sp, #124]	; 0x7c
 800cf20:	9422      	str	r4, [sp, #136]	; 0x88
 800cf22:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 800cf26:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800cf2a:	9112      	str	r1, [sp, #72]	; 0x48
 800cf2c:	eb07 01c2 	add.w	r1, r7, r2, lsl #3
 800cf30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cf32:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800cf34:	3a01      	subs	r2, #1
 800cf36:	9126      	str	r1, [sp, #152]	; 0x98
 800cf38:	b291      	uxth	r1, r2
 800cf3a:	9124      	str	r1, [sp, #144]	; 0x90
 800cf3c:	0061      	lsls	r1, r4, #1
 800cf3e:	9121      	str	r1, [sp, #132]	; 0x84
 800cf40:	0069      	lsls	r1, r5, #1
 800cf42:	465d      	mov	r5, fp
 800cf44:	911e      	str	r1, [sp, #120]	; 0x78
 800cf46:	9986      	ldr	r1, [sp, #536]	; 0x218
 800cf48:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800cf4c:	911a      	str	r1, [sp, #104]	; 0x68
 800cf4e:	eb06 01c3 	add.w	r1, r6, r3, lsl #3
 800cf52:	911d      	str	r1, [sp, #116]	; 0x74
 800cf54:	0099      	lsls	r1, r3, #2
 800cf56:	9125      	str	r1, [sp, #148]	; 0x94
 800cf58:	eb07 1103 	add.w	r1, r7, r3, lsl #4
 800cf5c:	9129      	str	r1, [sp, #164]	; 0xa4
 800cf5e:	997e      	ldr	r1, [sp, #504]	; 0x1f8
 800cf60:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800cf64:	4663      	mov	r3, ip
 800cf66:	9128      	str	r1, [sp, #160]	; 0xa0
 800cf68:	0081      	lsls	r1, r0, #2
 800cf6a:	9127      	str	r1, [sp, #156]	; 0x9c
 800cf6c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800cf6e:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800cf70:	9504      	str	r5, [sp, #16]
 800cf72:	fb03 2301 	mla	r3, r3, r1, r2
 800cf76:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800cf78:	2200      	movs	r2, #0
 800cf7a:	1859      	adds	r1, r3, r1
 800cf7c:	9307      	str	r3, [sp, #28]
 800cf7e:	9218      	str	r2, [sp, #96]	; 0x60
 800cf80:	ee18 2a10 	vmov	r2, s16
 800cf84:	9110      	str	r1, [sp, #64]	; 0x40
 800cf86:	9914      	ldr	r1, [sp, #80]	; 0x50
 800cf88:	b212      	sxth	r2, r2
 800cf8a:	1859      	adds	r1, r3, r1
 800cf8c:	4693      	mov	fp, r2
 800cf8e:	910f      	str	r1, [sp, #60]	; 0x3c
 800cf90:	9922      	ldr	r1, [sp, #136]	; 0x88
 800cf92:	4419      	add	r1, r3
 800cf94:	910d      	str	r1, [sp, #52]	; 0x34
 800cf96:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800cf98:	4419      	add	r1, r3
 800cf9a:	910c      	str	r1, [sp, #48]	; 0x30
 800cf9c:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800cf9e:	1859      	adds	r1, r3, r1
 800cfa0:	910b      	str	r1, [sp, #44]	; 0x2c
 800cfa2:	9921      	ldr	r1, [sp, #132]	; 0x84
 800cfa4:	4419      	add	r1, r3
 800cfa6:	910a      	str	r1, [sp, #40]	; 0x28
 800cfa8:	9920      	ldr	r1, [sp, #128]	; 0x80
 800cfaa:	4419      	add	r1, r3
 800cfac:	9109      	str	r1, [sp, #36]	; 0x24
 800cfae:	991e      	ldr	r1, [sp, #120]	; 0x78
 800cfb0:	18cb      	adds	r3, r1, r3
 800cfb2:	9308      	str	r3, [sp, #32]
 800cfb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	f000 83d7 	beq.w	800d76a <st_sssa8_ch_convolve_dw+0x1a32>
 800cfbc:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 800cfbe:	9a83      	ldr	r2, [sp, #524]	; 0x20c
 800cfc0:	f103 0710 	add.w	r7, r3, #16
 800cfc4:	9e86      	ldr	r6, [sp, #536]	; 0x218
 800cfc6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cfc8:	9203      	str	r2, [sp, #12]
 800cfca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cfcc:	3348      	adds	r3, #72	; 0x48
 800cfce:	9d04      	ldr	r5, [sp, #16]
 800cfd0:	9202      	str	r2, [sp, #8]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	f8dd a064 	ldr.w	sl, [sp, #100]	; 0x64
 800cfd8:	9604      	str	r6, [sp, #16]
 800cfda:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800cfde:	e083      	b.n	800d0e8 <st_sssa8_ch_convolve_dw+0x13b0>
 800cfe0:	f1a1 0902 	sub.w	r9, r1, #2
 800cfe4:	2401      	movs	r4, #1
 800cfe6:	9804      	ldr	r0, [sp, #16]
 800cfe8:	3901      	subs	r1, #1
 800cfea:	fa04 f909 	lsl.w	r9, r4, r9
 800cfee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cff2:	f850 4b04 	ldr.w	r4, [r0], #4
 800cff6:	f10a 0b02 	add.w	fp, sl, #2
 800cffa:	fb5c 9c04 	smmla	ip, ip, r4, r9
 800cffe:	fa4c f101 	asr.w	r1, ip, r1
 800d002:	f858 4b04 	ldr.w	r4, [r8], #4
 800d006:	4421      	add	r1, r4
 800d008:	f301 0107 	ssat	r1, #8, r1
 800d00c:	9c03      	ldr	r4, [sp, #12]
 800d00e:	f804 1b01 	strb.w	r1, [r4], #1
 800d012:	f9bb 1000 	ldrsh.w	r1, [fp]
 800d016:	2915      	cmp	r1, #21
 800d018:	f340 8149 	ble.w	800d2ae <st_sssa8_ch_convolve_dw+0x1576>
 800d01c:	f1a1 0c02 	sub.w	ip, r1, #2
 800d020:	2601      	movs	r6, #1
 800d022:	3901      	subs	r1, #1
 800d024:	6800      	ldr	r0, [r0, #0]
 800d026:	fa06 fc0c 	lsl.w	ip, r6, ip
 800d02a:	f8d8 8000 	ldr.w	r8, [r8]
 800d02e:	9e04      	ldr	r6, [sp, #16]
 800d030:	fb5e ce00 	smmla	lr, lr, r0, ip
 800d034:	fa4e f001 	asr.w	r0, lr, r1
 800d038:	f106 0908 	add.w	r9, r6, #8
 800d03c:	f10a 0104 	add.w	r1, sl, #4
 800d040:	4440      	add	r0, r8
 800d042:	9e02      	ldr	r6, [sp, #8]
 800d044:	f106 0c08 	add.w	ip, r6, #8
 800d048:	f300 0007 	ssat	r0, #8, r0
 800d04c:	7020      	strb	r0, [r4, #0]
 800d04e:	f9b1 1000 	ldrsh.w	r1, [r1]
 800d052:	9803      	ldr	r0, [sp, #12]
 800d054:	2915      	cmp	r1, #21
 800d056:	f100 0402 	add.w	r4, r0, #2
 800d05a:	f340 8145 	ble.w	800d2e8 <st_sssa8_ch_convolve_dw+0x15b0>
 800d05e:	f8dc 8000 	ldr.w	r8, [ip]
 800d062:	2001      	movs	r0, #1
 800d064:	f1a1 0c02 	sub.w	ip, r1, #2
 800d068:	3901      	subs	r1, #1
 800d06a:	f8d9 e000 	ldr.w	lr, [r9]
 800d06e:	fa00 fc0c 	lsl.w	ip, r0, ip
 800d072:	9e05      	ldr	r6, [sp, #20]
 800d074:	9804      	ldr	r0, [sp, #16]
 800d076:	fb56 ce0e 	smmla	lr, r6, lr, ip
 800d07a:	fa4e f101 	asr.w	r1, lr, r1
 800d07e:	300c      	adds	r0, #12
 800d080:	f10a 0e06 	add.w	lr, sl, #6
 800d084:	4441      	add	r1, r8
 800d086:	9e02      	ldr	r6, [sp, #8]
 800d088:	f106 0c0c 	add.w	ip, r6, #12
 800d08c:	f301 0107 	ssat	r1, #8, r1
 800d090:	7021      	strb	r1, [r4, #0]
 800d092:	9903      	ldr	r1, [sp, #12]
 800d094:	1ccc      	adds	r4, r1, #3
 800d096:	f9be 1000 	ldrsh.w	r1, [lr]
 800d09a:	2915      	cmp	r1, #21
 800d09c:	f340 8142 	ble.w	800d324 <st_sssa8_ch_convolve_dw+0x15ec>
 800d0a0:	f8dc e000 	ldr.w	lr, [ip]
 800d0a4:	2601      	movs	r6, #1
 800d0a6:	f1a1 0c02 	sub.w	ip, r1, #2
 800d0aa:	3901      	subs	r1, #1
 800d0ac:	6800      	ldr	r0, [r0, #0]
 800d0ae:	fa06 fc0c 	lsl.w	ip, r6, ip
 800d0b2:	9e06      	ldr	r6, [sp, #24]
 800d0b4:	fb56 c000 	smmla	r0, r6, r0, ip
 800d0b8:	fa40 f101 	asr.w	r1, r0, r1
 800d0bc:	4471      	add	r1, lr
 800d0be:	f301 0107 	ssat	r1, #8, r1
 800d0c2:	7021      	strb	r1, [r4, #0]
 800d0c4:	9904      	ldr	r1, [sp, #16]
 800d0c6:	3710      	adds	r7, #16
 800d0c8:	3348      	adds	r3, #72	; 0x48
 800d0ca:	3204      	adds	r2, #4
 800d0cc:	3110      	adds	r1, #16
 800d0ce:	f10a 0a08 	add.w	sl, sl, #8
 800d0d2:	9104      	str	r1, [sp, #16]
 800d0d4:	9903      	ldr	r1, [sp, #12]
 800d0d6:	3104      	adds	r1, #4
 800d0d8:	9103      	str	r1, [sp, #12]
 800d0da:	9902      	ldr	r1, [sp, #8]
 800d0dc:	3110      	adds	r1, #16
 800d0de:	9102      	str	r1, [sp, #8]
 800d0e0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d0e2:	428f      	cmp	r7, r1
 800d0e4:	f000 8174 	beq.w	800d3d0 <st_sssa8_ch_convolve_dw+0x1698>
 800d0e8:	9907      	ldr	r1, [sp, #28]
 800d0ea:	f853 0c48 	ldr.w	r0, [r3, #-72]
 800d0ee:	f851 c002 	ldr.w	ip, [r1, r2]
 800d0f2:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d0f4:	f857 4c10 	ldr.w	r4, [r7, #-16]
 800d0f8:	f852 e001 	ldr.w	lr, [r2, r1]
 800d0fc:	49b3      	ldr	r1, [pc, #716]	; (800d3cc <st_sssa8_ch_convolve_dw+0x1694>)
 800d0fe:	ea0e 0101 	and.w	r1, lr, r1
 800d102:	ea41 411c 	orr.w	r1, r1, ip, lsr #16
 800d106:	fa1f fc8c 	uxth.w	ip, ip
 800d10a:	ea4c 4e0e 	orr.w	lr, ip, lr, lsl #16
 800d10e:	fa25 fc8e 	sxtab16	ip, r5, lr
 800d112:	fb20 4c0c 	smlad	ip, r0, ip, r4
 800d116:	fa25 fe9e 	sxtab16	lr, r5, lr, ror #8
 800d11a:	f853 0c44 	ldr.w	r0, [r3, #-68]
 800d11e:	f857 4c0c 	ldr.w	r4, [r7, #-12]
 800d122:	fb20 4e0e 	smlad	lr, r0, lr, r4
 800d126:	f853 0c40 	ldr.w	r0, [r3, #-64]
 800d12a:	f857 4c08 	ldr.w	r4, [r7, #-8]
 800d12e:	fa25 f881 	sxtab16	r8, r5, r1
 800d132:	fb20 4808 	smlad	r8, r0, r8, r4
 800d136:	fa25 f191 	sxtab16	r1, r5, r1, ror #8
 800d13a:	f853 0c3c 	ldr.w	r0, [r3, #-60]
 800d13e:	f857 4c04 	ldr.w	r4, [r7, #-4]
 800d142:	fb20 4401 	smlad	r4, r0, r1, r4
 800d146:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d148:	48a0      	ldr	r0, [pc, #640]	; (800d3cc <st_sssa8_ch_convolve_dw+0x1694>)
 800d14a:	f852 9001 	ldr.w	r9, [r2, r1]
 800d14e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d150:	f852 b001 	ldr.w	fp, [r2, r1]
 800d154:	f853 1c38 	ldr.w	r1, [r3, #-56]
 800d158:	ea0b 0000 	and.w	r0, fp, r0
 800d15c:	ea40 4019 	orr.w	r0, r0, r9, lsr #16
 800d160:	fa1f f989 	uxth.w	r9, r9
 800d164:	ea49 490b 	orr.w	r9, r9, fp, lsl #16
 800d168:	fa25 fb89 	sxtab16	fp, r5, r9
 800d16c:	fb21 cc0b 	smlad	ip, r1, fp, ip
 800d170:	fa25 f999 	sxtab16	r9, r5, r9, ror #8
 800d174:	f853 1c34 	ldr.w	r1, [r3, #-52]
 800d178:	fb21 ee09 	smlad	lr, r1, r9, lr
 800d17c:	f853 1c30 	ldr.w	r1, [r3, #-48]
 800d180:	fa25 f980 	sxtab16	r9, r5, r0
 800d184:	fb21 8809 	smlad	r8, r1, r9, r8
 800d188:	fa25 f090 	sxtab16	r0, r5, r0, ror #8
 800d18c:	f853 1c2c 	ldr.w	r1, [r3, #-44]
 800d190:	fb21 4400 	smlad	r4, r1, r0, r4
 800d194:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d196:	488d      	ldr	r0, [pc, #564]	; (800d3cc <st_sssa8_ch_convolve_dw+0x1694>)
 800d198:	f852 9001 	ldr.w	r9, [r2, r1]
 800d19c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d19e:	f852 b001 	ldr.w	fp, [r2, r1]
 800d1a2:	f853 1c28 	ldr.w	r1, [r3, #-40]
 800d1a6:	ea0b 0000 	and.w	r0, fp, r0
 800d1aa:	ea40 4019 	orr.w	r0, r0, r9, lsr #16
 800d1ae:	fa1f f989 	uxth.w	r9, r9
 800d1b2:	ea49 490b 	orr.w	r9, r9, fp, lsl #16
 800d1b6:	fa25 fb89 	sxtab16	fp, r5, r9
 800d1ba:	fb21 cc0b 	smlad	ip, r1, fp, ip
 800d1be:	fa25 f999 	sxtab16	r9, r5, r9, ror #8
 800d1c2:	f853 1c24 	ldr.w	r1, [r3, #-36]
 800d1c6:	fb21 ee09 	smlad	lr, r1, r9, lr
 800d1ca:	f853 1c20 	ldr.w	r1, [r3, #-32]
 800d1ce:	fa25 f980 	sxtab16	r9, r5, r0
 800d1d2:	fb21 8809 	smlad	r8, r1, r9, r8
 800d1d6:	fa25 f090 	sxtab16	r0, r5, r0, ror #8
 800d1da:	f853 1c1c 	ldr.w	r1, [r3, #-28]
 800d1de:	fb21 4400 	smlad	r4, r1, r0, r4
 800d1e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d1e4:	4879      	ldr	r0, [pc, #484]	; (800d3cc <st_sssa8_ch_convolve_dw+0x1694>)
 800d1e6:	f852 9001 	ldr.w	r9, [r2, r1]
 800d1ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d1ec:	f852 b001 	ldr.w	fp, [r2, r1]
 800d1f0:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800d1f4:	ea0b 0000 	and.w	r0, fp, r0
 800d1f8:	ea40 4019 	orr.w	r0, r0, r9, lsr #16
 800d1fc:	fa1f f989 	uxth.w	r9, r9
 800d200:	ea49 490b 	orr.w	r9, r9, fp, lsl #16
 800d204:	fa25 fb89 	sxtab16	fp, r5, r9
 800d208:	fb21 cc0b 	smlad	ip, r1, fp, ip
 800d20c:	fa25 f999 	sxtab16	r9, r5, r9, ror #8
 800d210:	f853 1c14 	ldr.w	r1, [r3, #-20]
 800d214:	fb21 ee09 	smlad	lr, r1, r9, lr
 800d218:	f853 1c10 	ldr.w	r1, [r3, #-16]
 800d21c:	fa25 f980 	sxtab16	r9, r5, r0
 800d220:	fb21 8809 	smlad	r8, r1, r9, r8
 800d224:	fa25 f090 	sxtab16	r0, r5, r0, ror #8
 800d228:	f853 1c0c 	ldr.w	r1, [r3, #-12]
 800d22c:	fb21 4100 	smlad	r1, r1, r0, r4
 800d230:	9808      	ldr	r0, [sp, #32]
 800d232:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800d234:	5810      	ldr	r0, [r2, r0]
 800d236:	f833 9c08 	ldrh.w	r9, [r3, #-8]
 800d23a:	b244      	sxtb	r4, r0
 800d23c:	f833 bc06 	ldrh.w	fp, [r3, #-6]
 800d240:	1ba4      	subs	r4, r4, r6
 800d242:	fb19 cc04 	smlabb	ip, r9, r4, ip
 800d246:	f340 2407 	sbfx	r4, r0, #8, #8
 800d24a:	1ba4      	subs	r4, r4, r6
 800d24c:	fb1b ee04 	smlabb	lr, fp, r4, lr
 800d250:	f340 4407 	sbfx	r4, r0, #16, #8
 800d254:	ebc6 6020 	rsb	r0, r6, r0, asr #24
 800d258:	1ba4      	subs	r4, r4, r6
 800d25a:	f833 6c04 	ldrh.w	r6, [r3, #-4]
 800d25e:	fb16 8404 	smlabb	r4, r6, r4, r8
 800d262:	9405      	str	r4, [sp, #20]
 800d264:	f833 4c02 	ldrh.w	r4, [r3, #-2]
 800d268:	fb14 1100 	smlabb	r1, r4, r0, r1
 800d26c:	9106      	str	r1, [sp, #24]
 800d26e:	f9ba 1000 	ldrsh.w	r1, [sl]
 800d272:	2915      	cmp	r1, #21
 800d274:	f73f aeb4 	bgt.w	800cfe0 <st_sssa8_ch_convolve_dw+0x12a8>
 800d278:	2900      	cmp	r1, #0
 800d27a:	dd63      	ble.n	800d344 <st_sssa8_ch_convolve_dw+0x160c>
 800d27c:	9804      	ldr	r0, [sp, #16]
 800d27e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800d282:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d286:	f10a 0b02 	add.w	fp, sl, #2
 800d28a:	f850 4b04 	ldr.w	r4, [r0], #4
 800d28e:	f858 9b04 	ldr.w	r9, [r8], #4
 800d292:	fb5c 9c04 	smmla	ip, ip, r4, r9
 800d296:	fa4c f101 	asr.w	r1, ip, r1
 800d29a:	f301 0107 	ssat	r1, #8, r1
 800d29e:	9c03      	ldr	r4, [sp, #12]
 800d2a0:	f804 1b01 	strb.w	r1, [r4], #1
 800d2a4:	f9bb 1000 	ldrsh.w	r1, [fp]
 800d2a8:	2915      	cmp	r1, #21
 800d2aa:	f73f aeb7 	bgt.w	800d01c <st_sssa8_ch_convolve_dw+0x12e4>
 800d2ae:	2900      	cmp	r1, #0
 800d2b0:	dd7a      	ble.n	800d3a8 <st_sssa8_ch_convolve_dw+0x1670>
 800d2b2:	f8d8 c000 	ldr.w	ip, [r8]
 800d2b6:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 800d2ba:	6800      	ldr	r0, [r0, #0]
 800d2bc:	9e04      	ldr	r6, [sp, #16]
 800d2be:	fb5e c000 	smmla	r0, lr, r0, ip
 800d2c2:	4108      	asrs	r0, r1
 800d2c4:	9902      	ldr	r1, [sp, #8]
 800d2c6:	f106 0908 	add.w	r9, r6, #8
 800d2ca:	f101 0c08 	add.w	ip, r1, #8
 800d2ce:	f10a 0104 	add.w	r1, sl, #4
 800d2d2:	f300 0007 	ssat	r0, #8, r0
 800d2d6:	7020      	strb	r0, [r4, #0]
 800d2d8:	f9b1 1000 	ldrsh.w	r1, [r1]
 800d2dc:	9803      	ldr	r0, [sp, #12]
 800d2de:	2915      	cmp	r1, #21
 800d2e0:	f100 0402 	add.w	r4, r0, #2
 800d2e4:	f73f aebb 	bgt.w	800d05e <st_sssa8_ch_convolve_dw+0x1326>
 800d2e8:	2900      	cmp	r1, #0
 800d2ea:	dd4b      	ble.n	800d384 <st_sssa8_ch_convolve_dw+0x164c>
 800d2ec:	9805      	ldr	r0, [sp, #20]
 800d2ee:	9e02      	ldr	r6, [sp, #8]
 800d2f0:	ea4f 0e40 	mov.w	lr, r0, lsl #1
 800d2f4:	9804      	ldr	r0, [sp, #16]
 800d2f6:	f8d9 8000 	ldr.w	r8, [r9]
 800d2fa:	f8dc c000 	ldr.w	ip, [ip]
 800d2fe:	300c      	adds	r0, #12
 800d300:	fb5e cc08 	smmla	ip, lr, r8, ip
 800d304:	f10a 0e06 	add.w	lr, sl, #6
 800d308:	fa4c f101 	asr.w	r1, ip, r1
 800d30c:	f106 0c0c 	add.w	ip, r6, #12
 800d310:	f301 0107 	ssat	r1, #8, r1
 800d314:	7021      	strb	r1, [r4, #0]
 800d316:	9903      	ldr	r1, [sp, #12]
 800d318:	1ccc      	adds	r4, r1, #3
 800d31a:	f9be 1000 	ldrsh.w	r1, [lr]
 800d31e:	2915      	cmp	r1, #21
 800d320:	f73f aebe 	bgt.w	800d0a0 <st_sssa8_ch_convolve_dw+0x1368>
 800d324:	2900      	cmp	r1, #0
 800d326:	dd1d      	ble.n	800d364 <st_sssa8_ch_convolve_dw+0x162c>
 800d328:	9e06      	ldr	r6, [sp, #24]
 800d32a:	6800      	ldr	r0, [r0, #0]
 800d32c:	ea4f 0e46 	mov.w	lr, r6, lsl #1
 800d330:	f8dc c000 	ldr.w	ip, [ip]
 800d334:	fb5e c000 	smmla	r0, lr, r0, ip
 800d338:	fa40 f101 	asr.w	r1, r0, r1
 800d33c:	f301 0107 	ssat	r1, #8, r1
 800d340:	7021      	strb	r1, [r4, #0]
 800d342:	e6bf      	b.n	800d0c4 <st_sssa8_ch_convolve_dw+0x138c>
 800d344:	f1c1 0101 	rsb	r1, r1, #1
 800d348:	f10a 0b02 	add.w	fp, sl, #2
 800d34c:	fa0c f101 	lsl.w	r1, ip, r1
 800d350:	f301 011f 	ssat	r1, #32, r1
 800d354:	9804      	ldr	r0, [sp, #16]
 800d356:	f850 4b04 	ldr.w	r4, [r0], #4
 800d35a:	fb51 f114 	smmulr	r1, r1, r4
 800d35e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d362:	e64e      	b.n	800d002 <st_sssa8_ch_convolve_dw+0x12ca>
 800d364:	f1c1 0101 	rsb	r1, r1, #1
 800d368:	9e06      	ldr	r6, [sp, #24]
 800d36a:	408e      	lsls	r6, r1
 800d36c:	f306 011f 	ssat	r1, #32, r6
 800d370:	6800      	ldr	r0, [r0, #0]
 800d372:	fb51 f110 	smmulr	r1, r1, r0
 800d376:	f8dc 0000 	ldr.w	r0, [ip]
 800d37a:	4401      	add	r1, r0
 800d37c:	f301 0107 	ssat	r1, #8, r1
 800d380:	7021      	strb	r1, [r4, #0]
 800d382:	e69f      	b.n	800d0c4 <st_sssa8_ch_convolve_dw+0x138c>
 800d384:	f1c1 0101 	rsb	r1, r1, #1
 800d388:	9805      	ldr	r0, [sp, #20]
 800d38a:	f10a 0e06 	add.w	lr, sl, #6
 800d38e:	4088      	lsls	r0, r1
 800d390:	f300 011f 	ssat	r1, #32, r0
 800d394:	9804      	ldr	r0, [sp, #16]
 800d396:	f8d9 8000 	ldr.w	r8, [r9]
 800d39a:	300c      	adds	r0, #12
 800d39c:	fb51 f118 	smmulr	r1, r1, r8
 800d3a0:	f8dc c000 	ldr.w	ip, [ip]
 800d3a4:	4461      	add	r1, ip
 800d3a6:	e66e      	b.n	800d086 <st_sssa8_ch_convolve_dw+0x134e>
 800d3a8:	f1c1 0101 	rsb	r1, r1, #1
 800d3ac:	fa0e fe01 	lsl.w	lr, lr, r1
 800d3b0:	f10a 0104 	add.w	r1, sl, #4
 800d3b4:	f30e 0c1f 	ssat	ip, #32, lr
 800d3b8:	9e04      	ldr	r6, [sp, #16]
 800d3ba:	6800      	ldr	r0, [r0, #0]
 800d3bc:	f106 0908 	add.w	r9, r6, #8
 800d3c0:	fb5c f010 	smmulr	r0, ip, r0
 800d3c4:	f8d8 c000 	ldr.w	ip, [r8]
 800d3c8:	4460      	add	r0, ip
 800d3ca:	e63a      	b.n	800d042 <st_sssa8_ch_convolve_dw+0x130a>
 800d3cc:	ffff0000 	.word	0xffff0000
 800d3d0:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800d3d2:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800d3d4:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800d3d8:	4413      	add	r3, r2
 800d3da:	f8dd 9074 	ldr.w	r9, [sp, #116]	; 0x74
 800d3de:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d3e0:	9383      	str	r3, [sp, #524]	; 0x20c
 800d3e2:	9504      	str	r5, [sp, #16]
 800d3e4:	e9dd 7228 	ldrd	r7, r2, [sp, #160]	; 0xa0
 800d3e8:	e9dd 3826 	ldrd	r3, r8, [sp, #152]	; 0x98
 800d3ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	f000 8147 	beq.w	800d682 <st_sssa8_ch_convolve_dw+0x194a>
 800d3f4:	9807      	ldr	r0, [sp, #28]
 800d3f6:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 800d3f8:	f910 4008 	ldrsb.w	r4, [r0, r8]
 800d3fc:	eb00 0608 	add.w	r6, r0, r8
 800d400:	f8b3 c000 	ldrh.w	ip, [r3]
 800d404:	6838      	ldr	r0, [r7, #0]
 800d406:	eba4 040b 	sub.w	r4, r4, fp
 800d40a:	fb1c 0404 	smlabb	r4, ip, r4, r0
 800d40e:	4630      	mov	r0, r6
 800d410:	f916 c005 	ldrsb.w	ip, [r6, r5]
 800d414:	442e      	add	r6, r5
 800d416:	f916 6015 	ldrsb.w	r6, [r6, r5, lsl #1]
 800d41a:	ebac 0c0b 	sub.w	ip, ip, fp
 800d41e:	eba6 0e0b 	sub.w	lr, r6, fp
 800d422:	885e      	ldrh	r6, [r3, #2]
 800d424:	fb1c 4c06 	smlabb	ip, ip, r6, r4
 800d428:	f910 4015 	ldrsb.w	r4, [r0, r5, lsl #1]
 800d42c:	889e      	ldrh	r6, [r3, #4]
 800d42e:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 800d432:	eba4 040b 	sub.w	r4, r4, fp
 800d436:	fb16 c404 	smlabb	r4, r6, r4, ip
 800d43a:	1946      	adds	r6, r0, r5
 800d43c:	f910 c015 	ldrsb.w	ip, [r0, r5, lsl #1]
 800d440:	f916 6015 	ldrsb.w	r6, [r6, r5, lsl #1]
 800d444:	ebac 0c0b 	sub.w	ip, ip, fp
 800d448:	eba6 0a0b 	sub.w	sl, r6, fp
 800d44c:	88de      	ldrh	r6, [r3, #6]
 800d44e:	fb1e 4406 	smlabb	r4, lr, r6, r4
 800d452:	eb00 0645 	add.w	r6, r0, r5, lsl #1
 800d456:	8918      	ldrh	r0, [r3, #8]
 800d458:	fb1c 4000 	smlabb	r0, ip, r0, r4
 800d45c:	1974      	adds	r4, r6, r5
 800d45e:	f8b3 c00c 	ldrh.w	ip, [r3, #12]
 800d462:	f914 4015 	ldrsb.w	r4, [r4, r5, lsl #1]
 800d466:	eba4 0e0b 	sub.w	lr, r4, fp
 800d46a:	895c      	ldrh	r4, [r3, #10]
 800d46c:	fb1a 0404 	smlabb	r4, sl, r4, r0
 800d470:	f916 0015 	ldrsb.w	r0, [r6, r5, lsl #1]
 800d474:	f916 6025 	ldrsb.w	r6, [r6, r5, lsl #2]
 800d478:	eba0 000b 	sub.w	r0, r0, fp
 800d47c:	eba6 060b 	sub.w	r6, r6, fp
 800d480:	fb10 400c 	smlabb	r0, r0, ip, r4
 800d484:	89dc      	ldrh	r4, [r3, #14]
 800d486:	f9b9 c000 	ldrsh.w	ip, [r9]
 800d48a:	fb1e 0004 	smlabb	r0, lr, r4, r0
 800d48e:	f108 0401 	add.w	r4, r8, #1
 800d492:	f1bc 0f15 	cmp.w	ip, #21
 800d496:	fa1f fa84 	uxth.w	sl, r4
 800d49a:	8a1c      	ldrh	r4, [r3, #16]
 800d49c:	fb16 0604 	smlabb	r6, r6, r4, r0
 800d4a0:	f300 811e 	bgt.w	800d6e0 <st_sssa8_ch_convolve_dw+0x19a8>
 800d4a4:	f1bc 0f00 	cmp.w	ip, #0
 800d4a8:	f340 814e 	ble.w	800d748 <st_sssa8_ch_convolve_dw+0x1a10>
 800d4ac:	6808      	ldr	r0, [r1, #0]
 800d4ae:	0076      	lsls	r6, r6, #1
 800d4b0:	6814      	ldr	r4, [r2, #0]
 800d4b2:	fb56 4600 	smmla	r6, r6, r0, r4
 800d4b6:	fa46 f00c 	asr.w	r0, r6, ip
 800d4ba:	f300 0007 	ssat	r0, #8, r0
 800d4be:	9e83      	ldr	r6, [sp, #524]	; 0x20c
 800d4c0:	f806 0b01 	strb.w	r0, [r6], #1
 800d4c4:	9824      	ldr	r0, [sp, #144]	; 0x90
 800d4c6:	2800      	cmp	r0, #0
 800d4c8:	f000 80d7 	beq.w	800d67a <st_sssa8_ch_convolve_dw+0x1942>
 800d4cc:	f108 0002 	add.w	r0, r8, #2
 800d4d0:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 800d4d2:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 800d4d6:	b280      	uxth	r0, r0
 800d4d8:	9002      	str	r0, [sp, #8]
 800d4da:	9807      	ldr	r0, [sp, #28]
 800d4dc:	eb00 040a 	add.w	r4, r0, sl
 800d4e0:	f910 000a 	ldrsb.w	r0, [r0, sl]
 800d4e4:	eba0 0c0b 	sub.w	ip, r0, fp
 800d4e8:	6878      	ldr	r0, [r7, #4]
 800d4ea:	fb1c 000e 	smlabb	r0, ip, lr, r0
 800d4ee:	eb04 0e05 	add.w	lr, r4, r5
 800d4f2:	f914 c005 	ldrsb.w	ip, [r4, r5]
 800d4f6:	f91e e015 	ldrsb.w	lr, [lr, r5, lsl #1]
 800d4fa:	ebac 0c0b 	sub.w	ip, ip, fp
 800d4fe:	ebae 080b 	sub.w	r8, lr, fp
 800d502:	f8b3 e014 	ldrh.w	lr, [r3, #20]
 800d506:	fb1c 000e 	smlabb	r0, ip, lr, r0
 800d50a:	f914 e015 	ldrsb.w	lr, [r4, r5, lsl #1]
 800d50e:	f8b3 c016 	ldrh.w	ip, [r3, #22]
 800d512:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 800d516:	ebae 0e0b 	sub.w	lr, lr, fp
 800d51a:	fb1e 000c 	smlabb	r0, lr, ip, r0
 800d51e:	eb04 0c05 	add.w	ip, r4, r5
 800d522:	f914 e015 	ldrsb.w	lr, [r4, r5, lsl #1]
 800d526:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 800d52a:	f91c c015 	ldrsb.w	ip, [ip, r5, lsl #1]
 800d52e:	ebae 0e0b 	sub.w	lr, lr, fp
 800d532:	ebac 0a0b 	sub.w	sl, ip, fp
 800d536:	f8b3 c018 	ldrh.w	ip, [r3, #24]
 800d53a:	fb18 0c0c 	smlabb	ip, r8, ip, r0
 800d53e:	8b58      	ldrh	r0, [r3, #26]
 800d540:	fb1e c000 	smlabb	r0, lr, r0, ip
 800d544:	eb04 0c05 	add.w	ip, r4, r5
 800d548:	f8b3 e01c 	ldrh.w	lr, [r3, #28]
 800d54c:	f91c c015 	ldrsb.w	ip, [ip, r5, lsl #1]
 800d550:	fb1a 0e0e 	smlabb	lr, sl, lr, r0
 800d554:	f914 0015 	ldrsb.w	r0, [r4, r5, lsl #1]
 800d558:	ebac 080b 	sub.w	r8, ip, fp
 800d55c:	f914 c025 	ldrsb.w	ip, [r4, r5, lsl #2]
 800d560:	eba0 000b 	sub.w	r0, r0, fp
 800d564:	8bdc      	ldrh	r4, [r3, #30]
 800d566:	ebac 0c0b 	sub.w	ip, ip, fp
 800d56a:	fb10 e004 	smlabb	r0, r0, r4, lr
 800d56e:	8c1c      	ldrh	r4, [r3, #32]
 800d570:	f9b9 e002 	ldrsh.w	lr, [r9, #2]
 800d574:	fb18 0004 	smlabb	r0, r8, r4, r0
 800d578:	8c5c      	ldrh	r4, [r3, #34]	; 0x22
 800d57a:	f1be 0f15 	cmp.w	lr, #21
 800d57e:	fb1c 0c04 	smlabb	ip, ip, r4, r0
 800d582:	f300 80ce 	bgt.w	800d722 <st_sssa8_ch_convolve_dw+0x19ea>
 800d586:	f1be 0f00 	cmp.w	lr, #0
 800d58a:	f340 80f6 	ble.w	800d77a <st_sssa8_ch_convolve_dw+0x1a42>
 800d58e:	6848      	ldr	r0, [r1, #4]
 800d590:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800d594:	6854      	ldr	r4, [r2, #4]
 800d596:	fb5c 4c00 	smmla	ip, ip, r0, r4
 800d59a:	fa4c f00e 	asr.w	r0, ip, lr
 800d59e:	f300 0007 	ssat	r0, #8, r0
 800d5a2:	f806 0b01 	strb.w	r0, [r6], #1
 800d5a6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800d5a8:	2802      	cmp	r0, #2
 800d5aa:	d066      	beq.n	800d67a <st_sssa8_ch_convolve_dw+0x1942>
 800d5ac:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800d5b0:	9d07      	ldr	r5, [sp, #28]
 800d5b2:	9f02      	ldr	r7, [sp, #8]
 800d5b4:	f8b3 e024 	ldrh.w	lr, [r3, #36]	; 0x24
 800d5b8:	19e8      	adds	r0, r5, r7
 800d5ba:	57ef      	ldrsb	r7, [r5, r7]
 800d5bc:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 800d5be:	eba7 070b 	sub.w	r7, r7, fp
 800d5c2:	f9b9 4004 	ldrsh.w	r4, [r9, #4]
 800d5c6:	fb1e c707 	smlabb	r7, lr, r7, ip
 800d5ca:	eb00 0e05 	add.w	lr, r0, r5
 800d5ce:	f910 c005 	ldrsb.w	ip, [r0, r5]
 800d5d2:	2c15      	cmp	r4, #21
 800d5d4:	f91e e015 	ldrsb.w	lr, [lr, r5, lsl #1]
 800d5d8:	ebac 0c0b 	sub.w	ip, ip, fp
 800d5dc:	ebae 080b 	sub.w	r8, lr, fp
 800d5e0:	f8b3 e026 	ldrh.w	lr, [r3, #38]	; 0x26
 800d5e4:	fb1e 7c0c 	smlabb	ip, lr, ip, r7
 800d5e8:	f910 7015 	ldrsb.w	r7, [r0, r5, lsl #1]
 800d5ec:	f8b3 e028 	ldrh.w	lr, [r3, #40]	; 0x28
 800d5f0:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 800d5f4:	eba7 070b 	sub.w	r7, r7, fp
 800d5f8:	fb1e c707 	smlabb	r7, lr, r7, ip
 800d5fc:	eb00 0c05 	add.w	ip, r0, r5
 800d600:	f8b3 e02c 	ldrh.w	lr, [r3, #44]	; 0x2c
 800d604:	f91c c015 	ldrsb.w	ip, [ip, r5, lsl #1]
 800d608:	ebac 090b 	sub.w	r9, ip, fp
 800d60c:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 800d610:	fb1c 7c08 	smlabb	ip, ip, r8, r7
 800d614:	f910 7015 	ldrsb.w	r7, [r0, r5, lsl #1]
 800d618:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 800d61c:	eba7 070b 	sub.w	r7, r7, fp
 800d620:	fb1e c707 	smlabb	r7, lr, r7, ip
 800d624:	eb00 0c05 	add.w	ip, r0, r5
 800d628:	f910 e015 	ldrsb.w	lr, [r0, r5, lsl #1]
 800d62c:	f91c c015 	ldrsb.w	ip, [ip, r5, lsl #1]
 800d630:	ebae 0e0b 	sub.w	lr, lr, fp
 800d634:	ebac 080b 	sub.w	r8, ip, fp
 800d638:	f8b3 c02e 	ldrh.w	ip, [r3, #46]	; 0x2e
 800d63c:	fb1c 7c09 	smlabb	ip, ip, r9, r7
 800d640:	f910 7025 	ldrsb.w	r7, [r0, r5, lsl #2]
 800d644:	8e18      	ldrh	r0, [r3, #48]	; 0x30
 800d646:	eba7 070b 	sub.w	r7, r7, fp
 800d64a:	fb10 c00e 	smlabb	r0, r0, lr, ip
 800d64e:	f8b3 c032 	ldrh.w	ip, [r3, #50]	; 0x32
 800d652:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800d654:	fb1c 0008 	smlabb	r0, ip, r8, r0
 800d658:	fb13 0007 	smlabb	r0, r3, r7, r0
 800d65c:	dd54      	ble.n	800d708 <st_sssa8_ch_convolve_dw+0x19d0>
 800d65e:	688b      	ldr	r3, [r1, #8]
 800d660:	2501      	movs	r5, #1
 800d662:	6891      	ldr	r1, [r2, #8]
 800d664:	1ea2      	subs	r2, r4, #2
 800d666:	3c01      	subs	r4, #1
 800d668:	fa05 f202 	lsl.w	r2, r5, r2
 800d66c:	fb50 2303 	smmla	r3, r0, r3, r2
 800d670:	4123      	asrs	r3, r4
 800d672:	440b      	add	r3, r1
 800d674:	f303 0307 	ssat	r3, #8, r3
 800d678:	7033      	strb	r3, [r6, #0]
 800d67a:	9b83      	ldr	r3, [sp, #524]	; 0x20c
 800d67c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d67e:	4413      	add	r3, r2
 800d680:	9383      	str	r3, [sp, #524]	; 0x20c
 800d682:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d684:	9907      	ldr	r1, [sp, #28]
 800d686:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d688:	4411      	add	r1, r2
 800d68a:	3301      	adds	r3, #1
 800d68c:	9107      	str	r1, [sp, #28]
 800d68e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d690:	b21b      	sxth	r3, r3
 800d692:	4411      	add	r1, r2
 800d694:	9318      	str	r3, [sp, #96]	; 0x60
 800d696:	9110      	str	r1, [sp, #64]	; 0x40
 800d698:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d69a:	4411      	add	r1, r2
 800d69c:	910f      	str	r1, [sp, #60]	; 0x3c
 800d69e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d6a0:	4411      	add	r1, r2
 800d6a2:	910d      	str	r1, [sp, #52]	; 0x34
 800d6a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d6a6:	4411      	add	r1, r2
 800d6a8:	910c      	str	r1, [sp, #48]	; 0x30
 800d6aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d6ac:	4411      	add	r1, r2
 800d6ae:	910b      	str	r1, [sp, #44]	; 0x2c
 800d6b0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d6b2:	4411      	add	r1, r2
 800d6b4:	910a      	str	r1, [sp, #40]	; 0x28
 800d6b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d6b8:	4411      	add	r1, r2
 800d6ba:	9109      	str	r1, [sp, #36]	; 0x24
 800d6bc:	9908      	ldr	r1, [sp, #32]
 800d6be:	4411      	add	r1, r2
 800d6c0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800d6c2:	4293      	cmp	r3, r2
 800d6c4:	9108      	str	r1, [sp, #32]
 800d6c6:	f6ff ac75 	blt.w	800cfb4 <st_sssa8_ch_convolve_dw+0x127c>
 800d6ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d6cc:	9939      	ldr	r1, [sp, #228]	; 0xe4
 800d6ce:	3301      	adds	r3, #1
 800d6d0:	9d04      	ldr	r5, [sp, #16]
 800d6d2:	b21b      	sxth	r3, r3
 800d6d4:	428b      	cmp	r3, r1
 800d6d6:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6d8:	f6ff ac48 	blt.w	800cf6c <st_sssa8_ch_convolve_dw+0x1234>
 800d6dc:	f7fe bdf9 	b.w	800c2d2 <st_sssa8_ch_convolve_dw+0x59a>
 800d6e0:	f1ac 0e02 	sub.w	lr, ip, #2
 800d6e4:	2001      	movs	r0, #1
 800d6e6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d6ea:	680c      	ldr	r4, [r1, #0]
 800d6ec:	fa00 fe0e 	lsl.w	lr, r0, lr
 800d6f0:	6810      	ldr	r0, [r2, #0]
 800d6f2:	fb56 e404 	smmla	r4, r6, r4, lr
 800d6f6:	fa44 f40c 	asr.w	r4, r4, ip
 800d6fa:	4420      	add	r0, r4
 800d6fc:	f300 0007 	ssat	r0, #8, r0
 800d700:	9e83      	ldr	r6, [sp, #524]	; 0x20c
 800d702:	f806 0b01 	strb.w	r0, [r6], #1
 800d706:	e6dd      	b.n	800d4c4 <st_sssa8_ch_convolve_dw+0x178c>
 800d708:	2c00      	cmp	r4, #0
 800d70a:	dd46      	ble.n	800d79a <st_sssa8_ch_convolve_dw+0x1a62>
 800d70c:	688b      	ldr	r3, [r1, #8]
 800d70e:	0040      	lsls	r0, r0, #1
 800d710:	6892      	ldr	r2, [r2, #8]
 800d712:	fb50 2003 	smmla	r0, r0, r3, r2
 800d716:	fa40 f304 	asr.w	r3, r0, r4
 800d71a:	f303 0307 	ssat	r3, #8, r3
 800d71e:	7033      	strb	r3, [r6, #0]
 800d720:	e7ab      	b.n	800d67a <st_sssa8_ch_convolve_dw+0x1942>
 800d722:	f1ae 0802 	sub.w	r8, lr, #2
 800d726:	2001      	movs	r0, #1
 800d728:	f10e 3eff 	add.w	lr, lr, #4294967295
 800d72c:	684c      	ldr	r4, [r1, #4]
 800d72e:	fa00 f808 	lsl.w	r8, r0, r8
 800d732:	6850      	ldr	r0, [r2, #4]
 800d734:	fb5c 8404 	smmla	r4, ip, r4, r8
 800d738:	fa44 f40e 	asr.w	r4, r4, lr
 800d73c:	4420      	add	r0, r4
 800d73e:	f300 0007 	ssat	r0, #8, r0
 800d742:	f806 0b01 	strb.w	r0, [r6], #1
 800d746:	e72e      	b.n	800d5a6 <st_sssa8_ch_convolve_dw+0x186e>
 800d748:	f1cc 0c01 	rsb	ip, ip, #1
 800d74c:	fa06 f40c 	lsl.w	r4, r6, ip
 800d750:	f304 041f 	ssat	r4, #32, r4
 800d754:	6808      	ldr	r0, [r1, #0]
 800d756:	fb54 f410 	smmulr	r4, r4, r0
 800d75a:	6810      	ldr	r0, [r2, #0]
 800d75c:	4420      	add	r0, r4
 800d75e:	f300 0007 	ssat	r0, #8, r0
 800d762:	9e83      	ldr	r6, [sp, #524]	; 0x20c
 800d764:	f806 0b01 	strb.w	r0, [r6], #1
 800d768:	e6ac      	b.n	800d4c4 <st_sssa8_ch_convolve_dw+0x178c>
 800d76a:	4698      	mov	r8, r3
 800d76c:	9f7e      	ldr	r7, [sp, #504]	; 0x1f8
 800d76e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d770:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d772:	f8dd 9064 	ldr.w	r9, [sp, #100]	; 0x64
 800d776:	9986      	ldr	r1, [sp, #536]	; 0x218
 800d778:	e638      	b.n	800d3ec <st_sssa8_ch_convolve_dw+0x16b4>
 800d77a:	f1ce 0e01 	rsb	lr, lr, #1
 800d77e:	fa0c f40e 	lsl.w	r4, ip, lr
 800d782:	f304 041f 	ssat	r4, #32, r4
 800d786:	6848      	ldr	r0, [r1, #4]
 800d788:	fb54 f410 	smmulr	r4, r4, r0
 800d78c:	6850      	ldr	r0, [r2, #4]
 800d78e:	4420      	add	r0, r4
 800d790:	f300 0007 	ssat	r0, #8, r0
 800d794:	f806 0b01 	strb.w	r0, [r6], #1
 800d798:	e705      	b.n	800d5a6 <st_sssa8_ch_convolve_dw+0x186e>
 800d79a:	f1c4 0401 	rsb	r4, r4, #1
 800d79e:	fa00 f304 	lsl.w	r3, r0, r4
 800d7a2:	f303 031f 	ssat	r3, #32, r3
 800d7a6:	6889      	ldr	r1, [r1, #8]
 800d7a8:	fb53 f311 	smmulr	r3, r3, r1
 800d7ac:	6892      	ldr	r2, [r2, #8]
 800d7ae:	4413      	add	r3, r2
 800d7b0:	f303 0307 	ssat	r3, #8, r3
 800d7b4:	7033      	strb	r3, [r6, #0]
 800d7b6:	e760      	b.n	800d67a <st_sssa8_ch_convolve_dw+0x1942>
 800d7b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d7ba:	2400      	movs	r4, #0
 800d7bc:	f8dd 81f8 	ldr.w	r8, [sp, #504]	; 0x1f8
 800d7c0:	9304      	str	r3, [sp, #16]
 800d7c2:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800d7c6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800d7c8:	9f86      	ldr	r7, [sp, #536]	; 0x218
 800d7ca:	f7ff b940 	b.w	800ca4e <st_sssa8_ch_convolve_dw+0xd16>
 800d7ce:	bf00      	nop

0800d7d0 <st_sssa8_ch_convolve_rank1upd>:
 800d7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7d4:	b085      	sub	sp, #20
 800d7d6:	f8bd 4038 	ldrh.w	r4, [sp, #56]	; 0x38
 800d7da:	f99d b040 	ldrsb.w	fp, [sp, #64]	; 0x40
 800d7de:	fb13 f304 	smulbb	r3, r3, r4
 800d7e2:	fb13 f500 	smulbb	r5, r3, r0
 800d7e6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800d7ea:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 800d7ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d7f0:	2a00      	cmp	r2, #0
 800d7f2:	d074      	beq.n	800d8de <st_sssa8_ch_convolve_rank1upd+0x10e>
 800d7f4:	b2ad      	uxth	r5, r5
 800d7f6:	f1aa 0a04 	sub.w	sl, sl, #4
 800d7fa:	460c      	mov	r4, r1
 800d7fc:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800d800:	ea4f 0995 	mov.w	r9, r5, lsr #2
 800d804:	f005 0503 	and.w	r5, r5, #3
 800d808:	449a      	add	sl, r3
 800d80a:	eb08 0782 	add.w	r7, r8, r2, lsl #2
 800d80e:	f1a9 0381 	sub.w	r3, r9, #129	; 0x81
 800d812:	1e69      	subs	r1, r5, #1
 800d814:	f1a9 0280 	sub.w	r2, r9, #128	; 0x80
 800d818:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 800d81c:	b289      	uxth	r1, r1
 800d81e:	9100      	str	r1, [sp, #0]
 800d820:	ebc3 2143 	rsb	r1, r3, r3, lsl #9
 800d824:	eb02 12c1 	add.w	r2, r2, r1, lsl #7
 800d828:	b292      	uxth	r2, r2
 800d82a:	9202      	str	r2, [sp, #8]
 800d82c:	025a      	lsls	r2, r3, #9
 800d82e:	3301      	adds	r3, #1
 800d830:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d834:	025b      	lsls	r3, r3, #9
 800d836:	9203      	str	r2, [sp, #12]
 800d838:	9301      	str	r3, [sp, #4]
 800d83a:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 800d83e:	d953      	bls.n	800d8e8 <st_sssa8_ch_convolve_rank1upd+0x118>
 800d840:	9b03      	ldr	r3, [sp, #12]
 800d842:	f504 7000 	add.w	r0, r4, #512	; 0x200
 800d846:	2600      	movs	r6, #0
 800d848:	eb04 0c03 	add.w	ip, r4, r3
 800d84c:	f5a0 7100 	sub.w	r1, r0, #512	; 0x200
 800d850:	2200      	movs	r2, #0
 800d852:	f851 3b04 	ldr.w	r3, [r1], #4
 800d856:	fa2f fe83 	sxtb16	lr, r3
 800d85a:	4281      	cmp	r1, r0
 800d85c:	ea4f 2333 	mov.w	r3, r3, ror #8
 800d860:	fa92 f21e 	qadd16	r2, r2, lr
 800d864:	fa2f f383 	sxtb16	r3, r3
 800d868:	fa92 f213 	qadd16	r2, r2, r3
 800d86c:	d1f1      	bne.n	800d852 <st_sssa8_ch_convolve_rank1upd+0x82>
 800d86e:	f501 7000 	add.w	r0, r1, #512	; 0x200
 800d872:	b213      	sxth	r3, r2
 800d874:	4560      	cmp	r0, ip
 800d876:	eb03 4222 	add.w	r2, r3, r2, asr #16
 800d87a:	4416      	add	r6, r2
 800d87c:	d1e6      	bne.n	800d84c <st_sssa8_ch_convolve_rank1upd+0x7c>
 800d87e:	9b01      	ldr	r3, [sp, #4]
 800d880:	18e1      	adds	r1, r4, r3
 800d882:	9c02      	ldr	r4, [sp, #8]
 800d884:	b374      	cbz	r4, 800d8e4 <st_sssa8_ch_convolve_rank1upd+0x114>
 800d886:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 800d88a:	2200      	movs	r2, #0
 800d88c:	f851 3b04 	ldr.w	r3, [r1], #4
 800d890:	fa2f f083 	sxtb16	r0, r3
 800d894:	428c      	cmp	r4, r1
 800d896:	ea4f 2333 	mov.w	r3, r3, ror #8
 800d89a:	fa92 f210 	qadd16	r2, r2, r0
 800d89e:	fa2f f383 	sxtb16	r3, r3
 800d8a2:	fa92 f213 	qadd16	r2, r2, r3
 800d8a6:	d1f1      	bne.n	800d88c <st_sssa8_ch_convolve_rank1upd+0xbc>
 800d8a8:	b213      	sxth	r3, r2
 800d8aa:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800d8ae:	441e      	add	r6, r3
 800d8b0:	b16d      	cbz	r5, 800d8ce <st_sssa8_ch_convolve_rank1upd+0xfe>
 800d8b2:	f994 3000 	ldrsb.w	r3, [r4]
 800d8b6:	441e      	add	r6, r3
 800d8b8:	9b00      	ldr	r3, [sp, #0]
 800d8ba:	b13b      	cbz	r3, 800d8cc <st_sssa8_ch_convolve_rank1upd+0xfc>
 800d8bc:	f994 3001 	ldrsb.w	r3, [r4, #1]
 800d8c0:	2d02      	cmp	r5, #2
 800d8c2:	441e      	add	r6, r3
 800d8c4:	d002      	beq.n	800d8cc <st_sssa8_ch_convolve_rank1upd+0xfc>
 800d8c6:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800d8ca:	441e      	add	r6, r3
 800d8cc:	442c      	add	r4, r5
 800d8ce:	f858 3b04 	ldr.w	r3, [r8], #4
 800d8d2:	fb0b 3616 	mls	r6, fp, r6, r3
 800d8d6:	45b8      	cmp	r8, r7
 800d8d8:	f84a 6f04 	str.w	r6, [sl, #4]!
 800d8dc:	d1ad      	bne.n	800d83a <st_sssa8_ch_convolve_rank1upd+0x6a>
 800d8de:	b005      	add	sp, #20
 800d8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8e4:	460c      	mov	r4, r1
 800d8e6:	e7e3      	b.n	800d8b0 <st_sssa8_ch_convolve_rank1upd+0xe0>
 800d8e8:	4621      	mov	r1, r4
 800d8ea:	2600      	movs	r6, #0
 800d8ec:	464c      	mov	r4, r9
 800d8ee:	e7c9      	b.n	800d884 <st_sssa8_ch_convolve_rank1upd+0xb4>

0800d8f0 <st_sssa8_ch_convolve_WeightsPrefetch>:
 800d8f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8f4:	b082      	sub	sp, #8
 800d8f6:	fb02 fc01 	mul.w	ip, r2, r1
 800d8fa:	f06f 0e09 	mvn.w	lr, #9
 800d8fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d900:	fb03 fc0c 	mul.w	ip, r3, ip
 800d904:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800d908:	686e      	ldr	r6, [r5, #4]
 800d90a:	fb04 fc0c 	mul.w	ip, r4, ip
 800d90e:	f8bd 7024 	ldrh.w	r7, [sp, #36]	; 0x24
 800d912:	fb0e 6e01 	mla	lr, lr, r1, r6
 800d916:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
 800d91a:	ebbe 0f4c 	cmp.w	lr, ip, lsl #1
 800d91e:	db15      	blt.n	800d94c <st_sssa8_ch_convolve_WeightsPrefetch+0x5c>
 800d920:	fb02 fc03 	mul.w	ip, r2, r3
 800d924:	2f01      	cmp	r7, #1
 800d926:	fb0c fe04 	mul.w	lr, ip, r4
 800d92a:	d113      	bne.n	800d954 <st_sssa8_ch_convolve_WeightsPrefetch+0x64>
 800d92c:	f1b8 0f01 	cmp.w	r8, #1
 800d930:	4626      	mov	r6, r4
 800d932:	d10f      	bne.n	800d954 <st_sssa8_ch_convolve_WeightsPrefetch+0x64>
 800d934:	f8cd e000 	str.w	lr, [sp]
 800d938:	4663      	mov	r3, ip
 800d93a:	682c      	ldr	r4, [r5, #0]
 800d93c:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800d940:	4632      	mov	r2, r6
 800d942:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 800d946:	9401      	str	r4, [sp, #4]
 800d948:	f002 fb18 	bl	800ff7c <st_sssa8_ch_fullW_prefetch>
 800d94c:	2000      	movs	r0, #0
 800d94e:	b002      	add	sp, #8
 800d950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d954:	fb03 f604 	mul.w	r6, r3, r4
 800d958:	4694      	mov	ip, r2
 800d95a:	e7eb      	b.n	800d934 <st_sssa8_ch_convolve_WeightsPrefetch+0x44>

0800d95c <st_sssa8_ch_convolve>:
 800d95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d960:	b09f      	sub	sp, #124	; 0x7c
 800d962:	4699      	mov	r9, r3
 800d964:	4683      	mov	fp, r0
 800d966:	f8bd 60a4 	ldrh.w	r6, [sp, #164]	; 0xa4
 800d96a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800d96c:	eb06 0886 	add.w	r8, r6, r6, lsl #2
 800d970:	921d      	str	r2, [sp, #116]	; 0x74
 800d972:	681a      	ldr	r2, [r3, #0]
 800d974:	9117      	str	r1, [sp, #92]	; 0x5c
 800d976:	ebc6 7186 	rsb	r1, r6, r6, lsl #30
 800d97a:	eb02 0848 	add.w	r8, r2, r8, lsl #1
 800d97e:	f8bd 20b8 	ldrh.w	r2, [sp, #184]	; 0xb8
 800d982:	685b      	ldr	r3, [r3, #4]
 800d984:	9212      	str	r2, [sp, #72]	; 0x48
 800d986:	eb08 0181 	add.w	r1, r8, r1, lsl #2
 800d98a:	f8bd 20bc 	ldrh.w	r2, [sp, #188]	; 0xbc
 800d98e:	9316      	str	r3, [sp, #88]	; 0x58
 800d990:	9214      	str	r2, [sp, #80]	; 0x50
 800d992:	f8bd 20c0 	ldrh.w	r2, [sp, #192]	; 0xc0
 800d996:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	; 0xa8
 800d99a:	9213      	str	r2, [sp, #76]	; 0x4c
 800d99c:	f8bd 20c4 	ldrh.w	r2, [sp, #196]	; 0xc4
 800d9a0:	f8bd a0ac 	ldrh.w	sl, [sp, #172]	; 0xac
 800d9a4:	9215      	str	r2, [sp, #84]	; 0x54
 800d9a6:	f99d 20d4 	ldrsb.w	r2, [sp, #212]	; 0xd4
 800d9aa:	9c34      	ldr	r4, [sp, #208]	; 0xd0
 800d9ac:	921a      	str	r2, [sp, #104]	; 0x68
 800d9ae:	f8bd 20e0 	ldrh.w	r2, [sp, #224]	; 0xe0
 800d9b2:	f99d 50d8 	ldrsb.w	r5, [sp, #216]	; 0xd8
 800d9b6:	921b      	str	r2, [sp, #108]	; 0x6c
 800d9b8:	f8bd 20e4 	ldrh.w	r2, [sp, #228]	; 0xe4
 800d9bc:	921c      	str	r2, [sp, #112]	; 0x70
 800d9be:	00b2      	lsls	r2, r6, #2
 800d9c0:	9218      	str	r2, [sp, #96]	; 0x60
 800d9c2:	2e00      	cmp	r6, #0
 800d9c4:	f000 80a7 	beq.w	800db16 <st_sssa8_ch_convolve+0x1ba>
 800d9c8:	46a4      	mov	ip, r4
 800d9ca:	0072      	lsls	r2, r6, #1
 800d9cc:	3104      	adds	r1, #4
 800d9ce:	2701      	movs	r7, #1
 800d9d0:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 800d9d4:	9219      	str	r2, [sp, #100]	; 0x64
 800d9d6:	f93c 2b02 	ldrsh.w	r2, [ip], #2
 800d9da:	1e50      	subs	r0, r2, #1
 800d9dc:	fa07 fe02 	lsl.w	lr, r7, r2
 800d9e0:	fa05 f202 	lsl.w	r2, r5, r2
 800d9e4:	b280      	uxth	r0, r0
 800d9e6:	eb02 025e 	add.w	r2, r2, lr, lsr #1
 800d9ea:	2814      	cmp	r0, #20
 800d9ec:	d84e      	bhi.n	800da8c <st_sssa8_ch_convolve+0x130>
 800d9ee:	4564      	cmp	r4, ip
 800d9f0:	f841 2c04 	str.w	r2, [r1, #-4]
 800d9f4:	f101 0104 	add.w	r1, r1, #4
 800d9f8:	d1ed      	bne.n	800d9d6 <st_sssa8_ch_convolve+0x7a>
 800d9fa:	4641      	mov	r1, r8
 800d9fc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d9fe:	f06f 0009 	mvn.w	r0, #9
 800da02:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800da04:	1aa4      	subs	r4, r4, r2
 800da06:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800da08:	fb00 5006 	mla	r0, r0, r6, r5
 800da0c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800da0e:	1a89      	subs	r1, r1, r2
 800da10:	fb06 f209 	mul.w	r2, r6, r9
 800da14:	fb03 f202 	mul.w	r2, r3, r2
 800da18:	fb0a f202 	mul.w	r2, sl, r2
 800da1c:	ebb0 0f42 	cmp.w	r0, r2, lsl #1
 800da20:	fb15 f209 	smulbb	r2, r5, r9
 800da24:	bfac      	ite	ge
 800da26:	4640      	movge	r0, r8
 800da28:	2000      	movlt	r0, #0
 800da2a:	2b01      	cmp	r3, #1
 800da2c:	b292      	uxth	r2, r2
 800da2e:	d108      	bne.n	800da42 <st_sssa8_ch_convolve+0xe6>
 800da30:	f1ba 0f01 	cmp.w	sl, #1
 800da34:	d105      	bne.n	800da42 <st_sssa8_ch_convolve+0xe6>
 800da36:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800da38:	2f01      	cmp	r7, #1
 800da3a:	d102      	bne.n	800da42 <st_sssa8_ch_convolve+0xe6>
 800da3c:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800da3e:	2f01      	cmp	r7, #1
 800da40:	d04f      	beq.n	800dae2 <st_sssa8_ch_convolve+0x186>
 800da42:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800da44:	2d01      	cmp	r5, #1
 800da46:	d128      	bne.n	800da9a <st_sssa8_ch_convolve+0x13e>
 800da48:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800da4a:	2d01      	cmp	r5, #1
 800da4c:	d125      	bne.n	800da9a <st_sssa8_ch_convolve+0x13e>
 800da4e:	910c      	str	r1, [sp, #48]	; 0x30
 800da50:	9401      	str	r4, [sp, #4]
 800da52:	991a      	ldr	r1, [sp, #104]	; 0x68
 800da54:	9c33      	ldr	r4, [sp, #204]	; 0xcc
 800da56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800da5a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800da5c:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800da5e:	9307      	str	r3, [sp, #28]
 800da60:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800da62:	9400      	str	r4, [sp, #0]
 800da64:	9306      	str	r3, [sp, #24]
 800da66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800da68:	9305      	str	r3, [sp, #20]
 800da6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800da6c:	e9cd 800d 	strd	r8, r0, [sp, #52]	; 0x34
 800da70:	e9cd a10a 	strd	sl, r1, [sp, #40]	; 0x28
 800da74:	9304      	str	r3, [sp, #16]
 800da76:	4658      	mov	r0, fp
 800da78:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800da7a:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800da7c:	e9cd 6902 	strd	r6, r9, [sp, #8]
 800da80:	f003 f8c8 	bl	8010c14 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t>
 800da84:	2000      	movs	r0, #0
 800da86:	b01f      	add	sp, #124	; 0x7c
 800da88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da8c:	4564      	cmp	r4, ip
 800da8e:	f841 5c04 	str.w	r5, [r1, #-4]
 800da92:	f101 0104 	add.w	r1, r1, #4
 800da96:	d19e      	bne.n	800d9d6 <st_sssa8_ch_convolve+0x7a>
 800da98:	e7af      	b.n	800d9fa <st_sssa8_ch_convolve+0x9e>
 800da9a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800da9e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800daa0:	910e      	str	r1, [sp, #56]	; 0x38
 800daa2:	9309      	str	r3, [sp, #36]	; 0x24
 800daa4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800daa6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800daa8:	9308      	str	r3, [sp, #32]
 800daaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800daac:	9010      	str	r0, [sp, #64]	; 0x40
 800daae:	4658      	mov	r0, fp
 800dab0:	9307      	str	r3, [sp, #28]
 800dab2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dab4:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800dab6:	9306      	str	r3, [sp, #24]
 800dab8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800daba:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800dabe:	9305      	str	r3, [sp, #20]
 800dac0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dac2:	e9cd 4601 	strd	r4, r6, [sp, #4]
 800dac6:	9c33      	ldr	r4, [sp, #204]	; 0xcc
 800dac8:	e9cd a10c 	strd	sl, r1, [sp, #48]	; 0x30
 800dacc:	e9cd 9303 	strd	r9, r3, [sp, #12]
 800dad0:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800dad2:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800dad4:	9400      	str	r4, [sp, #0]
 800dad6:	f003 fe8d 	bl	80117f4 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t>
 800dada:	2000      	movs	r0, #0
 800dadc:	b01f      	add	sp, #124	; 0x7c
 800dade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dae2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dae4:	462a      	mov	r2, r5
 800dae6:	9401      	str	r4, [sp, #4]
 800dae8:	fb03 f202 	mul.w	r2, r3, r2
 800daec:	9c33      	ldr	r4, [sp, #204]	; 0xcc
 800daee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800daf0:	9106      	str	r1, [sp, #24]
 800daf2:	9305      	str	r3, [sp, #20]
 800daf4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800daf6:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800daf8:	f8cd 9010 	str.w	r9, [sp, #16]
 800dafc:	9400      	str	r4, [sp, #0]
 800dafe:	e9cd 8007 	strd	r8, r0, [sp, #28]
 800db02:	e9cd 2602 	strd	r2, r6, [sp, #8]
 800db06:	4658      	mov	r0, fp
 800db08:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800db0a:	f002 fa77 	bl	800fffc <st_sssa8_ch_nn_mat_mult_nt_t>
 800db0e:	2000      	movs	r0, #0
 800db10:	b01f      	add	sp, #124	; 0x7c
 800db12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db16:	9619      	str	r6, [sp, #100]	; 0x64
 800db18:	e770      	b.n	800d9fc <st_sssa8_ch_convolve+0xa0>
 800db1a:	bf00      	nop

0800db1c <st_sssa8_ch_convolve_startNN>:
 800db1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db20:	ed2d 8b08 	vpush	{d8-d11}
 800db24:	b0cf      	sub	sp, #316	; 0x13c
 800db26:	469a      	mov	sl, r3
 800db28:	468b      	mov	fp, r1
 800db2a:	920a      	str	r2, [sp, #40]	; 0x28
 800db2c:	f8bd 2184 	ldrh.w	r2, [sp, #388]	; 0x184
 800db30:	f8bd 418c 	ldrh.w	r4, [sp, #396]	; 0x18c
 800db34:	4611      	mov	r1, r2
 800db36:	9b70      	ldr	r3, [sp, #448]	; 0x1c0
 800db38:	ee09 2a10 	vmov	s18, r2
 800db3c:	9009      	str	r0, [sp, #36]	; 0x24
 800db3e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 800db42:	f8bd 0188 	ldrh.w	r0, [sp, #392]	; 0x188
 800db46:	f99d 81ac 	ldrsb.w	r8, [sp, #428]	; 0x1ac
 800db4a:	eb03 0542 	add.w	r5, r3, r2, lsl #1
 800db4e:	460a      	mov	r2, r1
 800db50:	fb10 f304 	smulbb	r3, r0, r4
 800db54:	9019      	str	r0, [sp, #100]	; 0x64
 800db56:	f8bd 01b8 	ldrh.w	r0, [sp, #440]	; 0x1b8
 800db5a:	ea4f 0982 	mov.w	r9, r2, lsl #2
 800db5e:	fb13 f30a 	smulbb	r3, r3, sl
 800db62:	f99d 61b0 	ldrsb.w	r6, [sp, #432]	; 0x1b0
 800db66:	900f      	str	r0, [sp, #60]	; 0x3c
 800db68:	b29b      	uxth	r3, r3
 800db6a:	f8bd 01bc 	ldrh.w	r0, [sp, #444]	; 0x1bc
 800db6e:	9420      	str	r4, [sp, #128]	; 0x80
 800db70:	9315      	str	r3, [sp, #84]	; 0x54
 800db72:	ebc1 7341 	rsb	r3, r1, r1, lsl #29
 800db76:	f8bd 1190 	ldrh.w	r1, [sp, #400]	; 0x190
 800db7a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800db7e:	9514      	str	r5, [sp, #80]	; 0x50
 800db80:	9116      	str	r1, [sp, #88]	; 0x58
 800db82:	f8bd 1194 	ldrh.w	r1, [sp, #404]	; 0x194
 800db86:	ee0a 3a10 	vmov	s20, r3
 800db8a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800db8e:	901f      	str	r0, [sp, #124]	; 0x7c
 800db90:	9121      	str	r1, [sp, #132]	; 0x84
 800db92:	f8bd 1198 	ldrh.w	r1, [sp, #408]	; 0x198
 800db96:	931d      	str	r3, [sp, #116]	; 0x74
 800db98:	910e      	str	r1, [sp, #56]	; 0x38
 800db9a:	f8bd 119c 	ldrh.w	r1, [sp, #412]	; 0x19c
 800db9e:	911b      	str	r1, [sp, #108]	; 0x6c
 800dba0:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 800dba2:	2a00      	cmp	r2, #0
 800dba4:	f000 866d 	beq.w	800e882 <st_sssa8_ch_convolve_startNN+0xd66>
 800dba8:	1d18      	adds	r0, r3, #4
 800dbaa:	2501      	movs	r5, #1
 800dbac:	0053      	lsls	r3, r2, #1
 800dbae:	eb01 0742 	add.w	r7, r1, r2, lsl #1
 800dbb2:	9318      	str	r3, [sp, #96]	; 0x60
 800dbb4:	f931 3b02 	ldrsh.w	r3, [r1], #2
 800dbb8:	1e5a      	subs	r2, r3, #1
 800dbba:	fa05 f403 	lsl.w	r4, r5, r3
 800dbbe:	fa06 f303 	lsl.w	r3, r6, r3
 800dbc2:	b292      	uxth	r2, r2
 800dbc4:	eb03 0354 	add.w	r3, r3, r4, lsr #1
 800dbc8:	2a14      	cmp	r2, #20
 800dbca:	d85b      	bhi.n	800dc84 <st_sssa8_ch_convolve_startNN+0x168>
 800dbcc:	428f      	cmp	r7, r1
 800dbce:	f840 3c04 	str.w	r3, [r0, #-4]
 800dbd2:	f100 0004 	add.w	r0, r0, #4
 800dbd6:	d1ed      	bne.n	800dbb4 <st_sssa8_ch_convolve_startNN+0x98>
 800dbd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dbda:	4639      	mov	r1, r7
 800dbdc:	9317      	str	r3, [sp, #92]	; 0x5c
 800dbde:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dbe0:	aa2e      	add	r2, sp, #184	; 0xb8
 800dbe2:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800dbe4:	a83a      	add	r0, sp, #232	; 0xe8
 800dbe6:	1acb      	subs	r3, r1, r3
 800dbe8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800dbea:	a944      	add	r1, sp, #272	; 0x110
 800dbec:	9438      	str	r4, [sp, #224]	; 0xe0
 800dbee:	931c      	str	r3, [sp, #112]	; 0x70
 800dbf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dbf2:	f8cd b0c0 	str.w	fp, [sp, #192]	; 0xc0
 800dbf6:	932f      	str	r3, [sp, #188]	; 0xbc
 800dbf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbfa:	9537      	str	r5, [sp, #220]	; 0xdc
 800dbfc:	9334      	str	r3, [sp, #208]	; 0xd0
 800dbfe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dc00:	9333      	str	r3, [sp, #204]	; 0xcc
 800dc02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc04:	9346      	str	r3, [sp, #280]	; 0x118
 800dc06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc08:	9347      	str	r3, [sp, #284]	; 0x11c
 800dc0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dc0c:	9348      	str	r3, [sp, #288]	; 0x120
 800dc0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc10:	9349      	str	r3, [sp, #292]	; 0x124
 800dc12:	ab36      	add	r3, sp, #216	; 0xd8
 800dc14:	9300      	str	r3, [sp, #0]
 800dc16:	ab32      	add	r3, sp, #200	; 0xc8
 800dc18:	f001 f936 	bl	800ee88 <ai_padding_opt_init>
 800dc1c:	fb05 f304 	mul.w	r3, r5, r4
 800dc20:	ee19 2a10 	vmov	r2, s18
 800dc24:	9914      	ldr	r1, [sp, #80]	; 0x50
 800dc26:	fb0a f303 	mul.w	r3, sl, r3
 800dc2a:	ee19 0a10 	vmov	r0, s18
 800dc2e:	fb02 f303 	mul.w	r3, r2, r3
 800dc32:	005b      	lsls	r3, r3, #1
 800dc34:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800dc38:	bfd4      	ite	le
 800dc3a:	ebc9 0203 	rsble	r2, r9, r3
 800dc3e:	f5c9 52a0 	rsbgt	r2, r9, #5120	; 0x1400
 800dc42:	fb0a f904 	mul.w	r9, sl, r4
 800dc46:	fb09 f305 	mul.w	r3, r9, r5
 800dc4a:	2a00      	cmp	r2, #0
 800dc4c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800dc50:	9915      	ldr	r1, [sp, #84]	; 0x54
 800dc52:	bfb8      	it	lt
 800dc54:	3201      	addlt	r2, #1
 800dc56:	ee09 3a90 	vmov	s19, r3
 800dc5a:	fb00 f301 	mul.w	r3, r0, r1
 800dc5e:	1054      	asrs	r4, r2, #1
 800dc60:	ebb3 0f62 	cmp.w	r3, r2, asr #1
 800dc64:	dc15      	bgt.n	800dc92 <st_sssa8_ch_convolve_startNN+0x176>
 800dc66:	f01a 0f03 	tst.w	sl, #3
 800dc6a:	f040 8165 	bne.w	800df38 <st_sssa8_ch_convolve_startNN+0x41c>
 800dc6e:	ee19 3a10 	vmov	r3, s18
 800dc72:	460a      	mov	r2, r1
 800dc74:	9860      	ldr	r0, [sp, #384]	; 0x180
 800dc76:	ee19 1a90 	vmov	r1, s19
 800dc7a:	f001 ff8f 	bl	800fb9c <st_int8_to16_dual_interleaved>
 800dc7e:	2301      	movs	r3, #1
 800dc80:	932a      	str	r3, [sp, #168]	; 0xa8
 800dc82:	e008      	b.n	800dc96 <st_sssa8_ch_convolve_startNN+0x17a>
 800dc84:	428f      	cmp	r7, r1
 800dc86:	f840 6c04 	str.w	r6, [r0, #-4]
 800dc8a:	f100 0004 	add.w	r0, r0, #4
 800dc8e:	d191      	bne.n	800dbb4 <st_sssa8_ch_convolve_startNN+0x98>
 800dc90:	e7a2      	b.n	800dbd8 <st_sssa8_ch_convolve_startNN+0xbc>
 800dc92:	2300      	movs	r3, #0
 800dc94:	932a      	str	r3, [sp, #168]	; 0xa8
 800dc96:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800dc98:	ee19 1a10 	vmov	r1, s18
 800dc9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc9e:	fb02 f303 	mul.w	r3, r2, r3
 800dca2:	9a6d      	ldr	r2, [sp, #436]	; 0x1b4
 800dca4:	fb01 2303 	mla	r3, r1, r3, r2
 800dca8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcaa:	429a      	cmp	r2, r3
 800dcac:	f080 8131 	bcs.w	800df12 <st_sssa8_ch_convolve_startNN+0x3f6>
 800dcb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcb2:	fb03 f30b 	mul.w	r3, r3, fp
 800dcb6:	fb0a 2303 	mla	r3, sl, r3, r2
 800dcba:	9a6d      	ldr	r2, [sp, #436]	; 0x1b4
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	bf2c      	ite	cs
 800dcc0:	2300      	movcs	r3, #0
 800dcc2:	2301      	movcc	r3, #1
 800dcc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dcc6:	ee19 1a10 	vmov	r1, s18
 800dcca:	fb94 f2f2 	sdiv	r2, r4, r2
 800dcce:	b292      	uxth	r2, r2
 800dcd0:	428a      	cmp	r2, r1
 800dcd2:	bf28      	it	cs
 800dcd4:	460a      	movcs	r2, r1
 800dcd6:	2a01      	cmp	r2, #1
 800dcd8:	921a      	str	r2, [sp, #104]	; 0x68
 800dcda:	f240 81fa 	bls.w	800e0d2 <st_sssa8_ch_convolve_startNN+0x5b6>
 800dcde:	4610      	mov	r0, r2
 800dce0:	ee19 2a10 	vmov	r2, s18
 800dce4:	fbb1 f1f0 	udiv	r1, r1, r0
 800dce8:	fb00 2211 	mls	r2, r0, r1, r2
 800dcec:	b289      	uxth	r1, r1
 800dcee:	b292      	uxth	r2, r2
 800dcf0:	9127      	str	r1, [sp, #156]	; 0x9c
 800dcf2:	2a00      	cmp	r2, #0
 800dcf4:	f000 810f 	beq.w	800df16 <st_sssa8_ch_convolve_startNN+0x3fa>
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	f040 83b6 	bne.w	800e46a <st_sssa8_ch_convolve_startNN+0x94e>
 800dcfe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800dd00:	fa0f f688 	sxth.w	r6, r8
 800dd04:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dd06:	ea4f 084a 	mov.w	r8, sl, lsl #1
 800dd0a:	fb03 f30a 	mul.w	r3, r3, sl
 800dd0e:	ee08 6a90 	vmov	s17, r6
 800dd12:	fb02 f303 	mul.w	r3, r2, r3
 800dd16:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dd18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd1c:	9312      	str	r3, [sp, #72]	; 0x48
 800dd1e:	f00a 0303 	and.w	r3, sl, #3
 800dd22:	930c      	str	r3, [sp, #48]	; 0x30
 800dd24:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800dd28:	9313      	str	r3, [sp, #76]	; 0x4c
 800dd2a:	ee19 3a10 	vmov	r3, s18
 800dd2e:	e9cd 8322 	strd	r8, r3, [sp, #136]	; 0x88
 800dd32:	465b      	mov	r3, fp
 800dd34:	46d0      	mov	r8, sl
 800dd36:	46cb      	mov	fp, r9
 800dd38:	4699      	mov	r9, r3
 800dd3a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800dd3c:	b953      	cbnz	r3, 800dd54 <st_sssa8_ch_convolve_startNN+0x238>
 800dd3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	f040 81be 	bne.w	800e0c2 <st_sssa8_ch_convolve_startNN+0x5a6>
 800dd46:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800dd48:	ee19 1a90 	vmov	r1, s19
 800dd4c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dd4e:	9860      	ldr	r0, [sp, #384]	; 0x180
 800dd50:	f001 ff24 	bl	800fb9c <st_int8_to16_dual_interleaved>
 800dd54:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	f000 80af 	beq.w	800deba <st_sssa8_ch_convolve_startNN+0x39e>
 800dd5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd5e:	2400      	movs	r4, #0
 800dd60:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800dd62:	425b      	negs	r3, r3
 800dd64:	4626      	mov	r6, r4
 800dd66:	b29b      	uxth	r3, r3
 800dd68:	9318      	str	r3, [sp, #96]	; 0x60
 800dd6a:	9b6d      	ldr	r3, [sp, #436]	; 0x1b4
 800dd6c:	9317      	str	r3, [sp, #92]	; 0x5c
 800dd6e:	a83a      	add	r0, sp, #232	; 0xe8
 800dd70:	f001 f8e4 	bl	800ef3c <ai_padding_opt_phase1>
 800dd74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	f000 81a0 	beq.w	800e0bc <st_sssa8_ch_convolve_startNN+0x5a0>
 800dd7c:	b2a3      	uxth	r3, r4
 800dd7e:	2100      	movs	r1, #0
 800dd80:	931e      	str	r3, [sp, #120]	; 0x78
 800dd82:	e9dd 3220 	ldrd	r3, r2, [sp, #128]	; 0x80
 800dd86:	1a9b      	subs	r3, r3, r2
 800dd88:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dd8a:	fb06 3302 	mla	r3, r6, r2, r3
 800dd8e:	460a      	mov	r2, r1
 800dd90:	9308      	str	r3, [sp, #32]
 800dd92:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dd94:	425b      	negs	r3, r3
 800dd96:	b29b      	uxth	r3, r3
 800dd98:	9307      	str	r3, [sp, #28]
 800dd9a:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 800dd9e:	9311      	str	r3, [sp, #68]	; 0x44
 800dda0:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	f000 80ec 	beq.w	800df80 <st_sssa8_ch_convolve_startNN+0x464>
 800dda8:	3b01      	subs	r3, #1
 800ddaa:	933a      	str	r3, [sp, #232]	; 0xe8
 800ddac:	2301      	movs	r3, #1
 800ddae:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
 800ddb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ddb4:	9808      	ldr	r0, [sp, #32]
 800ddb6:	4283      	cmp	r3, r0
 800ddb8:	f280 80f0 	bge.w	800df9c <st_sssa8_ch_convolve_startNN+0x480>
 800ddbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ddbe:	ee08 ba10 	vmov	s16, fp
 800ddc2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ddc4:	46c3      	mov	fp, r8
 800ddc6:	f8dd a088 	ldr.w	sl, [sp, #136]	; 0x88
 800ddca:	ee18 7a90 	vmov	r7, s17
 800ddce:	fb02 3200 	mla	r2, r2, r0, r3
 800ddd2:	b28b      	uxth	r3, r1
 800ddd4:	930d      	str	r3, [sp, #52]	; 0x34
 800ddd6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ddd8:	1ad4      	subs	r4, r2, r3
 800ddda:	f9bd 301c 	ldrsh.w	r3, [sp, #28]
 800ddde:	930b      	str	r3, [sp, #44]	; 0x2c
 800dde0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dde2:	461a      	mov	r2, r3
 800dde4:	9306      	str	r3, [sp, #24]
 800dde6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dde8:	429c      	cmp	r4, r3
 800ddea:	dd27      	ble.n	800de3c <st_sssa8_ch_convolve_startNN+0x320>
 800ddec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ddee:	4291      	cmp	r1, r2
 800ddf0:	fb09 f202 	mul.w	r2, r9, r2
 800ddf4:	bfcc      	ite	gt
 800ddf6:	f04f 0800 	movgt.w	r8, #0
 800ddfa:	f04f 0801 	movle.w	r8, #1
 800ddfe:	9210      	str	r2, [sp, #64]	; 0x40
 800de00:	9a06      	ldr	r2, [sp, #24]
 800de02:	ea48 78d2 	orr.w	r8, r8, r2, lsr #31
 800de06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800de08:	2a00      	cmp	r2, #0
 800de0a:	f000 80a0 	beq.w	800df4e <st_sssa8_ch_convolve_startNN+0x432>
 800de0e:	461e      	mov	r6, r3
 800de10:	469e      	mov	lr, r3
 800de12:	0ff3      	lsrs	r3, r6, #31
 800de14:	4629      	mov	r1, r5
 800de16:	465a      	mov	r2, fp
 800de18:	4638      	mov	r0, r7
 800de1a:	45f1      	cmp	r9, lr
 800de1c:	bfd8      	it	le
 800de1e:	f043 0301 	orrle.w	r3, r3, #1
 800de22:	b91b      	cbnz	r3, 800de2c <st_sssa8_ch_convolve_startNN+0x310>
 800de24:	f1b8 0f00 	cmp.w	r8, #0
 800de28:	f000 813f 	beq.w	800e0aa <st_sssa8_ch_convolve_startNN+0x58e>
 800de2c:	f005 fb4e 	bl	80134cc <st_dsp_arm_fill_q15>
 800de30:	3601      	adds	r6, #1
 800de32:	4455      	add	r5, sl
 800de34:	b236      	sxth	r6, r6
 800de36:	42b4      	cmp	r4, r6
 800de38:	46b6      	mov	lr, r6
 800de3a:	dcea      	bgt.n	800de12 <st_sssa8_ch_convolve_startNN+0x2f6>
 800de3c:	9a06      	ldr	r2, [sp, #24]
 800de3e:	9908      	ldr	r1, [sp, #32]
 800de40:	3201      	adds	r2, #1
 800de42:	b213      	sxth	r3, r2
 800de44:	428b      	cmp	r3, r1
 800de46:	461a      	mov	r2, r3
 800de48:	9306      	str	r3, [sp, #24]
 800de4a:	dbcc      	blt.n	800dde6 <st_sssa8_ch_convolve_startNN+0x2ca>
 800de4c:	46d8      	mov	r8, fp
 800de4e:	ee18 ba10 	vmov	fp, s16
 800de52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de54:	42ab      	cmp	r3, r5
 800de56:	f000 80a7 	beq.w	800dfa8 <st_sssa8_ch_convolve_startNN+0x48c>
 800de5a:	9b07      	ldr	r3, [sp, #28]
 800de5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de5e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800de60:	4413      	add	r3, r2
 800de62:	3101      	adds	r1, #1
 800de64:	b29b      	uxth	r3, r3
 800de66:	b209      	sxth	r1, r1
 800de68:	9307      	str	r3, [sp, #28]
 800de6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de6c:	460a      	mov	r2, r1
 800de6e:	428b      	cmp	r3, r1
 800de70:	dc96      	bgt.n	800dda0 <st_sssa8_ch_convolve_startNN+0x284>
 800de72:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800de74:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800de76:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800de78:	4413      	add	r3, r2
 800de7a:	3401      	adds	r4, #1
 800de7c:	b29b      	uxth	r3, r3
 800de7e:	b224      	sxth	r4, r4
 800de80:	9318      	str	r3, [sp, #96]	; 0x60
 800de82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800de84:	4626      	mov	r6, r4
 800de86:	42a3      	cmp	r3, r4
 800de88:	f73f af71 	bgt.w	800dd6e <st_sssa8_ch_convolve_startNN+0x252>
 800de8c:	9914      	ldr	r1, [sp, #80]	; 0x50
 800de8e:	42a9      	cmp	r1, r5
 800de90:	d013      	beq.n	800deba <st_sssa8_ch_convolve_startNN+0x39e>
 800de92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800de94:	ee1a 2a10 	vmov	r2, s20
 800de98:	ee19 0a90 	vmov	r0, s19
 800de9c:	9305      	str	r3, [sp, #20]
 800de9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dea0:	9304      	str	r3, [sp, #16]
 800dea2:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 800dea4:	9303      	str	r3, [sp, #12]
 800dea6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dea8:	9302      	str	r3, [sp, #8]
 800deaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800deac:	9301      	str	r3, [sp, #4]
 800deae:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800deb0:	9300      	str	r3, [sp, #0]
 800deb2:	ee19 3a10 	vmov	r3, s18
 800deb6:	f004 ff21 	bl	8012cfc <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 800deba:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800debc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800debe:	1a9b      	subs	r3, r3, r2
 800dec0:	b299      	uxth	r1, r3
 800dec2:	4613      	mov	r3, r2
 800dec4:	428a      	cmp	r2, r1
 800dec6:	9123      	str	r1, [sp, #140]	; 0x8c
 800dec8:	bf28      	it	cs
 800deca:	460b      	movcs	r3, r1
 800decc:	b29b      	uxth	r3, r3
 800dece:	b1cb      	cbz	r3, 800df04 <st_sssa8_ch_convolve_startNN+0x3e8>
 800ded0:	9960      	ldr	r1, [sp, #384]	; 0x180
 800ded2:	9815      	ldr	r0, [sp, #84]	; 0x54
 800ded4:	fb00 1102 	mla	r1, r0, r2, r1
 800ded8:	9160      	str	r1, [sp, #384]	; 0x180
 800deda:	ee1a 1a10 	vmov	r1, s20
 800dede:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dee2:	ee0a 1a10 	vmov	s20, r1
 800dee6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dee8:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800deec:	911c      	str	r1, [sp, #112]	; 0x70
 800deee:	9969      	ldr	r1, [sp, #420]	; 0x1a4
 800def0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800def4:	9169      	str	r1, [sp, #420]	; 0x1a4
 800def6:	991d      	ldr	r1, [sp, #116]	; 0x74
 800def8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800defc:	911d      	str	r1, [sp, #116]	; 0x74
 800defe:	996d      	ldr	r1, [sp, #436]	; 0x1b4
 800df00:	4411      	add	r1, r2
 800df02:	916d      	str	r1, [sp, #436]	; 0x1b4
 800df04:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800df06:	1e4a      	subs	r2, r1, #1
 800df08:	b292      	uxth	r2, r2
 800df0a:	b179      	cbz	r1, 800df2c <st_sssa8_ch_convolve_startNN+0x410>
 800df0c:	9227      	str	r2, [sp, #156]	; 0x9c
 800df0e:	931a      	str	r3, [sp, #104]	; 0x68
 800df10:	e713      	b.n	800dd3a <st_sssa8_ch_convolve_startNN+0x21e>
 800df12:	2300      	movs	r3, #0
 800df14:	e6d6      	b.n	800dcc4 <st_sssa8_ch_convolve_startNN+0x1a8>
 800df16:	2b00      	cmp	r3, #0
 800df18:	f040 82ab 	bne.w	800e472 <st_sssa8_ch_convolve_startNN+0x956>
 800df1c:	1e4b      	subs	r3, r1, #1
 800df1e:	b29b      	uxth	r3, r3
 800df20:	9327      	str	r3, [sp, #156]	; 0x9c
 800df22:	ee19 3a10 	vmov	r3, s18
 800df26:	4283      	cmp	r3, r0
 800df28:	f4bf aee9 	bcs.w	800dcfe <st_sssa8_ch_convolve_startNN+0x1e2>
 800df2c:	2000      	movs	r0, #0
 800df2e:	b04f      	add	sp, #316	; 0x13c
 800df30:	ecbd 8b08 	vpop	{d8-d11}
 800df34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df38:	460a      	mov	r2, r1
 800df3a:	ee19 3a10 	vmov	r3, s18
 800df3e:	ee19 1a90 	vmov	r1, s19
 800df42:	9860      	ldr	r0, [sp, #384]	; 0x180
 800df44:	f001 fcca 	bl	800f8dc <st_int8_to16_dual>
 800df48:	2301      	movs	r3, #1
 800df4a:	932a      	str	r3, [sp, #168]	; 0xa8
 800df4c:	e6a3      	b.n	800dc96 <st_sssa8_ch_convolve_startNN+0x17a>
 800df4e:	469c      	mov	ip, r3
 800df50:	461e      	mov	r6, r3
 800df52:	45e1      	cmp	r9, ip
 800df54:	465a      	mov	r2, fp
 800df56:	4629      	mov	r1, r5
 800df58:	4638      	mov	r0, r7
 800df5a:	bfcc      	ite	gt
 800df5c:	2300      	movgt	r3, #0
 800df5e:	2301      	movle	r3, #1
 800df60:	ea53 73d6 	orrs.w	r3, r3, r6, lsr #31
 800df64:	d103      	bne.n	800df6e <st_sssa8_ch_convolve_startNN+0x452>
 800df66:	f1b8 0f00 	cmp.w	r8, #0
 800df6a:	f000 8095 	beq.w	800e098 <st_sssa8_ch_convolve_startNN+0x57c>
 800df6e:	f005 faad 	bl	80134cc <st_dsp_arm_fill_q15>
 800df72:	3601      	adds	r6, #1
 800df74:	4455      	add	r5, sl
 800df76:	b236      	sxth	r6, r6
 800df78:	42a6      	cmp	r6, r4
 800df7a:	46b4      	mov	ip, r6
 800df7c:	dbe9      	blt.n	800df52 <st_sssa8_ch_convolve_startNN+0x436>
 800df7e:	e75d      	b.n	800de3c <st_sssa8_ch_convolve_startNN+0x320>
 800df80:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800df82:	2b00      	cmp	r3, #0
 800df84:	d135      	bne.n	800dff2 <st_sssa8_ch_convolve_startNN+0x4d6>
 800df86:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800df88:	9808      	ldr	r0, [sp, #32]
 800df8a:	3b01      	subs	r3, #1
 800df8c:	933c      	str	r3, [sp, #240]	; 0xf0
 800df8e:	2301      	movs	r3, #1
 800df90:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
 800df94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800df96:	4283      	cmp	r3, r0
 800df98:	f6ff af10 	blt.w	800ddbc <st_sssa8_ch_convolve_startNN+0x2a0>
 800df9c:	b28b      	uxth	r3, r1
 800df9e:	930d      	str	r3, [sp, #52]	; 0x34
 800dfa0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dfa2:	42ab      	cmp	r3, r5
 800dfa4:	f47f af59 	bne.w	800de5a <st_sssa8_ch_convolve_startNN+0x33e>
 800dfa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dfaa:	ee1a 2a10 	vmov	r2, s20
 800dfae:	9914      	ldr	r1, [sp, #80]	; 0x50
 800dfb0:	ee19 0a90 	vmov	r0, s19
 800dfb4:	9305      	str	r3, [sp, #20]
 800dfb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dfb8:	9304      	str	r3, [sp, #16]
 800dfba:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 800dfbc:	9303      	str	r3, [sp, #12]
 800dfbe:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800dfc0:	9302      	str	r3, [sp, #8]
 800dfc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dfc4:	9301      	str	r3, [sp, #4]
 800dfc6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800dfc8:	9300      	str	r3, [sp, #0]
 800dfca:	ee19 3a10 	vmov	r3, s18
 800dfce:	f004 fb71 	bl	80126b4 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 800dfd2:	9b07      	ldr	r3, [sp, #28]
 800dfd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dfd6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dfd8:	4413      	add	r3, r2
 800dfda:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800dfdc:	3101      	adds	r1, #1
 800dfde:	9017      	str	r0, [sp, #92]	; 0x5c
 800dfe0:	b29b      	uxth	r3, r3
 800dfe2:	b209      	sxth	r1, r1
 800dfe4:	9307      	str	r3, [sp, #28]
 800dfe6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dfe8:	460a      	mov	r2, r1
 800dfea:	428b      	cmp	r3, r1
 800dfec:	f73f aed8 	bgt.w	800dda0 <st_sssa8_ch_convolve_startNN+0x284>
 800dff0:	e73f      	b.n	800de72 <st_sssa8_ch_convolve_startNN+0x356>
 800dff2:	3b01      	subs	r3, #1
 800dff4:	933b      	str	r3, [sp, #236]	; 0xec
 800dff6:	f8bd 310c 	ldrh.w	r3, [sp, #268]	; 0x10c
 800dffa:	2b01      	cmp	r3, #1
 800dffc:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
 800e000:	f43f aed7 	beq.w	800ddb2 <st_sssa8_ch_convolve_startNN+0x296>
 800e004:	b28b      	uxth	r3, r1
 800e006:	f9bd 401c 	ldrsh.w	r4, [sp, #28]
 800e00a:	930d      	str	r3, [sp, #52]	; 0x34
 800e00c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e00e:	bb0b      	cbnz	r3, 800e054 <st_sssa8_ch_convolve_startNN+0x538>
 800e010:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e012:	9908      	ldr	r1, [sp, #32]
 800e014:	428b      	cmp	r3, r1
 800e016:	f6bf af1c 	bge.w	800de52 <st_sssa8_ch_convolve_startNN+0x336>
 800e01a:	465a      	mov	r2, fp
 800e01c:	464f      	mov	r7, r9
 800e01e:	46ab      	mov	fp, r5
 800e020:	461e      	mov	r6, r3
 800e022:	4625      	mov	r5, r4
 800e024:	4618      	mov	r0, r3
 800e026:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800e028:	4689      	mov	r9, r1
 800e02a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e02e:	3601      	adds	r6, #1
 800e030:	fb00 5007 	mla	r0, r0, r7, r5
 800e034:	4659      	mov	r1, fp
 800e036:	9206      	str	r2, [sp, #24]
 800e038:	b236      	sxth	r6, r6
 800e03a:	fb08 a000 	mla	r0, r8, r0, sl
 800e03e:	f001 fbfd 	bl	800f83c <st_int8_to16_no_shift_interleaved>
 800e042:	44a3      	add	fp, r4
 800e044:	454e      	cmp	r6, r9
 800e046:	4630      	mov	r0, r6
 800e048:	9a06      	ldr	r2, [sp, #24]
 800e04a:	dbf0      	blt.n	800e02e <st_sssa8_ch_convolve_startNN+0x512>
 800e04c:	465d      	mov	r5, fp
 800e04e:	46b9      	mov	r9, r7
 800e050:	4693      	mov	fp, r2
 800e052:	e6fe      	b.n	800de52 <st_sssa8_ch_convolve_startNN+0x336>
 800e054:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e056:	9908      	ldr	r1, [sp, #32]
 800e058:	428b      	cmp	r3, r1
 800e05a:	f6bf aefa 	bge.w	800de52 <st_sssa8_ch_convolve_startNN+0x336>
 800e05e:	465a      	mov	r2, fp
 800e060:	464f      	mov	r7, r9
 800e062:	46ab      	mov	fp, r5
 800e064:	461e      	mov	r6, r3
 800e066:	4625      	mov	r5, r4
 800e068:	4618      	mov	r0, r3
 800e06a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800e06c:	4689      	mov	r9, r1
 800e06e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e072:	3601      	adds	r6, #1
 800e074:	fb00 5007 	mla	r0, r0, r7, r5
 800e078:	4659      	mov	r1, fp
 800e07a:	9206      	str	r2, [sp, #24]
 800e07c:	b236      	sxth	r6, r6
 800e07e:	fb08 a000 	mla	r0, r8, r0, sl
 800e082:	f001 fb45 	bl	800f710 <st_int8_to16_no_shift>
 800e086:	44a3      	add	fp, r4
 800e088:	454e      	cmp	r6, r9
 800e08a:	4630      	mov	r0, r6
 800e08c:	9a06      	ldr	r2, [sp, #24]
 800e08e:	dbf0      	blt.n	800e072 <st_sssa8_ch_convolve_startNN+0x556>
 800e090:	465d      	mov	r5, fp
 800e092:	46b9      	mov	r9, r7
 800e094:	4693      	mov	fp, r2
 800e096:	e6dc      	b.n	800de52 <st_sssa8_ch_convolve_startNN+0x336>
 800e098:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e09a:	eb03 000c 	add.w	r0, r3, ip
 800e09e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0a0:	fb0b 3000 	mla	r0, fp, r0, r3
 800e0a4:	f001 fbca 	bl	800f83c <st_int8_to16_no_shift_interleaved>
 800e0a8:	e763      	b.n	800df72 <st_sssa8_ch_convolve_startNN+0x456>
 800e0aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e0ac:	eb03 000e 	add.w	r0, r3, lr
 800e0b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0b2:	fb0b 3000 	mla	r0, fp, r0, r3
 800e0b6:	f001 fb2b 	bl	800f710 <st_int8_to16_no_shift>
 800e0ba:	e6b9      	b.n	800de30 <st_sssa8_ch_convolve_startNN+0x314>
 800e0bc:	b2a3      	uxth	r3, r4
 800e0be:	931e      	str	r3, [sp, #120]	; 0x78
 800e0c0:	e6d7      	b.n	800de72 <st_sssa8_ch_convolve_startNN+0x356>
 800e0c2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e0c4:	ee19 1a90 	vmov	r1, s19
 800e0c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e0ca:	9860      	ldr	r0, [sp, #384]	; 0x180
 800e0cc:	f001 fc06 	bl	800f8dc <st_int8_to16_dual>
 800e0d0:	e640      	b.n	800dd54 <st_sssa8_ch_convolve_startNN+0x238>
 800e0d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	f43f af29 	beq.w	800df2c <st_sssa8_ch_convolve_startNN+0x410>
 800e0da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e0dc:	fa0f f888 	sxth.w	r8, r8
 800e0e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e0e2:	2400      	movs	r4, #0
 800e0e4:	fb03 f30a 	mul.w	r3, r3, sl
 800e0e8:	ee08 9a90 	vmov	s17, r9
 800e0ec:	4647      	mov	r7, r8
 800e0ee:	4625      	mov	r5, r4
 800e0f0:	fb02 f303 	mul.w	r3, r2, r3
 800e0f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e0f6:	46d8      	mov	r8, fp
 800e0f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e0fc:	4693      	mov	fp, r2
 800e0fe:	9311      	str	r3, [sp, #68]	; 0x44
 800e100:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e102:	425b      	negs	r3, r3
 800e104:	b29b      	uxth	r3, r3
 800e106:	9313      	str	r3, [sp, #76]	; 0x4c
 800e108:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800e10c:	9312      	str	r3, [sp, #72]	; 0x48
 800e10e:	ea4f 034a 	mov.w	r3, sl, lsl #1
 800e112:	4699      	mov	r9, r3
 800e114:	a83a      	add	r0, sp, #232	; 0xe8
 800e116:	f000 ff11 	bl	800ef3c <ai_padding_opt_phase1>
 800e11a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	f000 819a 	beq.w	800e456 <st_sssa8_ch_convolve_startNN+0x93a>
 800e122:	b2a3      	uxth	r3, r4
 800e124:	2000      	movs	r0, #0
 800e126:	931a      	str	r3, [sp, #104]	; 0x68
 800e128:	4601      	mov	r1, r0
 800e12a:	e9dd 3220 	ldrd	r3, r2, [sp, #128]	; 0x80
 800e12e:	1a9a      	subs	r2, r3, r2
 800e130:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e132:	fb05 2303 	mla	r3, r5, r3, r2
 800e136:	9308      	str	r3, [sp, #32]
 800e138:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e13a:	425a      	negs	r2, r3
 800e13c:	b293      	uxth	r3, r2
 800e13e:	930c      	str	r3, [sp, #48]	; 0x30
 800e140:	f9bd 304c 	ldrsh.w	r3, [sp, #76]	; 0x4c
 800e144:	9310      	str	r3, [sp, #64]	; 0x40
 800e146:	465b      	mov	r3, fp
 800e148:	46cb      	mov	fp, r9
 800e14a:	4699      	mov	r9, r3
 800e14c:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800e14e:	2a00      	cmp	r2, #0
 800e150:	f000 80f6 	beq.w	800e340 <st_sssa8_ch_convolve_startNN+0x824>
 800e154:	3a01      	subs	r2, #1
 800e156:	923a      	str	r2, [sp, #232]	; 0xe8
 800e158:	2201      	movs	r2, #1
 800e15a:	f8ad 210e 	strh.w	r2, [sp, #270]	; 0x10e
 800e15e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e160:	9a08      	ldr	r2, [sp, #32]
 800e162:	4293      	cmp	r3, r2
 800e164:	f280 80fa 	bge.w	800e35c <st_sssa8_ch_convolve_startNN+0x840>
 800e168:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e16a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e16c:	fb01 3102 	mla	r1, r1, r2, r3
 800e170:	b283      	uxth	r3, r0
 800e172:	930d      	str	r3, [sp, #52]	; 0x34
 800e174:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e176:	1acd      	subs	r5, r1, r3
 800e178:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
 800e17c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e17e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e180:	461a      	mov	r2, r3
 800e182:	9306      	str	r3, [sp, #24]
 800e184:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e186:	42ab      	cmp	r3, r5
 800e188:	da20      	bge.n	800e1cc <st_sssa8_ch_convolve_startNN+0x6b0>
 800e18a:	9906      	ldr	r1, [sp, #24]
 800e18c:	461c      	mov	r4, r3
 800e18e:	469c      	mov	ip, r3
 800e190:	0fce      	lsrs	r6, r1, #31
 800e192:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e194:	4291      	cmp	r1, r2
 800e196:	bfd8      	it	le
 800e198:	f046 0601 	orrle.w	r6, r6, #1
 800e19c:	fb02 f208 	mul.w	r2, r2, r8
 800e1a0:	9207      	str	r2, [sp, #28]
 800e1a2:	45e0      	cmp	r8, ip
 800e1a4:	4652      	mov	r2, sl
 800e1a6:	4649      	mov	r1, r9
 800e1a8:	4638      	mov	r0, r7
 800e1aa:	bfcc      	ite	gt
 800e1ac:	2300      	movgt	r3, #0
 800e1ae:	2301      	movle	r3, #1
 800e1b0:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 800e1b4:	d102      	bne.n	800e1bc <st_sssa8_ch_convolve_startNN+0x6a0>
 800e1b6:	2e00      	cmp	r6, #0
 800e1b8:	f000 80b9 	beq.w	800e32e <st_sssa8_ch_convolve_startNN+0x812>
 800e1bc:	f005 f986 	bl	80134cc <st_dsp_arm_fill_q15>
 800e1c0:	3401      	adds	r4, #1
 800e1c2:	44d9      	add	r9, fp
 800e1c4:	b224      	sxth	r4, r4
 800e1c6:	42ac      	cmp	r4, r5
 800e1c8:	46a4      	mov	ip, r4
 800e1ca:	dbea      	blt.n	800e1a2 <st_sssa8_ch_convolve_startNN+0x686>
 800e1cc:	9b06      	ldr	r3, [sp, #24]
 800e1ce:	9908      	ldr	r1, [sp, #32]
 800e1d0:	3301      	adds	r3, #1
 800e1d2:	b21b      	sxth	r3, r3
 800e1d4:	428b      	cmp	r3, r1
 800e1d6:	461a      	mov	r2, r3
 800e1d8:	9306      	str	r3, [sp, #24]
 800e1da:	dbd3      	blt.n	800e184 <st_sssa8_ch_convolve_startNN+0x668>
 800e1dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e1de:	454b      	cmp	r3, r9
 800e1e0:	f000 80c2 	beq.w	800e368 <st_sssa8_ch_convolve_startNN+0x84c>
 800e1e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e1e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e1e8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e1ea:	441a      	add	r2, r3
 800e1ec:	3001      	adds	r0, #1
 800e1ee:	b293      	uxth	r3, r2
 800e1f0:	b200      	sxth	r0, r0
 800e1f2:	930c      	str	r3, [sp, #48]	; 0x30
 800e1f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1f6:	4601      	mov	r1, r0
 800e1f8:	4283      	cmp	r3, r0
 800e1fa:	dca7      	bgt.n	800e14c <st_sssa8_ch_convolve_startNN+0x630>
 800e1fc:	464b      	mov	r3, r9
 800e1fe:	46d9      	mov	r9, fp
 800e200:	469b      	mov	fp, r3
 800e202:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e204:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e206:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800e208:	441a      	add	r2, r3
 800e20a:	3401      	adds	r4, #1
 800e20c:	b293      	uxth	r3, r2
 800e20e:	b224      	sxth	r4, r4
 800e210:	9313      	str	r3, [sp, #76]	; 0x4c
 800e212:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e214:	4625      	mov	r5, r4
 800e216:	42a3      	cmp	r3, r4
 800e218:	f73f af7c 	bgt.w	800e114 <st_sssa8_ch_convolve_startNN+0x5f8>
 800e21c:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e21e:	4559      	cmp	r1, fp
 800e220:	f43f ae84 	beq.w	800df2c <st_sssa8_ch_convolve_startNN+0x410>
 800e224:	ee19 3a10 	vmov	r3, s18
 800e228:	2b00      	cmp	r3, #0
 800e22a:	f43f ae7f 	beq.w	800df2c <st_sssa8_ch_convolve_startNN+0x410>
 800e22e:	ee1a 3a10 	vmov	r3, s20
 800e232:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800e234:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e236:	f1a3 0b04 	sub.w	fp, r3, #4
 800e23a:	9b6d      	ldr	r3, [sp, #436]	; 0x1b4
 800e23c:	f002 0a03 	and.w	sl, r2, #3
 800e240:	9d69      	ldr	r5, [sp, #420]	; 0x1a4
 800e242:	1c5f      	adds	r7, r3, #1
 800e244:	f8df c648 	ldr.w	ip, [pc, #1608]	; 800e890 <st_sssa8_ch_convolve_startNN+0xd74>
 800e248:	f8dd e180 	ldr.w	lr, [sp, #384]	; 0x180
 800e24c:	f8cd b018 	str.w	fp, [sp, #24]
 800e250:	e9dd 4317 	ldrd	r4, r3, [sp, #92]	; 0x5c
 800e254:	4433      	add	r3, r6
 800e256:	930a      	str	r3, [sp, #40]	; 0x28
 800e258:	0893      	lsrs	r3, r2, #2
 800e25a:	f10a 32ff 	add.w	r2, sl, #4294967295
 800e25e:	9309      	str	r3, [sp, #36]	; 0x24
 800e260:	3b01      	subs	r3, #1
 800e262:	b292      	uxth	r2, r2
 800e264:	b29b      	uxth	r3, r3
 800e266:	9207      	str	r2, [sp, #28]
 800e268:	3301      	adds	r3, #1
 800e26a:	009a      	lsls	r2, r3, #2
 800e26c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800e270:	920b      	str	r2, [sp, #44]	; 0x2c
 800e272:	9308      	str	r3, [sp, #32]
 800e274:	9a06      	ldr	r2, [sp, #24]
 800e276:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800e27a:	9206      	str	r2, [sp, #24]
 800e27c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e27e:	2a00      	cmp	r2, #0
 800e280:	f000 80f0 	beq.w	800e464 <st_sssa8_ch_convolve_startNN+0x948>
 800e284:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e286:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e288:	eb0e 0902 	add.w	r9, lr, r2
 800e28c:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e290:	fa2f fb82 	sxtb16	fp, r2
 800e294:	fa1f f88b 	uxth.w	r8, fp
 800e298:	6801      	ldr	r1, [r0, #0]
 800e29a:	ea4f 2232 	mov.w	r2, r2, ror #8
 800e29e:	fa2f f282 	sxtb16	r2, r2
 800e2a2:	ea48 4802 	orr.w	r8, r8, r2, lsl #16
 800e2a6:	fb28 3101 	smlad	r1, r8, r1, r3
 800e2aa:	ea02 030c 	and.w	r3, r2, ip
 800e2ae:	3008      	adds	r0, #8
 800e2b0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e2b4:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 800e2b8:	fb23 1302 	smlad	r3, r3, r2, r1
 800e2bc:	45ce      	cmp	lr, r9
 800e2be:	d1e5      	bne.n	800e28c <st_sssa8_ch_convolve_startNN+0x770>
 800e2c0:	9a08      	ldr	r2, [sp, #32]
 800e2c2:	f1ba 0f00 	cmp.w	sl, #0
 800e2c6:	f000 80b4 	beq.w	800e432 <st_sssa8_ch_convolve_startNN+0x916>
 800e2ca:	f999 1000 	ldrsb.w	r1, [r9]
 800e2ce:	8810      	ldrh	r0, [r2, #0]
 800e2d0:	fb10 3301 	smlabb	r3, r0, r1, r3
 800e2d4:	9907      	ldr	r1, [sp, #28]
 800e2d6:	b161      	cbz	r1, 800e2f2 <st_sssa8_ch_convolve_startNN+0x7d6>
 800e2d8:	f999 1001 	ldrsb.w	r1, [r9, #1]
 800e2dc:	f1ba 0f02 	cmp.w	sl, #2
 800e2e0:	8850      	ldrh	r0, [r2, #2]
 800e2e2:	fb10 3301 	smlabb	r3, r0, r1, r3
 800e2e6:	d004      	beq.n	800e2f2 <st_sssa8_ch_convolve_startNN+0x7d6>
 800e2e8:	8891      	ldrh	r1, [r2, #4]
 800e2ea:	f999 2002 	ldrsb.w	r2, [r9, #2]
 800e2ee:	fb11 3302 	smlabb	r3, r1, r2, r3
 800e2f2:	eb09 0e0a 	add.w	lr, r9, sl
 800e2f6:	f936 0b02 	ldrsh.w	r0, [r6], #2
 800e2fa:	2815      	cmp	r0, #21
 800e2fc:	f340 808c 	ble.w	800e418 <st_sssa8_ch_convolve_startNN+0x8fc>
 800e300:	1e81      	subs	r1, r0, #2
 800e302:	2201      	movs	r2, #1
 800e304:	3801      	subs	r0, #1
 800e306:	fa02 f101 	lsl.w	r1, r2, r1
 800e30a:	682a      	ldr	r2, [r5, #0]
 800e30c:	fb53 1302 	smmla	r3, r3, r2, r1
 800e310:	fa43 f200 	asr.w	r2, r3, r0
 800e314:	6823      	ldr	r3, [r4, #0]
 800e316:	4413      	add	r3, r2
 800e318:	f303 0307 	ssat	r3, #8, r3
 800e31c:	f807 3c01 	strb.w	r3, [r7, #-1]
 800e320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e322:	3701      	adds	r7, #1
 800e324:	3504      	adds	r5, #4
 800e326:	3404      	adds	r4, #4
 800e328:	42b3      	cmp	r3, r6
 800e32a:	d1a3      	bne.n	800e274 <st_sssa8_ch_convolve_startNN+0x758>
 800e32c:	e5fe      	b.n	800df2c <st_sssa8_ch_convolve_startNN+0x410>
 800e32e:	9b07      	ldr	r3, [sp, #28]
 800e330:	eb03 000c 	add.w	r0, r3, ip
 800e334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e336:	fb0a 3000 	mla	r0, sl, r0, r3
 800e33a:	f001 f9e9 	bl	800f710 <st_int8_to16_no_shift>
 800e33e:	e73f      	b.n	800e1c0 <st_sssa8_ch_convolve_startNN+0x6a4>
 800e340:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800e342:	2a00      	cmp	r2, #0
 800e344:	d132      	bne.n	800e3ac <st_sssa8_ch_convolve_startNN+0x890>
 800e346:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 800e348:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e34a:	3a01      	subs	r2, #1
 800e34c:	923c      	str	r2, [sp, #240]	; 0xf0
 800e34e:	2201      	movs	r2, #1
 800e350:	f8ad 210e 	strh.w	r2, [sp, #270]	; 0x10e
 800e354:	9a08      	ldr	r2, [sp, #32]
 800e356:	4293      	cmp	r3, r2
 800e358:	f6ff af06 	blt.w	800e168 <st_sssa8_ch_convolve_startNN+0x64c>
 800e35c:	b283      	uxth	r3, r0
 800e35e:	930d      	str	r3, [sp, #52]	; 0x34
 800e360:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e362:	454b      	cmp	r3, r9
 800e364:	f47f af3e 	bne.w	800e1e4 <st_sssa8_ch_convolve_startNN+0x6c8>
 800e368:	9b6d      	ldr	r3, [sp, #436]	; 0x1b4
 800e36a:	ee1a 2a10 	vmov	r2, s20
 800e36e:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e370:	9304      	str	r3, [sp, #16]
 800e372:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e374:	9860      	ldr	r0, [sp, #384]	; 0x180
 800e376:	9303      	str	r3, [sp, #12]
 800e378:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 800e37a:	9302      	str	r3, [sp, #8]
 800e37c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e37e:	9301      	str	r3, [sp, #4]
 800e380:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e382:	9300      	str	r3, [sp, #0]
 800e384:	ee19 3a10 	vmov	r3, s18
 800e388:	f000 fdf2 	bl	800ef70 <st_sssa8_ch_nn_mat_mult_kernel>
 800e38c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e38e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e390:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e392:	440b      	add	r3, r1
 800e394:	906d      	str	r0, [sp, #436]	; 0x1b4
 800e396:	3201      	adds	r2, #1
 800e398:	b29b      	uxth	r3, r3
 800e39a:	b210      	sxth	r0, r2
 800e39c:	930c      	str	r3, [sp, #48]	; 0x30
 800e39e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e3a0:	4601      	mov	r1, r0
 800e3a2:	4283      	cmp	r3, r0
 800e3a4:	dd5a      	ble.n	800e45c <st_sssa8_ch_convolve_startNN+0x940>
 800e3a6:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 800e3aa:	e6cf      	b.n	800e14c <st_sssa8_ch_convolve_startNN+0x630>
 800e3ac:	3a01      	subs	r2, #1
 800e3ae:	923b      	str	r2, [sp, #236]	; 0xec
 800e3b0:	f8bd 210c 	ldrh.w	r2, [sp, #268]	; 0x10c
 800e3b4:	2a01      	cmp	r2, #1
 800e3b6:	f8ad 210e 	strh.w	r2, [sp, #270]	; 0x10e
 800e3ba:	f43f aed0 	beq.w	800e15e <st_sssa8_ch_convolve_startNN+0x642>
 800e3be:	b283      	uxth	r3, r0
 800e3c0:	9908      	ldr	r1, [sp, #32]
 800e3c2:	f9bd 4030 	ldrsh.w	r4, [sp, #48]	; 0x30
 800e3c6:	930d      	str	r3, [sp, #52]	; 0x34
 800e3c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e3ca:	428b      	cmp	r3, r1
 800e3cc:	f6bf af06 	bge.w	800e1dc <st_sssa8_ch_convolve_startNN+0x6c0>
 800e3d0:	ee08 7a10 	vmov	s16, r7
 800e3d4:	f8cd b01c 	str.w	fp, [sp, #28]
 800e3d8:	464f      	mov	r7, r9
 800e3da:	46c3      	mov	fp, r8
 800e3dc:	461d      	mov	r5, r3
 800e3de:	4618      	mov	r0, r3
 800e3e0:	ee18 2a90 	vmov	r2, s17
 800e3e4:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800e3e6:	4688      	mov	r8, r1
 800e3e8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e3ec:	3501      	adds	r5, #1
 800e3ee:	fb00 400b 	mla	r0, r0, fp, r4
 800e3f2:	4639      	mov	r1, r7
 800e3f4:	9206      	str	r2, [sp, #24]
 800e3f6:	b22d      	sxth	r5, r5
 800e3f8:	fb0a 9000 	mla	r0, sl, r0, r9
 800e3fc:	f001 f988 	bl	800f710 <st_int8_to16_no_shift>
 800e400:	4437      	add	r7, r6
 800e402:	4545      	cmp	r5, r8
 800e404:	4628      	mov	r0, r5
 800e406:	9a06      	ldr	r2, [sp, #24]
 800e408:	dbf0      	blt.n	800e3ec <st_sssa8_ch_convolve_startNN+0x8d0>
 800e40a:	46b9      	mov	r9, r7
 800e40c:	46d8      	mov	r8, fp
 800e40e:	ee18 7a10 	vmov	r7, s16
 800e412:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800e416:	e6e1      	b.n	800e1dc <st_sssa8_ch_convolve_startNN+0x6c0>
 800e418:	2800      	cmp	r0, #0
 800e41a:	dd0c      	ble.n	800e436 <st_sssa8_ch_convolve_startNN+0x91a>
 800e41c:	682a      	ldr	r2, [r5, #0]
 800e41e:	005b      	lsls	r3, r3, #1
 800e420:	6821      	ldr	r1, [r4, #0]
 800e422:	fb53 1302 	smmla	r3, r3, r2, r1
 800e426:	4103      	asrs	r3, r0
 800e428:	f303 0307 	ssat	r3, #8, r3
 800e42c:	f807 3c01 	strb.w	r3, [r7, #-1]
 800e430:	e776      	b.n	800e320 <st_sssa8_ch_convolve_startNN+0x804>
 800e432:	46ce      	mov	lr, r9
 800e434:	e75f      	b.n	800e2f6 <st_sssa8_ch_convolve_startNN+0x7da>
 800e436:	f1c0 0201 	rsb	r2, r0, #1
 800e43a:	fa03 f202 	lsl.w	r2, r3, r2
 800e43e:	f302 021f 	ssat	r2, #32, r2
 800e442:	682b      	ldr	r3, [r5, #0]
 800e444:	fb52 f213 	smmulr	r2, r2, r3
 800e448:	6823      	ldr	r3, [r4, #0]
 800e44a:	4413      	add	r3, r2
 800e44c:	f303 0307 	ssat	r3, #8, r3
 800e450:	f807 3c01 	strb.w	r3, [r7, #-1]
 800e454:	e764      	b.n	800e320 <st_sssa8_ch_convolve_startNN+0x804>
 800e456:	b2a3      	uxth	r3, r4
 800e458:	931a      	str	r3, [sp, #104]	; 0x68
 800e45a:	e6d2      	b.n	800e202 <st_sssa8_ch_convolve_startNN+0x6e6>
 800e45c:	46d9      	mov	r9, fp
 800e45e:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 800e462:	e6ce      	b.n	800e202 <st_sssa8_ch_convolve_startNN+0x6e6>
 800e464:	46f1      	mov	r9, lr
 800e466:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e468:	e72b      	b.n	800e2c2 <st_sssa8_ch_convolve_startNN+0x7a6>
 800e46a:	460b      	mov	r3, r1
 800e46c:	3301      	adds	r3, #1
 800e46e:	b29b      	uxth	r3, r3
 800e470:	9327      	str	r3, [sp, #156]	; 0x9c
 800e472:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e474:	2b00      	cmp	r3, #0
 800e476:	f43f ad59 	beq.w	800df2c <st_sssa8_ch_convolve_startNN+0x410>
 800e47a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e47c:	fa0f f788 	sxth.w	r7, r8
 800e480:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e482:	ea4f 084a 	mov.w	r8, sl, lsl #1
 800e486:	fb03 f30a 	mul.w	r3, r3, sl
 800e48a:	2400      	movs	r4, #0
 800e48c:	ee08 9a90 	vmov	s17, r9
 800e490:	f8cd 80a0 	str.w	r8, [sp, #160]	; 0xa0
 800e494:	fb02 f303 	mul.w	r3, r2, r3
 800e498:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e49a:	4625      	mov	r5, r4
 800e49c:	46d0      	mov	r8, sl
 800e49e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e4a2:	9312      	str	r3, [sp, #72]	; 0x48
 800e4a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e4a6:	3b01      	subs	r3, #1
 800e4a8:	b29b      	uxth	r3, r3
 800e4aa:	932d      	str	r3, [sp, #180]	; 0xb4
 800e4ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e4ae:	425b      	negs	r3, r3
 800e4b0:	b29b      	uxth	r3, r3
 800e4b2:	932b      	str	r3, [sp, #172]	; 0xac
 800e4b4:	f00a 0303 	and.w	r3, sl, #3
 800e4b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800e4ba:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800e4be:	46d9      	mov	r9, fp
 800e4c0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e4c2:	a83a      	add	r0, sp, #232	; 0xe8
 800e4c4:	f000 fd3a 	bl	800ef3c <ai_padding_opt_phase1>
 800e4c8:	ee19 3a10 	vmov	r3, s18
 800e4cc:	9a6d      	ldr	r2, [sp, #436]	; 0x1b4
 800e4ce:	fb05 f303 	mul.w	r3, r5, r3
 800e4d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e4d4:	fb01 2303 	mla	r3, r1, r3, r2
 800e4d8:	931e      	str	r3, [sp, #120]	; 0x78
 800e4da:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800e4dc:	b953      	cbnz	r3, 800e4f4 <st_sssa8_ch_convolve_startNN+0x9d8>
 800e4de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	f040 81c0 	bne.w	800e866 <st_sssa8_ch_convolve_startNN+0xd4a>
 800e4e6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e4e8:	ee19 1a90 	vmov	r1, s19
 800e4ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e4ee:	9860      	ldr	r0, [sp, #384]	; 0x180
 800e4f0:	f001 fb54 	bl	800fb9c <st_int8_to16_dual_interleaved>
 800e4f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	f000 81c0 	beq.w	800e87c <st_sssa8_ch_convolve_startNN+0xd60>
 800e4fc:	b2a3      	uxth	r3, r4
 800e4fe:	eef0 aa4a 	vmov.f32	s21, s20
 800e502:	ee0b 7a10 	vmov	s22, r7
 800e506:	ed8d 9a26 	vstr	s18, [sp, #152]	; 0x98
 800e50a:	932c      	str	r3, [sp, #176]	; 0xb0
 800e50c:	e9dd 3220 	ldrd	r3, r2, [sp, #128]	; 0x80
 800e510:	1a9b      	subs	r3, r3, r2
 800e512:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e514:	fb02 3305 	mla	r3, r2, r5, r3
 800e518:	9308      	str	r3, [sp, #32]
 800e51a:	f9bd 30ac 	ldrsh.w	r3, [sp, #172]	; 0xac
 800e51e:	9311      	str	r3, [sp, #68]	; 0x44
 800e520:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e522:	9325      	str	r3, [sp, #148]	; 0x94
 800e524:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e526:	9318      	str	r3, [sp, #96]	; 0x60
 800e528:	9b60      	ldr	r3, [sp, #384]	; 0x180
 800e52a:	9329      	str	r3, [sp, #164]	; 0xa4
 800e52c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e52e:	9324      	str	r3, [sp, #144]	; 0x90
 800e530:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e532:	9323      	str	r3, [sp, #140]	; 0x8c
 800e534:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 800e536:	9322      	str	r3, [sp, #136]	; 0x88
 800e538:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 800e53a:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 800e53c:	923b      	str	r2, [sp, #236]	; 0xec
 800e53e:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 800e540:	933a      	str	r3, [sp, #232]	; 0xe8
 800e542:	923c      	str	r2, [sp, #240]	; 0xf0
 800e544:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e546:	2a00      	cmp	r2, #0
 800e548:	f000 8137 	beq.w	800e7ba <st_sssa8_ch_convolve_startNN+0xc9e>
 800e54c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e54e:	2100      	movs	r1, #0
 800e550:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800e552:	4252      	negs	r2, r2
 800e554:	b292      	uxth	r2, r2
 800e556:	9207      	str	r2, [sp, #28]
 800e558:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e55a:	9217      	str	r2, [sp, #92]	; 0x5c
 800e55c:	460a      	mov	r2, r1
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d062      	beq.n	800e628 <st_sssa8_ch_convolve_startNN+0xb0c>
 800e562:	3b01      	subs	r3, #1
 800e564:	933a      	str	r3, [sp, #232]	; 0xe8
 800e566:	2301      	movs	r3, #1
 800e568:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
 800e56c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e56e:	9808      	ldr	r0, [sp, #32]
 800e570:	4283      	cmp	r3, r0
 800e572:	da66      	bge.n	800e642 <st_sssa8_ch_convolve_startNN+0xb26>
 800e574:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e576:	46c3      	mov	fp, r8
 800e578:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e57a:	ee1b 7a10 	vmov	r7, s22
 800e57e:	f8dd a0a0 	ldr.w	sl, [sp, #160]	; 0xa0
 800e582:	fb02 3200 	mla	r2, r2, r0, r3
 800e586:	b28b      	uxth	r3, r1
 800e588:	930d      	str	r3, [sp, #52]	; 0x34
 800e58a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e58c:	1ad5      	subs	r5, r2, r3
 800e58e:	f9bd 301c 	ldrsh.w	r3, [sp, #28]
 800e592:	930c      	str	r3, [sp, #48]	; 0x30
 800e594:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e596:	461a      	mov	r2, r3
 800e598:	9306      	str	r3, [sp, #24]
 800e59a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e59c:	42ab      	cmp	r3, r5
 800e59e:	da27      	bge.n	800e5f0 <st_sssa8_ch_convolve_startNN+0xad4>
 800e5a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e5a2:	4291      	cmp	r1, r2
 800e5a4:	fb09 f202 	mul.w	r2, r9, r2
 800e5a8:	bfcc      	ite	gt
 800e5aa:	f04f 0800 	movgt.w	r8, #0
 800e5ae:	f04f 0801 	movle.w	r8, #1
 800e5b2:	9210      	str	r2, [sp, #64]	; 0x40
 800e5b4:	9a06      	ldr	r2, [sp, #24]
 800e5b6:	ea48 78d2 	orr.w	r8, r8, r2, lsr #31
 800e5ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e5bc:	2a00      	cmp	r2, #0
 800e5be:	d06a      	beq.n	800e696 <st_sssa8_ch_convolve_startNN+0xb7a>
 800e5c0:	461e      	mov	r6, r3
 800e5c2:	469c      	mov	ip, r3
 800e5c4:	45e1      	cmp	r9, ip
 800e5c6:	4621      	mov	r1, r4
 800e5c8:	465a      	mov	r2, fp
 800e5ca:	4638      	mov	r0, r7
 800e5cc:	bfcc      	ite	gt
 800e5ce:	2300      	movgt	r3, #0
 800e5d0:	2301      	movle	r3, #1
 800e5d2:	ea53 73d6 	orrs.w	r3, r3, r6, lsr #31
 800e5d6:	d103      	bne.n	800e5e0 <st_sssa8_ch_convolve_startNN+0xac4>
 800e5d8:	f1b8 0f00 	cmp.w	r8, #0
 800e5dc:	f000 80cd 	beq.w	800e77a <st_sssa8_ch_convolve_startNN+0xc5e>
 800e5e0:	f004 ff74 	bl	80134cc <st_dsp_arm_fill_q15>
 800e5e4:	3601      	adds	r6, #1
 800e5e6:	4454      	add	r4, sl
 800e5e8:	b236      	sxth	r6, r6
 800e5ea:	42b5      	cmp	r5, r6
 800e5ec:	46b4      	mov	ip, r6
 800e5ee:	dce9      	bgt.n	800e5c4 <st_sssa8_ch_convolve_startNN+0xaa8>
 800e5f0:	9a06      	ldr	r2, [sp, #24]
 800e5f2:	9908      	ldr	r1, [sp, #32]
 800e5f4:	3201      	adds	r2, #1
 800e5f6:	b213      	sxth	r3, r2
 800e5f8:	428b      	cmp	r3, r1
 800e5fa:	461a      	mov	r2, r3
 800e5fc:	9306      	str	r3, [sp, #24]
 800e5fe:	dbcc      	blt.n	800e59a <st_sssa8_ch_convolve_startNN+0xa7e>
 800e600:	46d8      	mov	r8, fp
 800e602:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e604:	42a3      	cmp	r3, r4
 800e606:	d021      	beq.n	800e64c <st_sssa8_ch_convolve_startNN+0xb30>
 800e608:	9b07      	ldr	r3, [sp, #28]
 800e60a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e60c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e60e:	4413      	add	r3, r2
 800e610:	3101      	adds	r1, #1
 800e612:	b29b      	uxth	r3, r3
 800e614:	b209      	sxth	r1, r1
 800e616:	9307      	str	r3, [sp, #28]
 800e618:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e61a:	460a      	mov	r2, r1
 800e61c:	428b      	cmp	r3, r1
 800e61e:	f340 80b5 	ble.w	800e78c <st_sssa8_ch_convolve_startNN+0xc70>
 800e622:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800e624:	2b00      	cmp	r3, #0
 800e626:	d19c      	bne.n	800e562 <st_sssa8_ch_convolve_startNN+0xa46>
 800e628:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d14a      	bne.n	800e6c4 <st_sssa8_ch_convolve_startNN+0xba8>
 800e62e:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800e630:	9808      	ldr	r0, [sp, #32]
 800e632:	3b01      	subs	r3, #1
 800e634:	933c      	str	r3, [sp, #240]	; 0xf0
 800e636:	2301      	movs	r3, #1
 800e638:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
 800e63c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e63e:	4283      	cmp	r3, r0
 800e640:	db98      	blt.n	800e574 <st_sssa8_ch_convolve_startNN+0xa58>
 800e642:	b28b      	uxth	r3, r1
 800e644:	930d      	str	r3, [sp, #52]	; 0x34
 800e646:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e648:	42a3      	cmp	r3, r4
 800e64a:	d1dd      	bne.n	800e608 <st_sssa8_ch_convolve_startNN+0xaec>
 800e64c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e64e:	ee1a 2a90 	vmov	r2, s21
 800e652:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e654:	ee19 0a90 	vmov	r0, s19
 800e658:	9305      	str	r3, [sp, #20]
 800e65a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e65c:	9304      	str	r3, [sp, #16]
 800e65e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e660:	9303      	str	r3, [sp, #12]
 800e662:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e664:	9302      	str	r3, [sp, #8]
 800e666:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e668:	9301      	str	r3, [sp, #4]
 800e66a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e66c:	9300      	str	r3, [sp, #0]
 800e66e:	ee19 3a10 	vmov	r3, s18
 800e672:	f004 f81f 	bl	80126b4 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 800e676:	9b07      	ldr	r3, [sp, #28]
 800e678:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e67a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e67c:	4413      	add	r3, r2
 800e67e:	9017      	str	r0, [sp, #92]	; 0x5c
 800e680:	3101      	adds	r1, #1
 800e682:	b29b      	uxth	r3, r3
 800e684:	b209      	sxth	r1, r1
 800e686:	9307      	str	r3, [sp, #28]
 800e688:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e68a:	460a      	mov	r2, r1
 800e68c:	428b      	cmp	r3, r1
 800e68e:	f340 8094 	ble.w	800e7ba <st_sssa8_ch_convolve_startNN+0xc9e>
 800e692:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800e694:	e7c5      	b.n	800e622 <st_sssa8_ch_convolve_startNN+0xb06>
 800e696:	469e      	mov	lr, r3
 800e698:	461e      	mov	r6, r3
 800e69a:	0ff3      	lsrs	r3, r6, #31
 800e69c:	465a      	mov	r2, fp
 800e69e:	4621      	mov	r1, r4
 800e6a0:	4638      	mov	r0, r7
 800e6a2:	45f1      	cmp	r9, lr
 800e6a4:	bfd8      	it	le
 800e6a6:	f043 0301 	orrle.w	r3, r3, #1
 800e6aa:	b913      	cbnz	r3, 800e6b2 <st_sssa8_ch_convolve_startNN+0xb96>
 800e6ac:	f1b8 0f00 	cmp.w	r8, #0
 800e6b0:	d05a      	beq.n	800e768 <st_sssa8_ch_convolve_startNN+0xc4c>
 800e6b2:	f004 ff0b 	bl	80134cc <st_dsp_arm_fill_q15>
 800e6b6:	3601      	adds	r6, #1
 800e6b8:	4454      	add	r4, sl
 800e6ba:	b236      	sxth	r6, r6
 800e6bc:	42ae      	cmp	r6, r5
 800e6be:	46b6      	mov	lr, r6
 800e6c0:	dbeb      	blt.n	800e69a <st_sssa8_ch_convolve_startNN+0xb7e>
 800e6c2:	e795      	b.n	800e5f0 <st_sssa8_ch_convolve_startNN+0xad4>
 800e6c4:	3b01      	subs	r3, #1
 800e6c6:	933b      	str	r3, [sp, #236]	; 0xec
 800e6c8:	f8bd 310c 	ldrh.w	r3, [sp, #268]	; 0x10c
 800e6cc:	2b01      	cmp	r3, #1
 800e6ce:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
 800e6d2:	f43f af4b 	beq.w	800e56c <st_sssa8_ch_convolve_startNN+0xa50>
 800e6d6:	b28b      	uxth	r3, r1
 800e6d8:	f9bd 501c 	ldrsh.w	r5, [sp, #28]
 800e6dc:	930d      	str	r3, [sp, #52]	; 0x34
 800e6de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6e0:	bb03      	cbnz	r3, 800e724 <st_sssa8_ch_convolve_startNN+0xc08>
 800e6e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e6e4:	9908      	ldr	r1, [sp, #32]
 800e6e6:	428b      	cmp	r3, r1
 800e6e8:	da8b      	bge.n	800e602 <st_sssa8_ch_convolve_startNN+0xae6>
 800e6ea:	46a3      	mov	fp, r4
 800e6ec:	464f      	mov	r7, r9
 800e6ee:	462c      	mov	r4, r5
 800e6f0:	461e      	mov	r6, r3
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	ee18 2a90 	vmov	r2, s17
 800e6f8:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800e6fa:	4689      	mov	r9, r1
 800e6fc:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e700:	3601      	adds	r6, #1
 800e702:	fb00 4007 	mla	r0, r0, r7, r4
 800e706:	4659      	mov	r1, fp
 800e708:	9206      	str	r2, [sp, #24]
 800e70a:	b236      	sxth	r6, r6
 800e70c:	fb08 a000 	mla	r0, r8, r0, sl
 800e710:	f001 f894 	bl	800f83c <st_int8_to16_no_shift_interleaved>
 800e714:	44ab      	add	fp, r5
 800e716:	454e      	cmp	r6, r9
 800e718:	4630      	mov	r0, r6
 800e71a:	9a06      	ldr	r2, [sp, #24]
 800e71c:	dbf0      	blt.n	800e700 <st_sssa8_ch_convolve_startNN+0xbe4>
 800e71e:	465c      	mov	r4, fp
 800e720:	46b9      	mov	r9, r7
 800e722:	e76e      	b.n	800e602 <st_sssa8_ch_convolve_startNN+0xae6>
 800e724:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e726:	9908      	ldr	r1, [sp, #32]
 800e728:	428b      	cmp	r3, r1
 800e72a:	f6bf af6a 	bge.w	800e602 <st_sssa8_ch_convolve_startNN+0xae6>
 800e72e:	46a3      	mov	fp, r4
 800e730:	464f      	mov	r7, r9
 800e732:	462c      	mov	r4, r5
 800e734:	461e      	mov	r6, r3
 800e736:	4618      	mov	r0, r3
 800e738:	ee18 2a90 	vmov	r2, s17
 800e73c:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800e73e:	4689      	mov	r9, r1
 800e740:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e744:	3601      	adds	r6, #1
 800e746:	fb00 4007 	mla	r0, r0, r7, r4
 800e74a:	4659      	mov	r1, fp
 800e74c:	9206      	str	r2, [sp, #24]
 800e74e:	b236      	sxth	r6, r6
 800e750:	fb08 a000 	mla	r0, r8, r0, sl
 800e754:	f000 ffdc 	bl	800f710 <st_int8_to16_no_shift>
 800e758:	44ab      	add	fp, r5
 800e75a:	454e      	cmp	r6, r9
 800e75c:	4630      	mov	r0, r6
 800e75e:	9a06      	ldr	r2, [sp, #24]
 800e760:	dbf0      	blt.n	800e744 <st_sssa8_ch_convolve_startNN+0xc28>
 800e762:	465c      	mov	r4, fp
 800e764:	46b9      	mov	r9, r7
 800e766:	e74c      	b.n	800e602 <st_sssa8_ch_convolve_startNN+0xae6>
 800e768:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e76a:	eb03 000e 	add.w	r0, r3, lr
 800e76e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e770:	fb0b 3000 	mla	r0, fp, r0, r3
 800e774:	f001 f862 	bl	800f83c <st_int8_to16_no_shift_interleaved>
 800e778:	e79d      	b.n	800e6b6 <st_sssa8_ch_convolve_startNN+0xb9a>
 800e77a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e77c:	eb03 000c 	add.w	r0, r3, ip
 800e780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e782:	fb0b 3000 	mla	r0, fp, r0, r3
 800e786:	f000 ffc3 	bl	800f710 <st_int8_to16_no_shift>
 800e78a:	e72b      	b.n	800e5e4 <st_sssa8_ch_convolve_startNN+0xac8>
 800e78c:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e78e:	428c      	cmp	r4, r1
 800e790:	d013      	beq.n	800e7ba <st_sssa8_ch_convolve_startNN+0xc9e>
 800e792:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e794:	ee1a 2a90 	vmov	r2, s21
 800e798:	ee19 0a90 	vmov	r0, s19
 800e79c:	9305      	str	r3, [sp, #20]
 800e79e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e7a0:	9304      	str	r3, [sp, #16]
 800e7a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e7a4:	9303      	str	r3, [sp, #12]
 800e7a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e7a8:	9302      	str	r3, [sp, #8]
 800e7aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7ac:	9301      	str	r3, [sp, #4]
 800e7ae:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e7b0:	9300      	str	r3, [sp, #0]
 800e7b2:	ee19 3a10 	vmov	r3, s18
 800e7b6:	f004 faa1 	bl	8012cfc <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 800e7ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e7bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e7be:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e7c0:	1a9b      	subs	r3, r3, r2
 800e7c2:	4411      	add	r1, r2
 800e7c4:	911e      	str	r1, [sp, #120]	; 0x78
 800e7c6:	b299      	uxth	r1, r3
 800e7c8:	4613      	mov	r3, r2
 800e7ca:	428a      	cmp	r2, r1
 800e7cc:	9126      	str	r1, [sp, #152]	; 0x98
 800e7ce:	bf28      	it	cs
 800e7d0:	460b      	movcs	r3, r1
 800e7d2:	b29b      	uxth	r3, r3
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d03d      	beq.n	800e854 <st_sssa8_ch_convolve_startNN+0xd38>
 800e7d8:	ee1a 4a90 	vmov	r4, s21
 800e7dc:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800e7de:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e7e0:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800e7e4:	fb01 0002 	mla	r0, r1, r2, r0
 800e7e8:	ee0a 4a90 	vmov	s21, r4
 800e7ec:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800e7ee:	9029      	str	r0, [sp, #164]	; 0xa4
 800e7f0:	eb04 0442 	add.w	r4, r4, r2, lsl #1
 800e7f4:	9423      	str	r4, [sp, #140]	; 0x8c
 800e7f6:	9c22      	ldr	r4, [sp, #136]	; 0x88
 800e7f8:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800e7fc:	9422      	str	r4, [sp, #136]	; 0x88
 800e7fe:	9c24      	ldr	r4, [sp, #144]	; 0x90
 800e800:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e804:	9224      	str	r2, [sp, #144]	; 0x90
 800e806:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e808:	bb32      	cbnz	r2, 800e858 <st_sssa8_ch_convolve_startNN+0xd3c>
 800e80a:	460a      	mov	r2, r1
 800e80c:	ee19 1a90 	vmov	r1, s19
 800e810:	9318      	str	r3, [sp, #96]	; 0x60
 800e812:	f001 f9c3 	bl	800fb9c <st_int8_to16_dual_interleaved>
 800e816:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800e818:	3b01      	subs	r3, #1
 800e81a:	b29b      	uxth	r3, r3
 800e81c:	461a      	mov	r2, r3
 800e81e:	9325      	str	r3, [sp, #148]	; 0x94
 800e820:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e824:	429a      	cmp	r2, r3
 800e826:	f47f ae87 	bne.w	800e538 <st_sssa8_ch_convolve_startNN+0xa1c>
 800e82a:	ee1b 7a10 	vmov	r7, s22
 800e82e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800e830:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e832:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800e834:	4413      	add	r3, r2
 800e836:	3401      	adds	r4, #1
 800e838:	b29b      	uxth	r3, r3
 800e83a:	b224      	sxth	r4, r4
 800e83c:	932b      	str	r3, [sp, #172]	; 0xac
 800e83e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e840:	4625      	mov	r5, r4
 800e842:	42a3      	cmp	r3, r4
 800e844:	f73f ae3d 	bgt.w	800e4c2 <st_sssa8_ch_convolve_startNN+0x9a6>
 800e848:	2000      	movs	r0, #0
 800e84a:	b04f      	add	sp, #316	; 0x13c
 800e84c:	ecbd 8b08 	vpop	{d8-d11}
 800e850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e854:	9318      	str	r3, [sp, #96]	; 0x60
 800e856:	e7de      	b.n	800e816 <st_sssa8_ch_convolve_startNN+0xcfa>
 800e858:	460a      	mov	r2, r1
 800e85a:	ee19 1a90 	vmov	r1, s19
 800e85e:	9318      	str	r3, [sp, #96]	; 0x60
 800e860:	f001 f83c 	bl	800f8dc <st_int8_to16_dual>
 800e864:	e7d7      	b.n	800e816 <st_sssa8_ch_convolve_startNN+0xcfa>
 800e866:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e868:	ee19 1a90 	vmov	r1, s19
 800e86c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e86e:	9860      	ldr	r0, [sp, #384]	; 0x180
 800e870:	f001 f834 	bl	800f8dc <st_int8_to16_dual>
 800e874:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e876:	2b00      	cmp	r3, #0
 800e878:	f47f ae40 	bne.w	800e4fc <st_sssa8_ch_convolve_startNN+0x9e0>
 800e87c:	b2a3      	uxth	r3, r4
 800e87e:	932c      	str	r3, [sp, #176]	; 0xb0
 800e880:	e7d5      	b.n	800e82e <st_sssa8_ch_convolve_startNN+0xd12>
 800e882:	ed8d aa17 	vstr	s20, [sp, #92]	; 0x5c
 800e886:	ed8d 9a18 	vstr	s18, [sp, #96]	; 0x60
 800e88a:	f7ff b9a8 	b.w	800dbde <st_sssa8_ch_convolve_startNN+0xc2>
 800e88e:	bf00      	nop
 800e890:	ffff0000 	.word	0xffff0000

0800e894 <st_sssa8_fully_connected>:
 800e894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e898:	b097      	sub	sp, #92	; 0x5c
 800e89a:	460d      	mov	r5, r1
 800e89c:	4683      	mov	fp, r0
 800e89e:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800e8a0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e8a2:	6823      	ldr	r3, [r4, #0]
 800e8a4:	9203      	str	r2, [sp, #12]
 800e8a6:	9307      	str	r3, [sp, #28]
 800e8a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e8aa:	f99d 6088 	ldrsb.w	r6, [sp, #136]	; 0x88
 800e8ae:	f9b3 1000 	ldrsh.w	r1, [r3]
 800e8b2:	f99d 308c 	ldrsb.w	r3, [sp, #140]	; 0x8c
 800e8b6:	1e4a      	subs	r2, r1, #1
 800e8b8:	9104      	str	r1, [sp, #16]
 800e8ba:	920d      	str	r2, [sp, #52]	; 0x34
 800e8bc:	b292      	uxth	r2, r2
 800e8be:	2a14      	cmp	r2, #20
 800e8c0:	f200 81b3 	bhi.w	800ec2a <st_sssa8_fully_connected+0x396>
 800e8c4:	2201      	movs	r2, #1
 800e8c6:	408b      	lsls	r3, r1
 800e8c8:	408a      	lsls	r2, r1
 800e8ca:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800e8ce:	9308      	str	r3, [sp, #32]
 800e8d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	f000 81ae 	beq.w	800ec34 <st_sssa8_fully_connected+0x3a0>
 800e8d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e8da:	b2b3      	uxth	r3, r6
 800e8dc:	9600      	str	r6, [sp, #0]
 800e8de:	4658      	mov	r0, fp
 800e8e0:	0851      	lsrs	r1, r2, #1
 800e8e2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800e8e6:	9e03      	ldr	r6, [sp, #12]
 800e8e8:	460c      	mov	r4, r1
 800e8ea:	9115      	str	r1, [sp, #84]	; 0x54
 800e8ec:	4632      	mov	r2, r6
 800e8ee:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e8f0:	f003 fea8 	bl	8012644 <st_int8_reordered_no_shift_zero>
 800e8f4:	4621      	mov	r1, r4
 800e8f6:	2c00      	cmp	r4, #0
 800e8f8:	f000 8145 	beq.w	800eb86 <st_sssa8_fully_connected+0x2f2>
 800e8fc:	4634      	mov	r4, r6
 800e8fe:	f1a6 0310 	sub.w	r3, r6, #16
 800e902:	9e04      	ldr	r6, [sp, #16]
 800e904:	1e4a      	subs	r2, r1, #1
 800e906:	2001      	movs	r0, #1
 800e908:	091b      	lsrs	r3, r3, #4
 800e90a:	1eb1      	subs	r1, r6, #2
 800e90c:	b292      	uxth	r2, r2
 800e90e:	3301      	adds	r3, #1
 800e910:	fa00 f101 	lsl.w	r1, r0, r1
 800e914:	9112      	str	r1, [sp, #72]	; 0x48
 800e916:	9924      	ldr	r1, [sp, #144]	; 0x90
 800e918:	3110      	adds	r1, #16
 800e91a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e91e:	920e      	str	r2, [sp, #56]	; 0x38
 800e920:	1ee2      	subs	r2, r4, #3
 800e922:	920f      	str	r2, [sp, #60]	; 0x3c
 800e924:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e926:	3208      	adds	r2, #8
 800e928:	9205      	str	r2, [sp, #20]
 800e92a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800e92c:	3202      	adds	r2, #2
 800e92e:	9206      	str	r2, [sp, #24]
 800e930:	011a      	lsls	r2, r3, #4
 800e932:	9209      	str	r2, [sp, #36]	; 0x24
 800e934:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e936:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800e93a:	9310      	str	r3, [sp, #64]	; 0x40
 800e93c:	1f23      	subs	r3, r4, #4
 800e93e:	9311      	str	r3, [sp, #68]	; 0x44
 800e940:	1b83      	subs	r3, r0, r6
 800e942:	9314      	str	r3, [sp, #80]	; 0x50
 800e944:	9a03      	ldr	r2, [sp, #12]
 800e946:	9b05      	ldr	r3, [sp, #20]
 800e948:	2a0f      	cmp	r2, #15
 800e94a:	eb05 0b02 	add.w	fp, r5, r2
 800e94e:	e953 1302 	ldrd	r1, r3, [r3, #-8]
 800e952:	f340 8261 	ble.w	800ee18 <st_sssa8_fully_connected+0x584>
 800e956:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e958:	465c      	mov	r4, fp
 800e95a:	18ae      	adds	r6, r5, r2
 800e95c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e95e:	682f      	ldr	r7, [r5, #0]
 800e960:	f8d4 a000 	ldr.w	sl, [r4]
 800e964:	ea4f 2037 	mov.w	r0, r7, ror #8
 800e968:	f8d2 9000 	ldr.w	r9, [r2]
 800e96c:	ea4f 2e3a 	mov.w	lr, sl, ror #8
 800e970:	fa2f f080 	sxtb16	r0, r0
 800e974:	fa2f fc8e 	sxtb16	ip, lr
 800e978:	fa2f f787 	sxtb16	r7, r7
 800e97c:	fa2f fe8a 	sxtb16	lr, sl
 800e980:	fb29 1107 	smlad	r1, r9, r7, r1
 800e984:	fb29 390e 	smlad	r9, r9, lr, r3
 800e988:	f8d2 8004 	ldr.w	r8, [r2, #4]
 800e98c:	fb28 1100 	smlad	r1, r8, r0, r1
 800e990:	fb28 9e0c 	smlad	lr, r8, ip, r9
 800e994:	6868      	ldr	r0, [r5, #4]
 800e996:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e99a:	ea4f 2330 	mov.w	r3, r0, ror #8
 800e99e:	f8d2 8008 	ldr.w	r8, [r2, #8]
 800e9a2:	ea4f 2a39 	mov.w	sl, r9, ror #8
 800e9a6:	fa2f f383 	sxtb16	r3, r3
 800e9aa:	fa2f f78a 	sxtb16	r7, sl
 800e9ae:	fa2f f080 	sxtb16	r0, r0
 800e9b2:	fa2f fa89 	sxtb16	sl, r9
 800e9b6:	fb28 1000 	smlad	r0, r8, r0, r1
 800e9ba:	fb28 e80a 	smlad	r8, r8, sl, lr
 800e9be:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800e9c2:	fb2c 0003 	smlad	r0, ip, r3, r0
 800e9c6:	fb2c 8a07 	smlad	sl, ip, r7, r8
 800e9ca:	68ab      	ldr	r3, [r5, #8]
 800e9cc:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800e9d0:	ea4f 2133 	mov.w	r1, r3, ror #8
 800e9d4:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800e9d8:	ea4f 2e38 	mov.w	lr, r8, ror #8
 800e9dc:	fa2f f181 	sxtb16	r1, r1
 800e9e0:	fa2f f98e 	sxtb16	r9, lr
 800e9e4:	fa2f f383 	sxtb16	r3, r3
 800e9e8:	fa2f fe88 	sxtb16	lr, r8
 800e9ec:	fb2c 0303 	smlad	r3, ip, r3, r0
 800e9f0:	fb2c ac0e 	smlad	ip, ip, lr, sl
 800e9f4:	6957      	ldr	r7, [r2, #20]
 800e9f6:	fb27 3301 	smlad	r3, r7, r1, r3
 800e9fa:	fb27 ce09 	smlad	lr, r7, r9, ip
 800e9fe:	68e8      	ldr	r0, [r5, #12]
 800ea00:	3410      	adds	r4, #16
 800ea02:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800ea06:	3510      	adds	r5, #16
 800ea08:	ea4f 2130 	mov.w	r1, r0, ror #8
 800ea0c:	6997      	ldr	r7, [r2, #24]
 800ea0e:	fa2f f881 	sxtb16	r8, r1
 800ea12:	fa2f f180 	sxtb16	r1, r0
 800ea16:	ea4f 203c 	mov.w	r0, ip, ror #8
 800ea1a:	fa2f fc8c 	sxtb16	ip, ip
 800ea1e:	fa2f f080 	sxtb16	r0, r0
 800ea22:	fb27 3101 	smlad	r1, r7, r1, r3
 800ea26:	fb27 e70c 	smlad	r7, r7, ip, lr
 800ea2a:	69d3      	ldr	r3, [r2, #28]
 800ea2c:	3220      	adds	r2, #32
 800ea2e:	fb23 1108 	smlad	r1, r3, r8, r1
 800ea32:	fb23 7300 	smlad	r3, r3, r0, r7
 800ea36:	42b5      	cmp	r5, r6
 800ea38:	d191      	bne.n	800e95e <st_sssa8_fully_connected+0xca>
 800ea3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea3c:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 800ea40:	4493      	add	fp, r2
 800ea42:	4691      	mov	r9, r2
 800ea44:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ea46:	4591      	cmp	r9, r2
 800ea48:	f280 81e4 	bge.w	800ee14 <st_sssa8_fully_connected+0x580>
 800ea4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ea4e:	4657      	mov	r7, sl
 800ea50:	46d8      	mov	r8, fp
 800ea52:	eba2 0209 	sub.w	r2, r2, r9
 800ea56:	0892      	lsrs	r2, r2, #2
 800ea58:	920c      	str	r2, [sp, #48]	; 0x30
 800ea5a:	3201      	adds	r2, #1
 800ea5c:	0090      	lsls	r0, r2, #2
 800ea5e:	920b      	str	r2, [sp, #44]	; 0x2c
 800ea60:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 800ea64:	900a      	str	r0, [sp, #40]	; 0x28
 800ea66:	f856 eb04 	ldr.w	lr, [r6], #4
 800ea6a:	f858 0b04 	ldr.w	r0, [r8], #4
 800ea6e:	ea4f 2c3e 	mov.w	ip, lr, ror #8
 800ea72:	683a      	ldr	r2, [r7, #0]
 800ea74:	ea4f 2530 	mov.w	r5, r0, ror #8
 800ea78:	fa2f fc8c 	sxtb16	ip, ip
 800ea7c:	fa2f fe8e 	sxtb16	lr, lr
 800ea80:	fa2f f585 	sxtb16	r5, r5
 800ea84:	fa2f f080 	sxtb16	r0, r0
 800ea88:	fb22 110e 	smlad	r1, r2, lr, r1
 800ea8c:	fb22 3300 	smlad	r3, r2, r0, r3
 800ea90:	687a      	ldr	r2, [r7, #4]
 800ea92:	3708      	adds	r7, #8
 800ea94:	fb22 110c 	smlad	r1, r2, ip, r1
 800ea98:	fb22 3305 	smlad	r3, r2, r5, r3
 800ea9c:	42a6      	cmp	r6, r4
 800ea9e:	d1e2      	bne.n	800ea66 <st_sssa8_fully_connected+0x1d2>
 800eaa0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eaa2:	f109 0904 	add.w	r9, r9, #4
 800eaa6:	eb0a 0ac2 	add.w	sl, sl, r2, lsl #3
 800eaaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eaac:	4493      	add	fp, r2
 800eaae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eab0:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800eab4:	9d03      	ldr	r5, [sp, #12]
 800eab6:	454d      	cmp	r5, r9
 800eab8:	dd37      	ble.n	800eb2a <st_sssa8_fully_connected+0x296>
 800eaba:	f9ba 2000 	ldrsh.w	r2, [sl]
 800eabe:	f994 0000 	ldrsb.w	r0, [r4]
 800eac2:	fb12 1100 	smlabb	r1, r2, r0, r1
 800eac6:	f99b 0000 	ldrsb.w	r0, [fp]
 800eaca:	fb12 3300 	smlabb	r3, r2, r0, r3
 800eace:	f109 0201 	add.w	r2, r9, #1
 800ead2:	42aa      	cmp	r2, r5
 800ead4:	da25      	bge.n	800eb22 <st_sssa8_fully_connected+0x28e>
 800ead6:	f9ba 2002 	ldrsh.w	r2, [sl, #2]
 800eada:	f994 0001 	ldrsb.w	r0, [r4, #1]
 800eade:	fb12 1100 	smlabb	r1, r2, r0, r1
 800eae2:	f99b 0001 	ldrsb.w	r0, [fp, #1]
 800eae6:	fb12 3300 	smlabb	r3, r2, r0, r3
 800eaea:	f109 0202 	add.w	r2, r9, #2
 800eaee:	42aa      	cmp	r2, r5
 800eaf0:	da17      	bge.n	800eb22 <st_sssa8_fully_connected+0x28e>
 800eaf2:	f9ba 2004 	ldrsh.w	r2, [sl, #4]
 800eaf6:	f994 0002 	ldrsb.w	r0, [r4, #2]
 800eafa:	fb12 1100 	smlabb	r1, r2, r0, r1
 800eafe:	f99b 0002 	ldrsb.w	r0, [fp, #2]
 800eb02:	fb12 3300 	smlabb	r3, r2, r0, r3
 800eb06:	f109 0203 	add.w	r2, r9, #3
 800eb0a:	4295      	cmp	r5, r2
 800eb0c:	dd09      	ble.n	800eb22 <st_sssa8_fully_connected+0x28e>
 800eb0e:	f9ba 2006 	ldrsh.w	r2, [sl, #6]
 800eb12:	f99b 0003 	ldrsb.w	r0, [fp, #3]
 800eb16:	fb12 3300 	smlabb	r3, r2, r0, r3
 800eb1a:	f994 0003 	ldrsb.w	r0, [r4, #3]
 800eb1e:	fb12 1100 	smlabb	r1, r2, r0, r1
 800eb22:	9a03      	ldr	r2, [sp, #12]
 800eb24:	eba2 0909 	sub.w	r9, r2, r9
 800eb28:	444c      	add	r4, r9
 800eb2a:	9a04      	ldr	r2, [sp, #16]
 800eb2c:	2a15      	cmp	r2, #21
 800eb2e:	f340 8141 	ble.w	800edb4 <st_sssa8_fully_connected+0x520>
 800eb32:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800eb34:	9a07      	ldr	r2, [sp, #28]
 800eb36:	9812      	ldr	r0, [sp, #72]	; 0x48
 800eb38:	fb51 0102 	smmla	r1, r1, r2, r0
 800eb3c:	fb53 0302 	smmla	r3, r3, r2, r0
 800eb40:	4129      	asrs	r1, r5
 800eb42:	9a08      	ldr	r2, [sp, #32]
 800eb44:	4411      	add	r1, r2
 800eb46:	f301 0107 	ssat	r1, #8, r1
 800eb4a:	9806      	ldr	r0, [sp, #24]
 800eb4c:	412b      	asrs	r3, r5
 800eb4e:	f800 1c02 	strb.w	r1, [r0, #-2]
 800eb52:	4413      	add	r3, r2
 800eb54:	f303 0307 	ssat	r3, #8, r3
 800eb58:	f800 3c01 	strb.w	r3, [r0, #-1]
 800eb5c:	9a03      	ldr	r2, [sp, #12]
 800eb5e:	9b05      	ldr	r3, [sp, #20]
 800eb60:	18a5      	adds	r5, r4, r2
 800eb62:	9a06      	ldr	r2, [sp, #24]
 800eb64:	3308      	adds	r3, #8
 800eb66:	3202      	adds	r2, #2
 800eb68:	9305      	str	r3, [sp, #20]
 800eb6a:	9206      	str	r2, [sp, #24]
 800eb6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eb6e:	4293      	cmp	r3, r2
 800eb70:	f47f aee8 	bne.w	800e944 <st_sssa8_fully_connected+0xb0>
 800eb74:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800eb76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eb78:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800eb7c:	9225      	str	r2, [sp, #148]	; 0x94
 800eb7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800eb80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800eb84:	9324      	str	r3, [sp, #144]	; 0x90
 800eb86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800eb88:	07db      	lsls	r3, r3, #31
 800eb8a:	d54a      	bpl.n	800ec22 <st_sssa8_fully_connected+0x38e>
 800eb8c:	9a03      	ldr	r2, [sp, #12]
 800eb8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800eb90:	0897      	lsrs	r7, r2, #2
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	f000 8176 	beq.w	800ee84 <st_sssa8_fully_connected+0x5f0>
 800eb98:	eb05 0687 	add.w	r6, r5, r7, lsl #2
 800eb9c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800eb9e:	f855 2b04 	ldr.w	r2, [r5], #4
 800eba2:	6801      	ldr	r1, [r0, #0]
 800eba4:	fa2f f482 	sxtb16	r4, r2
 800eba8:	ea4f 2232 	mov.w	r2, r2, ror #8
 800ebac:	fa2f f282 	sxtb16	r2, r2
 800ebb0:	fb21 3304 	smlad	r3, r1, r4, r3
 800ebb4:	6841      	ldr	r1, [r0, #4]
 800ebb6:	3008      	adds	r0, #8
 800ebb8:	fb21 3302 	smlad	r3, r1, r2, r3
 800ebbc:	42b5      	cmp	r5, r6
 800ebbe:	d1ee      	bne.n	800eb9e <st_sssa8_fully_connected+0x30a>
 800ebc0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ebc2:	eb02 02c7 	add.w	r2, r2, r7, lsl #3
 800ebc6:	9226      	str	r2, [sp, #152]	; 0x98
 800ebc8:	9a03      	ldr	r2, [sp, #12]
 800ebca:	f012 0203 	ands.w	r2, r2, #3
 800ebce:	d016      	beq.n	800ebfe <st_sssa8_fully_connected+0x36a>
 800ebd0:	3a01      	subs	r2, #1
 800ebd2:	9826      	ldr	r0, [sp, #152]	; 0x98
 800ebd4:	f996 1000 	ldrsb.w	r1, [r6]
 800ebd8:	8800      	ldrh	r0, [r0, #0]
 800ebda:	b292      	uxth	r2, r2
 800ebdc:	fb10 3301 	smlabb	r3, r0, r1, r3
 800ebe0:	b16a      	cbz	r2, 800ebfe <st_sssa8_fully_connected+0x36a>
 800ebe2:	9826      	ldr	r0, [sp, #152]	; 0x98
 800ebe4:	2a01      	cmp	r2, #1
 800ebe6:	f996 1001 	ldrsb.w	r1, [r6, #1]
 800ebea:	8840      	ldrh	r0, [r0, #2]
 800ebec:	fb10 3301 	smlabb	r3, r0, r1, r3
 800ebf0:	d005      	beq.n	800ebfe <st_sssa8_fully_connected+0x36a>
 800ebf2:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ebf4:	f996 2002 	ldrsb.w	r2, [r6, #2]
 800ebf8:	8889      	ldrh	r1, [r1, #4]
 800ebfa:	fb11 3302 	smlabb	r3, r1, r2, r3
 800ebfe:	9a04      	ldr	r2, [sp, #16]
 800ec00:	2a15      	cmp	r2, #21
 800ec02:	f340 811d 	ble.w	800ee40 <st_sssa8_fully_connected+0x5ac>
 800ec06:	1e91      	subs	r1, r2, #2
 800ec08:	2201      	movs	r2, #1
 800ec0a:	408a      	lsls	r2, r1
 800ec0c:	9907      	ldr	r1, [sp, #28]
 800ec0e:	fb53 2301 	smmla	r3, r3, r1, r2
 800ec12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ec14:	4113      	asrs	r3, r2
 800ec16:	9a08      	ldr	r2, [sp, #32]
 800ec18:	4413      	add	r3, r2
 800ec1a:	f303 0307 	ssat	r3, #8, r3
 800ec1e:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800ec20:	7013      	strb	r3, [r2, #0]
 800ec22:	2000      	movs	r0, #0
 800ec24:	b017      	add	sp, #92	; 0x5c
 800ec26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec2a:	9308      	str	r3, [sp, #32]
 800ec2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	f47f ae52 	bne.w	800e8d8 <st_sssa8_fully_connected+0x44>
 800ec34:	4273      	negs	r3, r6
 800ec36:	b298      	uxth	r0, r3
 800ec38:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800ec3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d0ef      	beq.n	800ec22 <st_sssa8_fully_connected+0x38e>
 800ec42:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800ec44:	3301      	adds	r3, #1
 800ec46:	9903      	ldr	r1, [sp, #12]
 800ec48:	b236      	sxth	r6, r6
 800ec4a:	18d3      	adds	r3, r2, r3
 800ec4c:	9c04      	ldr	r4, [sp, #16]
 800ec4e:	f1a1 0810 	sub.w	r8, r1, #16
 800ec52:	f102 0e01 	add.w	lr, r2, #1
 800ec56:	9305      	str	r3, [sp, #20]
 800ec58:	2201      	movs	r2, #1
 800ec5a:	f028 080f 	bic.w	r8, r8, #15
 800ec5e:	1ea3      	subs	r3, r4, #2
 800ec60:	468c      	mov	ip, r1
 800ec62:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
 800ec66:	fa02 f303 	lsl.w	r3, r2, r3
 800ec6a:	f108 0810 	add.w	r8, r8, #16
 800ec6e:	f1bc 0f0f 	cmp.w	ip, #15
 800ec72:	f8cd b00c 	str.w	fp, [sp, #12]
 800ec76:	9309      	str	r3, [sp, #36]	; 0x24
 800ec78:	eb0b 0308 	add.w	r3, fp, r8
 800ec7c:	9306      	str	r3, [sp, #24]
 800ec7e:	eba2 0304 	sub.w	r3, r2, r4
 800ec82:	930a      	str	r3, [sp, #40]	; 0x28
 800ec84:	f859 3b04 	ldr.w	r3, [r9], #4
 800ec88:	dd7e      	ble.n	800ed88 <st_sssa8_fully_connected+0x4f4>
 800ec8a:	eb05 0708 	add.w	r7, r5, r8
 800ec8e:	462a      	mov	r2, r5
 800ec90:	9d03      	ldr	r5, [sp, #12]
 800ec92:	6811      	ldr	r1, [r2, #0]
 800ec94:	682c      	ldr	r4, [r5, #0]
 800ec96:	fa2f fb81 	sxtb16	fp, r1
 800ec9a:	ea4f 2a34 	mov.w	sl, r4, ror #8
 800ec9e:	ea4f 2131 	mov.w	r1, r1, ror #8
 800eca2:	fa20 fa8a 	sxtab16	sl, r0, sl
 800eca6:	fa2f f181 	sxtb16	r1, r1
 800ecaa:	fa20 f484 	sxtab16	r4, r0, r4
 800ecae:	fb24 340b 	smlad	r4, r4, fp, r3
 800ecb2:	fb2a 4b01 	smlad	fp, sl, r1, r4
 800ecb6:	6851      	ldr	r1, [r2, #4]
 800ecb8:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800ecbc:	fa2f f481 	sxtb16	r4, r1
 800ecc0:	ea4f 233a 	mov.w	r3, sl, ror #8
 800ecc4:	ea4f 2131 	mov.w	r1, r1, ror #8
 800ecc8:	fa20 f383 	sxtab16	r3, r0, r3
 800eccc:	fa2f f181 	sxtb16	r1, r1
 800ecd0:	fa20 fa8a 	sxtab16	sl, r0, sl
 800ecd4:	fb2a ba04 	smlad	sl, sl, r4, fp
 800ecd8:	fb23 a401 	smlad	r4, r3, r1, sl
 800ecdc:	6891      	ldr	r1, [r2, #8]
 800ecde:	68ab      	ldr	r3, [r5, #8]
 800ece0:	fa2f fb81 	sxtb16	fp, r1
 800ece4:	ea4f 2a33 	mov.w	sl, r3, ror #8
 800ece8:	ea4f 2131 	mov.w	r1, r1, ror #8
 800ecec:	fa20 fa8a 	sxtab16	sl, r0, sl
 800ecf0:	fa2f f181 	sxtb16	r1, r1
 800ecf4:	fa20 f383 	sxtab16	r3, r0, r3
 800ecf8:	fb23 430b 	smlad	r3, r3, fp, r4
 800ecfc:	fb2a 3301 	smlad	r3, sl, r1, r3
 800ed00:	f8d2 a00c 	ldr.w	sl, [r2, #12]
 800ed04:	3510      	adds	r5, #16
 800ed06:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800ed0a:	3210      	adds	r2, #16
 800ed0c:	ea4f 2b3a 	mov.w	fp, sl, ror #8
 800ed10:	ea4f 2431 	mov.w	r4, r1, ror #8
 800ed14:	fa2f fa8a 	sxtb16	sl, sl
 800ed18:	fa2f fb8b 	sxtb16	fp, fp
 800ed1c:	fa20 f181 	sxtab16	r1, r0, r1
 800ed20:	fa20 f484 	sxtab16	r4, r0, r4
 800ed24:	fb21 330a 	smlad	r3, r1, sl, r3
 800ed28:	fb24 330b 	smlad	r3, r4, fp, r3
 800ed2c:	4297      	cmp	r7, r2
 800ed2e:	d1b0      	bne.n	800ec92 <st_sssa8_fully_connected+0x3fe>
 800ed30:	4645      	mov	r5, r8
 800ed32:	9f06      	ldr	r7, [sp, #24]
 800ed34:	45ac      	cmp	ip, r5
 800ed36:	dd2c      	ble.n	800ed92 <st_sssa8_fully_connected+0x4fe>
 800ed38:	ebac 0505 	sub.w	r5, ip, r5
 800ed3c:	4415      	add	r5, r2
 800ed3e:	4611      	mov	r1, r2
 800ed40:	f917 4b01 	ldrsb.w	r4, [r7], #1
 800ed44:	3201      	adds	r2, #1
 800ed46:	7809      	ldrb	r1, [r1, #0]
 800ed48:	1ba4      	subs	r4, r4, r6
 800ed4a:	42aa      	cmp	r2, r5
 800ed4c:	b249      	sxtb	r1, r1
 800ed4e:	fb14 3301 	smlabb	r3, r4, r1, r3
 800ed52:	d1f4      	bne.n	800ed3e <st_sssa8_fully_connected+0x4aa>
 800ed54:	9a04      	ldr	r2, [sp, #16]
 800ed56:	2a15      	cmp	r2, #21
 800ed58:	dd1f      	ble.n	800ed9a <st_sssa8_fully_connected+0x506>
 800ed5a:	9a07      	ldr	r2, [sp, #28]
 800ed5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed5e:	fb53 1302 	smmla	r3, r3, r2, r1
 800ed62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ed64:	4113      	asrs	r3, r2
 800ed66:	9a08      	ldr	r2, [sp, #32]
 800ed68:	4413      	add	r3, r2
 800ed6a:	f303 0307 	ssat	r3, #8, r3
 800ed6e:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800ed72:	f10e 0e01 	add.w	lr, lr, #1
 800ed76:	9b05      	ldr	r3, [sp, #20]
 800ed78:	459e      	cmp	lr, r3
 800ed7a:	f43f af52 	beq.w	800ec22 <st_sssa8_fully_connected+0x38e>
 800ed7e:	f1bc 0f0f 	cmp.w	ip, #15
 800ed82:	f859 3b04 	ldr.w	r3, [r9], #4
 800ed86:	dc80      	bgt.n	800ec8a <st_sssa8_fully_connected+0x3f6>
 800ed88:	462a      	mov	r2, r5
 800ed8a:	2500      	movs	r5, #0
 800ed8c:	9f03      	ldr	r7, [sp, #12]
 800ed8e:	45ac      	cmp	ip, r5
 800ed90:	dcd2      	bgt.n	800ed38 <st_sssa8_fully_connected+0x4a4>
 800ed92:	4615      	mov	r5, r2
 800ed94:	9a04      	ldr	r2, [sp, #16]
 800ed96:	2a15      	cmp	r2, #21
 800ed98:	dcdf      	bgt.n	800ed5a <st_sssa8_fully_connected+0x4c6>
 800ed9a:	2a00      	cmp	r2, #0
 800ed9c:	dd42      	ble.n	800ee24 <st_sssa8_fully_connected+0x590>
 800ed9e:	005b      	lsls	r3, r3, #1
 800eda0:	e9dd 1407 	ldrd	r1, r4, [sp, #28]
 800eda4:	fb53 4301 	smmla	r3, r3, r1, r4
 800eda8:	4113      	asrs	r3, r2
 800edaa:	f303 0307 	ssat	r3, #8, r3
 800edae:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800edb2:	e7de      	b.n	800ed72 <st_sssa8_fully_connected+0x4de>
 800edb4:	2a00      	cmp	r2, #0
 800edb6:	dd13      	ble.n	800ede0 <st_sssa8_fully_connected+0x54c>
 800edb8:	0049      	lsls	r1, r1, #1
 800edba:	005b      	lsls	r3, r3, #1
 800edbc:	e9dd 0507 	ldrd	r0, r5, [sp, #28]
 800edc0:	fb51 5100 	smmla	r1, r1, r0, r5
 800edc4:	fb53 5300 	smmla	r3, r3, r0, r5
 800edc8:	4111      	asrs	r1, r2
 800edca:	f301 0107 	ssat	r1, #8, r1
 800edce:	9806      	ldr	r0, [sp, #24]
 800edd0:	4113      	asrs	r3, r2
 800edd2:	f800 1c02 	strb.w	r1, [r0, #-2]
 800edd6:	f303 0307 	ssat	r3, #8, r3
 800edda:	f800 3c01 	strb.w	r3, [r0, #-1]
 800edde:	e6bd      	b.n	800eb5c <st_sssa8_fully_connected+0x2c8>
 800ede0:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ede2:	fa01 f200 	lsl.w	r2, r1, r0
 800ede6:	f302 021f 	ssat	r2, #32, r2
 800edea:	9907      	ldr	r1, [sp, #28]
 800edec:	fb52 f211 	smmulr	r2, r2, r1
 800edf0:	4083      	lsls	r3, r0
 800edf2:	f303 031f 	ssat	r3, #32, r3
 800edf6:	fb53 f311 	smmulr	r3, r3, r1
 800edfa:	9908      	ldr	r1, [sp, #32]
 800edfc:	440a      	add	r2, r1
 800edfe:	f302 0207 	ssat	r2, #8, r2
 800ee02:	9806      	ldr	r0, [sp, #24]
 800ee04:	440b      	add	r3, r1
 800ee06:	f800 2c02 	strb.w	r2, [r0, #-2]
 800ee0a:	f303 0307 	ssat	r3, #8, r3
 800ee0e:	f800 3c01 	strb.w	r3, [r0, #-1]
 800ee12:	e6a3      	b.n	800eb5c <st_sssa8_fully_connected+0x2c8>
 800ee14:	4634      	mov	r4, r6
 800ee16:	e64d      	b.n	800eab4 <st_sssa8_fully_connected+0x220>
 800ee18:	462e      	mov	r6, r5
 800ee1a:	f8dd a098 	ldr.w	sl, [sp, #152]	; 0x98
 800ee1e:	f04f 0900 	mov.w	r9, #0
 800ee22:	e60f      	b.n	800ea44 <st_sssa8_fully_connected+0x1b0>
 800ee24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee26:	4093      	lsls	r3, r2
 800ee28:	f303 031f 	ssat	r3, #32, r3
 800ee2c:	9a07      	ldr	r2, [sp, #28]
 800ee2e:	fb53 f312 	smmulr	r3, r3, r2
 800ee32:	9a08      	ldr	r2, [sp, #32]
 800ee34:	4413      	add	r3, r2
 800ee36:	f303 0307 	ssat	r3, #8, r3
 800ee3a:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800ee3e:	e798      	b.n	800ed72 <st_sssa8_fully_connected+0x4de>
 800ee40:	2a00      	cmp	r2, #0
 800ee42:	dd0d      	ble.n	800ee60 <st_sssa8_fully_connected+0x5cc>
 800ee44:	005b      	lsls	r3, r3, #1
 800ee46:	e9dd 1007 	ldrd	r1, r0, [sp, #28]
 800ee4a:	fb53 0301 	smmla	r3, r3, r1, r0
 800ee4e:	4113      	asrs	r3, r2
 800ee50:	f303 0307 	ssat	r3, #8, r3
 800ee54:	2000      	movs	r0, #0
 800ee56:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800ee58:	7013      	strb	r3, [r2, #0]
 800ee5a:	b017      	add	sp, #92	; 0x5c
 800ee5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee60:	f1c2 0201 	rsb	r2, r2, #1
 800ee64:	4093      	lsls	r3, r2
 800ee66:	f303 031f 	ssat	r3, #32, r3
 800ee6a:	9a07      	ldr	r2, [sp, #28]
 800ee6c:	fb53 f312 	smmulr	r3, r3, r2
 800ee70:	9a08      	ldr	r2, [sp, #32]
 800ee72:	441a      	add	r2, r3
 800ee74:	f302 0307 	ssat	r3, #8, r2
 800ee78:	2000      	movs	r0, #0
 800ee7a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800ee7c:	7013      	strb	r3, [r2, #0]
 800ee7e:	b017      	add	sp, #92	; 0x5c
 800ee80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee84:	462e      	mov	r6, r5
 800ee86:	e69f      	b.n	800ebc8 <st_sssa8_fully_connected+0x334>

0800ee88 <ai_padding_opt_init>:
 800ee88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ee8c:	2700      	movs	r7, #0
 800ee8e:	9c07      	ldr	r4, [sp, #28]
 800ee90:	e9c0 7700 	strd	r7, r7, [r0]
 800ee94:	6087      	str	r7, [r0, #8]
 800ee96:	46b9      	mov	r9, r7
 800ee98:	690d      	ldr	r5, [r1, #16]
 800ee9a:	f1c5 0c00 	rsb	ip, r5, #0
 800ee9e:	689d      	ldr	r5, [r3, #8]
 800eea0:	42bd      	cmp	r5, r7
 800eea2:	dd1c      	ble.n	800eede <ai_padding_opt_init+0x56>
 800eea4:	463e      	mov	r6, r7
 800eea6:	46be      	mov	lr, r7
 800eea8:	e010      	b.n	800eecc <ai_padding_opt_init+0x44>
 800eeaa:	6895      	ldr	r5, [r2, #8]
 800eeac:	eba5 080c 	sub.w	r8, r5, ip
 800eeb0:	68a5      	ldr	r5, [r4, #8]
 800eeb2:	45a8      	cmp	r8, r5
 800eeb4:	da10      	bge.n	800eed8 <ai_padding_opt_init+0x50>
 800eeb6:	f109 0901 	add.w	r9, r9, #1
 800eeba:	f8c0 9008 	str.w	r9, [r0, #8]
 800eebe:	688d      	ldr	r5, [r1, #8]
 800eec0:	f10e 0e01 	add.w	lr, lr, #1
 800eec4:	44ac      	add	ip, r5
 800eec6:	689d      	ldr	r5, [r3, #8]
 800eec8:	4575      	cmp	r5, lr
 800eeca:	dd09      	ble.n	800eee0 <ai_padding_opt_init+0x58>
 800eecc:	f1bc 0f00 	cmp.w	ip, #0
 800eed0:	daeb      	bge.n	800eeaa <ai_padding_opt_init+0x22>
 800eed2:	3601      	adds	r6, #1
 800eed4:	6006      	str	r6, [r0, #0]
 800eed6:	e7f2      	b.n	800eebe <ai_padding_opt_init+0x36>
 800eed8:	3701      	adds	r7, #1
 800eeda:	6047      	str	r7, [r0, #4]
 800eedc:	e7ef      	b.n	800eebe <ai_padding_opt_init+0x36>
 800eede:	463e      	mov	r6, r7
 800eee0:	2500      	movs	r5, #0
 800eee2:	f8c0 9014 	str.w	r9, [r0, #20]
 800eee6:	e9c0 6703 	strd	r6, r7, [r0, #12]
 800eeea:	e9c0 5506 	strd	r5, r5, [r0, #24]
 800eeee:	6205      	str	r5, [r0, #32]
 800eef0:	694e      	ldr	r6, [r1, #20]
 800eef2:	f1c6 0c00 	rsb	ip, r6, #0
 800eef6:	685e      	ldr	r6, [r3, #4]
 800eef8:	42ae      	cmp	r6, r5
 800eefa:	dd1c      	ble.n	800ef36 <ai_padding_opt_init+0xae>
 800eefc:	46ae      	mov	lr, r5
 800eefe:	e00f      	b.n	800ef20 <ai_padding_opt_init+0x98>
 800ef00:	6855      	ldr	r5, [r2, #4]
 800ef02:	6866      	ldr	r6, [r4, #4]
 800ef04:	eba5 050c 	sub.w	r5, r5, ip
 800ef08:	42b5      	cmp	r5, r6
 800ef0a:	da10      	bge.n	800ef2e <ai_padding_opt_init+0xa6>
 800ef0c:	6a05      	ldr	r5, [r0, #32]
 800ef0e:	3501      	adds	r5, #1
 800ef10:	6205      	str	r5, [r0, #32]
 800ef12:	68cd      	ldr	r5, [r1, #12]
 800ef14:	f10e 0e01 	add.w	lr, lr, #1
 800ef18:	44ac      	add	ip, r5
 800ef1a:	685d      	ldr	r5, [r3, #4]
 800ef1c:	4575      	cmp	r5, lr
 800ef1e:	dd0a      	ble.n	800ef36 <ai_padding_opt_init+0xae>
 800ef20:	f1bc 0f00 	cmp.w	ip, #0
 800ef24:	daec      	bge.n	800ef00 <ai_padding_opt_init+0x78>
 800ef26:	6985      	ldr	r5, [r0, #24]
 800ef28:	3501      	adds	r5, #1
 800ef2a:	6185      	str	r5, [r0, #24]
 800ef2c:	e7f1      	b.n	800ef12 <ai_padding_opt_init+0x8a>
 800ef2e:	69c5      	ldr	r5, [r0, #28]
 800ef30:	3501      	adds	r5, #1
 800ef32:	61c5      	str	r5, [r0, #28]
 800ef34:	e7ed      	b.n	800ef12 <ai_padding_opt_init+0x8a>
 800ef36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef3a:	bf00      	nop

0800ef3c <ai_padding_opt_phase1>:
 800ef3c:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 800ef40:	b923      	cbnz	r3, 800ef4c <ai_padding_opt_phase1+0x10>
 800ef42:	b17a      	cbz	r2, 800ef64 <ai_padding_opt_phase1+0x28>
 800ef44:	3a01      	subs	r2, #1
 800ef46:	8483      	strh	r3, [r0, #36]	; 0x24
 800ef48:	61c2      	str	r2, [r0, #28]
 800ef4a:	e004      	b.n	800ef56 <ai_padding_opt_phase1+0x1a>
 800ef4c:	b152      	cbz	r2, 800ef64 <ai_padding_opt_phase1+0x28>
 800ef4e:	2201      	movs	r2, #1
 800ef50:	3b01      	subs	r3, #1
 800ef52:	8482      	strh	r2, [r0, #36]	; 0x24
 800ef54:	6183      	str	r3, [r0, #24]
 800ef56:	68c3      	ldr	r3, [r0, #12]
 800ef58:	e9d0 1204 	ldrd	r1, r2, [r0, #16]
 800ef5c:	6003      	str	r3, [r0, #0]
 800ef5e:	e9c0 1201 	strd	r1, r2, [r0, #4]
 800ef62:	4770      	bx	lr
 800ef64:	6a03      	ldr	r3, [r0, #32]
 800ef66:	2201      	movs	r2, #1
 800ef68:	3b01      	subs	r3, #1
 800ef6a:	8482      	strh	r2, [r0, #36]	; 0x24
 800ef6c:	6203      	str	r3, [r0, #32]
 800ef6e:	e7f2      	b.n	800ef56 <ai_padding_opt_phase1+0x1a>

0800ef70 <st_sssa8_ch_nn_mat_mult_kernel>:
 800ef70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef74:	b09d      	sub	sp, #116	; 0x74
 800ef76:	085e      	lsrs	r6, r3, #1
 800ef78:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800ef7a:	f8bd 4098 	ldrh.w	r4, [sp, #152]	; 0x98
 800ef7e:	441d      	add	r5, r3
 800ef80:	931a      	str	r3, [sp, #104]	; 0x68
 800ef82:	9111      	str	r1, [sp, #68]	; 0x44
 800ef84:	9219      	str	r2, [sp, #100]	; 0x64
 800ef86:	940b      	str	r4, [sp, #44]	; 0x2c
 800ef88:	9518      	str	r5, [sp, #96]	; 0x60
 800ef8a:	961b      	str	r6, [sp, #108]	; 0x6c
 800ef8c:	f000 8276 	beq.w	800f47c <st_sssa8_ch_nn_mat_mult_kernel+0x50c>
 800ef90:	eb01 0744 	add.w	r7, r1, r4, lsl #1
 800ef94:	4696      	mov	lr, r2
 800ef96:	1e72      	subs	r2, r6, #1
 800ef98:	460e      	mov	r6, r1
 800ef9a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800ef9c:	f1a4 0310 	sub.w	r3, r4, #16
 800efa0:	b292      	uxth	r2, r2
 800efa2:	f8df 8768 	ldr.w	r8, [pc, #1896]	; 800f70c <st_sssa8_ch_nn_mat_mult_kernel+0x79c>
 800efa6:	3108      	adds	r1, #8
 800efa8:	091b      	lsrs	r3, r3, #4
 800efaa:	4684      	mov	ip, r0
 800efac:	9714      	str	r7, [sp, #80]	; 0x50
 800efae:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800efb2:	4672      	mov	r2, lr
 800efb4:	3301      	adds	r3, #1
 800efb6:	3208      	adds	r2, #8
 800efb8:	9113      	str	r1, [sp, #76]	; 0x4c
 800efba:	4621      	mov	r1, r4
 800efbc:	3c03      	subs	r4, #3
 800efbe:	920c      	str	r2, [sp, #48]	; 0x30
 800efc0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800efc2:	9412      	str	r4, [sp, #72]	; 0x48
 800efc4:	3204      	adds	r2, #4
 800efc6:	9206      	str	r2, [sp, #24]
 800efc8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800efca:	3204      	adds	r2, #4
 800efcc:	9207      	str	r2, [sp, #28]
 800efce:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800efd0:	3204      	adds	r2, #4
 800efd2:	9208      	str	r2, [sp, #32]
 800efd4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800efd6:	3201      	adds	r2, #1
 800efd8:	9209      	str	r2, [sp, #36]	; 0x24
 800efda:	1c6a      	adds	r2, r5, #1
 800efdc:	920a      	str	r2, [sp, #40]	; 0x28
 800efde:	011a      	lsls	r2, r3, #4
 800efe0:	920d      	str	r2, [sp, #52]	; 0x34
 800efe2:	eb06 1243 	add.w	r2, r6, r3, lsl #5
 800efe6:	eb07 1343 	add.w	r3, r7, r3, lsl #5
 800efea:	9216      	str	r2, [sp, #88]	; 0x58
 800efec:	9315      	str	r3, [sp, #84]	; 0x54
 800efee:	1f0b      	subs	r3, r1, #4
 800eff0:	9317      	str	r3, [sp, #92]	; 0x5c
 800eff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eff4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800eff6:	eb0c 0003 	add.w	r0, ip, r3
 800effa:	2b0f      	cmp	r3, #15
 800effc:	e951 2b02 	ldrd	r2, fp, [r1, #-8]
 800f000:	9002      	str	r0, [sp, #8]
 800f002:	f340 8337 	ble.w	800f674 <st_sssa8_ch_nn_mat_mult_kernel+0x704>
 800f006:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f008:	4659      	mov	r1, fp
 800f00a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800f00c:	4463      	add	r3, ip
 800f00e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800f010:	9000      	str	r0, [sp, #0]
 800f012:	9301      	str	r3, [sp, #4]
 800f014:	4613      	mov	r3, r2
 800f016:	f8dc 7000 	ldr.w	r7, [ip]
 800f01a:	9800      	ldr	r0, [sp, #0]
 800f01c:	fa2f fa87 	sxtb16	sl, r7
 800f020:	f8d0 e000 	ldr.w	lr, [r0]
 800f024:	ea4f 2737 	mov.w	r7, r7, ror #8
 800f028:	fa2f f787 	sxtb16	r7, r7
 800f02c:	ea07 0008 	and.w	r0, r7, r8
 800f030:	fa1f f98a 	uxth.w	r9, sl
 800f034:	ea40 401a 	orr.w	r0, r0, sl, lsr #16
 800f038:	ea4f 2a3e 	mov.w	sl, lr, ror #8
 800f03c:	fa2f fe8e 	sxtb16	lr, lr
 800f040:	fa1f f48e 	uxth.w	r4, lr
 800f044:	fa2f fa8a 	sxtb16	sl, sl
 800f048:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f04c:	ea0a 0a08 	and.w	sl, sl, r8
 800f050:	ea49 4907 	orr.w	r9, r9, r7, lsl #16
 800f054:	6837      	ldr	r7, [r6, #0]
 800f056:	ea4a 4a1e 	orr.w	sl, sl, lr, lsr #16
 800f05a:	f8d5 e000 	ldr.w	lr, [r5]
 800f05e:	fb29 220e 	smlad	r2, r9, lr, r2
 800f062:	fb29 3307 	smlad	r3, r9, r7, r3
 800f066:	fb24 bb0e 	smlad	fp, r4, lr, fp
 800f06a:	fb24 1707 	smlad	r7, r4, r7, r1
 800f06e:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800f072:	6874      	ldr	r4, [r6, #4]
 800f074:	fb20 220e 	smlad	r2, r0, lr, r2
 800f078:	fb20 3304 	smlad	r3, r0, r4, r3
 800f07c:	fb2a be0e 	smlad	lr, sl, lr, fp
 800f080:	fb2a 7704 	smlad	r7, sl, r4, r7
 800f084:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f088:	9800      	ldr	r0, [sp, #0]
 800f08a:	fa2f fa81 	sxtb16	sl, r1
 800f08e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 800f092:	fa1f f48a 	uxth.w	r4, sl
 800f096:	ea4f 2131 	mov.w	r1, r1, ror #8
 800f09a:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800f09e:	fa2f f181 	sxtb16	r1, r1
 800f0a2:	ea01 0008 	and.w	r0, r1, r8
 800f0a6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800f0aa:	ea4f 2139 	mov.w	r1, r9, ror #8
 800f0ae:	ea40 401a 	orr.w	r0, r0, sl, lsr #16
 800f0b2:	fa2f f989 	sxtb16	r9, r9
 800f0b6:	fa1f fa89 	uxth.w	sl, r9
 800f0ba:	fa2f f181 	sxtb16	r1, r1
 800f0be:	ea4a 4a01 	orr.w	sl, sl, r1, lsl #16
 800f0c2:	ea01 0108 	and.w	r1, r1, r8
 800f0c6:	ea41 4119 	orr.w	r1, r1, r9, lsr #16
 800f0ca:	f8d6 9008 	ldr.w	r9, [r6, #8]
 800f0ce:	fb24 220b 	smlad	r2, r4, fp, r2
 800f0d2:	fb24 3409 	smlad	r4, r4, r9, r3
 800f0d6:	fb2a eb0b 	smlad	fp, sl, fp, lr
 800f0da:	fb2a 7a09 	smlad	sl, sl, r9, r7
 800f0de:	68eb      	ldr	r3, [r5, #12]
 800f0e0:	f8d6 e00c 	ldr.w	lr, [r6, #12]
 800f0e4:	fb20 2203 	smlad	r2, r0, r3, r2
 800f0e8:	fb20 400e 	smlad	r0, r0, lr, r4
 800f0ec:	fb21 bb03 	smlad	fp, r1, r3, fp
 800f0f0:	fb21 aa0e 	smlad	sl, r1, lr, sl
 800f0f4:	9b00      	ldr	r3, [sp, #0]
 800f0f6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800f0fa:	689f      	ldr	r7, [r3, #8]
 800f0fc:	fa2f f381 	sxtb16	r3, r1
 800f100:	b29c      	uxth	r4, r3
 800f102:	ea4f 2131 	mov.w	r1, r1, ror #8
 800f106:	fa2f f181 	sxtb16	r1, r1
 800f10a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800f10e:	ea01 0108 	and.w	r1, r1, r8
 800f112:	fa2f fe87 	sxtb16	lr, r7
 800f116:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 800f11a:	fa1f f98e 	uxth.w	r9, lr
 800f11e:	ea4f 2337 	mov.w	r3, r7, ror #8
 800f122:	fa2f f383 	sxtb16	r3, r3
 800f126:	ea03 0708 	and.w	r7, r3, r8
 800f12a:	ea49 4903 	orr.w	r9, r9, r3, lsl #16
 800f12e:	692b      	ldr	r3, [r5, #16]
 800f130:	ea47 471e 	orr.w	r7, r7, lr, lsr #16
 800f134:	f8d6 e010 	ldr.w	lr, [r6, #16]
 800f138:	fb24 2203 	smlad	r2, r4, r3, r2
 800f13c:	fb24 000e 	smlad	r0, r4, lr, r0
 800f140:	fb29 b303 	smlad	r3, r9, r3, fp
 800f144:	fb29 aa0e 	smlad	sl, r9, lr, sl
 800f148:	f8d5 e014 	ldr.w	lr, [r5, #20]
 800f14c:	6974      	ldr	r4, [r6, #20]
 800f14e:	fb21 220e 	smlad	r2, r1, lr, r2
 800f152:	fb21 0004 	smlad	r0, r1, r4, r0
 800f156:	fb27 330e 	smlad	r3, r7, lr, r3
 800f15a:	fb27 a704 	smlad	r7, r7, r4, sl
 800f15e:	9900      	ldr	r1, [sp, #0]
 800f160:	f10c 0c10 	add.w	ip, ip, #16
 800f164:	f85c 4c04 	ldr.w	r4, [ip, #-4]
 800f168:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800f16c:	3110      	adds	r1, #16
 800f16e:	fa2f fe84 	sxtb16	lr, r4
 800f172:	9100      	str	r1, [sp, #0]
 800f174:	fa1f f18e 	uxth.w	r1, lr
 800f178:	ea4f 2434 	mov.w	r4, r4, ror #8
 800f17c:	f8d5 a018 	ldr.w	sl, [r5, #24]
 800f180:	fa2f f484 	sxtb16	r4, r4
 800f184:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f188:	ea04 0408 	and.w	r4, r4, r8
 800f18c:	ea44 441e 	orr.w	r4, r4, lr, lsr #16
 800f190:	ea4f 2e39 	mov.w	lr, r9, ror #8
 800f194:	fa2f f989 	sxtb16	r9, r9
 800f198:	fa1f fb89 	uxth.w	fp, r9
 800f19c:	fa2f fe8e 	sxtb16	lr, lr
 800f1a0:	ea4b 4b0e 	orr.w	fp, fp, lr, lsl #16
 800f1a4:	ea0e 0e08 	and.w	lr, lr, r8
 800f1a8:	ea4e 4e19 	orr.w	lr, lr, r9, lsr #16
 800f1ac:	f8d6 9018 	ldr.w	r9, [r6, #24]
 800f1b0:	fb21 220a 	smlad	r2, r1, sl, r2
 800f1b4:	fb21 0009 	smlad	r0, r1, r9, r0
 800f1b8:	fb2b 3a0a 	smlad	sl, fp, sl, r3
 800f1bc:	fb2b 7909 	smlad	r9, fp, r9, r7
 800f1c0:	f8d5 b01c 	ldr.w	fp, [r5, #28]
 800f1c4:	3620      	adds	r6, #32
 800f1c6:	f856 7c04 	ldr.w	r7, [r6, #-4]
 800f1ca:	3520      	adds	r5, #32
 800f1cc:	fb24 220b 	smlad	r2, r4, fp, r2
 800f1d0:	fb24 0307 	smlad	r3, r4, r7, r0
 800f1d4:	fb2e ab0b 	smlad	fp, lr, fp, sl
 800f1d8:	fb2e 9107 	smlad	r1, lr, r7, r9
 800f1dc:	9801      	ldr	r0, [sp, #4]
 800f1de:	4584      	cmp	ip, r0
 800f1e0:	f47f af19 	bne.w	800f016 <st_sssa8_ch_nn_mat_mult_kernel+0xa6>
 800f1e4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800f1e6:	9802      	ldr	r0, [sp, #8]
 800f1e8:	9405      	str	r4, [sp, #20]
 800f1ea:	4420      	add	r0, r4
 800f1ec:	9002      	str	r0, [sp, #8]
 800f1ee:	9815      	ldr	r0, [sp, #84]	; 0x54
 800f1f0:	9004      	str	r0, [sp, #16]
 800f1f2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f1f4:	9003      	str	r0, [sp, #12]
 800f1f6:	4620      	mov	r0, r4
 800f1f8:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800f1fa:	42a0      	cmp	r0, r4
 800f1fc:	da63      	bge.n	800f2c6 <st_sssa8_ch_nn_mat_mult_kernel+0x356>
 800f1fe:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800f200:	9f01      	ldr	r7, [sp, #4]
 800f202:	1a20      	subs	r0, r4, r0
 800f204:	f8dd a008 	ldr.w	sl, [sp, #8]
 800f208:	0880      	lsrs	r0, r0, #2
 800f20a:	900f      	str	r0, [sp, #60]	; 0x3c
 800f20c:	3001      	adds	r0, #1
 800f20e:	e9dd ce03 	ldrd	ip, lr, [sp, #12]
 800f212:	0084      	lsls	r4, r0, #2
 800f214:	900e      	str	r0, [sp, #56]	; 0x38
 800f216:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800f21a:	9410      	str	r4, [sp, #64]	; 0x40
 800f21c:	e9cd a000 	strd	sl, r0, [sp]
 800f220:	9c00      	ldr	r4, [sp, #0]
 800f222:	f857 0b04 	ldr.w	r0, [r7], #4
 800f226:	f854 9b04 	ldr.w	r9, [r4], #4
 800f22a:	f8dc a000 	ldr.w	sl, [ip]
 800f22e:	9400      	str	r4, [sp, #0]
 800f230:	fa2f f480 	sxtb16	r4, r0
 800f234:	b2a6      	uxth	r6, r4
 800f236:	ea4f 2030 	mov.w	r0, r0, ror #8
 800f23a:	fa2f f080 	sxtb16	r0, r0
 800f23e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800f242:	ea00 0008 	and.w	r0, r0, r8
 800f246:	ea40 4014 	orr.w	r0, r0, r4, lsr #16
 800f24a:	ea4f 2439 	mov.w	r4, r9, ror #8
 800f24e:	fa2f f989 	sxtb16	r9, r9
 800f252:	fa1f f589 	uxth.w	r5, r9
 800f256:	fa2f f484 	sxtb16	r4, r4
 800f25a:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800f25e:	ea04 0408 	and.w	r4, r4, r8
 800f262:	ea44 4419 	orr.w	r4, r4, r9, lsr #16
 800f266:	f8de 9000 	ldr.w	r9, [lr]
 800f26a:	fb26 220a 	smlad	r2, r6, sl, r2
 800f26e:	fb26 3309 	smlad	r3, r6, r9, r3
 800f272:	fb25 bb0a 	smlad	fp, r5, sl, fp
 800f276:	fb25 1109 	smlad	r1, r5, r9, r1
 800f27a:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800f27e:	f10e 0e08 	add.w	lr, lr, #8
 800f282:	f85e 6c04 	ldr.w	r6, [lr, #-4]
 800f286:	f10c 0c08 	add.w	ip, ip, #8
 800f28a:	fb20 2205 	smlad	r2, r0, r5, r2
 800f28e:	fb20 3306 	smlad	r3, r0, r6, r3
 800f292:	fb24 bb05 	smlad	fp, r4, r5, fp
 800f296:	fb24 1106 	smlad	r1, r4, r6, r1
 800f29a:	9801      	ldr	r0, [sp, #4]
 800f29c:	4287      	cmp	r7, r0
 800f29e:	d1bf      	bne.n	800f220 <st_sssa8_ch_nn_mat_mult_kernel+0x2b0>
 800f2a0:	9802      	ldr	r0, [sp, #8]
 800f2a2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800f2a4:	4420      	add	r0, r4
 800f2a6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800f2a8:	9002      	str	r0, [sp, #8]
 800f2aa:	9805      	ldr	r0, [sp, #20]
 800f2ac:	3004      	adds	r0, #4
 800f2ae:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 800f2b2:	9c04      	ldr	r4, [sp, #16]
 800f2b4:	9005      	str	r0, [sp, #20]
 800f2b6:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f2b8:	eb04 04c0 	add.w	r4, r4, r0, lsl #3
 800f2bc:	9404      	str	r4, [sp, #16]
 800f2be:	9c03      	ldr	r4, [sp, #12]
 800f2c0:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 800f2c4:	9003      	str	r0, [sp, #12]
 800f2c6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800f2c8:	9f05      	ldr	r7, [sp, #20]
 800f2ca:	42be      	cmp	r6, r7
 800f2cc:	dd5e      	ble.n	800f38c <st_sssa8_ch_nn_mat_mult_kernel+0x41c>
 800f2ce:	9801      	ldr	r0, [sp, #4]
 800f2d0:	9c03      	ldr	r4, [sp, #12]
 800f2d2:	f990 5000 	ldrsb.w	r5, [r0]
 800f2d6:	9802      	ldr	r0, [sp, #8]
 800f2d8:	f9b4 4000 	ldrsh.w	r4, [r4]
 800f2dc:	f990 0000 	ldrsb.w	r0, [r0]
 800f2e0:	fb14 2205 	smlabb	r2, r4, r5, r2
 800f2e4:	fb14 bb00 	smlabb	fp, r4, r0, fp
 800f2e8:	9c04      	ldr	r4, [sp, #16]
 800f2ea:	f9b4 4000 	ldrsh.w	r4, [r4]
 800f2ee:	fb14 1100 	smlabb	r1, r4, r0, r1
 800f2f2:	1c78      	adds	r0, r7, #1
 800f2f4:	fb14 3305 	smlabb	r3, r4, r5, r3
 800f2f8:	4286      	cmp	r6, r0
 800f2fa:	dd41      	ble.n	800f380 <st_sssa8_ch_nn_mat_mult_kernel+0x410>
 800f2fc:	9801      	ldr	r0, [sp, #4]
 800f2fe:	9c03      	ldr	r4, [sp, #12]
 800f300:	f990 5001 	ldrsb.w	r5, [r0, #1]
 800f304:	9802      	ldr	r0, [sp, #8]
 800f306:	f9b4 4002 	ldrsh.w	r4, [r4, #2]
 800f30a:	f990 0001 	ldrsb.w	r0, [r0, #1]
 800f30e:	fb14 2205 	smlabb	r2, r4, r5, r2
 800f312:	fb14 bb00 	smlabb	fp, r4, r0, fp
 800f316:	9c04      	ldr	r4, [sp, #16]
 800f318:	f9b4 4002 	ldrsh.w	r4, [r4, #2]
 800f31c:	fb14 1100 	smlabb	r1, r4, r0, r1
 800f320:	1cb8      	adds	r0, r7, #2
 800f322:	fb14 3305 	smlabb	r3, r4, r5, r3
 800f326:	4286      	cmp	r6, r0
 800f328:	dd2a      	ble.n	800f380 <st_sssa8_ch_nn_mat_mult_kernel+0x410>
 800f32a:	9801      	ldr	r0, [sp, #4]
 800f32c:	9c03      	ldr	r4, [sp, #12]
 800f32e:	f990 5002 	ldrsb.w	r5, [r0, #2]
 800f332:	9802      	ldr	r0, [sp, #8]
 800f334:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
 800f338:	f990 0002 	ldrsb.w	r0, [r0, #2]
 800f33c:	fb14 2205 	smlabb	r2, r4, r5, r2
 800f340:	fb14 bb00 	smlabb	fp, r4, r0, fp
 800f344:	9c04      	ldr	r4, [sp, #16]
 800f346:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
 800f34a:	fb14 1100 	smlabb	r1, r4, r0, r1
 800f34e:	1cf8      	adds	r0, r7, #3
 800f350:	fb14 3305 	smlabb	r3, r4, r5, r3
 800f354:	4286      	cmp	r6, r0
 800f356:	dd13      	ble.n	800f380 <st_sssa8_ch_nn_mat_mult_kernel+0x410>
 800f358:	9d03      	ldr	r5, [sp, #12]
 800f35a:	f9b5 0006 	ldrsh.w	r0, [r5, #6]
 800f35e:	9d02      	ldr	r5, [sp, #8]
 800f360:	f995 4003 	ldrsb.w	r4, [r5, #3]
 800f364:	9d04      	ldr	r5, [sp, #16]
 800f366:	fb10 bb04 	smlabb	fp, r0, r4, fp
 800f36a:	f9b5 5006 	ldrsh.w	r5, [r5, #6]
 800f36e:	fb15 1104 	smlabb	r1, r5, r4, r1
 800f372:	9c01      	ldr	r4, [sp, #4]
 800f374:	f994 4003 	ldrsb.w	r4, [r4, #3]
 800f378:	fb10 2204 	smlabb	r2, r0, r4, r2
 800f37c:	fb15 3304 	smlabb	r3, r5, r4, r3
 800f380:	9c05      	ldr	r4, [sp, #20]
 800f382:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f384:	1b00      	subs	r0, r0, r4
 800f386:	9c01      	ldr	r4, [sp, #4]
 800f388:	4404      	add	r4, r0
 800f38a:	9401      	str	r4, [sp, #4]
 800f38c:	9806      	ldr	r0, [sp, #24]
 800f38e:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 800f392:	2c15      	cmp	r4, #21
 800f394:	f340 8114 	ble.w	800f5c0 <st_sssa8_ch_nn_mat_mult_kernel+0x650>
 800f398:	1ea5      	subs	r5, r4, #2
 800f39a:	2001      	movs	r0, #1
 800f39c:	3c01      	subs	r4, #1
 800f39e:	fa00 f505 	lsl.w	r5, r0, r5
 800f3a2:	9807      	ldr	r0, [sp, #28]
 800f3a4:	f850 0c04 	ldr.w	r0, [r0, #-4]
 800f3a8:	fb52 5200 	smmla	r2, r2, r0, r5
 800f3ac:	fb53 5000 	smmla	r0, r3, r0, r5
 800f3b0:	9b08      	ldr	r3, [sp, #32]
 800f3b2:	4122      	asrs	r2, r4
 800f3b4:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800f3b8:	4432      	add	r2, r6
 800f3ba:	f302 0207 	ssat	r2, #8, r2
 800f3be:	4120      	asrs	r0, r4
 800f3c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3c2:	4430      	add	r0, r6
 800f3c4:	f803 2c01 	strb.w	r2, [r3, #-1]
 800f3c8:	f300 0007 	ssat	r0, #8, r0
 800f3cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3ce:	f803 0c01 	strb.w	r0, [r3, #-1]
 800f3d2:	9b06      	ldr	r3, [sp, #24]
 800f3d4:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 800f3d8:	2b15      	cmp	r3, #21
 800f3da:	f340 80d7 	ble.w	800f58c <st_sssa8_ch_nn_mat_mult_kernel+0x61c>
 800f3de:	1e98      	subs	r0, r3, #2
 800f3e0:	2201      	movs	r2, #1
 800f3e2:	3b01      	subs	r3, #1
 800f3e4:	fa02 f000 	lsl.w	r0, r2, r0
 800f3e8:	9a07      	ldr	r2, [sp, #28]
 800f3ea:	6814      	ldr	r4, [r2, #0]
 800f3ec:	9a08      	ldr	r2, [sp, #32]
 800f3ee:	fb5b 0904 	smmla	r9, fp, r4, r0
 800f3f2:	6816      	ldr	r6, [r2, #0]
 800f3f4:	fa49 f503 	asr.w	r5, r9, r3
 800f3f8:	fb51 0404 	smmla	r4, r1, r4, r0
 800f3fc:	4435      	add	r5, r6
 800f3fe:	f305 0507 	ssat	r5, #8, r5
 800f402:	fa44 f303 	asr.w	r3, r4, r3
 800f406:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f408:	4433      	add	r3, r6
 800f40a:	7015      	strb	r5, [r2, #0]
 800f40c:	f303 0307 	ssat	r3, #8, r3
 800f410:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f412:	7013      	strb	r3, [r2, #0]
 800f414:	9a01      	ldr	r2, [sp, #4]
 800f416:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f418:	9b06      	ldr	r3, [sp, #24]
 800f41a:	440a      	add	r2, r1
 800f41c:	3304      	adds	r3, #4
 800f41e:	4694      	mov	ip, r2
 800f420:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f422:	9306      	str	r3, [sp, #24]
 800f424:	3208      	adds	r2, #8
 800f426:	920c      	str	r2, [sp, #48]	; 0x30
 800f428:	9a07      	ldr	r2, [sp, #28]
 800f42a:	3208      	adds	r2, #8
 800f42c:	9207      	str	r2, [sp, #28]
 800f42e:	9a08      	ldr	r2, [sp, #32]
 800f430:	3208      	adds	r2, #8
 800f432:	9208      	str	r2, [sp, #32]
 800f434:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f436:	3202      	adds	r2, #2
 800f438:	9209      	str	r2, [sp, #36]	; 0x24
 800f43a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f43c:	3202      	adds	r2, #2
 800f43e:	920a      	str	r2, [sp, #40]	; 0x28
 800f440:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f442:	4293      	cmp	r3, r2
 800f444:	f47f add5 	bne.w	800eff2 <st_sssa8_ch_nn_mat_mult_kernel+0x82>
 800f448:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f44a:	4660      	mov	r0, ip
 800f44c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800f44e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f452:	9228      	str	r2, [sp, #160]	; 0xa0
 800f454:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800f456:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f45a:	9229      	str	r2, [sp, #164]	; 0xa4
 800f45c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800f45e:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800f462:	922a      	str	r2, [sp, #168]	; 0xa8
 800f464:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f466:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800f46a:	9218      	str	r2, [sp, #96]	; 0x60
 800f46c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f46e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f472:	9219      	str	r2, [sp, #100]	; 0x64
 800f474:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800f476:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f47a:	9327      	str	r3, [sp, #156]	; 0x9c
 800f47c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f47e:	07db      	lsls	r3, r3, #31
 800f480:	d57e      	bpl.n	800f580 <st_sssa8_ch_nn_mat_mult_kernel+0x610>
 800f482:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f484:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800f486:	6819      	ldr	r1, [r3, #0]
 800f488:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f48a:	ea5f 0993 	movs.w	r9, r3, lsr #2
 800f48e:	eb05 0843 	add.w	r8, r5, r3, lsl #1
 800f492:	f000 8138 	beq.w	800f706 <st_sssa8_ch_nn_mat_mult_kernel+0x796>
 800f496:	4604      	mov	r4, r0
 800f498:	eb00 0c89 	add.w	ip, r0, r9, lsl #2
 800f49c:	4646      	mov	r6, r8
 800f49e:	460a      	mov	r2, r1
 800f4a0:	f8df e268 	ldr.w	lr, [pc, #616]	; 800f70c <st_sssa8_ch_nn_mat_mult_kernel+0x79c>
 800f4a4:	f854 3b04 	ldr.w	r3, [r4], #4
 800f4a8:	fa2f fa83 	sxtb16	sl, r3
 800f4ac:	fa1f f08a 	uxth.w	r0, sl
 800f4b0:	682f      	ldr	r7, [r5, #0]
 800f4b2:	ea4f 2333 	mov.w	r3, r3, ror #8
 800f4b6:	fa2f f383 	sxtb16	r3, r3
 800f4ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800f4be:	ea03 030e 	and.w	r3, r3, lr
 800f4c2:	ea43 431a 	orr.w	r3, r3, sl, lsr #16
 800f4c6:	fb20 1107 	smlad	r1, r0, r7, r1
 800f4ca:	6837      	ldr	r7, [r6, #0]
 800f4cc:	fb20 2207 	smlad	r2, r0, r7, r2
 800f4d0:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800f4d4:	3608      	adds	r6, #8
 800f4d6:	f856 0c04 	ldr.w	r0, [r6, #-4]
 800f4da:	3508      	adds	r5, #8
 800f4dc:	fb23 110a 	smlad	r1, r3, sl, r1
 800f4e0:	fb23 2200 	smlad	r2, r3, r0, r2
 800f4e4:	4564      	cmp	r4, ip
 800f4e6:	d1dd      	bne.n	800f4a4 <st_sssa8_ch_nn_mat_mult_kernel+0x534>
 800f4e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f4ea:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
 800f4ee:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800f4f2:	9311      	str	r3, [sp, #68]	; 0x44
 800f4f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4f6:	f013 0303 	ands.w	r3, r3, #3
 800f4fa:	d020      	beq.n	800f53e <st_sssa8_ch_nn_mat_mult_kernel+0x5ce>
 800f4fc:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800f4fe:	3b01      	subs	r3, #1
 800f500:	f99c 0000 	ldrsb.w	r0, [ip]
 800f504:	882c      	ldrh	r4, [r5, #0]
 800f506:	b29b      	uxth	r3, r3
 800f508:	fb14 1100 	smlabb	r1, r4, r0, r1
 800f50c:	f8b8 4000 	ldrh.w	r4, [r8]
 800f510:	fb14 2200 	smlabb	r2, r4, r0, r2
 800f514:	b19b      	cbz	r3, 800f53e <st_sssa8_ch_nn_mat_mult_kernel+0x5ce>
 800f516:	f99c 0001 	ldrsb.w	r0, [ip, #1]
 800f51a:	2b01      	cmp	r3, #1
 800f51c:	886c      	ldrh	r4, [r5, #2]
 800f51e:	fb14 1100 	smlabb	r1, r4, r0, r1
 800f522:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f526:	fb14 2200 	smlabb	r2, r4, r0, r2
 800f52a:	d008      	beq.n	800f53e <st_sssa8_ch_nn_mat_mult_kernel+0x5ce>
 800f52c:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 800f530:	88a8      	ldrh	r0, [r5, #4]
 800f532:	fb10 1103 	smlabb	r1, r0, r3, r1
 800f536:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 800f53a:	fb10 2203 	smlabb	r2, r0, r3, r2
 800f53e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800f540:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f544:	2b15      	cmp	r3, #21
 800f546:	f340 80a0 	ble.w	800f68a <st_sssa8_ch_nn_mat_mult_kernel+0x71a>
 800f54a:	1e9e      	subs	r6, r3, #2
 800f54c:	1e5d      	subs	r5, r3, #1
 800f54e:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800f550:	2301      	movs	r3, #1
 800f552:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800f554:	6800      	ldr	r0, [r0, #0]
 800f556:	40b3      	lsls	r3, r6
 800f558:	6824      	ldr	r4, [r4, #0]
 800f55a:	fb51 3100 	smmla	r1, r1, r0, r3
 800f55e:	fb52 3300 	smmla	r3, r2, r0, r3
 800f562:	fa41 f205 	asr.w	r2, r1, r5
 800f566:	4422      	add	r2, r4
 800f568:	f302 0207 	ssat	r2, #8, r2
 800f56c:	412b      	asrs	r3, r5
 800f56e:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800f570:	4423      	add	r3, r4
 800f572:	f800 2b01 	strb.w	r2, [r0], #1
 800f576:	f303 0307 	ssat	r3, #8, r3
 800f57a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f57c:	902a      	str	r0, [sp, #168]	; 0xa8
 800f57e:	7013      	strb	r3, [r2, #0]
 800f580:	981a      	ldr	r0, [sp, #104]	; 0x68
 800f582:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800f584:	4418      	add	r0, r3
 800f586:	b01d      	add	sp, #116	; 0x74
 800f588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	dd32      	ble.n	800f5f6 <st_sssa8_ch_nn_mat_mult_kernel+0x686>
 800f590:	004c      	lsls	r4, r1, #1
 800f592:	9a07      	ldr	r2, [sp, #28]
 800f594:	9908      	ldr	r1, [sp, #32]
 800f596:	ea4f 094b 	mov.w	r9, fp, lsl #1
 800f59a:	6812      	ldr	r2, [r2, #0]
 800f59c:	6809      	ldr	r1, [r1, #0]
 800f59e:	fb59 1902 	smmla	r9, r9, r2, r1
 800f5a2:	fb54 1102 	smmla	r1, r4, r2, r1
 800f5a6:	fa49 f903 	asr.w	r9, r9, r3
 800f5aa:	f309 0907 	ssat	r9, #8, r9
 800f5ae:	4119      	asrs	r1, r3
 800f5b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5b2:	f883 9000 	strb.w	r9, [r3]
 800f5b6:	f301 0107 	ssat	r1, #8, r1
 800f5ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5bc:	7019      	strb	r1, [r3, #0]
 800f5be:	e729      	b.n	800f414 <st_sssa8_ch_nn_mat_mult_kernel+0x4a4>
 800f5c0:	2c00      	cmp	r4, #0
 800f5c2:	dd35      	ble.n	800f630 <st_sssa8_ch_nn_mat_mult_kernel+0x6c0>
 800f5c4:	0058      	lsls	r0, r3, #1
 800f5c6:	9d08      	ldr	r5, [sp, #32]
 800f5c8:	9b07      	ldr	r3, [sp, #28]
 800f5ca:	0052      	lsls	r2, r2, #1
 800f5cc:	f855 5c04 	ldr.w	r5, [r5, #-4]
 800f5d0:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800f5d4:	fb52 5203 	smmla	r2, r2, r3, r5
 800f5d8:	fb50 5303 	smmla	r3, r0, r3, r5
 800f5dc:	4122      	asrs	r2, r4
 800f5de:	f302 0207 	ssat	r2, #8, r2
 800f5e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f5e4:	4123      	asrs	r3, r4
 800f5e6:	f800 2c01 	strb.w	r2, [r0, #-1]
 800f5ea:	f303 0307 	ssat	r3, #8, r3
 800f5ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f5f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f5f4:	e6ed      	b.n	800f3d2 <st_sssa8_ch_nn_mat_mult_kernel+0x462>
 800f5f6:	f1c3 0301 	rsb	r3, r3, #1
 800f5fa:	fa0b f903 	lsl.w	r9, fp, r3
 800f5fe:	f309 021f 	ssat	r2, #32, r9
 800f602:	9807      	ldr	r0, [sp, #28]
 800f604:	6800      	ldr	r0, [r0, #0]
 800f606:	fb52 f210 	smmulr	r2, r2, r0
 800f60a:	4099      	lsls	r1, r3
 800f60c:	f301 011f 	ssat	r1, #32, r1
 800f610:	fb51 f110 	smmulr	r1, r1, r0
 800f614:	9808      	ldr	r0, [sp, #32]
 800f616:	6803      	ldr	r3, [r0, #0]
 800f618:	4413      	add	r3, r2
 800f61a:	f303 0307 	ssat	r3, #8, r3
 800f61e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f620:	7013      	strb	r3, [r2, #0]
 800f622:	6803      	ldr	r3, [r0, #0]
 800f624:	440b      	add	r3, r1
 800f626:	f303 0307 	ssat	r3, #8, r3
 800f62a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f62c:	7013      	strb	r3, [r2, #0]
 800f62e:	e6f1      	b.n	800f414 <st_sssa8_ch_nn_mat_mult_kernel+0x4a4>
 800f630:	f1c4 0401 	rsb	r4, r4, #1
 800f634:	40a2      	lsls	r2, r4
 800f636:	f302 021f 	ssat	r2, #32, r2
 800f63a:	9807      	ldr	r0, [sp, #28]
 800f63c:	f850 5c04 	ldr.w	r5, [r0, #-4]
 800f640:	fb52 f215 	smmulr	r2, r2, r5
 800f644:	fa03 f004 	lsl.w	r0, r3, r4
 800f648:	f300 001f 	ssat	r0, #32, r0
 800f64c:	fb50 f015 	smmulr	r0, r0, r5
 800f650:	9c08      	ldr	r4, [sp, #32]
 800f652:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800f656:	4413      	add	r3, r2
 800f658:	f303 0307 	ssat	r3, #8, r3
 800f65c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f65e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f662:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800f666:	4403      	add	r3, r0
 800f668:	f303 0307 	ssat	r3, #8, r3
 800f66c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f66e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f672:	e6ae      	b.n	800f3d2 <st_sssa8_ch_nn_mat_mult_kernel+0x462>
 800f674:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f676:	2000      	movs	r0, #0
 800f678:	4659      	mov	r1, fp
 800f67a:	f8cd c004 	str.w	ip, [sp, #4]
 800f67e:	9304      	str	r3, [sp, #16]
 800f680:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f682:	9005      	str	r0, [sp, #20]
 800f684:	9303      	str	r3, [sp, #12]
 800f686:	4613      	mov	r3, r2
 800f688:	e5b6      	b.n	800f1f8 <st_sssa8_ch_nn_mat_mult_kernel+0x288>
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	dd1b      	ble.n	800f6c6 <st_sssa8_ch_nn_mat_mult_kernel+0x756>
 800f68e:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800f690:	0049      	lsls	r1, r1, #1
 800f692:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 800f694:	0052      	lsls	r2, r2, #1
 800f696:	6800      	ldr	r0, [r0, #0]
 800f698:	6824      	ldr	r4, [r4, #0]
 800f69a:	fb51 4100 	smmla	r1, r1, r0, r4
 800f69e:	fb52 4200 	smmla	r2, r2, r0, r4
 800f6a2:	fa41 f303 	asr.w	r3, r1, r3
 800f6a6:	f303 0307 	ssat	r3, #8, r3
 800f6aa:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800f6ac:	f800 3b01 	strb.w	r3, [r0], #1
 800f6b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800f6b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f6b6:	fa42 f303 	asr.w	r3, r2, r3
 800f6ba:	f303 0307 	ssat	r3, #8, r3
 800f6be:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f6c0:	902a      	str	r0, [sp, #168]	; 0xa8
 800f6c2:	7013      	strb	r3, [r2, #0]
 800f6c4:	e75c      	b.n	800f580 <st_sssa8_ch_nn_mat_mult_kernel+0x610>
 800f6c6:	f1c3 0001 	rsb	r0, r3, #1
 800f6ca:	fa01 f300 	lsl.w	r3, r1, r0
 800f6ce:	f303 031f 	ssat	r3, #32, r3
 800f6d2:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800f6d4:	6809      	ldr	r1, [r1, #0]
 800f6d6:	fb53 f311 	smmulr	r3, r3, r1
 800f6da:	4082      	lsls	r2, r0
 800f6dc:	f302 021f 	ssat	r2, #32, r2
 800f6e0:	fb52 f211 	smmulr	r2, r2, r1
 800f6e4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800f6e6:	6809      	ldr	r1, [r1, #0]
 800f6e8:	440b      	add	r3, r1
 800f6ea:	f303 0307 	ssat	r3, #8, r3
 800f6ee:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800f6f0:	f801 3b01 	strb.w	r3, [r1], #1
 800f6f4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	4413      	add	r3, r2
 800f6fa:	f303 0307 	ssat	r3, #8, r3
 800f6fe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f700:	912a      	str	r1, [sp, #168]	; 0xa8
 800f702:	7013      	strb	r3, [r2, #0]
 800f704:	e73c      	b.n	800f580 <st_sssa8_ch_nn_mat_mult_kernel+0x610>
 800f706:	4684      	mov	ip, r0
 800f708:	460a      	mov	r2, r1
 800f70a:	e6f3      	b.n	800f4f4 <st_sssa8_ch_nn_mat_mult_kernel+0x584>
 800f70c:	ffff0000 	.word	0xffff0000

0800f710 <st_int8_to16_no_shift>:
 800f710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f714:	f1b2 0810 	subs.w	r8, r2, #16
 800f718:	f100 808c 	bmi.w	800f834 <st_int8_to16_no_shift+0x124>
 800f71c:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800f720:	4603      	mov	r3, r0
 800f722:	4c45      	ldr	r4, [pc, #276]	; (800f838 <st_int8_to16_no_shift+0x128>)
 800f724:	f108 0801 	add.w	r8, r8, #1
 800f728:	eb01 1748 	add.w	r7, r1, r8, lsl #5
 800f72c:	f8d3 e000 	ldr.w	lr, [r3]
 800f730:	3310      	adds	r3, #16
 800f732:	fa2f f69e 	sxtb16	r6, lr, ror #8
 800f736:	fa2f fe8e 	sxtb16	lr, lr
 800f73a:	ea06 0504 	and.w	r5, r6, r4
 800f73e:	fa1f f98e 	uxth.w	r9, lr
 800f742:	f853 cc0c 	ldr.w	ip, [r3, #-12]
 800f746:	3120      	adds	r1, #32
 800f748:	fa2f fa9c 	sxtb16	sl, ip, ror #8
 800f74c:	ea49 4906 	orr.w	r9, r9, r6, lsl #16
 800f750:	ea45 4e1e 	orr.w	lr, r5, lr, lsr #16
 800f754:	ea0a 0504 	and.w	r5, sl, r4
 800f758:	fa2f fc8c 	sxtb16	ip, ip
 800f75c:	fa1f f68c 	uxth.w	r6, ip
 800f760:	f841 9c20 	str.w	r9, [r1, #-32]
 800f764:	ea45 4c1c 	orr.w	ip, r5, ip, lsr #16
 800f768:	f841 ec1c 	str.w	lr, [r1, #-28]
 800f76c:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 800f770:	f841 cc14 	str.w	ip, [r1, #-20]
 800f774:	f841 6c18 	str.w	r6, [r1, #-24]
 800f778:	f853 ec08 	ldr.w	lr, [r3, #-8]
 800f77c:	f853 cc04 	ldr.w	ip, [r3, #-4]
 800f780:	fa2f f59e 	sxtb16	r5, lr, ror #8
 800f784:	fa2f f69c 	sxtb16	r6, ip, ror #8
 800f788:	ea05 0b04 	and.w	fp, r5, r4
 800f78c:	fa2f fe8e 	sxtb16	lr, lr
 800f790:	fa2f fc8c 	sxtb16	ip, ip
 800f794:	fa1f f98e 	uxth.w	r9, lr
 800f798:	fa1f fa8c 	uxth.w	sl, ip
 800f79c:	ea49 4905 	orr.w	r9, r9, r5, lsl #16
 800f7a0:	ea06 0504 	and.w	r5, r6, r4
 800f7a4:	ea4b 4e1e 	orr.w	lr, fp, lr, lsr #16
 800f7a8:	ea4a 4606 	orr.w	r6, sl, r6, lsl #16
 800f7ac:	f841 9c10 	str.w	r9, [r1, #-16]
 800f7b0:	f841 ec0c 	str.w	lr, [r1, #-12]
 800f7b4:	ea45 4c1c 	orr.w	ip, r5, ip, lsr #16
 800f7b8:	f841 6c08 	str.w	r6, [r1, #-8]
 800f7bc:	428f      	cmp	r7, r1
 800f7be:	f841 cc04 	str.w	ip, [r1, #-4]
 800f7c2:	d1b3      	bne.n	800f72c <st_int8_to16_no_shift+0x1c>
 800f7c4:	ea4f 1708 	mov.w	r7, r8, lsl #4
 800f7c8:	eb00 1008 	add.w	r0, r0, r8, lsl #4
 800f7cc:	f1a2 0804 	sub.w	r8, r2, #4
 800f7d0:	45b8      	cmp	r8, r7
 800f7d2:	db23      	blt.n	800f81c <st_int8_to16_no_shift+0x10c>
 800f7d4:	eba8 0807 	sub.w	r8, r8, r7
 800f7d8:	4686      	mov	lr, r0
 800f7da:	4e17      	ldr	r6, [pc, #92]	; (800f838 <st_int8_to16_no_shift+0x128>)
 800f7dc:	ea4f 0898 	mov.w	r8, r8, lsr #2
 800f7e0:	f108 0901 	add.w	r9, r8, #1
 800f7e4:	eb01 05c9 	add.w	r5, r1, r9, lsl #3
 800f7e8:	f85e 3b04 	ldr.w	r3, [lr], #4
 800f7ec:	3108      	adds	r1, #8
 800f7ee:	fa2f fa93 	sxtb16	sl, r3, ror #8
 800f7f2:	fa2f f383 	sxtb16	r3, r3
 800f7f6:	ea0a 0406 	and.w	r4, sl, r6
 800f7fa:	fa1f fc83 	uxth.w	ip, r3
 800f7fe:	428d      	cmp	r5, r1
 800f800:	ea4c 4c0a 	orr.w	ip, ip, sl, lsl #16
 800f804:	ea44 4313 	orr.w	r3, r4, r3, lsr #16
 800f808:	f841 cc08 	str.w	ip, [r1, #-8]
 800f80c:	f841 3c04 	str.w	r3, [r1, #-4]
 800f810:	d1ea      	bne.n	800f7e8 <st_int8_to16_no_shift+0xd8>
 800f812:	3704      	adds	r7, #4
 800f814:	eb00 0089 	add.w	r0, r0, r9, lsl #2
 800f818:	eb07 0788 	add.w	r7, r7, r8, lsl #2
 800f81c:	42ba      	cmp	r2, r7
 800f81e:	dd07      	ble.n	800f830 <st_int8_to16_no_shift+0x120>
 800f820:	1bd2      	subs	r2, r2, r7
 800f822:	4402      	add	r2, r0
 800f824:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800f828:	4290      	cmp	r0, r2
 800f82a:	f821 3b02 	strh.w	r3, [r1], #2
 800f82e:	d1f9      	bne.n	800f824 <st_int8_to16_no_shift+0x114>
 800f830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f834:	2700      	movs	r7, #0
 800f836:	e7c9      	b.n	800f7cc <st_int8_to16_no_shift+0xbc>
 800f838:	ffff0000 	.word	0xffff0000

0800f83c <st_int8_to16_no_shift_interleaved>:
 800f83c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f83e:	f1b2 0510 	subs.w	r5, r2, #16
 800f842:	d449      	bmi.n	800f8d8 <st_int8_to16_no_shift_interleaved+0x9c>
 800f844:	092d      	lsrs	r5, r5, #4
 800f846:	4603      	mov	r3, r0
 800f848:	3501      	adds	r5, #1
 800f84a:	eb01 1445 	add.w	r4, r1, r5, lsl #5
 800f84e:	f8d3 e000 	ldr.w	lr, [r3]
 800f852:	3120      	adds	r1, #32
 800f854:	f8d3 c004 	ldr.w	ip, [r3, #4]
 800f858:	3310      	adds	r3, #16
 800f85a:	fa2f f69e 	sxtb16	r6, lr, ror #8
 800f85e:	fa2f fe8e 	sxtb16	lr, lr
 800f862:	f841 6c20 	str.w	r6, [r1, #-32]
 800f866:	fa2f f69c 	sxtb16	r6, ip, ror #8
 800f86a:	fa2f fc8c 	sxtb16	ip, ip
 800f86e:	f841 6c18 	str.w	r6, [r1, #-24]
 800f872:	f841 ec1c 	str.w	lr, [r1, #-28]
 800f876:	f841 cc14 	str.w	ip, [r1, #-20]
 800f87a:	428c      	cmp	r4, r1
 800f87c:	f853 ec08 	ldr.w	lr, [r3, #-8]
 800f880:	f853 cc04 	ldr.w	ip, [r3, #-4]
 800f884:	fa2f f79e 	sxtb16	r7, lr, ror #8
 800f888:	fa2f f69c 	sxtb16	r6, ip, ror #8
 800f88c:	fa2f fe8e 	sxtb16	lr, lr
 800f890:	fa2f fc8c 	sxtb16	ip, ip
 800f894:	f841 7c10 	str.w	r7, [r1, #-16]
 800f898:	f841 ec0c 	str.w	lr, [r1, #-12]
 800f89c:	f841 6c08 	str.w	r6, [r1, #-8]
 800f8a0:	f841 cc04 	str.w	ip, [r1, #-4]
 800f8a4:	d1d3      	bne.n	800f84e <st_int8_to16_no_shift_interleaved+0x12>
 800f8a6:	012b      	lsls	r3, r5, #4
 800f8a8:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800f8ac:	3a04      	subs	r2, #4
 800f8ae:	429a      	cmp	r2, r3
 800f8b0:	db11      	blt.n	800f8d6 <st_int8_to16_no_shift_interleaved+0x9a>
 800f8b2:	1ad2      	subs	r2, r2, r3
 800f8b4:	0892      	lsrs	r2, r2, #2
 800f8b6:	3201      	adds	r2, #1
 800f8b8:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800f8bc:	3108      	adds	r1, #8
 800f8be:	f850 3b04 	ldr.w	r3, [r0], #4
 800f8c2:	fa2f fc93 	sxtb16	ip, r3, ror #8
 800f8c6:	428a      	cmp	r2, r1
 800f8c8:	f841 cc08 	str.w	ip, [r1, #-8]
 800f8cc:	fa2f f383 	sxtb16	r3, r3
 800f8d0:	f841 3c04 	str.w	r3, [r1, #-4]
 800f8d4:	d1f2      	bne.n	800f8bc <st_int8_to16_no_shift_interleaved+0x80>
 800f8d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8d8:	2300      	movs	r3, #0
 800f8da:	e7e7      	b.n	800f8ac <st_int8_to16_no_shift_interleaved+0x70>

0800f8dc <st_int8_to16_dual>:
 800f8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8e0:	b08b      	sub	sp, #44	; 0x2c
 800f8e2:	4692      	mov	sl, r2
 800f8e4:	468b      	mov	fp, r1
 800f8e6:	eb00 0902 	add.w	r9, r0, r2
 800f8ea:	9309      	str	r3, [sp, #36]	; 0x24
 800f8ec:	085b      	lsrs	r3, r3, #1
 800f8ee:	9302      	str	r3, [sp, #8]
 800f8f0:	f000 810d 	beq.w	800fb0e <st_int8_to16_dual+0x232>
 800f8f4:	3a10      	subs	r2, #16
 800f8f6:	f1aa 0304 	sub.w	r3, sl, #4
 800f8fa:	f8cd a004 	str.w	sl, [sp, #4]
 800f8fe:	9207      	str	r2, [sp, #28]
 800f900:	0912      	lsrs	r2, r2, #4
 800f902:	9306      	str	r3, [sp, #24]
 800f904:	3201      	adds	r2, #1
 800f906:	4ba4      	ldr	r3, [pc, #656]	; (800fb98 <st_int8_to16_dual+0x2bc>)
 800f908:	0111      	lsls	r1, r2, #4
 800f90a:	0192      	lsls	r2, r2, #6
 800f90c:	9103      	str	r1, [sp, #12]
 800f90e:	9208      	str	r2, [sp, #32]
 800f910:	9a07      	ldr	r2, [sp, #28]
 800f912:	2a00      	cmp	r2, #0
 800f914:	f2c0 8131 	blt.w	800fb7a <st_int8_to16_dual+0x29e>
 800f918:	9a03      	ldr	r2, [sp, #12]
 800f91a:	464d      	mov	r5, r9
 800f91c:	1886      	adds	r6, r0, r2
 800f91e:	465a      	mov	r2, fp
 800f920:	f8d0 c000 	ldr.w	ip, [r0]
 800f924:	3010      	adds	r0, #16
 800f926:	fa2f f49c 	sxtb16	r4, ip, ror #8
 800f92a:	fa2f fc8c 	sxtb16	ip, ip
 800f92e:	fa1f fe8c 	uxth.w	lr, ip
 800f932:	682f      	ldr	r7, [r5, #0]
 800f934:	fa2f f197 	sxtb16	r1, r7, ror #8
 800f938:	ea4e 4e04 	orr.w	lr, lr, r4, lsl #16
 800f93c:	401c      	ands	r4, r3
 800f93e:	fa2f f787 	sxtb16	r7, r7
 800f942:	ea44 441c 	orr.w	r4, r4, ip, lsr #16
 800f946:	f8c2 e000 	str.w	lr, [r2]
 800f94a:	3510      	adds	r5, #16
 800f94c:	3240      	adds	r2, #64	; 0x40
 800f94e:	f842 4c38 	str.w	r4, [r2, #-56]
 800f952:	b2bc      	uxth	r4, r7
 800f954:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800f958:	4019      	ands	r1, r3
 800f95a:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
 800f95e:	f842 4c3c 	str.w	r4, [r2, #-60]
 800f962:	f842 1c34 	str.w	r1, [r2, #-52]
 800f966:	f850 cc0c 	ldr.w	ip, [r0, #-12]
 800f96a:	4286      	cmp	r6, r0
 800f96c:	fa2f f49c 	sxtb16	r4, ip, ror #8
 800f970:	fa2f fc8c 	sxtb16	ip, ip
 800f974:	fa1f fe8c 	uxth.w	lr, ip
 800f978:	f855 7c0c 	ldr.w	r7, [r5, #-12]
 800f97c:	fa2f f197 	sxtb16	r1, r7, ror #8
 800f980:	ea4e 4e04 	orr.w	lr, lr, r4, lsl #16
 800f984:	ea04 0403 	and.w	r4, r4, r3
 800f988:	fa2f f787 	sxtb16	r7, r7
 800f98c:	ea44 441c 	orr.w	r4, r4, ip, lsr #16
 800f990:	f842 ec30 	str.w	lr, [r2, #-48]
 800f994:	f842 4c28 	str.w	r4, [r2, #-40]
 800f998:	b2bc      	uxth	r4, r7
 800f99a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800f99e:	ea01 0103 	and.w	r1, r1, r3
 800f9a2:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
 800f9a6:	f842 4c2c 	str.w	r4, [r2, #-44]
 800f9aa:	f842 1c24 	str.w	r1, [r2, #-36]
 800f9ae:	f850 cc08 	ldr.w	ip, [r0, #-8]
 800f9b2:	fa2f f49c 	sxtb16	r4, ip, ror #8
 800f9b6:	fa2f fc8c 	sxtb16	ip, ip
 800f9ba:	fa1f fe8c 	uxth.w	lr, ip
 800f9be:	f855 7c08 	ldr.w	r7, [r5, #-8]
 800f9c2:	fa2f f197 	sxtb16	r1, r7, ror #8
 800f9c6:	ea4e 4e04 	orr.w	lr, lr, r4, lsl #16
 800f9ca:	ea04 0403 	and.w	r4, r4, r3
 800f9ce:	fa2f f787 	sxtb16	r7, r7
 800f9d2:	ea44 441c 	orr.w	r4, r4, ip, lsr #16
 800f9d6:	f842 ec20 	str.w	lr, [r2, #-32]
 800f9da:	f842 4c18 	str.w	r4, [r2, #-24]
 800f9de:	b2bc      	uxth	r4, r7
 800f9e0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800f9e4:	ea01 0103 	and.w	r1, r1, r3
 800f9e8:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
 800f9ec:	f842 4c1c 	str.w	r4, [r2, #-28]
 800f9f0:	f842 1c14 	str.w	r1, [r2, #-20]
 800f9f4:	f850 cc04 	ldr.w	ip, [r0, #-4]
 800f9f8:	fa2f f49c 	sxtb16	r4, ip, ror #8
 800f9fc:	fa2f fc8c 	sxtb16	ip, ip
 800fa00:	fa1f fe8c 	uxth.w	lr, ip
 800fa04:	f855 7c04 	ldr.w	r7, [r5, #-4]
 800fa08:	fa2f f197 	sxtb16	r1, r7, ror #8
 800fa0c:	ea4e 4e04 	orr.w	lr, lr, r4, lsl #16
 800fa10:	ea04 0403 	and.w	r4, r4, r3
 800fa14:	fa2f f787 	sxtb16	r7, r7
 800fa18:	ea44 441c 	orr.w	r4, r4, ip, lsr #16
 800fa1c:	f842 ec10 	str.w	lr, [r2, #-16]
 800fa20:	f842 4c08 	str.w	r4, [r2, #-8]
 800fa24:	b2bc      	uxth	r4, r7
 800fa26:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800fa2a:	ea01 0103 	and.w	r1, r1, r3
 800fa2e:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
 800fa32:	f842 4c0c 	str.w	r4, [r2, #-12]
 800fa36:	f842 1c04 	str.w	r1, [r2, #-4]
 800fa3a:	f47f af71 	bne.w	800f920 <st_int8_to16_dual+0x44>
 800fa3e:	9a08      	ldr	r2, [sp, #32]
 800fa40:	4493      	add	fp, r2
 800fa42:	9a03      	ldr	r2, [sp, #12]
 800fa44:	4690      	mov	r8, r2
 800fa46:	4491      	add	r9, r2
 800fa48:	9a06      	ldr	r2, [sp, #24]
 800fa4a:	4542      	cmp	r2, r8
 800fa4c:	f2c0 809b 	blt.w	800fb86 <st_int8_to16_dual+0x2aa>
 800fa50:	eba2 0a08 	sub.w	sl, r2, r8
 800fa54:	46ce      	mov	lr, r9
 800fa56:	465c      	mov	r4, fp
 800fa58:	ea4f 029a 	mov.w	r2, sl, lsr #2
 800fa5c:	f102 0a01 	add.w	sl, r2, #1
 800fa60:	9204      	str	r2, [sp, #16]
 800fa62:	eb00 078a 	add.w	r7, r0, sl, lsl #2
 800fa66:	ea4f 028a 	mov.w	r2, sl, lsl #2
 800fa6a:	9205      	str	r2, [sp, #20]
 800fa6c:	f850 6b04 	ldr.w	r6, [r0], #4
 800fa70:	3410      	adds	r4, #16
 800fa72:	fa2f f196 	sxtb16	r1, r6, ror #8
 800fa76:	fa2f f686 	sxtb16	r6, r6
 800fa7a:	fa1f fc86 	uxth.w	ip, r6
 800fa7e:	f85e 5b04 	ldr.w	r5, [lr], #4
 800fa82:	fa2f f295 	sxtb16	r2, r5, ror #8
 800fa86:	ea4c 4c01 	orr.w	ip, ip, r1, lsl #16
 800fa8a:	4019      	ands	r1, r3
 800fa8c:	fa2f f585 	sxtb16	r5, r5
 800fa90:	ea41 4116 	orr.w	r1, r1, r6, lsr #16
 800fa94:	42b8      	cmp	r0, r7
 800fa96:	f844 cc10 	str.w	ip, [r4, #-16]
 800fa9a:	f844 1c08 	str.w	r1, [r4, #-8]
 800fa9e:	b2a9      	uxth	r1, r5
 800faa0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800faa4:	ea02 0203 	and.w	r2, r2, r3
 800faa8:	ea42 4215 	orr.w	r2, r2, r5, lsr #16
 800faac:	f844 1c0c 	str.w	r1, [r4, #-12]
 800fab0:	f844 2c04 	str.w	r2, [r4, #-4]
 800fab4:	d1da      	bne.n	800fa6c <st_int8_to16_dual+0x190>
 800fab6:	9a05      	ldr	r2, [sp, #20]
 800fab8:	f108 0804 	add.w	r8, r8, #4
 800fabc:	eb0b 1b0a 	add.w	fp, fp, sl, lsl #4
 800fac0:	4491      	add	r9, r2
 800fac2:	9a04      	ldr	r2, [sp, #16]
 800fac4:	eb08 0882 	add.w	r8, r8, r2, lsl #2
 800fac8:	9a01      	ldr	r2, [sp, #4]
 800faca:	4542      	cmp	r2, r8
 800facc:	dd5f      	ble.n	800fb8e <st_int8_to16_dual+0x2b2>
 800face:	eba2 0808 	sub.w	r8, r2, r8
 800fad2:	4649      	mov	r1, r9
 800fad4:	f10b 0204 	add.w	r2, fp, #4
 800fad8:	eb07 0008 	add.w	r0, r7, r8
 800fadc:	f917 4b01 	ldrsb.w	r4, [r7], #1
 800fae0:	3204      	adds	r2, #4
 800fae2:	f822 4c08 	strh.w	r4, [r2, #-8]
 800fae6:	4287      	cmp	r7, r0
 800fae8:	f911 4b01 	ldrsb.w	r4, [r1], #1
 800faec:	f822 4c06 	strh.w	r4, [r2, #-6]
 800faf0:	d1f4      	bne.n	800fadc <st_int8_to16_dual+0x200>
 800faf2:	44c1      	add	r9, r8
 800faf4:	eb0b 0b88 	add.w	fp, fp, r8, lsl #2
 800faf8:	9a02      	ldr	r2, [sp, #8]
 800fafa:	9901      	ldr	r1, [sp, #4]
 800fafc:	3a01      	subs	r2, #1
 800fafe:	4408      	add	r0, r1
 800fb00:	4489      	add	r9, r1
 800fb02:	b292      	uxth	r2, r2
 800fb04:	9202      	str	r2, [sp, #8]
 800fb06:	2a00      	cmp	r2, #0
 800fb08:	f47f af02 	bne.w	800f910 <st_int8_to16_dual+0x34>
 800fb0c:	468a      	mov	sl, r1
 800fb0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb10:	07db      	lsls	r3, r3, #31
 800fb12:	d52f      	bpl.n	800fb74 <st_int8_to16_dual+0x298>
 800fb14:	f1ba 0c04 	subs.w	ip, sl, #4
 800fb18:	d43b      	bmi.n	800fb92 <st_int8_to16_dual+0x2b6>
 800fb1a:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 800fb1e:	4605      	mov	r5, r0
 800fb20:	4e1d      	ldr	r6, [pc, #116]	; (800fb98 <st_int8_to16_dual+0x2bc>)
 800fb22:	f10c 0c01 	add.w	ip, ip, #1
 800fb26:	eb0b 07cc 	add.w	r7, fp, ip, lsl #3
 800fb2a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fb2e:	f10b 0b08 	add.w	fp, fp, #8
 800fb32:	fa2f f493 	sxtb16	r4, r3, ror #8
 800fb36:	fa2f f383 	sxtb16	r3, r3
 800fb3a:	ea04 0106 	and.w	r1, r4, r6
 800fb3e:	b29a      	uxth	r2, r3
 800fb40:	455f      	cmp	r7, fp
 800fb42:	ea41 4313 	orr.w	r3, r1, r3, lsr #16
 800fb46:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fb4a:	f84b 3c04 	str.w	r3, [fp, #-4]
 800fb4e:	f84b 2c08 	str.w	r2, [fp, #-8]
 800fb52:	d1ea      	bne.n	800fb2a <st_int8_to16_dual+0x24e>
 800fb54:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800fb58:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 800fb5c:	459a      	cmp	sl, r3
 800fb5e:	dd09      	ble.n	800fb74 <st_int8_to16_dual+0x298>
 800fb60:	ebaa 0303 	sub.w	r3, sl, r3
 800fb64:	eb0b 0343 	add.w	r3, fp, r3, lsl #1
 800fb68:	f910 2b01 	ldrsb.w	r2, [r0], #1
 800fb6c:	f82b 2b02 	strh.w	r2, [fp], #2
 800fb70:	459b      	cmp	fp, r3
 800fb72:	d1f9      	bne.n	800fb68 <st_int8_to16_dual+0x28c>
 800fb74:	b00b      	add	sp, #44	; 0x2c
 800fb76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb7a:	f04f 0800 	mov.w	r8, #0
 800fb7e:	9a06      	ldr	r2, [sp, #24]
 800fb80:	4542      	cmp	r2, r8
 800fb82:	f6bf af65 	bge.w	800fa50 <st_int8_to16_dual+0x174>
 800fb86:	9a01      	ldr	r2, [sp, #4]
 800fb88:	4607      	mov	r7, r0
 800fb8a:	4542      	cmp	r2, r8
 800fb8c:	dc9f      	bgt.n	800face <st_int8_to16_dual+0x1f2>
 800fb8e:	4638      	mov	r0, r7
 800fb90:	e7b2      	b.n	800faf8 <st_int8_to16_dual+0x21c>
 800fb92:	2300      	movs	r3, #0
 800fb94:	e7e2      	b.n	800fb5c <st_int8_to16_dual+0x280>
 800fb96:	bf00      	nop
 800fb98:	ffff0000 	.word	0xffff0000

0800fb9c <st_int8_to16_dual_interleaved>:
 800fb9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fba0:	ea5f 0b53 	movs.w	fp, r3, lsr #1
 800fba4:	b087      	sub	sp, #28
 800fba6:	eb00 0802 	add.w	r8, r0, r2
 800fbaa:	9305      	str	r3, [sp, #20]
 800fbac:	f000 80ba 	beq.w	800fd24 <st_int8_to16_dual_interleaved+0x188>
 800fbb0:	f1a2 0310 	sub.w	r3, r2, #16
 800fbb4:	1f14      	subs	r4, r2, #4
 800fbb6:	9303      	str	r3, [sp, #12]
 800fbb8:	091b      	lsrs	r3, r3, #4
 800fbba:	9402      	str	r4, [sp, #8]
 800fbbc:	3301      	adds	r3, #1
 800fbbe:	011c      	lsls	r4, r3, #4
 800fbc0:	019b      	lsls	r3, r3, #6
 800fbc2:	9400      	str	r4, [sp, #0]
 800fbc4:	9304      	str	r3, [sp, #16]
 800fbc6:	9b03      	ldr	r3, [sp, #12]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	f2c0 80d3 	blt.w	800fd74 <st_int8_to16_dual_interleaved+0x1d8>
 800fbce:	9b00      	ldr	r3, [sp, #0]
 800fbd0:	4644      	mov	r4, r8
 800fbd2:	18c7      	adds	r7, r0, r3
 800fbd4:	460b      	mov	r3, r1
 800fbd6:	6806      	ldr	r6, [r0, #0]
 800fbd8:	3010      	adds	r0, #16
 800fbda:	6825      	ldr	r5, [r4, #0]
 800fbdc:	3340      	adds	r3, #64	; 0x40
 800fbde:	3410      	adds	r4, #16
 800fbe0:	4287      	cmp	r7, r0
 800fbe2:	fa2f fc96 	sxtb16	ip, r6, ror #8
 800fbe6:	fa2f f686 	sxtb16	r6, r6
 800fbea:	f843 6c38 	str.w	r6, [r3, #-56]
 800fbee:	fa2f f695 	sxtb16	r6, r5, ror #8
 800fbf2:	f843 cc40 	str.w	ip, [r3, #-64]
 800fbf6:	f843 6c3c 	str.w	r6, [r3, #-60]
 800fbfa:	fa2f f585 	sxtb16	r5, r5
 800fbfe:	f843 5c34 	str.w	r5, [r3, #-52]
 800fc02:	f850 6c0c 	ldr.w	r6, [r0, #-12]
 800fc06:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 800fc0a:	fa2f fc96 	sxtb16	ip, r6, ror #8
 800fc0e:	fa2f f686 	sxtb16	r6, r6
 800fc12:	f843 cc30 	str.w	ip, [r3, #-48]
 800fc16:	f843 6c28 	str.w	r6, [r3, #-40]
 800fc1a:	fa2f f695 	sxtb16	r6, r5, ror #8
 800fc1e:	fa2f f585 	sxtb16	r5, r5
 800fc22:	f843 6c2c 	str.w	r6, [r3, #-44]
 800fc26:	f843 5c24 	str.w	r5, [r3, #-36]
 800fc2a:	f850 6c08 	ldr.w	r6, [r0, #-8]
 800fc2e:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800fc32:	fa2f fc96 	sxtb16	ip, r6, ror #8
 800fc36:	fa2f f686 	sxtb16	r6, r6
 800fc3a:	f843 cc20 	str.w	ip, [r3, #-32]
 800fc3e:	f843 6c18 	str.w	r6, [r3, #-24]
 800fc42:	fa2f f695 	sxtb16	r6, r5, ror #8
 800fc46:	fa2f f585 	sxtb16	r5, r5
 800fc4a:	f843 6c1c 	str.w	r6, [r3, #-28]
 800fc4e:	f843 5c14 	str.w	r5, [r3, #-20]
 800fc52:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800fc56:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800fc5a:	fa2f fc96 	sxtb16	ip, r6, ror #8
 800fc5e:	fa2f f686 	sxtb16	r6, r6
 800fc62:	f843 cc10 	str.w	ip, [r3, #-16]
 800fc66:	f843 6c08 	str.w	r6, [r3, #-8]
 800fc6a:	fa2f f695 	sxtb16	r6, r5, ror #8
 800fc6e:	fa2f f585 	sxtb16	r5, r5
 800fc72:	f843 6c0c 	str.w	r6, [r3, #-12]
 800fc76:	f843 5c04 	str.w	r5, [r3, #-4]
 800fc7a:	d1ac      	bne.n	800fbd6 <st_int8_to16_dual_interleaved+0x3a>
 800fc7c:	9b04      	ldr	r3, [sp, #16]
 800fc7e:	4419      	add	r1, r3
 800fc80:	9b00      	ldr	r3, [sp, #0]
 800fc82:	469e      	mov	lr, r3
 800fc84:	4498      	add	r8, r3
 800fc86:	9b02      	ldr	r3, [sp, #8]
 800fc88:	4573      	cmp	r3, lr
 800fc8a:	db78      	blt.n	800fd7e <st_int8_to16_dual_interleaved+0x1e2>
 800fc8c:	eba3 090e 	sub.w	r9, r3, lr
 800fc90:	4647      	mov	r7, r8
 800fc92:	460b      	mov	r3, r1
 800fc94:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800fc98:	f109 0a01 	add.w	sl, r9, #1
 800fc9c:	ea4f 048a 	mov.w	r4, sl, lsl #2
 800fca0:	eb00 068a 	add.w	r6, r0, sl, lsl #2
 800fca4:	9401      	str	r4, [sp, #4]
 800fca6:	f850 5b04 	ldr.w	r5, [r0], #4
 800fcaa:	3310      	adds	r3, #16
 800fcac:	f857 4b04 	ldr.w	r4, [r7], #4
 800fcb0:	fa2f fc95 	sxtb16	ip, r5, ror #8
 800fcb4:	42b0      	cmp	r0, r6
 800fcb6:	f843 cc10 	str.w	ip, [r3, #-16]
 800fcba:	fa2f f585 	sxtb16	r5, r5
 800fcbe:	f843 5c08 	str.w	r5, [r3, #-8]
 800fcc2:	fa2f f594 	sxtb16	r5, r4, ror #8
 800fcc6:	fa2f f484 	sxtb16	r4, r4
 800fcca:	f843 5c0c 	str.w	r5, [r3, #-12]
 800fcce:	f843 4c04 	str.w	r4, [r3, #-4]
 800fcd2:	d1e8      	bne.n	800fca6 <st_int8_to16_dual_interleaved+0x10a>
 800fcd4:	f10e 0e04 	add.w	lr, lr, #4
 800fcd8:	9b01      	ldr	r3, [sp, #4]
 800fcda:	eb01 110a 	add.w	r1, r1, sl, lsl #4
 800fcde:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 800fce2:	4498      	add	r8, r3
 800fce4:	4572      	cmp	r2, lr
 800fce6:	dd4d      	ble.n	800fd84 <st_int8_to16_dual_interleaved+0x1e8>
 800fce8:	eba2 0e0e 	sub.w	lr, r2, lr
 800fcec:	1d0b      	adds	r3, r1, #4
 800fcee:	4644      	mov	r4, r8
 800fcf0:	eb06 000e 	add.w	r0, r6, lr
 800fcf4:	f916 5b01 	ldrsb.w	r5, [r6], #1
 800fcf8:	3304      	adds	r3, #4
 800fcfa:	f823 5c08 	strh.w	r5, [r3, #-8]
 800fcfe:	4286      	cmp	r6, r0
 800fd00:	f914 5b01 	ldrsb.w	r5, [r4], #1
 800fd04:	f823 5c06 	strh.w	r5, [r3, #-6]
 800fd08:	d1f4      	bne.n	800fcf4 <st_int8_to16_dual_interleaved+0x158>
 800fd0a:	44f0      	add	r8, lr
 800fd0c:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 800fd10:	f10b 33ff 	add.w	r3, fp, #4294967295
 800fd14:	4410      	add	r0, r2
 800fd16:	4490      	add	r8, r2
 800fd18:	fa1f fb83 	uxth.w	fp, r3
 800fd1c:	f1bb 0f00 	cmp.w	fp, #0
 800fd20:	f47f af51 	bne.w	800fbc6 <st_int8_to16_dual_interleaved+0x2a>
 800fd24:	9b05      	ldr	r3, [sp, #20]
 800fd26:	07db      	lsls	r3, r3, #31
 800fd28:	d521      	bpl.n	800fd6e <st_int8_to16_dual_interleaved+0x1d2>
 800fd2a:	1f17      	subs	r7, r2, #4
 800fd2c:	d42c      	bmi.n	800fd88 <st_int8_to16_dual_interleaved+0x1ec>
 800fd2e:	08bf      	lsrs	r7, r7, #2
 800fd30:	4604      	mov	r4, r0
 800fd32:	3701      	adds	r7, #1
 800fd34:	eb01 06c7 	add.w	r6, r1, r7, lsl #3
 800fd38:	3108      	adds	r1, #8
 800fd3a:	f854 3b04 	ldr.w	r3, [r4], #4
 800fd3e:	fa2f f593 	sxtb16	r5, r3, ror #8
 800fd42:	428e      	cmp	r6, r1
 800fd44:	f841 5c08 	str.w	r5, [r1, #-8]
 800fd48:	fa2f f383 	sxtb16	r3, r3
 800fd4c:	f841 3c04 	str.w	r3, [r1, #-4]
 800fd50:	d1f2      	bne.n	800fd38 <st_int8_to16_dual_interleaved+0x19c>
 800fd52:	00bb      	lsls	r3, r7, #2
 800fd54:	eb00 0087 	add.w	r0, r0, r7, lsl #2
 800fd58:	429a      	cmp	r2, r3
 800fd5a:	dd08      	ble.n	800fd6e <st_int8_to16_dual_interleaved+0x1d2>
 800fd5c:	1ad3      	subs	r3, r2, r3
 800fd5e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800fd62:	f910 2b01 	ldrsb.w	r2, [r0], #1
 800fd66:	f821 2b02 	strh.w	r2, [r1], #2
 800fd6a:	4299      	cmp	r1, r3
 800fd6c:	d1f9      	bne.n	800fd62 <st_int8_to16_dual_interleaved+0x1c6>
 800fd6e:	b007      	add	sp, #28
 800fd70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd74:	f04f 0e00 	mov.w	lr, #0
 800fd78:	9b02      	ldr	r3, [sp, #8]
 800fd7a:	4573      	cmp	r3, lr
 800fd7c:	da86      	bge.n	800fc8c <st_int8_to16_dual_interleaved+0xf0>
 800fd7e:	4572      	cmp	r2, lr
 800fd80:	4606      	mov	r6, r0
 800fd82:	dcb1      	bgt.n	800fce8 <st_int8_to16_dual_interleaved+0x14c>
 800fd84:	4630      	mov	r0, r6
 800fd86:	e7c3      	b.n	800fd10 <st_int8_to16_dual_interleaved+0x174>
 800fd88:	2300      	movs	r3, #0
 800fd8a:	e7e5      	b.n	800fd58 <st_int8_to16_dual_interleaved+0x1bc>

0800fd8c <weights_2channels_prefetch>:
 800fd8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	b087      	sub	sp, #28
 800fd94:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 800fd98:	9302      	str	r3, [sp, #8]
 800fd9a:	f340 80e6 	ble.w	800ff6a <weights_2channels_prefetch+0x1de>
 800fd9e:	f1a8 0310 	sub.w	r3, r8, #16
 800fda2:	f1a8 0403 	sub.w	r4, r8, #3
 800fda6:	f04f 0b00 	mov.w	fp, #0
 800fdaa:	091b      	lsrs	r3, r3, #4
 800fdac:	9403      	str	r4, [sp, #12]
 800fdae:	f1a8 0404 	sub.w	r4, r8, #4
 800fdb2:	3301      	adds	r3, #1
 800fdb4:	9405      	str	r4, [sp, #20]
 800fdb6:	011c      	lsls	r4, r3, #4
 800fdb8:	019b      	lsls	r3, r3, #6
 800fdba:	9400      	str	r4, [sp, #0]
 800fdbc:	9304      	str	r3, [sp, #16]
 800fdbe:	f1b8 0f0f 	cmp.w	r8, #15
 800fdc2:	f340 80d7 	ble.w	800ff74 <weights_2channels_prefetch+0x1e8>
 800fdc6:	9b00      	ldr	r3, [sp, #0]
 800fdc8:	460d      	mov	r5, r1
 800fdca:	18c6      	adds	r6, r0, r3
 800fdcc:	4613      	mov	r3, r2
 800fdce:	6804      	ldr	r4, [r0, #0]
 800fdd0:	3010      	adds	r0, #16
 800fdd2:	682f      	ldr	r7, [r5, #0]
 800fdd4:	3340      	adds	r3, #64	; 0x40
 800fdd6:	fa2f fc84 	sxtb16	ip, r4
 800fdda:	3510      	adds	r5, #16
 800fddc:	f843 cc40 	str.w	ip, [r3, #-64]
 800fde0:	ea4f 2434 	mov.w	r4, r4, ror #8
 800fde4:	42b0      	cmp	r0, r6
 800fde6:	fa2f f484 	sxtb16	r4, r4
 800fdea:	f843 4c3c 	str.w	r4, [r3, #-60]
 800fdee:	ea4f 2437 	mov.w	r4, r7, ror #8
 800fdf2:	fa2f f787 	sxtb16	r7, r7
 800fdf6:	fa2f f484 	sxtb16	r4, r4
 800fdfa:	f843 7c38 	str.w	r7, [r3, #-56]
 800fdfe:	f843 4c34 	str.w	r4, [r3, #-52]
 800fe02:	f855 4c0c 	ldr.w	r4, [r5, #-12]
 800fe06:	f850 7c0c 	ldr.w	r7, [r0, #-12]
 800fe0a:	ea4f 2c34 	mov.w	ip, r4, ror #8
 800fe0e:	fa2f f484 	sxtb16	r4, r4
 800fe12:	fa2f fc8c 	sxtb16	ip, ip
 800fe16:	f843 4c28 	str.w	r4, [r3, #-40]
 800fe1a:	f843 cc24 	str.w	ip, [r3, #-36]
 800fe1e:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800fe22:	fa2f f787 	sxtb16	r7, r7
 800fe26:	f843 7c30 	str.w	r7, [r3, #-48]
 800fe2a:	fa2f f78c 	sxtb16	r7, ip
 800fe2e:	f843 7c2c 	str.w	r7, [r3, #-44]
 800fe32:	f850 7c08 	ldr.w	r7, [r0, #-8]
 800fe36:	f855 4c08 	ldr.w	r4, [r5, #-8]
 800fe3a:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800fe3e:	fa2f f787 	sxtb16	r7, r7
 800fe42:	fa2f fc8c 	sxtb16	ip, ip
 800fe46:	f843 7c20 	str.w	r7, [r3, #-32]
 800fe4a:	ea4f 2734 	mov.w	r7, r4, ror #8
 800fe4e:	f843 cc1c 	str.w	ip, [r3, #-28]
 800fe52:	fa2f f787 	sxtb16	r7, r7
 800fe56:	fa2f f484 	sxtb16	r4, r4
 800fe5a:	f843 7c14 	str.w	r7, [r3, #-20]
 800fe5e:	f843 4c18 	str.w	r4, [r3, #-24]
 800fe62:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800fe66:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800fe6a:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800fe6e:	fa2f f787 	sxtb16	r7, r7
 800fe72:	fa2f fc8c 	sxtb16	ip, ip
 800fe76:	f843 7c10 	str.w	r7, [r3, #-16]
 800fe7a:	ea4f 2734 	mov.w	r7, r4, ror #8
 800fe7e:	f843 cc0c 	str.w	ip, [r3, #-12]
 800fe82:	fa2f f787 	sxtb16	r7, r7
 800fe86:	fa2f f484 	sxtb16	r4, r4
 800fe8a:	f843 7c04 	str.w	r7, [r3, #-4]
 800fe8e:	f843 4c08 	str.w	r4, [r3, #-8]
 800fe92:	d19c      	bne.n	800fdce <weights_2channels_prefetch+0x42>
 800fe94:	9b04      	ldr	r3, [sp, #16]
 800fe96:	441a      	add	r2, r3
 800fe98:	9b00      	ldr	r3, [sp, #0]
 800fe9a:	4419      	add	r1, r3
 800fe9c:	469e      	mov	lr, r3
 800fe9e:	9b03      	ldr	r3, [sp, #12]
 800fea0:	4573      	cmp	r3, lr
 800fea2:	dd65      	ble.n	800ff70 <weights_2channels_prefetch+0x1e4>
 800fea4:	9b05      	ldr	r3, [sp, #20]
 800fea6:	4614      	mov	r4, r2
 800fea8:	460f      	mov	r7, r1
 800feaa:	eba3 090e 	sub.w	r9, r3, lr
 800feae:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800feb2:	f109 0a01 	add.w	sl, r9, #1
 800feb6:	ea4f 038a 	mov.w	r3, sl, lsl #2
 800feba:	eb06 008a 	add.w	r0, r6, sl, lsl #2
 800febe:	9301      	str	r3, [sp, #4]
 800fec0:	f856 3b04 	ldr.w	r3, [r6], #4
 800fec4:	3410      	adds	r4, #16
 800fec6:	f857 5b04 	ldr.w	r5, [r7], #4
 800feca:	fa2f fc83 	sxtb16	ip, r3
 800fece:	4286      	cmp	r6, r0
 800fed0:	ea4f 2333 	mov.w	r3, r3, ror #8
 800fed4:	fa2f f383 	sxtb16	r3, r3
 800fed8:	f844 3c0c 	str.w	r3, [r4, #-12]
 800fedc:	ea4f 2335 	mov.w	r3, r5, ror #8
 800fee0:	fa2f f585 	sxtb16	r5, r5
 800fee4:	f844 cc10 	str.w	ip, [r4, #-16]
 800fee8:	f844 5c08 	str.w	r5, [r4, #-8]
 800feec:	fa2f f383 	sxtb16	r3, r3
 800fef0:	f844 3c04 	str.w	r3, [r4, #-4]
 800fef4:	d1e4      	bne.n	800fec0 <weights_2channels_prefetch+0x134>
 800fef6:	9b01      	ldr	r3, [sp, #4]
 800fef8:	f10e 0e04 	add.w	lr, lr, #4
 800fefc:	eb02 120a 	add.w	r2, r2, sl, lsl #4
 800ff00:	4419      	add	r1, r3
 800ff02:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 800ff06:	45f0      	cmp	r8, lr
 800ff08:	dd29      	ble.n	800ff5e <weights_2channels_prefetch+0x1d2>
 800ff0a:	f990 3000 	ldrsb.w	r3, [r0]
 800ff0e:	8013      	strh	r3, [r2, #0]
 800ff10:	f991 3000 	ldrsb.w	r3, [r1]
 800ff14:	8053      	strh	r3, [r2, #2]
 800ff16:	f10e 0301 	add.w	r3, lr, #1
 800ff1a:	4598      	cmp	r8, r3
 800ff1c:	dd19      	ble.n	800ff52 <weights_2channels_prefetch+0x1c6>
 800ff1e:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800ff22:	8093      	strh	r3, [r2, #4]
 800ff24:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800ff28:	80d3      	strh	r3, [r2, #6]
 800ff2a:	f10e 0302 	add.w	r3, lr, #2
 800ff2e:	4598      	cmp	r8, r3
 800ff30:	dd0f      	ble.n	800ff52 <weights_2channels_prefetch+0x1c6>
 800ff32:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800ff36:	8113      	strh	r3, [r2, #8]
 800ff38:	f10e 0303 	add.w	r3, lr, #3
 800ff3c:	f991 4002 	ldrsb.w	r4, [r1, #2]
 800ff40:	4598      	cmp	r8, r3
 800ff42:	8154      	strh	r4, [r2, #10]
 800ff44:	dd05      	ble.n	800ff52 <weights_2channels_prefetch+0x1c6>
 800ff46:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800ff4a:	8193      	strh	r3, [r2, #12]
 800ff4c:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800ff50:	81d3      	strh	r3, [r2, #14]
 800ff52:	eba8 0e0e 	sub.w	lr, r8, lr
 800ff56:	4470      	add	r0, lr
 800ff58:	4471      	add	r1, lr
 800ff5a:	eb02 028e 	add.w	r2, r2, lr, lsl #2
 800ff5e:	f10b 0b01 	add.w	fp, fp, #1
 800ff62:	9b02      	ldr	r3, [sp, #8]
 800ff64:	455b      	cmp	r3, fp
 800ff66:	f47f af2a 	bne.w	800fdbe <weights_2channels_prefetch+0x32>
 800ff6a:	b007      	add	sp, #28
 800ff6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff70:	4630      	mov	r0, r6
 800ff72:	e7c8      	b.n	800ff06 <weights_2channels_prefetch+0x17a>
 800ff74:	4606      	mov	r6, r0
 800ff76:	f04f 0e00 	mov.w	lr, #0
 800ff7a:	e790      	b.n	800fe9e <weights_2channels_prefetch+0x112>

0800ff7c <st_sssa8_ch_fullW_prefetch>:
 800ff7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff80:	b087      	sub	sp, #28
 800ff82:	461c      	mov	r4, r3
 800ff84:	4680      	mov	r8, r0
 800ff86:	4613      	mov	r3, r2
 800ff88:	104f      	asrs	r7, r1, #1
 800ff8a:	4620      	mov	r0, r4
 800ff8c:	9103      	str	r1, [sp, #12]
 800ff8e:	9704      	str	r7, [sp, #16]
 800ff90:	e9dd 2a10 	ldrd	r2, sl, [sp, #64]	; 0x40
 800ff94:	eb08 0402 	add.w	r4, r8, r2
 800ff98:	d020      	beq.n	800ffdc <st_sssa8_ch_fullW_prefetch+0x60>
 800ff9a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ff9c:	4646      	mov	r6, r8
 800ff9e:	4655      	mov	r5, sl
 800ffa0:	f8cd 8014 	str.w	r8, [sp, #20]
 800ffa4:	ea4f 0942 	mov.w	r9, r2, lsl #1
 800ffa8:	4680      	mov	r8, r0
 800ffaa:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 800ffae:	469a      	mov	sl, r3
 800ffb0:	462a      	mov	r2, r5
 800ffb2:	4621      	mov	r1, r4
 800ffb4:	4630      	mov	r0, r6
 800ffb6:	4653      	mov	r3, sl
 800ffb8:	f8cd 8000 	str.w	r8, [sp]
 800ffbc:	445d      	add	r5, fp
 800ffbe:	f7ff fee5 	bl	800fd8c <weights_2channels_prefetch>
 800ffc2:	3f01      	subs	r7, #1
 800ffc4:	444c      	add	r4, r9
 800ffc6:	444e      	add	r6, r9
 800ffc8:	d1f2      	bne.n	800ffb0 <st_sssa8_ch_fullW_prefetch+0x34>
 800ffca:	9b04      	ldr	r3, [sp, #16]
 800ffcc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ffd0:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 800ffd4:	fb03 8809 	mla	r8, r3, r9, r8
 800ffd8:	fb03 aa0b 	mla	sl, r3, fp, sl
 800ffdc:	9b03      	ldr	r3, [sp, #12]
 800ffde:	07db      	lsls	r3, r3, #31
 800ffe0:	d509      	bpl.n	800fff6 <st_sssa8_ch_fullW_prefetch+0x7a>
 800ffe2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	dd06      	ble.n	800fff6 <st_sssa8_ch_fullW_prefetch+0x7a>
 800ffe8:	4443      	add	r3, r8
 800ffea:	f918 2b01 	ldrsb.w	r2, [r8], #1
 800ffee:	4543      	cmp	r3, r8
 800fff0:	f82a 2b02 	strh.w	r2, [sl], #2
 800fff4:	d1f9      	bne.n	800ffea <st_sssa8_ch_fullW_prefetch+0x6e>
 800fff6:	b007      	add	sp, #28
 800fff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fffc <st_sssa8_ch_nn_mat_mult_nt_t>:
 800fffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010000:	b0b5      	sub	sp, #212	; 0xd4
 8010002:	9027      	str	r0, [sp, #156]	; 0x9c
 8010004:	912d      	str	r1, [sp, #180]	; 0xb4
 8010006:	9233      	str	r2, [sp, #204]	; 0xcc
 8010008:	932e      	str	r3, [sp, #184]	; 0xb8
 801000a:	e9dd 0445 	ldrd	r0, r4, [sp, #276]	; 0x114
 801000e:	2c00      	cmp	r4, #0
 8010010:	bf18      	it	ne
 8010012:	4620      	movne	r0, r4
 8010014:	9c41      	ldr	r4, [sp, #260]	; 0x104
 8010016:	2c01      	cmp	r4, #1
 8010018:	9045      	str	r0, [sp, #276]	; 0x114
 801001a:	f340 826b 	ble.w	80104f4 <st_sssa8_ch_nn_mat_mult_nt_t+0x4f8>
 801001e:	9c42      	ldr	r4, [sp, #264]	; 0x108
 8010020:	461e      	mov	r6, r3
 8010022:	4694      	mov	ip, r2
 8010024:	9f42      	ldr	r7, [sp, #264]	; 0x108
 8010026:	f1a4 0310 	sub.w	r3, r4, #16
 801002a:	9c41      	ldr	r4, [sp, #260]	; 0x104
 801002c:	468e      	mov	lr, r1
 801002e:	9d40      	ldr	r5, [sp, #256]	; 0x100
 8010030:	1ea0      	subs	r0, r4, #2
 8010032:	0919      	lsrs	r1, r3, #4
 8010034:	f023 030f 	bic.w	r3, r3, #15
 8010038:	9c42      	ldr	r4, [sp, #264]	; 0x108
 801003a:	f020 0201 	bic.w	r2, r0, #1
 801003e:	9032      	str	r0, [sp, #200]	; 0xc8
 8010040:	4630      	mov	r0, r6
 8010042:	3101      	adds	r1, #1
 8010044:	4432      	add	r2, r6
 8010046:	10a4      	asrs	r4, r4, #2
 8010048:	106d      	asrs	r5, r5, #1
 801004a:	1cd6      	adds	r6, r2, #3
 801004c:	f107 0214 	add.w	r2, r7, #20
 8010050:	942f      	str	r4, [sp, #188]	; 0xbc
 8010052:	18d3      	adds	r3, r2, r3
 8010054:	9629      	str	r6, [sp, #164]	; 0xa4
 8010056:	9e41      	ldr	r6, [sp, #260]	; 0x104
 8010058:	9318      	str	r3, [sp, #96]	; 0x60
 801005a:	f06f 0303 	mvn.w	r3, #3
 801005e:	0076      	lsls	r6, r6, #1
 8010060:	952a      	str	r5, [sp, #168]	; 0xa8
 8010062:	1bdb      	subs	r3, r3, r7
 8010064:	9613      	str	r6, [sp, #76]	; 0x4c
 8010066:	9319      	str	r3, [sp, #100]	; 0x64
 8010068:	f1a7 030f 	sub.w	r3, r7, #15
 801006c:	9312      	str	r3, [sp, #72]	; 0x48
 801006e:	f007 0303 	and.w	r3, r7, #3
 8010072:	9330      	str	r3, [sp, #192]	; 0xc0
 8010074:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8010076:	f003 0301 	and.w	r3, r3, #1
 801007a:	9328      	str	r3, [sp, #160]	; 0xa0
 801007c:	007b      	lsls	r3, r7, #1
 801007e:	9326      	str	r3, [sp, #152]	; 0x98
 8010080:	00bb      	lsls	r3, r7, #2
 8010082:	932c      	str	r3, [sp, #176]	; 0xb0
 8010084:	1f3b      	subs	r3, r7, #4
 8010086:	9317      	str	r3, [sp, #92]	; 0x5c
 8010088:	1c43      	adds	r3, r0, #1
 801008a:	931b      	str	r3, [sp, #108]	; 0x6c
 801008c:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
 801008e:	3302      	adds	r3, #2
 8010090:	9321      	str	r3, [sp, #132]	; 0x84
 8010092:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 8010094:	3304      	adds	r3, #4
 8010096:	931f      	str	r3, [sp, #124]	; 0x7c
 8010098:	9b44      	ldr	r3, [sp, #272]	; 0x110
 801009a:	3304      	adds	r3, #4
 801009c:	9320      	str	r3, [sp, #128]	; 0x80
 801009e:	4663      	mov	r3, ip
 80100a0:	3304      	adds	r3, #4
 80100a2:	9322      	str	r3, [sp, #136]	; 0x88
 80100a4:	010b      	lsls	r3, r1, #4
 80100a6:	9316      	str	r3, [sp, #88]	; 0x58
 80100a8:	018b      	lsls	r3, r1, #6
 80100aa:	9325      	str	r3, [sp, #148]	; 0x94
 80100ac:	0123      	lsls	r3, r4, #4
 80100ae:	9331      	str	r3, [sp, #196]	; 0xc4
 80100b0:	fb06 f305 	mul.w	r3, r6, r5
 80100b4:	932b      	str	r3, [sp, #172]	; 0xac
 80100b6:	f8cd e08c 	str.w	lr, [sp, #140]	; 0x8c
 80100ba:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80100bc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 80100be:	f932 3c02 	ldrsh.w	r3, [r2, #-2]
 80100c2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80100c6:	3901      	subs	r1, #1
 80100c8:	2b15      	cmp	r3, #21
 80100ca:	931a      	str	r3, [sp, #104]	; 0x68
 80100cc:	920a      	str	r2, [sp, #40]	; 0x28
 80100ce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80100d0:	9101      	str	r1, [sp, #4]
 80100d2:	f852 1c04 	ldr.w	r1, [r2, #-4]
 80100d6:	6812      	ldr	r2, [r2, #0]
 80100d8:	910d      	str	r1, [sp, #52]	; 0x34
 80100da:	920e      	str	r2, [sp, #56]	; 0x38
 80100dc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80100de:	f852 1c04 	ldr.w	r1, [r2, #-4]
 80100e2:	6812      	ldr	r2, [r2, #0]
 80100e4:	910f      	str	r1, [sp, #60]	; 0x3c
 80100e6:	9210      	str	r2, [sp, #64]	; 0x40
 80100e8:	f300 8402 	bgt.w	80108f0 <st_sssa8_ch_nn_mat_mult_nt_t+0x8f4>
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	bfcc      	ite	gt
 80100f0:	2300      	movgt	r3, #0
 80100f2:	2301      	movle	r3, #1
 80100f4:	425b      	negs	r3, r3
 80100f6:	9308      	str	r3, [sp, #32]
 80100f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100fa:	2b15      	cmp	r3, #21
 80100fc:	f300 82c4 	bgt.w	8010688 <st_sssa8_ch_nn_mat_mult_nt_t+0x68c>
 8010100:	2b00      	cmp	r3, #0
 8010102:	bfcc      	ite	gt
 8010104:	2300      	movgt	r3, #0
 8010106:	2301      	movle	r3, #1
 8010108:	425b      	negs	r3, r3
 801010a:	9309      	str	r3, [sp, #36]	; 0x24
 801010c:	9b46      	ldr	r3, [sp, #280]	; 0x118
 801010e:	2b00      	cmp	r3, #0
 8010110:	f000 82c0 	beq.w	8010694 <st_sssa8_ch_nn_mat_mult_nt_t+0x698>
 8010114:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8010116:	2b00      	cmp	r3, #0
 8010118:	f040 8397 	bne.w	801084a <st_sssa8_ch_nn_mat_mult_nt_t+0x84e>
 801011c:	461a      	mov	r2, r3
 801011e:	4619      	mov	r1, r3
 8010120:	9822      	ldr	r0, [sp, #136]	; 0x88
 8010122:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8010126:	18cb      	adds	r3, r1, r3
 8010128:	992a      	ldr	r1, [sp, #168]	; 0xa8
 801012a:	930c      	str	r3, [sp, #48]	; 0x30
 801012c:	6803      	ldr	r3, [r0, #0]
 801012e:	18d3      	adds	r3, r2, r3
 8010130:	930b      	str	r3, [sp, #44]	; 0x2c
 8010132:	2900      	cmp	r1, #0
 8010134:	f000 8511 	beq.w	8010b5a <st_sssa8_ch_nn_mat_mult_nt_t+0xb5e>
 8010138:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801013a:	2001      	movs	r0, #1
 801013c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 801013e:	1e93      	subs	r3, r2, #2
 8010140:	f8dd b09c 	ldr.w	fp, [sp, #156]	; 0x9c
 8010144:	9104      	str	r1, [sp, #16]
 8010146:	fa00 f303 	lsl.w	r3, r0, r3
 801014a:	931c      	str	r3, [sp, #112]	; 0x70
 801014c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801014e:	3b02      	subs	r3, #2
 8010150:	fa00 f303 	lsl.w	r3, r0, r3
 8010154:	9841      	ldr	r0, [sp, #260]	; 0x104
 8010156:	931d      	str	r3, [sp, #116]	; 0x74
 8010158:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801015a:	3b03      	subs	r3, #3
 801015c:	9311      	str	r3, [sp, #68]	; 0x44
 801015e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010160:	4418      	add	r0, r3
 8010162:	9303      	str	r3, [sp, #12]
 8010164:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8010166:	9002      	str	r0, [sp, #8]
 8010168:	3304      	adds	r3, #4
 801016a:	9845      	ldr	r0, [sp, #276]	; 0x114
 801016c:	9315      	str	r3, [sp, #84]	; 0x54
 801016e:	1e53      	subs	r3, r2, #1
 8010170:	4420      	add	r0, r4
 8010172:	931e      	str	r3, [sp, #120]	; 0x78
 8010174:	f1c2 0301 	rsb	r3, r2, #1
 8010178:	9014      	str	r0, [sp, #80]	; 0x50
 801017a:	9324      	str	r3, [sp, #144]	; 0x90
 801017c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801017e:	2b00      	cmp	r3, #0
 8010180:	f340 8279 	ble.w	8010676 <st_sssa8_ch_nn_mat_mult_nt_t+0x67a>
 8010184:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010186:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010188:	eb0b 0703 	add.w	r7, fp, r3
 801018c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801018e:	f8cd b014 	str.w	fp, [sp, #20]
 8010192:	4604      	mov	r4, r0
 8010194:	445b      	add	r3, fp
 8010196:	9e45      	ldr	r6, [sp, #276]	; 0x114
 8010198:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
 801019c:	9301      	str	r3, [sp, #4]
 801019e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80101a0:	4619      	mov	r1, r3
 80101a2:	f85b c007 	ldr.w	ip, [fp, r7]
 80101a6:	eb0b 0e07 	add.w	lr, fp, r7
 80101aa:	fa2f f58c 	sxtb16	r5, ip
 80101ae:	6832      	ldr	r2, [r6, #0]
 80101b0:	f8d6 9004 	ldr.w	r9, [r6, #4]
 80101b4:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80101b8:	f8d6 800c 	ldr.w	r8, [r6, #12]
 80101bc:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 80101c0:	fb25 0002 	smlad	r0, r5, r2, r0
 80101c4:	fb2c 0009 	smlad	r0, ip, r9, r0
 80101c8:	fb25 350a 	smlad	r5, r5, sl, r3
 80101cc:	fb2c 5508 	smlad	r5, ip, r8, r5
 80101d0:	f857 3c04 	ldr.w	r3, [r7, #-4]
 80101d4:	fa2f fc83 	sxtb16	ip, r3
 80101d8:	fa2f f393 	sxtb16	r3, r3, ror #8
 80101dc:	fb2c 4202 	smlad	r2, ip, r2, r4
 80101e0:	fb2c 110a 	smlad	r1, ip, sl, r1
 80101e4:	fb23 2209 	smlad	r2, r3, r9, r2
 80101e8:	f8d6 9010 	ldr.w	r9, [r6, #16]
 80101ec:	6974      	ldr	r4, [r6, #20]
 80101ee:	fb23 1808 	smlad	r8, r3, r8, r1
 80101f2:	f8de 1004 	ldr.w	r1, [lr, #4]
 80101f6:	69b3      	ldr	r3, [r6, #24]
 80101f8:	fa2f fc81 	sxtb16	ip, r1
 80101fc:	f8d6 a01c 	ldr.w	sl, [r6, #28]
 8010200:	fa2f f191 	sxtb16	r1, r1, ror #8
 8010204:	fb2c 0009 	smlad	r0, ip, r9, r0
 8010208:	fb21 0004 	smlad	r0, r1, r4, r0
 801020c:	fb2c 5c03 	smlad	ip, ip, r3, r5
 8010210:	fb21 cc0a 	smlad	ip, r1, sl, ip
 8010214:	683d      	ldr	r5, [r7, #0]
 8010216:	fa2f f185 	sxtb16	r1, r5
 801021a:	fa2f f595 	sxtb16	r5, r5, ror #8
 801021e:	fb21 2909 	smlad	r9, r1, r9, r2
 8010222:	fb21 8803 	smlad	r8, r1, r3, r8
 8010226:	fb25 9904 	smlad	r9, r5, r4, r9
 801022a:	6a34      	ldr	r4, [r6, #32]
 801022c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801022e:	fb25 8a0a 	smlad	sl, r5, sl, r8
 8010232:	f8de 2008 	ldr.w	r2, [lr, #8]
 8010236:	f8d6 8028 	ldr.w	r8, [r6, #40]	; 0x28
 801023a:	fa2f f182 	sxtb16	r1, r2
 801023e:	6af5      	ldr	r5, [r6, #44]	; 0x2c
 8010240:	fa2f f292 	sxtb16	r2, r2, ror #8
 8010244:	fb21 0004 	smlad	r0, r1, r4, r0
 8010248:	fb22 0003 	smlad	r0, r2, r3, r0
 801024c:	fb21 c108 	smlad	r1, r1, r8, ip
 8010250:	fb22 1205 	smlad	r2, r2, r5, r1
 8010254:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8010258:	fa2f f18c 	sxtb16	r1, ip
 801025c:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 8010260:	fb21 9404 	smlad	r4, r1, r4, r9
 8010264:	fb21 aa08 	smlad	sl, r1, r8, sl
 8010268:	fb2c 4903 	smlad	r9, ip, r3, r4
 801026c:	f8d6 8030 	ldr.w	r8, [r6, #48]	; 0x30
 8010270:	6b74      	ldr	r4, [r6, #52]	; 0x34
 8010272:	fb2c a505 	smlad	r5, ip, r5, sl
 8010276:	f8de 300c 	ldr.w	r3, [lr, #12]
 801027a:	3640      	adds	r6, #64	; 0x40
 801027c:	fa2f f183 	sxtb16	r1, r3
 8010280:	f856 ac08 	ldr.w	sl, [r6, #-8]
 8010284:	f856 ec04 	ldr.w	lr, [r6, #-4]
 8010288:	fa2f f393 	sxtb16	r3, r3, ror #8
 801028c:	fb21 0008 	smlad	r0, r1, r8, r0
 8010290:	fb23 0004 	smlad	r0, r3, r4, r0
 8010294:	fb21 220a 	smlad	r2, r1, sl, r2
 8010298:	fb23 230e 	smlad	r3, r3, lr, r2
 801029c:	68b9      	ldr	r1, [r7, #8]
 801029e:	fa2f f281 	sxtb16	r2, r1
 80102a2:	fa2f f191 	sxtb16	r1, r1, ror #8
 80102a6:	fb22 9908 	smlad	r9, r2, r8, r9
 80102aa:	fb22 550a 	smlad	r5, r2, sl, r5
 80102ae:	fb21 9404 	smlad	r4, r1, r4, r9
 80102b2:	fb21 510e 	smlad	r1, r1, lr, r5
 80102b6:	3710      	adds	r7, #16
 80102b8:	9a01      	ldr	r2, [sp, #4]
 80102ba:	4297      	cmp	r7, r2
 80102bc:	f47f af71 	bne.w	80101a2 <st_sssa8_ch_nn_mat_mult_nt_t+0x1a6>
 80102c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80102c2:	f8dd b014 	ldr.w	fp, [sp, #20]
 80102c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80102c8:	4692      	mov	sl, r2
 80102ca:	4493      	add	fp, r2
 80102cc:	9501      	str	r5, [sp, #4]
 80102ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80102d0:	4592      	cmp	sl, r2
 80102d2:	f280 81ce 	bge.w	8010672 <st_sssa8_ch_nn_mat_mult_nt_t+0x676>
 80102d6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80102d8:	f8cd a01c 	str.w	sl, [sp, #28]
 80102dc:	eba5 020a 	sub.w	r2, r5, sl
 80102e0:	46aa      	mov	sl, r5
 80102e2:	0892      	lsrs	r2, r2, #2
 80102e4:	4616      	mov	r6, r2
 80102e6:	9206      	str	r2, [sp, #24]
 80102e8:	9a01      	ldr	r2, [sp, #4]
 80102ea:	3601      	adds	r6, #1
 80102ec:	eb0b 0986 	add.w	r9, fp, r6, lsl #2
 80102f0:	9605      	str	r6, [sp, #20]
 80102f2:	f85b 5b04 	ldr.w	r5, [fp], #4
 80102f6:	3210      	adds	r2, #16
 80102f8:	fa2f f685 	sxtb16	r6, r5
 80102fc:	f852 8c10 	ldr.w	r8, [r2, #-16]
 8010300:	f852 cc0c 	ldr.w	ip, [r2, #-12]
 8010304:	f852 ec08 	ldr.w	lr, [r2, #-8]
 8010308:	f852 7c04 	ldr.w	r7, [r2, #-4]
 801030c:	fa2f f595 	sxtb16	r5, r5, ror #8
 8010310:	fb26 0008 	smlad	r0, r6, r8, r0
 8010314:	fb25 000c 	smlad	r0, r5, ip, r0
 8010318:	fb26 330e 	smlad	r3, r6, lr, r3
 801031c:	fb25 3307 	smlad	r3, r5, r7, r3
 8010320:	f85b 500a 	ldr.w	r5, [fp, sl]
 8010324:	fa2f f685 	sxtb16	r6, r5
 8010328:	fa2f f595 	sxtb16	r5, r5, ror #8
 801032c:	fb26 4408 	smlad	r4, r6, r8, r4
 8010330:	fb26 110e 	smlad	r1, r6, lr, r1
 8010334:	fb25 440c 	smlad	r4, r5, ip, r4
 8010338:	fb25 1107 	smlad	r1, r5, r7, r1
 801033c:	45cb      	cmp	fp, r9
 801033e:	d1d8      	bne.n	80102f2 <st_sssa8_ch_nn_mat_mult_nt_t+0x2f6>
 8010340:	9a01      	ldr	r2, [sp, #4]
 8010342:	9d05      	ldr	r5, [sp, #20]
 8010344:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010348:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 801034c:	9d06      	ldr	r5, [sp, #24]
 801034e:	9201      	str	r2, [sp, #4]
 8010350:	f10a 0204 	add.w	r2, sl, #4
 8010354:	eb02 0a85 	add.w	sl, r2, r5, lsl #2
 8010358:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801035a:	4552      	cmp	r2, sl
 801035c:	dd58      	ble.n	8010410 <st_sssa8_ch_nn_mat_mult_nt_t+0x414>
 801035e:	9f01      	ldr	r7, [sp, #4]
 8010360:	f999 2000 	ldrsb.w	r2, [r9]
 8010364:	f9b7 5002 	ldrsh.w	r5, [r7, #2]
 8010368:	f9b7 6000 	ldrsh.w	r6, [r7]
 801036c:	fb15 3302 	smlabb	r3, r5, r2, r3
 8010370:	fb16 0002 	smlabb	r0, r6, r2, r0
 8010374:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8010376:	f919 2002 	ldrsb.w	r2, [r9, r2]
 801037a:	fb15 1102 	smlabb	r1, r5, r2, r1
 801037e:	9d42      	ldr	r5, [sp, #264]	; 0x108
 8010380:	fb16 4402 	smlabb	r4, r6, r2, r4
 8010384:	f10a 0201 	add.w	r2, sl, #1
 8010388:	4295      	cmp	r5, r2
 801038a:	dd3d      	ble.n	8010408 <st_sssa8_ch_nn_mat_mult_nt_t+0x40c>
 801038c:	eb09 0205 	add.w	r2, r9, r5
 8010390:	f9b7 6004 	ldrsh.w	r6, [r7, #4]
 8010394:	f9b7 5006 	ldrsh.w	r5, [r7, #6]
 8010398:	f992 2001 	ldrsb.w	r2, [r2, #1]
 801039c:	fb16 4402 	smlabb	r4, r6, r2, r4
 80103a0:	fb15 1102 	smlabb	r1, r5, r2, r1
 80103a4:	f999 2001 	ldrsb.w	r2, [r9, #1]
 80103a8:	fb16 0002 	smlabb	r0, r6, r2, r0
 80103ac:	9e42      	ldr	r6, [sp, #264]	; 0x108
 80103ae:	fb15 3302 	smlabb	r3, r5, r2, r3
 80103b2:	f10a 0202 	add.w	r2, sl, #2
 80103b6:	f109 0502 	add.w	r5, r9, #2
 80103ba:	4296      	cmp	r6, r2
 80103bc:	dd24      	ble.n	8010408 <st_sssa8_ch_nn_mat_mult_nt_t+0x40c>
 80103be:	57aa      	ldrsb	r2, [r5, r6]
 80103c0:	f9b7 6008 	ldrsh.w	r6, [r7, #8]
 80103c4:	f9b7 500a 	ldrsh.w	r5, [r7, #10]
 80103c8:	fb16 4402 	smlabb	r4, r6, r2, r4
 80103cc:	fb15 1102 	smlabb	r1, r5, r2, r1
 80103d0:	f999 2002 	ldrsb.w	r2, [r9, #2]
 80103d4:	fb16 0002 	smlabb	r0, r6, r2, r0
 80103d8:	9e42      	ldr	r6, [sp, #264]	; 0x108
 80103da:	fb15 3302 	smlabb	r3, r5, r2, r3
 80103de:	f10a 0203 	add.w	r2, sl, #3
 80103e2:	f109 0503 	add.w	r5, r9, #3
 80103e6:	4296      	cmp	r6, r2
 80103e8:	dd0e      	ble.n	8010408 <st_sssa8_ch_nn_mat_mult_nt_t+0x40c>
 80103ea:	57ad      	ldrsb	r5, [r5, r6]
 80103ec:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80103f0:	f9b7 600e 	ldrsh.w	r6, [r7, #14]
 80103f4:	fb12 4405 	smlabb	r4, r2, r5, r4
 80103f8:	fb16 1105 	smlabb	r1, r6, r5, r1
 80103fc:	f999 5003 	ldrsb.w	r5, [r9, #3]
 8010400:	fb12 0005 	smlabb	r0, r2, r5, r0
 8010404:	fb16 3305 	smlabb	r3, r6, r5, r3
 8010408:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801040a:	eba2 020a 	sub.w	r2, r2, sl
 801040e:	4491      	add	r9, r2
 8010410:	9a08      	ldr	r2, [sp, #32]
 8010412:	2a00      	cmp	r2, #0
 8010414:	f040 80dd 	bne.w	80105d2 <st_sssa8_ch_nn_mat_mult_nt_t+0x5d6>
 8010418:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801041a:	0040      	lsls	r0, r0, #1
 801041c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801041e:	0064      	lsls	r4, r4, #1
 8010420:	fb50 5002 	smmla	r0, r0, r2, r5
 8010424:	fb54 5402 	smmla	r4, r4, r2, r5
 8010428:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801042a:	4110      	asrs	r0, r2
 801042c:	f300 0007 	ssat	r0, #8, r0
 8010430:	9d03      	ldr	r5, [sp, #12]
 8010432:	4114      	asrs	r4, r2
 8010434:	f805 0c01 	strb.w	r0, [r5, #-1]
 8010438:	f304 0407 	ssat	r4, #8, r4
 801043c:	9a02      	ldr	r2, [sp, #8]
 801043e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010442:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010444:	2a00      	cmp	r2, #0
 8010446:	f040 80ac 	bne.w	80105a2 <st_sssa8_ch_nn_mat_mult_nt_t+0x5a6>
 801044a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801044c:	005b      	lsls	r3, r3, #1
 801044e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010450:	0049      	lsls	r1, r1, #1
 8010452:	fb53 0302 	smmla	r3, r3, r2, r0
 8010456:	fb51 0102 	smmla	r1, r1, r2, r0
 801045a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801045c:	4113      	asrs	r3, r2
 801045e:	f303 0307 	ssat	r3, #8, r3
 8010462:	9803      	ldr	r0, [sp, #12]
 8010464:	4111      	asrs	r1, r2
 8010466:	7003      	strb	r3, [r0, #0]
 8010468:	f301 0107 	ssat	r1, #8, r1
 801046c:	9b02      	ldr	r3, [sp, #8]
 801046e:	7019      	strb	r1, [r3, #0]
 8010470:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8010472:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010474:	eb09 0b03 	add.w	fp, r9, r3
 8010478:	9b03      	ldr	r3, [sp, #12]
 801047a:	4413      	add	r3, r2
 801047c:	9303      	str	r3, [sp, #12]
 801047e:	9b02      	ldr	r3, [sp, #8]
 8010480:	4413      	add	r3, r2
 8010482:	9302      	str	r3, [sp, #8]
 8010484:	9b04      	ldr	r3, [sp, #16]
 8010486:	3b01      	subs	r3, #1
 8010488:	9304      	str	r3, [sp, #16]
 801048a:	f47f ae77 	bne.w	801017c <st_sssa8_ch_nn_mat_mult_nt_t+0x180>
 801048e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8010490:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010492:	3b01      	subs	r3, #1
 8010494:	4413      	add	r3, r2
 8010496:	9301      	str	r3, [sp, #4]
 8010498:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801049a:	2b00      	cmp	r3, #0
 801049c:	f040 822b 	bne.w	80108f6 <st_sssa8_ch_nn_mat_mult_nt_t+0x8fa>
 80104a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80104a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80104a4:	4413      	add	r3, r2
 80104a6:	9323      	str	r3, [sp, #140]	; 0x8c
 80104a8:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80104aa:	b11b      	cbz	r3, 80104b4 <st_sssa8_ch_nn_mat_mult_nt_t+0x4b8>
 80104ac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80104ae:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80104b0:	4413      	add	r3, r2
 80104b2:	9345      	str	r3, [sp, #276]	; 0x114
 80104b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80104b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80104b8:	3204      	adds	r2, #4
 80104ba:	3302      	adds	r3, #2
 80104bc:	9221      	str	r2, [sp, #132]	; 0x84
 80104be:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80104c0:	931b      	str	r3, [sp, #108]	; 0x6c
 80104c2:	3208      	adds	r2, #8
 80104c4:	921f      	str	r2, [sp, #124]	; 0x7c
 80104c6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80104c8:	3208      	adds	r2, #8
 80104ca:	9220      	str	r2, [sp, #128]	; 0x80
 80104cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80104ce:	3208      	adds	r2, #8
 80104d0:	9222      	str	r2, [sp, #136]	; 0x88
 80104d2:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 80104d4:	429a      	cmp	r2, r3
 80104d6:	f47f adf0 	bne.w	80100ba <st_sssa8_ch_nn_mat_mult_nt_t+0xbe>
 80104da:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80104dc:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80104de:	085a      	lsrs	r2, r3, #1
 80104e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80104e2:	fb02 3303 	mla	r3, r2, r3, r3
 80104e6:	3201      	adds	r2, #1
 80104e8:	4419      	add	r1, r3
 80104ea:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80104ec:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80104f0:	912d      	str	r1, [sp, #180]	; 0xb4
 80104f2:	932e      	str	r3, [sp, #184]	; 0xb8
 80104f4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80104f6:	07db      	lsls	r3, r3, #31
 80104f8:	d54f      	bpl.n	801059a <st_sssa8_ch_nn_mat_mult_nt_t+0x59e>
 80104fa:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	dd4c      	ble.n	801059a <st_sssa8_ch_nn_mat_mult_nt_t+0x59e>
 8010500:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010502:	f06f 4440 	mvn.w	r4, #3221225472	; 0xc0000000
 8010506:	f06f 4800 	mvn.w	r8, #2147483648	; 0x80000000
 801050a:	2200      	movs	r2, #0
 801050c:	441c      	add	r4, r3
 801050e:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8010510:	f04f 0901 	mov.w	r9, #1
 8010514:	4611      	mov	r1, r2
 8010516:	eb03 0e84 	add.w	lr, r3, r4, lsl #2
 801051a:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 801051c:	eb03 0584 	add.w	r5, r3, r4, lsl #2
 8010520:	9b44      	ldr	r3, [sp, #272]	; 0x110
 8010522:	f8cd e004 	str.w	lr, [sp, #4]
 8010526:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801052a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801052c:	4498      	add	r8, r3
 801052e:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
 8010530:	e9dd e042 	ldrd	lr, r0, [sp, #264]	; 0x108
 8010534:	eb03 0848 	add.w	r8, r3, r8, lsl #1
 8010538:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801053a:	9e01      	ldr	r6, [sp, #4]
 801053c:	f1be 0f00 	cmp.w	lr, #0
 8010540:	6837      	ldr	r7, [r6, #0]
 8010542:	dd0d      	ble.n	8010560 <st_sssa8_ch_nn_mat_mult_nt_t+0x564>
 8010544:	9e2d      	ldr	r6, [sp, #180]	; 0xb4
 8010546:	eb03 0b0e 	add.w	fp, r3, lr
 801054a:	f106 3cff 	add.w	ip, r6, #4294967295
 801054e:	f913 6b01 	ldrsb.w	r6, [r3], #1
 8010552:	f91c af01 	ldrsb.w	sl, [ip, #1]!
 8010556:	1a36      	subs	r6, r6, r0
 8010558:	455b      	cmp	r3, fp
 801055a:	fb0a 7706 	mla	r7, sl, r6, r7
 801055e:	d1f6      	bne.n	801054e <st_sssa8_ch_nn_mat_mult_nt_t+0x552>
 8010560:	f9b8 c000 	ldrsh.w	ip, [r8]
 8010564:	f1bc 0f15 	cmp.w	ip, #21
 8010568:	f340 82fa 	ble.w	8010b60 <st_sssa8_ch_nn_mat_mult_nt_t+0xb64>
 801056c:	f1ac 0a02 	sub.w	sl, ip, #2
 8010570:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010574:	682e      	ldr	r6, [r5, #0]
 8010576:	fa09 fa0a 	lsl.w	sl, r9, sl
 801057a:	fb57 a606 	smmla	r6, r7, r6, sl
 801057e:	fa46 fc0c 	asr.w	ip, r6, ip
 8010582:	6826      	ldr	r6, [r4, #0]
 8010584:	4466      	add	r6, ip
 8010586:	f306 0607 	ssat	r6, #8, r6
 801058a:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 801058c:	54be      	strb	r6, [r7, r2]
 801058e:	9e41      	ldr	r6, [sp, #260]	; 0x104
 8010590:	3101      	adds	r1, #1
 8010592:	4432      	add	r2, r6
 8010594:	9e40      	ldr	r6, [sp, #256]	; 0x100
 8010596:	428e      	cmp	r6, r1
 8010598:	d1cf      	bne.n	801053a <st_sssa8_ch_nn_mat_mult_nt_t+0x53e>
 801059a:	2000      	movs	r0, #0
 801059c:	b035      	add	sp, #212	; 0xd4
 801059e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105a2:	3201      	adds	r2, #1
 80105a4:	d02e      	beq.n	8010604 <st_sssa8_ch_nn_mat_mult_nt_t+0x608>
 80105a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80105a8:	981d      	ldr	r0, [sp, #116]	; 0x74
 80105aa:	fb53 0302 	smmla	r3, r3, r2, r0
 80105ae:	fb51 0102 	smmla	r1, r1, r2, r0
 80105b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80105b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80105b6:	3a01      	subs	r2, #1
 80105b8:	4113      	asrs	r3, r2
 80105ba:	4403      	add	r3, r0
 80105bc:	f303 0307 	ssat	r3, #8, r3
 80105c0:	4111      	asrs	r1, r2
 80105c2:	9a03      	ldr	r2, [sp, #12]
 80105c4:	4401      	add	r1, r0
 80105c6:	7013      	strb	r3, [r2, #0]
 80105c8:	f301 0207 	ssat	r2, #8, r1
 80105cc:	9b02      	ldr	r3, [sp, #8]
 80105ce:	701a      	strb	r2, [r3, #0]
 80105d0:	e74e      	b.n	8010470 <st_sssa8_ch_nn_mat_mult_nt_t+0x474>
 80105d2:	3201      	adds	r2, #1
 80105d4:	d031      	beq.n	801063a <st_sssa8_ch_nn_mat_mult_nt_t+0x63e>
 80105d6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80105d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80105da:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80105dc:	fb50 5002 	smmla	r0, r0, r2, r5
 80105e0:	fb54 5402 	smmla	r4, r4, r2, r5
 80105e4:	4130      	asrs	r0, r6
 80105e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80105e8:	4410      	add	r0, r2
 80105ea:	f300 0007 	ssat	r0, #8, r0
 80105ee:	9d03      	ldr	r5, [sp, #12]
 80105f0:	4134      	asrs	r4, r6
 80105f2:	f805 0c01 	strb.w	r0, [r5, #-1]
 80105f6:	18a2      	adds	r2, r4, r2
 80105f8:	f302 0207 	ssat	r2, #8, r2
 80105fc:	9802      	ldr	r0, [sp, #8]
 80105fe:	f800 2c01 	strb.w	r2, [r0, #-1]
 8010602:	e71e      	b.n	8010442 <st_sssa8_ch_nn_mat_mult_nt_t+0x446>
 8010604:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010606:	f1c2 0201 	rsb	r2, r2, #1
 801060a:	4093      	lsls	r3, r2
 801060c:	f303 031f 	ssat	r3, #32, r3
 8010610:	980e      	ldr	r0, [sp, #56]	; 0x38
 8010612:	fb53 f310 	smmulr	r3, r3, r0
 8010616:	fa01 f202 	lsl.w	r2, r1, r2
 801061a:	f302 021f 	ssat	r2, #32, r2
 801061e:	fb52 f210 	smmulr	r2, r2, r0
 8010622:	9910      	ldr	r1, [sp, #64]	; 0x40
 8010624:	440b      	add	r3, r1
 8010626:	f303 0307 	ssat	r3, #8, r3
 801062a:	9803      	ldr	r0, [sp, #12]
 801062c:	440a      	add	r2, r1
 801062e:	7003      	strb	r3, [r0, #0]
 8010630:	f302 0207 	ssat	r2, #8, r2
 8010634:	9b02      	ldr	r3, [sp, #8]
 8010636:	701a      	strb	r2, [r3, #0]
 8010638:	e71a      	b.n	8010470 <st_sssa8_ch_nn_mat_mult_nt_t+0x474>
 801063a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 801063c:	fa00 f205 	lsl.w	r2, r0, r5
 8010640:	f302 021f 	ssat	r2, #32, r2
 8010644:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8010646:	fb52 f216 	smmulr	r2, r2, r6
 801064a:	fa04 f005 	lsl.w	r0, r4, r5
 801064e:	f300 001f 	ssat	r0, #32, r0
 8010652:	fb50 f016 	smmulr	r0, r0, r6
 8010656:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8010658:	4422      	add	r2, r4
 801065a:	f302 0207 	ssat	r2, #8, r2
 801065e:	9d03      	ldr	r5, [sp, #12]
 8010660:	4420      	add	r0, r4
 8010662:	f805 2c01 	strb.w	r2, [r5, #-1]
 8010666:	f300 0007 	ssat	r0, #8, r0
 801066a:	9a02      	ldr	r2, [sp, #8]
 801066c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8010670:	e6e7      	b.n	8010442 <st_sssa8_ch_nn_mat_mult_nt_t+0x446>
 8010672:	46d9      	mov	r9, fp
 8010674:	e670      	b.n	8010358 <st_sssa8_ch_nn_mat_mult_nt_t+0x35c>
 8010676:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8010678:	f04f 0a00 	mov.w	sl, #0
 801067c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801067e:	9301      	str	r3, [sp, #4]
 8010680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010682:	4604      	mov	r4, r0
 8010684:	4619      	mov	r1, r3
 8010686:	e622      	b.n	80102ce <st_sssa8_ch_nn_mat_mult_nt_t+0x2d2>
 8010688:	2301      	movs	r3, #1
 801068a:	9309      	str	r3, [sp, #36]	; 0x24
 801068c:	9b46      	ldr	r3, [sp, #280]	; 0x118
 801068e:	2b00      	cmp	r3, #0
 8010690:	f47f ad40 	bne.w	8010114 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 8010694:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010696:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8010698:	eb03 0a02 	add.w	sl, r3, r2
 801069c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801069e:	2b00      	cmp	r3, #0
 80106a0:	f340 82b2 	ble.w	8010c08 <st_sssa8_ch_nn_mat_mult_nt_t+0xc0c>
 80106a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80106a6:	4650      	mov	r0, sl
 80106a8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80106aa:	18d5      	adds	r5, r2, r3
 80106ac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80106ae:	6811      	ldr	r1, [r2, #0]
 80106b0:	3210      	adds	r2, #16
 80106b2:	6804      	ldr	r4, [r0, #0]
 80106b4:	3340      	adds	r3, #64	; 0x40
 80106b6:	fa2f f681 	sxtb16	r6, r1
 80106ba:	3010      	adds	r0, #16
 80106bc:	f843 6c40 	str.w	r6, [r3, #-64]
 80106c0:	ea4f 2131 	mov.w	r1, r1, ror #8
 80106c4:	42aa      	cmp	r2, r5
 80106c6:	fa2f f181 	sxtb16	r1, r1
 80106ca:	f843 1c3c 	str.w	r1, [r3, #-60]
 80106ce:	ea4f 2134 	mov.w	r1, r4, ror #8
 80106d2:	fa2f f484 	sxtb16	r4, r4
 80106d6:	fa2f f181 	sxtb16	r1, r1
 80106da:	f843 4c38 	str.w	r4, [r3, #-56]
 80106de:	f843 1c34 	str.w	r1, [r3, #-52]
 80106e2:	f850 1c0c 	ldr.w	r1, [r0, #-12]
 80106e6:	f852 4c0c 	ldr.w	r4, [r2, #-12]
 80106ea:	ea4f 2631 	mov.w	r6, r1, ror #8
 80106ee:	fa2f f181 	sxtb16	r1, r1
 80106f2:	fa2f f686 	sxtb16	r6, r6
 80106f6:	f843 1c28 	str.w	r1, [r3, #-40]
 80106fa:	f843 6c24 	str.w	r6, [r3, #-36]
 80106fe:	ea4f 2634 	mov.w	r6, r4, ror #8
 8010702:	fa2f f484 	sxtb16	r4, r4
 8010706:	f843 4c30 	str.w	r4, [r3, #-48]
 801070a:	fa2f f486 	sxtb16	r4, r6
 801070e:	f843 4c2c 	str.w	r4, [r3, #-44]
 8010712:	f852 4c08 	ldr.w	r4, [r2, #-8]
 8010716:	f850 1c08 	ldr.w	r1, [r0, #-8]
 801071a:	ea4f 2634 	mov.w	r6, r4, ror #8
 801071e:	fa2f f484 	sxtb16	r4, r4
 8010722:	fa2f f686 	sxtb16	r6, r6
 8010726:	f843 4c20 	str.w	r4, [r3, #-32]
 801072a:	ea4f 2431 	mov.w	r4, r1, ror #8
 801072e:	f843 6c1c 	str.w	r6, [r3, #-28]
 8010732:	fa2f f484 	sxtb16	r4, r4
 8010736:	fa2f f181 	sxtb16	r1, r1
 801073a:	f843 4c14 	str.w	r4, [r3, #-20]
 801073e:	f843 1c18 	str.w	r1, [r3, #-24]
 8010742:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8010746:	f850 1c04 	ldr.w	r1, [r0, #-4]
 801074a:	ea4f 2634 	mov.w	r6, r4, ror #8
 801074e:	fa2f f484 	sxtb16	r4, r4
 8010752:	fa2f f686 	sxtb16	r6, r6
 8010756:	f843 4c10 	str.w	r4, [r3, #-16]
 801075a:	ea4f 2431 	mov.w	r4, r1, ror #8
 801075e:	f843 6c0c 	str.w	r6, [r3, #-12]
 8010762:	fa2f f484 	sxtb16	r4, r4
 8010766:	fa2f f181 	sxtb16	r1, r1
 801076a:	f843 4c04 	str.w	r4, [r3, #-4]
 801076e:	f843 1c08 	str.w	r1, [r3, #-8]
 8010772:	d19c      	bne.n	80106ae <st_sssa8_ch_nn_mat_mult_nt_t+0x6b2>
 8010774:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010776:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010778:	9925      	ldr	r1, [sp, #148]	; 0x94
 801077a:	449a      	add	sl, r3
 801077c:	469c      	mov	ip, r3
 801077e:	1857      	adds	r7, r2, r1
 8010780:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8010782:	3b03      	subs	r3, #3
 8010784:	4563      	cmp	r3, ip
 8010786:	f340 823d 	ble.w	8010c04 <st_sssa8_ch_nn_mat_mult_nt_t+0xc08>
 801078a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801078c:	463a      	mov	r2, r7
 801078e:	4650      	mov	r0, sl
 8010790:	eba3 030c 	sub.w	r3, r3, ip
 8010794:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8010798:	f108 0e01 	add.w	lr, r8, #1
 801079c:	ea4f 098e 	mov.w	r9, lr, lsl #2
 80107a0:	eb05 068e 	add.w	r6, r5, lr, lsl #2
 80107a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80107a8:	3210      	adds	r2, #16
 80107aa:	f850 1b04 	ldr.w	r1, [r0], #4
 80107ae:	fa2f f483 	sxtb16	r4, r3
 80107b2:	42b5      	cmp	r5, r6
 80107b4:	ea4f 2333 	mov.w	r3, r3, ror #8
 80107b8:	fa2f f383 	sxtb16	r3, r3
 80107bc:	f842 3c0c 	str.w	r3, [r2, #-12]
 80107c0:	ea4f 2331 	mov.w	r3, r1, ror #8
 80107c4:	fa2f f181 	sxtb16	r1, r1
 80107c8:	f842 4c10 	str.w	r4, [r2, #-16]
 80107cc:	f842 1c08 	str.w	r1, [r2, #-8]
 80107d0:	fa2f f383 	sxtb16	r3, r3
 80107d4:	f842 3c04 	str.w	r3, [r2, #-4]
 80107d8:	d1e4      	bne.n	80107a4 <st_sssa8_ch_nn_mat_mult_nt_t+0x7a8>
 80107da:	f10c 0304 	add.w	r3, ip, #4
 80107de:	44ca      	add	sl, r9
 80107e0:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 80107e4:	eb03 0c88 	add.w	ip, r3, r8, lsl #2
 80107e8:	9b42      	ldr	r3, [sp, #264]	; 0x108
 80107ea:	4563      	cmp	r3, ip
 80107ec:	f77f ac92 	ble.w	8010114 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 80107f0:	f996 3000 	ldrsb.w	r3, [r6]
 80107f4:	803b      	strh	r3, [r7, #0]
 80107f6:	f10c 0301 	add.w	r3, ip, #1
 80107fa:	f99a 2000 	ldrsb.w	r2, [sl]
 80107fe:	807a      	strh	r2, [r7, #2]
 8010800:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8010802:	429a      	cmp	r2, r3
 8010804:	f77f ac86 	ble.w	8010114 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 8010808:	f996 3001 	ldrsb.w	r3, [r6, #1]
 801080c:	80bb      	strh	r3, [r7, #4]
 801080e:	f10c 0302 	add.w	r3, ip, #2
 8010812:	f99a 2001 	ldrsb.w	r2, [sl, #1]
 8010816:	80fa      	strh	r2, [r7, #6]
 8010818:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801081a:	429a      	cmp	r2, r3
 801081c:	f77f ac7a 	ble.w	8010114 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 8010820:	f996 3002 	ldrsb.w	r3, [r6, #2]
 8010824:	f10c 0c03 	add.w	ip, ip, #3
 8010828:	813b      	strh	r3, [r7, #8]
 801082a:	4594      	cmp	ip, r2
 801082c:	f99a 3002 	ldrsb.w	r3, [sl, #2]
 8010830:	817b      	strh	r3, [r7, #10]
 8010832:	f6bf ac6f 	bge.w	8010114 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 8010836:	f996 3003 	ldrsb.w	r3, [r6, #3]
 801083a:	81bb      	strh	r3, [r7, #12]
 801083c:	f99a 3003 	ldrsb.w	r3, [sl, #3]
 8010840:	81fb      	strh	r3, [r7, #14]
 8010842:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8010844:	2b00      	cmp	r3, #0
 8010846:	f43f ac69 	beq.w	801011c <st_sssa8_ch_nn_mat_mult_nt_t+0x120>
 801084a:	982f      	ldr	r0, [sp, #188]	; 0xbc
 801084c:	2800      	cmp	r0, #0
 801084e:	f000 81cd 	beq.w	8010bec <st_sssa8_ch_nn_mat_mult_nt_t+0xbf0>
 8010852:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010854:	2300      	movs	r3, #0
 8010856:	f102 0110 	add.w	r1, r2, #16
 801085a:	461a      	mov	r2, r3
 801085c:	f931 4c10 	ldrsh.w	r4, [r1, #-16]
 8010860:	3801      	subs	r0, #1
 8010862:	f101 0110 	add.w	r1, r1, #16
 8010866:	eba3 0304 	sub.w	r3, r3, r4
 801086a:	f931 4c18 	ldrsh.w	r4, [r1, #-24]
 801086e:	eba2 0204 	sub.w	r2, r2, r4
 8010872:	f931 4c1e 	ldrsh.w	r4, [r1, #-30]
 8010876:	eba3 0304 	sub.w	r3, r3, r4
 801087a:	f931 4c16 	ldrsh.w	r4, [r1, #-22]
 801087e:	eba2 0204 	sub.w	r2, r2, r4
 8010882:	f931 4c1c 	ldrsh.w	r4, [r1, #-28]
 8010886:	eba3 0304 	sub.w	r3, r3, r4
 801088a:	f931 4c14 	ldrsh.w	r4, [r1, #-20]
 801088e:	eba2 0204 	sub.w	r2, r2, r4
 8010892:	f931 4c1a 	ldrsh.w	r4, [r1, #-26]
 8010896:	eba3 0304 	sub.w	r3, r3, r4
 801089a:	f931 4c12 	ldrsh.w	r4, [r1, #-18]
 801089e:	eba2 0204 	sub.w	r2, r2, r4
 80108a2:	d1db      	bne.n	801085c <st_sssa8_ch_nn_mat_mult_nt_t+0x860>
 80108a4:	9945      	ldr	r1, [sp, #276]	; 0x114
 80108a6:	9831      	ldr	r0, [sp, #196]	; 0xc4
 80108a8:	4401      	add	r1, r0
 80108aa:	9c30      	ldr	r4, [sp, #192]	; 0xc0
 80108ac:	b1cc      	cbz	r4, 80108e2 <st_sssa8_ch_nn_mat_mult_nt_t+0x8e6>
 80108ae:	f9b1 0000 	ldrsh.w	r0, [r1]
 80108b2:	2c01      	cmp	r4, #1
 80108b4:	eba3 0300 	sub.w	r3, r3, r0
 80108b8:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
 80108bc:	eba2 0200 	sub.w	r2, r2, r0
 80108c0:	d00f      	beq.n	80108e2 <st_sssa8_ch_nn_mat_mult_nt_t+0x8e6>
 80108c2:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 80108c6:	2c02      	cmp	r4, #2
 80108c8:	eba3 0300 	sub.w	r3, r3, r0
 80108cc:	f9b1 0006 	ldrsh.w	r0, [r1, #6]
 80108d0:	eba2 0200 	sub.w	r2, r2, r0
 80108d4:	d005      	beq.n	80108e2 <st_sssa8_ch_nn_mat_mult_nt_t+0x8e6>
 80108d6:	f9b1 0008 	ldrsh.w	r0, [r1, #8]
 80108da:	f9b1 100a 	ldrsh.w	r1, [r1, #10]
 80108de:	1a1b      	subs	r3, r3, r0
 80108e0:	1a52      	subs	r2, r2, r1
 80108e2:	9943      	ldr	r1, [sp, #268]	; 0x10c
 80108e4:	fb03 f101 	mul.w	r1, r3, r1
 80108e8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80108ea:	fb03 f202 	mul.w	r2, r3, r2
 80108ee:	e417      	b.n	8010120 <st_sssa8_ch_nn_mat_mult_nt_t+0x124>
 80108f0:	2301      	movs	r3, #1
 80108f2:	9308      	str	r3, [sp, #32]
 80108f4:	e400      	b.n	80100f8 <st_sssa8_ch_nn_mat_mult_nt_t+0xfc>
 80108f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	f340 817d 	ble.w	8010bf8 <st_sssa8_ch_nn_mat_mult_nt_t+0xbfc>
 80108fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010900:	e9dd 250b 	ldrd	r2, r5, [sp, #44]	; 0x2c
 8010904:	eb0b 0003 	add.w	r0, fp, r3
 8010908:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801090a:	f8db 1000 	ldr.w	r1, [fp]
 801090e:	681e      	ldr	r6, [r3, #0]
 8010910:	fa2f f481 	sxtb16	r4, r1
 8010914:	fa2f f191 	sxtb16	r1, r1, ror #8
 8010918:	fb24 5506 	smlad	r5, r4, r6, r5
 801091c:	685e      	ldr	r6, [r3, #4]
 801091e:	fb21 5606 	smlad	r6, r1, r6, r5
 8010922:	689d      	ldr	r5, [r3, #8]
 8010924:	fb24 2205 	smlad	r2, r4, r5, r2
 8010928:	68dc      	ldr	r4, [r3, #12]
 801092a:	fb21 2104 	smlad	r1, r1, r4, r2
 801092e:	f8db 2004 	ldr.w	r2, [fp, #4]
 8010932:	691d      	ldr	r5, [r3, #16]
 8010934:	fa2f f482 	sxtb16	r4, r2
 8010938:	fa2f f292 	sxtb16	r2, r2, ror #8
 801093c:	fb24 6505 	smlad	r5, r4, r5, r6
 8010940:	695e      	ldr	r6, [r3, #20]
 8010942:	fb22 5606 	smlad	r6, r2, r6, r5
 8010946:	699d      	ldr	r5, [r3, #24]
 8010948:	fb24 1105 	smlad	r1, r4, r5, r1
 801094c:	69dc      	ldr	r4, [r3, #28]
 801094e:	fb22 1104 	smlad	r1, r2, r4, r1
 8010952:	f8db 2008 	ldr.w	r2, [fp, #8]
 8010956:	6a1d      	ldr	r5, [r3, #32]
 8010958:	fa2f f482 	sxtb16	r4, r2
 801095c:	fa2f f292 	sxtb16	r2, r2, ror #8
 8010960:	fb24 6505 	smlad	r5, r4, r5, r6
 8010964:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8010966:	fb22 5606 	smlad	r6, r2, r6, r5
 801096a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 801096c:	fb24 1105 	smlad	r1, r4, r5, r1
 8010970:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8010972:	fb22 1104 	smlad	r1, r2, r4, r1
 8010976:	f8db 200c 	ldr.w	r2, [fp, #12]
 801097a:	3340      	adds	r3, #64	; 0x40
 801097c:	fa2f f482 	sxtb16	r4, r2
 8010980:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8010984:	f10b 0b10 	add.w	fp, fp, #16
 8010988:	f853 ec0c 	ldr.w	lr, [r3, #-12]
 801098c:	f853 cc08 	ldr.w	ip, [r3, #-8]
 8010990:	f853 7c04 	ldr.w	r7, [r3, #-4]
 8010994:	fa2f f292 	sxtb16	r2, r2, ror #8
 8010998:	fb24 6505 	smlad	r5, r4, r5, r6
 801099c:	fb22 550e 	smlad	r5, r2, lr, r5
 80109a0:	fb24 110c 	smlad	r1, r4, ip, r1
 80109a4:	fb22 1207 	smlad	r2, r2, r7, r1
 80109a8:	4583      	cmp	fp, r0
 80109aa:	d1ae      	bne.n	801090a <st_sssa8_ch_nn_mat_mult_nt_t+0x90e>
 80109ac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80109ae:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80109b2:	e9cd 250b 	strd	r2, r5, [sp, #44]	; 0x2c
 80109b6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80109b8:	eb03 0e02 	add.w	lr, r3, r2
 80109bc:	9b42      	ldr	r3, [sp, #264]	; 0x108
 80109be:	3b03      	subs	r3, #3
 80109c0:	4543      	cmp	r3, r8
 80109c2:	f340 8117 	ble.w	8010bf4 <st_sssa8_ch_nn_mat_mult_nt_t+0xbf8>
 80109c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80109c8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80109ca:	eba3 0a08 	sub.w	sl, r3, r8
 80109ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80109d0:	4673      	mov	r3, lr
 80109d2:	f8cd e008 	str.w	lr, [sp, #8]
 80109d6:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
 80109da:	f10a 0901 	add.w	r9, sl, #1
 80109de:	eb00 0c89 	add.w	ip, r0, r9, lsl #2
 80109e2:	f850 2b04 	ldr.w	r2, [r0], #4
 80109e6:	3310      	adds	r3, #16
 80109e8:	fa2f f182 	sxtb16	r1, r2
 80109ec:	f853 4c10 	ldr.w	r4, [r3, #-16]
 80109f0:	f853 bc0c 	ldr.w	fp, [r3, #-12]
 80109f4:	f853 ec08 	ldr.w	lr, [r3, #-8]
 80109f8:	f853 7c04 	ldr.w	r7, [r3, #-4]
 80109fc:	fa2f f292 	sxtb16	r2, r2, ror #8
 8010a00:	fb21 6604 	smlad	r6, r1, r4, r6
 8010a04:	fb22 660b 	smlad	r6, r2, fp, r6
 8010a08:	fb21 550e 	smlad	r5, r1, lr, r5
 8010a0c:	fb22 5507 	smlad	r5, r2, r7, r5
 8010a10:	4560      	cmp	r0, ip
 8010a12:	d1e6      	bne.n	80109e2 <st_sssa8_ch_nn_mat_mult_nt_t+0x9e6>
 8010a14:	f8dd e008 	ldr.w	lr, [sp, #8]
 8010a18:	f108 0804 	add.w	r8, r8, #4
 8010a1c:	950b      	str	r5, [sp, #44]	; 0x2c
 8010a1e:	eb0e 1e09 	add.w	lr, lr, r9, lsl #4
 8010a22:	960c      	str	r6, [sp, #48]	; 0x30
 8010a24:	eb08 088a 	add.w	r8, r8, sl, lsl #2
 8010a28:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8010a2a:	4543      	cmp	r3, r8
 8010a2c:	dd40      	ble.n	8010ab0 <st_sssa8_ch_nn_mat_mult_nt_t+0xab4>
 8010a2e:	f99c 3000 	ldrsb.w	r3, [ip]
 8010a32:	f8be 2000 	ldrh.w	r2, [lr]
 8010a36:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010a38:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010a3a:	fb12 1103 	smlabb	r1, r2, r3, r1
 8010a3e:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010a42:	fb12 0003 	smlabb	r0, r2, r3, r0
 8010a46:	f108 0301 	add.w	r3, r8, #1
 8010a4a:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8010a4c:	910c      	str	r1, [sp, #48]	; 0x30
 8010a4e:	429a      	cmp	r2, r3
 8010a50:	900b      	str	r0, [sp, #44]	; 0x2c
 8010a52:	dd2d      	ble.n	8010ab0 <st_sssa8_ch_nn_mat_mult_nt_t+0xab4>
 8010a54:	f99c 3001 	ldrsb.w	r3, [ip, #1]
 8010a58:	f8be 2004 	ldrh.w	r2, [lr, #4]
 8010a5c:	fb12 1103 	smlabb	r1, r2, r3, r1
 8010a60:	f8be 2006 	ldrh.w	r2, [lr, #6]
 8010a64:	fb12 0003 	smlabb	r0, r2, r3, r0
 8010a68:	f108 0302 	add.w	r3, r8, #2
 8010a6c:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8010a6e:	910c      	str	r1, [sp, #48]	; 0x30
 8010a70:	429a      	cmp	r2, r3
 8010a72:	900b      	str	r0, [sp, #44]	; 0x2c
 8010a74:	dd1c      	ble.n	8010ab0 <st_sssa8_ch_nn_mat_mult_nt_t+0xab4>
 8010a76:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 8010a7a:	f108 0803 	add.w	r8, r8, #3
 8010a7e:	f8be 2008 	ldrh.w	r2, [lr, #8]
 8010a82:	fb12 1103 	smlabb	r1, r2, r3, r1
 8010a86:	f8be 200a 	ldrh.w	r2, [lr, #10]
 8010a8a:	fb12 0003 	smlabb	r0, r2, r3, r0
 8010a8e:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8010a90:	910c      	str	r1, [sp, #48]	; 0x30
 8010a92:	4543      	cmp	r3, r8
 8010a94:	900b      	str	r0, [sp, #44]	; 0x2c
 8010a96:	dd0b      	ble.n	8010ab0 <st_sssa8_ch_nn_mat_mult_nt_t+0xab4>
 8010a98:	f99c 3003 	ldrsb.w	r3, [ip, #3]
 8010a9c:	f8be 200c 	ldrh.w	r2, [lr, #12]
 8010aa0:	fb12 1203 	smlabb	r2, r2, r3, r1
 8010aa4:	920c      	str	r2, [sp, #48]	; 0x30
 8010aa6:	f8be 200e 	ldrh.w	r2, [lr, #14]
 8010aaa:	fb12 0303 	smlabb	r3, r2, r3, r0
 8010aae:	930b      	str	r3, [sp, #44]	; 0x2c
 8010ab0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ab2:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 8010ab6:	2915      	cmp	r1, #21
 8010ab8:	dd3d      	ble.n	8010b36 <st_sssa8_ch_nn_mat_mult_nt_t+0xb3a>
 8010aba:	1e8a      	subs	r2, r1, #2
 8010abc:	2301      	movs	r3, #1
 8010abe:	3901      	subs	r1, #1
 8010ac0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010ac2:	fa03 f202 	lsl.w	r2, r3, r2
 8010ac6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010ac8:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8010acc:	fb50 2303 	smmla	r3, r0, r3, r2
 8010ad0:	fa43 f101 	asr.w	r1, r3, r1
 8010ad4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010ad6:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8010ada:	440b      	add	r3, r1
 8010adc:	f303 0307 	ssat	r3, #8, r3
 8010ae0:	9a01      	ldr	r2, [sp, #4]
 8010ae2:	7013      	strb	r3, [r2, #0]
 8010ae4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ae6:	f9b3 1000 	ldrsh.w	r1, [r3]
 8010aea:	2915      	cmp	r1, #21
 8010aec:	dd13      	ble.n	8010b16 <st_sssa8_ch_nn_mat_mult_nt_t+0xb1a>
 8010aee:	1e8a      	subs	r2, r1, #2
 8010af0:	2301      	movs	r3, #1
 8010af2:	3901      	subs	r1, #1
 8010af4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010af6:	fa03 f202 	lsl.w	r2, r3, r2
 8010afa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	fb50 2303 	smmla	r3, r0, r3, r2
 8010b02:	fa43 f101 	asr.w	r1, r3, r1
 8010b06:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	440b      	add	r3, r1
 8010b0c:	f303 0307 	ssat	r3, #8, r3
 8010b10:	9a01      	ldr	r2, [sp, #4]
 8010b12:	7053      	strb	r3, [r2, #1]
 8010b14:	e4c4      	b.n	80104a0 <st_sssa8_ch_nn_mat_mult_nt_t+0x4a4>
 8010b16:	2900      	cmp	r1, #0
 8010b18:	dd56      	ble.n	8010bc8 <st_sssa8_ch_nn_mat_mult_nt_t+0xbcc>
 8010b1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010b1c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010b1e:	0058      	lsls	r0, r3, #1
 8010b20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010b22:	6812      	ldr	r2, [r2, #0]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	fb50 2303 	smmla	r3, r0, r3, r2
 8010b2a:	410b      	asrs	r3, r1
 8010b2c:	f303 0307 	ssat	r3, #8, r3
 8010b30:	9a01      	ldr	r2, [sp, #4]
 8010b32:	7053      	strb	r3, [r2, #1]
 8010b34:	e4b4      	b.n	80104a0 <st_sssa8_ch_nn_mat_mult_nt_t+0x4a4>
 8010b36:	2900      	cmp	r1, #0
 8010b38:	dd32      	ble.n	8010ba0 <st_sssa8_ch_nn_mat_mult_nt_t+0xba4>
 8010b3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010b3c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010b3e:	0058      	lsls	r0, r3, #1
 8010b40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010b42:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8010b46:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8010b4a:	fb50 2303 	smmla	r3, r0, r3, r2
 8010b4e:	410b      	asrs	r3, r1
 8010b50:	f303 0307 	ssat	r3, #8, r3
 8010b54:	9a01      	ldr	r2, [sp, #4]
 8010b56:	7013      	strb	r3, [r2, #0]
 8010b58:	e7c4      	b.n	8010ae4 <st_sssa8_ch_nn_mat_mult_nt_t+0xae8>
 8010b5a:	f8dd b09c 	ldr.w	fp, [sp, #156]	; 0x9c
 8010b5e:	e49b      	b.n	8010498 <st_sssa8_ch_nn_mat_mult_nt_t+0x49c>
 8010b60:	f1bc 0f00 	cmp.w	ip, #0
 8010b64:	dd0c      	ble.n	8010b80 <st_sssa8_ch_nn_mat_mult_nt_t+0xb84>
 8010b66:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8010b6a:	682e      	ldr	r6, [r5, #0]
 8010b6c:	6827      	ldr	r7, [r4, #0]
 8010b6e:	fb5a 7706 	smmla	r7, sl, r6, r7
 8010b72:	fa47 f60c 	asr.w	r6, r7, ip
 8010b76:	f306 0607 	ssat	r6, #8, r6
 8010b7a:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 8010b7c:	54be      	strb	r6, [r7, r2]
 8010b7e:	e506      	b.n	801058e <st_sssa8_ch_nn_mat_mult_nt_t+0x592>
 8010b80:	f1cc 0c01 	rsb	ip, ip, #1
 8010b84:	fa07 f70c 	lsl.w	r7, r7, ip
 8010b88:	f307 071f 	ssat	r7, #32, r7
 8010b8c:	682e      	ldr	r6, [r5, #0]
 8010b8e:	fb57 f716 	smmulr	r7, r7, r6
 8010b92:	6826      	ldr	r6, [r4, #0]
 8010b94:	443e      	add	r6, r7
 8010b96:	f306 0607 	ssat	r6, #8, r6
 8010b9a:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 8010b9c:	54be      	strb	r6, [r7, r2]
 8010b9e:	e4f6      	b.n	801058e <st_sssa8_ch_nn_mat_mult_nt_t+0x592>
 8010ba0:	f1c1 0101 	rsb	r1, r1, #1
 8010ba4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010ba6:	408a      	lsls	r2, r1
 8010ba8:	f302 021f 	ssat	r2, #32, r2
 8010bac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010bae:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8010bb2:	fb52 f213 	smmulr	r2, r2, r3
 8010bb6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010bb8:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8010bbc:	4413      	add	r3, r2
 8010bbe:	f303 0307 	ssat	r3, #8, r3
 8010bc2:	9a01      	ldr	r2, [sp, #4]
 8010bc4:	7013      	strb	r3, [r2, #0]
 8010bc6:	e78d      	b.n	8010ae4 <st_sssa8_ch_nn_mat_mult_nt_t+0xae8>
 8010bc8:	f1c1 0101 	rsb	r1, r1, #1
 8010bcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010bce:	408a      	lsls	r2, r1
 8010bd0:	f302 021f 	ssat	r2, #32, r2
 8010bd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	fb52 f213 	smmulr	r2, r2, r3
 8010bdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	4413      	add	r3, r2
 8010be2:	f303 0307 	ssat	r3, #8, r3
 8010be6:	9a01      	ldr	r2, [sp, #4]
 8010be8:	7053      	strb	r3, [r2, #1]
 8010bea:	e459      	b.n	80104a0 <st_sssa8_ch_nn_mat_mult_nt_t+0x4a4>
 8010bec:	4602      	mov	r2, r0
 8010bee:	9945      	ldr	r1, [sp, #276]	; 0x114
 8010bf0:	4603      	mov	r3, r0
 8010bf2:	e65a      	b.n	80108aa <st_sssa8_ch_nn_mat_mult_nt_t+0x8ae>
 8010bf4:	4684      	mov	ip, r0
 8010bf6:	e717      	b.n	8010a28 <st_sssa8_ch_nn_mat_mult_nt_t+0xa2c>
 8010bf8:	4658      	mov	r0, fp
 8010bfa:	f8dd e114 	ldr.w	lr, [sp, #276]	; 0x114
 8010bfe:	f04f 0800 	mov.w	r8, #0
 8010c02:	e6db      	b.n	80109bc <st_sssa8_ch_nn_mat_mult_nt_t+0x9c0>
 8010c04:	462e      	mov	r6, r5
 8010c06:	e5ef      	b.n	80107e8 <st_sssa8_ch_nn_mat_mult_nt_t+0x7ec>
 8010c08:	9f45      	ldr	r7, [sp, #276]	; 0x114
 8010c0a:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8010c0c:	f8dd c118 	ldr.w	ip, [sp, #280]	; 0x118
 8010c10:	e5b6      	b.n	8010780 <st_sssa8_ch_nn_mat_mult_nt_t+0x784>
 8010c12:	bf00      	nop

08010c14 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t>:
 8010c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c18:	b0c7      	sub	sp, #284	; 0x11c
 8010c1a:	469c      	mov	ip, r3
 8010c1c:	4688      	mov	r8, r1
 8010c1e:	902d      	str	r0, [sp, #180]	; 0xb4
 8010c20:	9328      	str	r3, [sp, #160]	; 0xa0
 8010c22:	9853      	ldr	r0, [sp, #332]	; 0x14c
 8010c24:	f8bd 3164 	ldrh.w	r3, [sp, #356]	; 0x164
 8010c28:	f8bd 615c 	ldrh.w	r6, [sp, #348]	; 0x15c
 8010c2c:	fb00 f003 	mul.w	r0, r0, r3
 8010c30:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8010c32:	f8bd 7154 	ldrh.w	r7, [sp, #340]	; 0x154
 8010c36:	9131      	str	r1, [sp, #196]	; 0xc4
 8010c38:	962e      	str	r6, [sp, #184]	; 0xb8
 8010c3a:	f8bd 1168 	ldrh.w	r1, [sp, #360]	; 0x168
 8010c3e:	f8bd 6160 	ldrh.w	r6, [sp, #352]	; 0x160
 8010c42:	9243      	str	r2, [sp, #268]	; 0x10c
 8010c44:	9006      	str	r0, [sp, #24]
 8010c46:	9745      	str	r7, [sp, #276]	; 0x114
 8010c48:	960c      	str	r6, [sp, #48]	; 0x30
 8010c4a:	910a      	str	r1, [sp, #40]	; 0x28
 8010c4c:	e9dd 455d 	ldrd	r4, r5, [sp, #372]	; 0x174
 8010c50:	2d00      	cmp	r5, #0
 8010c52:	bf18      	it	ne
 8010c54:	462c      	movne	r4, r5
 8010c56:	f8bd 5158 	ldrh.w	r5, [sp, #344]	; 0x158
 8010c5a:	2b01      	cmp	r3, #1
 8010c5c:	945d      	str	r4, [sp, #372]	; 0x174
 8010c5e:	f8bd 4150 	ldrh.w	r4, [sp, #336]	; 0x150
 8010c62:	9532      	str	r5, [sp, #200]	; 0xc8
 8010c64:	9444      	str	r4, [sp, #272]	; 0x110
 8010c66:	f340 82aa 	ble.w	80111be <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x5aa>
 8010c6a:	3b02      	subs	r3, #2
 8010c6c:	fb00 f101 	mul.w	r1, r0, r1
 8010c70:	9e53      	ldr	r6, [sp, #332]	; 0x14c
 8010c72:	4696      	mov	lr, r2
 8010c74:	085b      	lsrs	r3, r3, #1
 8010c76:	9139      	str	r1, [sp, #228]	; 0xe4
 8010c78:	fb06 f404 	mul.w	r4, r6, r4
 8010c7c:	460e      	mov	r6, r1
 8010c7e:	3301      	adds	r3, #1
 8010c80:	1081      	asrs	r1, r0, #2
 8010c82:	1eaa      	subs	r2, r5, #2
 8010c84:	9407      	str	r4, [sp, #28]
 8010c86:	9337      	str	r3, [sp, #220]	; 0xdc
 8010c88:	f1a0 0310 	sub.w	r3, r0, #16
 8010c8c:	9134      	str	r1, [sp, #208]	; 0xd0
 8010c8e:	f000 0103 	and.w	r1, r0, #3
 8010c92:	9852      	ldr	r0, [sp, #328]	; 0x148
 8010c94:	0852      	lsrs	r2, r2, #1
 8010c96:	9135      	str	r1, [sp, #212]	; 0xd4
 8010c98:	0041      	lsls	r1, r0, #1
 8010c9a:	9341      	str	r3, [sp, #260]	; 0x104
 8010c9c:	091b      	lsrs	r3, r3, #4
 8010c9e:	4608      	mov	r0, r1
 8010ca0:	9120      	str	r1, [sp, #128]	; 0x80
 8010ca2:	fb02 f104 	mul.w	r1, r2, r4
 8010ca6:	3301      	adds	r3, #1
 8010ca8:	fb02 0000 	mla	r0, r2, r0, r0
 8010cac:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 8010cae:	9040      	str	r0, [sp, #256]	; 0x100
 8010cb0:	0048      	lsls	r0, r1, #1
 8010cb2:	903f      	str	r0, [sp, #252]	; 0xfc
 8010cb4:	f06f 0003 	mvn.w	r0, #3
 8010cb8:	1b00      	subs	r0, r0, r4
 8010cba:	9013      	str	r0, [sp, #76]	; 0x4c
 8010cbc:	1f20      	subs	r0, r4, #4
 8010cbe:	9011      	str	r0, [sp, #68]	; 0x44
 8010cc0:	1e68      	subs	r0, r5, #1
 8010cc2:	901d      	str	r0, [sp, #116]	; 0x74
 8010cc4:	9806      	ldr	r0, [sp, #24]
 8010cc6:	380f      	subs	r0, #15
 8010cc8:	900d      	str	r0, [sp, #52]	; 0x34
 8010cca:	f005 0001 	and.w	r0, r5, #1
 8010cce:	903a      	str	r0, [sp, #232]	; 0xe8
 8010cd0:	0060      	lsls	r0, r4, #1
 8010cd2:	901e      	str	r0, [sp, #120]	; 0x78
 8010cd4:	0070      	lsls	r0, r6, #1
 8010cd6:	9036      	str	r0, [sp, #216]	; 0xd8
 8010cd8:	00b0      	lsls	r0, r6, #2
 8010cda:	903b      	str	r0, [sp, #236]	; 0xec
 8010cdc:	9851      	ldr	r0, [sp, #324]	; 0x144
 8010cde:	3002      	adds	r0, #2
 8010ce0:	9029      	str	r0, [sp, #164]	; 0xa4
 8010ce2:	9850      	ldr	r0, [sp, #320]	; 0x140
 8010ce4:	3004      	adds	r0, #4
 8010ce6:	9026      	str	r0, [sp, #152]	; 0x98
 8010ce8:	985c      	ldr	r0, [sp, #368]	; 0x170
 8010cea:	3004      	adds	r0, #4
 8010cec:	9027      	str	r0, [sp, #156]	; 0x9c
 8010cee:	4670      	mov	r0, lr
 8010cf0:	3004      	adds	r0, #4
 8010cf2:	9030      	str	r0, [sp, #192]	; 0xc0
 8010cf4:	eb0c 0042 	add.w	r0, ip, r2, lsl #1
 8010cf8:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 8010cfa:	9042      	str	r0, [sp, #264]	; 0x108
 8010cfc:	0110      	lsls	r0, r2, #4
 8010cfe:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 8010d00:	0092      	lsls	r2, r2, #2
 8010d02:	903d      	str	r0, [sp, #244]	; 0xf4
 8010d04:	923e      	str	r2, [sp, #248]	; 0xf8
 8010d06:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8010d08:	f8cd 80bc 	str.w	r8, [sp, #188]	; 0xbc
 8010d0c:	fb06 f207 	mul.w	r2, r6, r7
 8010d10:	923c      	str	r2, [sp, #240]	; 0xf0
 8010d12:	011a      	lsls	r2, r3, #4
 8010d14:	019b      	lsls	r3, r3, #6
 8010d16:	920e      	str	r2, [sp, #56]	; 0x38
 8010d18:	930f      	str	r3, [sp, #60]	; 0x3c
 8010d1a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8010d1c:	f932 3c02 	ldrsh.w	r3, [r2, #-2]
 8010d20:	f9b2 2000 	ldrsh.w	r2, [r2]
 8010d24:	2b15      	cmp	r3, #21
 8010d26:	931f      	str	r3, [sp, #124]	; 0x7c
 8010d28:	921c      	str	r2, [sp, #112]	; 0x70
 8010d2a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8010d2c:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8010d30:	6812      	ldr	r2, [r2, #0]
 8010d32:	9121      	str	r1, [sp, #132]	; 0x84
 8010d34:	9222      	str	r2, [sp, #136]	; 0x88
 8010d36:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8010d38:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8010d3c:	6812      	ldr	r2, [r2, #0]
 8010d3e:	9123      	str	r1, [sp, #140]	; 0x8c
 8010d40:	9224      	str	r2, [sp, #144]	; 0x90
 8010d42:	f300 851b 	bgt.w	801177c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb68>
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	bfcc      	ite	gt
 8010d4a:	2300      	movgt	r3, #0
 8010d4c:	2301      	movle	r3, #1
 8010d4e:	425b      	negs	r3, r3
 8010d50:	9318      	str	r3, [sp, #96]	; 0x60
 8010d52:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8010d54:	2b15      	cmp	r3, #21
 8010d56:	f300 84a3 	bgt.w	80116a0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa8c>
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	bfcc      	ite	gt
 8010d5e:	2300      	movgt	r3, #0
 8010d60:	2301      	movle	r3, #1
 8010d62:	425b      	negs	r3, r3
 8010d64:	9319      	str	r3, [sp, #100]	; 0x64
 8010d66:	9b5e      	ldr	r3, [sp, #376]	; 0x178
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	f000 849f 	beq.w	80116ac <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa98>
 8010d6e:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	f040 84a9 	bne.w	80116c8 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xab4>
 8010d76:	461c      	mov	r4, r3
 8010d78:	9930      	ldr	r1, [sp, #192]	; 0xc0
 8010d7a:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8010d7e:	18a2      	adds	r2, r4, r2
 8010d80:	921a      	str	r2, [sp, #104]	; 0x68
 8010d82:	680a      	ldr	r2, [r1, #0]
 8010d84:	4413      	add	r3, r2
 8010d86:	931b      	str	r3, [sp, #108]	; 0x6c
 8010d88:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	f000 81f3 	beq.w	8011176 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x562>
 8010d90:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8010d92:	2301      	movs	r3, #1
 8010d94:	3a02      	subs	r2, #2
 8010d96:	fa03 f202 	lsl.w	r2, r3, r2
 8010d9a:	922a      	str	r2, [sp, #168]	; 0xa8
 8010d9c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010d9e:	3a02      	subs	r2, #2
 8010da0:	4093      	lsls	r3, r2
 8010da2:	932b      	str	r3, [sp, #172]	; 0xac
 8010da4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010da6:	f023 030f 	bic.w	r3, r3, #15
 8010daa:	3314      	adds	r3, #20
 8010dac:	9312      	str	r3, [sp, #72]	; 0x48
 8010dae:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8010db0:	932c      	str	r3, [sp, #176]	; 0xb0
 8010db2:	9304      	str	r3, [sp, #16]
 8010db4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8010db6:	9325      	str	r3, [sp, #148]	; 0x94
 8010db8:	2300      	movs	r3, #0
 8010dba:	9333      	str	r3, [sp, #204]	; 0xcc
 8010dbc:	9b06      	ldr	r3, [sp, #24]
 8010dbe:	3b04      	subs	r3, #4
 8010dc0:	9310      	str	r3, [sp, #64]	; 0x40
 8010dc2:	e9dd 232c 	ldrd	r2, r3, [sp, #176]	; 0xb0
 8010dc6:	1ad3      	subs	r3, r2, r3
 8010dc8:	9338      	str	r3, [sp, #224]	; 0xe0
 8010dca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	f340 81c3 	ble.w	8011158 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x544>
 8010dd2:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8010dd4:	9925      	ldr	r1, [sp, #148]	; 0x94
 8010dd6:	3301      	adds	r3, #1
 8010dd8:	18cb      	adds	r3, r1, r3
 8010dda:	9314      	str	r3, [sp, #80]	; 0x50
 8010ddc:	1c4b      	adds	r3, r1, #1
 8010dde:	9315      	str	r3, [sp, #84]	; 0x54
 8010de0:	9b07      	ldr	r3, [sp, #28]
 8010de2:	4413      	add	r3, r2
 8010de4:	9316      	str	r3, [sp, #88]	; 0x58
 8010de6:	2300      	movs	r3, #0
 8010de8:	9317      	str	r3, [sp, #92]	; 0x5c
 8010dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	f000 82ee 	beq.w	80113ce <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x7ba>
 8010df2:	9b06      	ldr	r3, [sp, #24]
 8010df4:	f8dd c06c 	ldr.w	ip, [sp, #108]	; 0x6c
 8010df8:	3b03      	subs	r3, #3
 8010dfa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010dfc:	4665      	mov	r5, ip
 8010dfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e00:	4693      	mov	fp, r2
 8010e02:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010e04:	9304      	str	r3, [sp, #16]
 8010e06:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 8010e08:	9303      	str	r3, [sp, #12]
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	9305      	str	r3, [sp, #20]
 8010e0e:	9907      	ldr	r1, [sp, #28]
 8010e10:	9b04      	ldr	r3, [sp, #16]
 8010e12:	1a5f      	subs	r7, r3, r1
 8010e14:	990d      	ldr	r1, [sp, #52]	; 0x34
 8010e16:	2900      	cmp	r1, #0
 8010e18:	f340 826d 	ble.w	80112f6 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6e2>
 8010e1c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8010e1e:	1d1c      	adds	r4, r3, #4
 8010e20:	9803      	ldr	r0, [sp, #12]
 8010e22:	18cb      	adds	r3, r1, r3
 8010e24:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8010e28:	9708      	str	r7, [sp, #32]
 8010e2a:	9302      	str	r3, [sp, #8]
 8010e2c:	f85a 6004 	ldr.w	r6, [sl, r4]
 8010e30:	eb0a 0704 	add.w	r7, sl, r4
 8010e34:	fa2f f186 	sxtb16	r1, r6
 8010e38:	6803      	ldr	r3, [r0, #0]
 8010e3a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8010e3e:	f8d0 9008 	ldr.w	r9, [r0, #8]
 8010e42:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8010e46:	fa2f f696 	sxtb16	r6, r6, ror #8
 8010e4a:	fb21 2203 	smlad	r2, r1, r3, r2
 8010e4e:	fb26 2208 	smlad	r2, r6, r8, r2
 8010e52:	fb21 c109 	smlad	r1, r1, r9, ip
 8010e56:	fb26 110e 	smlad	r1, r6, lr, r1
 8010e5a:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8010e5e:	fa2f fc86 	sxtb16	ip, r6
 8010e62:	fa2f f696 	sxtb16	r6, r6, ror #8
 8010e66:	fb2c b303 	smlad	r3, ip, r3, fp
 8010e6a:	fb2c 5509 	smlad	r5, ip, r9, r5
 8010e6e:	fb26 3308 	smlad	r3, r6, r8, r3
 8010e72:	f8d0 8010 	ldr.w	r8, [r0, #16]
 8010e76:	f8d0 b014 	ldr.w	fp, [r0, #20]
 8010e7a:	fb26 5e0e 	smlad	lr, r6, lr, r5
 8010e7e:	687d      	ldr	r5, [r7, #4]
 8010e80:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8010e84:	fa2f f685 	sxtb16	r6, r5
 8010e88:	f8d0 901c 	ldr.w	r9, [r0, #28]
 8010e8c:	fa2f f595 	sxtb16	r5, r5, ror #8
 8010e90:	fb26 2208 	smlad	r2, r6, r8, r2
 8010e94:	fb25 220b 	smlad	r2, r5, fp, r2
 8010e98:	fb26 160c 	smlad	r6, r6, ip, r1
 8010e9c:	fb25 6609 	smlad	r6, r5, r9, r6
 8010ea0:	6821      	ldr	r1, [r4, #0]
 8010ea2:	fa2f f581 	sxtb16	r5, r1
 8010ea6:	fa2f f191 	sxtb16	r1, r1, ror #8
 8010eaa:	fb25 3808 	smlad	r8, r5, r8, r3
 8010eae:	fb25 ee0c 	smlad	lr, r5, ip, lr
 8010eb2:	fb21 880b 	smlad	r8, r1, fp, r8
 8010eb6:	f8d0 b020 	ldr.w	fp, [r0, #32]
 8010eba:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
 8010ebe:	fb21 e909 	smlad	r9, r1, r9, lr
 8010ec2:	68bb      	ldr	r3, [r7, #8]
 8010ec4:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
 8010ec8:	fa2f f583 	sxtb16	r5, r3
 8010ecc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8010ece:	fa2f f393 	sxtb16	r3, r3, ror #8
 8010ed2:	fb25 220b 	smlad	r2, r5, fp, r2
 8010ed6:	fb23 220c 	smlad	r2, r3, ip, r2
 8010eda:	fb25 650e 	smlad	r5, r5, lr, r6
 8010ede:	fb23 5301 	smlad	r3, r3, r1, r5
 8010ee2:	6866      	ldr	r6, [r4, #4]
 8010ee4:	fa2f f586 	sxtb16	r5, r6
 8010ee8:	fa2f f696 	sxtb16	r6, r6, ror #8
 8010eec:	fb25 8b0b 	smlad	fp, r5, fp, r8
 8010ef0:	fb25 990e 	smlad	r9, r5, lr, r9
 8010ef4:	fb26 b80c 	smlad	r8, r6, ip, fp
 8010ef8:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
 8010efc:	f8d0 b034 	ldr.w	fp, [r0, #52]	; 0x34
 8010f00:	fb26 9101 	smlad	r1, r6, r1, r9
 8010f04:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8010f08:	3040      	adds	r0, #64	; 0x40
 8010f0a:	fa2f f58c 	sxtb16	r5, ip
 8010f0e:	f850 9c08 	ldr.w	r9, [r0, #-8]
 8010f12:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8010f16:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 8010f1a:	fb25 220e 	smlad	r2, r5, lr, r2
 8010f1e:	fb2c 220b 	smlad	r2, ip, fp, r2
 8010f22:	fb25 3309 	smlad	r3, r5, r9, r3
 8010f26:	fb2c 3c07 	smlad	ip, ip, r7, r3
 8010f2a:	68a5      	ldr	r5, [r4, #8]
 8010f2c:	fa2f f385 	sxtb16	r3, r5
 8010f30:	fa2f f595 	sxtb16	r5, r5, ror #8
 8010f34:	fb23 880e 	smlad	r8, r3, lr, r8
 8010f38:	fb23 1109 	smlad	r1, r3, r9, r1
 8010f3c:	fb25 8b0b 	smlad	fp, r5, fp, r8
 8010f40:	fb25 1507 	smlad	r5, r5, r7, r1
 8010f44:	3410      	adds	r4, #16
 8010f46:	9b02      	ldr	r3, [sp, #8]
 8010f48:	429c      	cmp	r4, r3
 8010f4a:	f47f af6f 	bne.w	8010e2c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x218>
 8010f4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010f50:	9903      	ldr	r1, [sp, #12]
 8010f52:	9f08      	ldr	r7, [sp, #32]
 8010f54:	469a      	mov	sl, r3
 8010f56:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8010f58:	441f      	add	r7, r3
 8010f5a:	4401      	add	r1, r0
 8010f5c:	9103      	str	r1, [sp, #12]
 8010f5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f60:	459a      	cmp	sl, r3
 8010f62:	f280 81c6 	bge.w	80112f2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6de>
 8010f66:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010f68:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8010f6c:	eba3 030a 	sub.w	r3, r3, sl
 8010f70:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8010f74:	089b      	lsrs	r3, r3, #2
 8010f76:	4619      	mov	r1, r3
 8010f78:	9308      	str	r3, [sp, #32]
 8010f7a:	9b03      	ldr	r3, [sp, #12]
 8010f7c:	3101      	adds	r1, #1
 8010f7e:	eb07 0981 	add.w	r9, r7, r1, lsl #2
 8010f82:	9102      	str	r1, [sp, #8]
 8010f84:	f857 1b04 	ldr.w	r1, [r7], #4
 8010f88:	3310      	adds	r3, #16
 8010f8a:	fa2f f081 	sxtb16	r0, r1
 8010f8e:	f853 8c10 	ldr.w	r8, [r3, #-16]
 8010f92:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8010f96:	f853 ec08 	ldr.w	lr, [r3, #-8]
 8010f9a:	f853 4c04 	ldr.w	r4, [r3, #-4]
 8010f9e:	fa2f f191 	sxtb16	r1, r1, ror #8
 8010fa2:	fb20 2208 	smlad	r2, r0, r8, r2
 8010fa6:	fb21 2206 	smlad	r2, r1, r6, r2
 8010faa:	fb20 cc0e 	smlad	ip, r0, lr, ip
 8010fae:	fb21 cc04 	smlad	ip, r1, r4, ip
 8010fb2:	f857 100a 	ldr.w	r1, [r7, sl]
 8010fb6:	fa2f f081 	sxtb16	r0, r1
 8010fba:	fa2f f191 	sxtb16	r1, r1, ror #8
 8010fbe:	fb20 bb08 	smlad	fp, r0, r8, fp
 8010fc2:	fb20 550e 	smlad	r5, r0, lr, r5
 8010fc6:	fb21 bb06 	smlad	fp, r1, r6, fp
 8010fca:	fb21 5504 	smlad	r5, r1, r4, r5
 8010fce:	454f      	cmp	r7, r9
 8010fd0:	d1d8      	bne.n	8010f84 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x370>
 8010fd2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8010fd6:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
 8010fda:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8010fde:	9908      	ldr	r1, [sp, #32]
 8010fe0:	9303      	str	r3, [sp, #12]
 8010fe2:	f10a 0304 	add.w	r3, sl, #4
 8010fe6:	eb03 0a81 	add.w	sl, r3, r1, lsl #2
 8010fea:	9e06      	ldr	r6, [sp, #24]
 8010fec:	4556      	cmp	r6, sl
 8010fee:	dd58      	ble.n	80110a2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x48e>
 8010ff0:	9c03      	ldr	r4, [sp, #12]
 8010ff2:	f999 3000 	ldrsb.w	r3, [r9]
 8010ff6:	f9b4 0000 	ldrsh.w	r0, [r4]
 8010ffa:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 8010ffe:	9f07      	ldr	r7, [sp, #28]
 8011000:	fb10 2203 	smlabb	r2, r0, r3, r2
 8011004:	fb11 cc03 	smlabb	ip, r1, r3, ip
 8011008:	f919 3007 	ldrsb.w	r3, [r9, r7]
 801100c:	fb10 bb03 	smlabb	fp, r0, r3, fp
 8011010:	fb11 5503 	smlabb	r5, r1, r3, r5
 8011014:	f10a 0301 	add.w	r3, sl, #1
 8011018:	42b3      	cmp	r3, r6
 801101a:	da3b      	bge.n	8011094 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x480>
 801101c:	eb09 0307 	add.w	r3, r9, r7
 8011020:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 8011024:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8011028:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801102c:	fb11 5503 	smlabb	r5, r1, r3, r5
 8011030:	fb10 bb03 	smlabb	fp, r0, r3, fp
 8011034:	f999 3001 	ldrsb.w	r3, [r9, #1]
 8011038:	fb11 cc03 	smlabb	ip, r1, r3, ip
 801103c:	f109 0102 	add.w	r1, r9, #2
 8011040:	fb10 2203 	smlabb	r2, r0, r3, r2
 8011044:	f10a 0302 	add.w	r3, sl, #2
 8011048:	42b3      	cmp	r3, r6
 801104a:	da23      	bge.n	8011094 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x480>
 801104c:	57cb      	ldrsb	r3, [r1, r7]
 801104e:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
 8011052:	f9b4 100a 	ldrsh.w	r1, [r4, #10]
 8011056:	fb10 bb03 	smlabb	fp, r0, r3, fp
 801105a:	fb11 5503 	smlabb	r5, r1, r3, r5
 801105e:	f999 3002 	ldrsb.w	r3, [r9, #2]
 8011062:	fb11 cc03 	smlabb	ip, r1, r3, ip
 8011066:	f109 0103 	add.w	r1, r9, #3
 801106a:	fb10 2203 	smlabb	r2, r0, r3, r2
 801106e:	f10a 0303 	add.w	r3, sl, #3
 8011072:	42b3      	cmp	r3, r6
 8011074:	da0e      	bge.n	8011094 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x480>
 8011076:	57cb      	ldrsb	r3, [r1, r7]
 8011078:	f999 0003 	ldrsb.w	r0, [r9, #3]
 801107c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8011080:	fb11 2200 	smlabb	r2, r1, r0, r2
 8011084:	fb11 bb03 	smlabb	fp, r1, r3, fp
 8011088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801108c:	fb11 cc00 	smlabb	ip, r1, r0, ip
 8011090:	fb11 5503 	smlabb	r5, r1, r3, r5
 8011094:	9b06      	ldr	r3, [sp, #24]
 8011096:	9903      	ldr	r1, [sp, #12]
 8011098:	eba3 030a 	sub.w	r3, r3, sl
 801109c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80110a0:	9303      	str	r3, [sp, #12]
 80110a2:	9904      	ldr	r1, [sp, #16]
 80110a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80110a6:	9b05      	ldr	r3, [sp, #20]
 80110a8:	4401      	add	r1, r0
 80110aa:	3301      	adds	r3, #1
 80110ac:	9104      	str	r1, [sp, #16]
 80110ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80110b0:	9305      	str	r3, [sp, #20]
 80110b2:	4299      	cmp	r1, r3
 80110b4:	f47f aeab 	bne.w	8010e0e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x1fa>
 80110b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	f040 8139 	bne.w	8011332 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x71e>
 80110c0:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80110c2:	0052      	lsls	r2, r2, #1
 80110c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80110c6:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 80110ca:	fb52 1203 	smmla	r2, r2, r3, r1
 80110ce:	fb5b 1b03 	smmla	fp, fp, r3, r1
 80110d2:	991f      	ldr	r1, [sp, #124]	; 0x7c
 80110d4:	410a      	asrs	r2, r1
 80110d6:	f302 0307 	ssat	r3, #8, r2
 80110da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80110dc:	fa4b fb01 	asr.w	fp, fp, r1
 80110e0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80110e4:	f30b 0307 	ssat	r3, #8, fp
 80110e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80110ea:	f802 3c01 	strb.w	r3, [r2, #-1]
 80110ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	f040 8103 	bne.w	80112fc <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6e8>
 80110f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80110f8:	ea4f 084c 	mov.w	r8, ip, lsl #1
 80110fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80110fe:	006c      	lsls	r4, r5, #1
 8011100:	fb58 2803 	smmla	r8, r8, r3, r2
 8011104:	fb54 2403 	smmla	r4, r4, r3, r2
 8011108:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801110a:	fa48 f802 	asr.w	r8, r8, r2
 801110e:	f308 0307 	ssat	r3, #8, r8
 8011112:	9915      	ldr	r1, [sp, #84]	; 0x54
 8011114:	4114      	asrs	r4, r2
 8011116:	700b      	strb	r3, [r1, #0]
 8011118:	f304 0307 	ssat	r3, #8, r4
 801111c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801111e:	7013      	strb	r3, [r2, #0]
 8011120:	460a      	mov	r2, r1
 8011122:	9920      	ldr	r1, [sp, #128]	; 0x80
 8011124:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8011126:	440a      	add	r2, r1
 8011128:	3302      	adds	r3, #2
 801112a:	9215      	str	r2, [sp, #84]	; 0x54
 801112c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801112e:	9317      	str	r3, [sp, #92]	; 0x5c
 8011130:	440a      	add	r2, r1
 8011132:	991e      	ldr	r1, [sp, #120]	; 0x78
 8011134:	9214      	str	r2, [sp, #80]	; 0x50
 8011136:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011138:	440a      	add	r2, r1
 801113a:	9216      	str	r2, [sp, #88]	; 0x58
 801113c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801113e:	4293      	cmp	r3, r2
 8011140:	f6ff ae53 	blt.w	8010dea <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x1d6>
 8011144:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 8011146:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 8011148:	9940      	ldr	r1, [sp, #256]	; 0x100
 801114a:	4413      	add	r3, r2
 801114c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801114e:	440a      	add	r2, r1
 8011150:	9225      	str	r2, [sp, #148]	; 0x94
 8011152:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8011154:	18d3      	adds	r3, r2, r3
 8011156:	9304      	str	r3, [sp, #16]
 8011158:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 801115a:	2b00      	cmp	r3, #0
 801115c:	f040 813d 	bne.w	80113da <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x7c6>
 8011160:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8011162:	993c      	ldr	r1, [sp, #240]	; 0xf0
 8011164:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8011166:	440a      	add	r2, r1
 8011168:	3301      	adds	r3, #1
 801116a:	922c      	str	r2, [sp, #176]	; 0xb0
 801116c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 801116e:	9333      	str	r3, [sp, #204]	; 0xcc
 8011170:	4293      	cmp	r3, r2
 8011172:	f47f ae26 	bne.w	8010dc2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x1ae>
 8011176:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8011178:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 801117a:	4413      	add	r3, r2
 801117c:	932f      	str	r3, [sp, #188]	; 0xbc
 801117e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8011180:	3302      	adds	r3, #2
 8011182:	9328      	str	r3, [sp, #160]	; 0xa0
 8011184:	9b5e      	ldr	r3, [sp, #376]	; 0x178
 8011186:	b11b      	cbz	r3, 8011190 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x57c>
 8011188:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 801118a:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 801118c:	4413      	add	r3, r2
 801118e:	935d      	str	r3, [sp, #372]	; 0x174
 8011190:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8011192:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8011194:	3304      	adds	r3, #4
 8011196:	9329      	str	r3, [sp, #164]	; 0xa4
 8011198:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801119a:	3308      	adds	r3, #8
 801119c:	9326      	str	r3, [sp, #152]	; 0x98
 801119e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80111a0:	3308      	adds	r3, #8
 80111a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80111a4:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80111a6:	3308      	adds	r3, #8
 80111a8:	9330      	str	r3, [sp, #192]	; 0xc0
 80111aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80111ac:	4293      	cmp	r3, r2
 80111ae:	f47f adb4 	bne.w	8010d1a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x106>
 80111b2:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80111b4:	e9dd 2136 	ldrd	r2, r1, [sp, #216]	; 0xd8
 80111b8:	fb01 3302 	mla	r3, r1, r2, r3
 80111bc:	9331      	str	r3, [sp, #196]	; 0xc4
 80111be:	9b52      	ldr	r3, [sp, #328]	; 0x148
 80111c0:	07db      	lsls	r3, r3, #31
 80111c2:	f140 8092 	bpl.w	80112ea <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6d6>
 80111c6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	f000 808e 	beq.w	80112ea <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6d6>
 80111ce:	9b52      	ldr	r3, [sp, #328]	; 0x148
 80111d0:	f06f 4940 	mvn.w	r9, #3221225472	; 0xc0000000
 80111d4:	9a52      	ldr	r2, [sp, #328]	; 0x148
 80111d6:	4499      	add	r9, r3
 80111d8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80111da:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80111de:	9307      	str	r3, [sp, #28]
 80111e0:	9b50      	ldr	r3, [sp, #320]	; 0x140
 80111e2:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
 80111e6:	9b5c      	ldr	r3, [sp, #368]	; 0x170
 80111e8:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 80111ec:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80111f0:	4413      	add	r3, r2
 80111f2:	9a51      	ldr	r2, [sp, #324]	; 0x144
 80111f4:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80111f8:	9308      	str	r3, [sp, #32]
 80111fa:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d074      	beq.n	80112ea <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6d6>
 8011200:	9953      	ldr	r1, [sp, #332]	; 0x14c
 8011202:	9a44      	ldr	r2, [sp, #272]	; 0x110
 8011204:	9e5b      	ldr	r6, [sp, #364]	; 0x16c
 8011206:	fb01 f202 	mul.w	r2, r1, r2
 801120a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801120c:	920b      	str	r2, [sp, #44]	; 0x2c
 801120e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8011210:	fb01 f202 	mul.w	r2, r1, r2
 8011214:	9906      	ldr	r1, [sp, #24]
 8011216:	9209      	str	r2, [sp, #36]	; 0x24
 8011218:	468e      	mov	lr, r1
 801121a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 801121c:	440a      	add	r2, r1
 801121e:	4693      	mov	fp, r2
 8011220:	9a52      	ldr	r2, [sp, #328]	; 0x148
 8011222:	fb02 f303 	mul.w	r3, r2, r3
 8011226:	9305      	str	r3, [sp, #20]
 8011228:	2300      	movs	r3, #0
 801122a:	9303      	str	r3, [sp, #12]
 801122c:	2300      	movs	r3, #0
 801122e:	f8cd b008 	str.w	fp, [sp, #8]
 8011232:	f8cd b018 	str.w	fp, [sp, #24]
 8011236:	f8dd 80a0 	ldr.w	r8, [sp, #160]	; 0xa0
 801123a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 801123e:	9304      	str	r3, [sp, #16]
 8011240:	9b07      	ldr	r3, [sp, #28]
 8011242:	6819      	ldr	r1, [r3, #0]
 8011244:	f1bb 0f00 	cmp.w	fp, #0
 8011248:	d01e      	beq.n	8011288 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x674>
 801124a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 801124e:	2700      	movs	r7, #0
 8011250:	9d02      	ldr	r5, [sp, #8]
 8011252:	f8dd c0c4 	ldr.w	ip, [sp, #196]	; 0xc4
 8011256:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 801125a:	f1be 0f00 	cmp.w	lr, #0
 801125e:	eba5 020e 	sub.w	r2, r5, lr
 8011262:	dd0b      	ble.n	801127c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x668>
 8011264:	f10c 30ff 	add.w	r0, ip, #4294967295
 8011268:	f912 3b01 	ldrsb.w	r3, [r2], #1
 801126c:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 8011270:	1b9b      	subs	r3, r3, r6
 8011272:	42aa      	cmp	r2, r5
 8011274:	fb04 1103 	mla	r1, r4, r3, r1
 8011278:	d1f6      	bne.n	8011268 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x654>
 801127a:	44f4      	add	ip, lr
 801127c:	3701      	adds	r7, #1
 801127e:	4445      	add	r5, r8
 8011280:	45bb      	cmp	fp, r7
 8011282:	d1ea      	bne.n	801125a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x646>
 8011284:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8011288:	9b08      	ldr	r3, [sp, #32]
 801128a:	f9b3 0000 	ldrsh.w	r0, [r3]
 801128e:	2815      	cmp	r0, #21
 8011290:	f340 828f 	ble.w	80117b2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb9e>
 8011294:	1e83      	subs	r3, r0, #2
 8011296:	1e42      	subs	r2, r0, #1
 8011298:	2001      	movs	r0, #1
 801129a:	4098      	lsls	r0, r3
 801129c:	f8da 3000 	ldr.w	r3, [sl]
 80112a0:	fb51 0303 	smmla	r3, r1, r3, r0
 80112a4:	fa43 f202 	asr.w	r2, r3, r2
 80112a8:	f8d9 3000 	ldr.w	r3, [r9]
 80112ac:	4413      	add	r3, r2
 80112ae:	f303 0307 	ssat	r3, #8, r3
 80112b2:	f888 3000 	strb.w	r3, [r8]
 80112b6:	9a52      	ldr	r2, [sp, #328]	; 0x148
 80112b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80112ba:	4490      	add	r8, r2
 80112bc:	9a02      	ldr	r2, [sp, #8]
 80112be:	9b04      	ldr	r3, [sp, #16]
 80112c0:	440a      	add	r2, r1
 80112c2:	3301      	adds	r3, #1
 80112c4:	9202      	str	r2, [sp, #8]
 80112c6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 80112c8:	9304      	str	r3, [sp, #16]
 80112ca:	4293      	cmp	r3, r2
 80112cc:	d1b8      	bne.n	8011240 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x62c>
 80112ce:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80112d0:	9905      	ldr	r1, [sp, #20]
 80112d2:	9b03      	ldr	r3, [sp, #12]
 80112d4:	440a      	add	r2, r1
 80112d6:	f8dd b018 	ldr.w	fp, [sp, #24]
 80112da:	3301      	adds	r3, #1
 80112dc:	9228      	str	r2, [sp, #160]	; 0xa0
 80112de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80112e0:	9303      	str	r3, [sp, #12]
 80112e2:	4493      	add	fp, r2
 80112e4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 80112e6:	4293      	cmp	r3, r2
 80112e8:	d1a0      	bne.n	801122c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x618>
 80112ea:	2000      	movs	r0, #0
 80112ec:	b047      	add	sp, #284	; 0x11c
 80112ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112f2:	46b9      	mov	r9, r7
 80112f4:	e679      	b.n	8010fea <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x3d6>
 80112f6:	f04f 0a00 	mov.w	sl, #0
 80112fa:	e630      	b.n	8010f5e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x34a>
 80112fc:	3301      	adds	r3, #1
 80112fe:	d034      	beq.n	801136a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x756>
 8011300:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011302:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8011304:	fb5c 2803 	smmla	r8, ip, r3, r2
 8011308:	fb55 2403 	smmla	r4, r5, r3, r2
 801130c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801130e:	9924      	ldr	r1, [sp, #144]	; 0x90
 8011310:	3b01      	subs	r3, #1
 8011312:	fa48 f203 	asr.w	r2, r8, r3
 8011316:	440a      	add	r2, r1
 8011318:	f302 0207 	ssat	r2, #8, r2
 801131c:	fa44 f303 	asr.w	r3, r4, r3
 8011320:	9815      	ldr	r0, [sp, #84]	; 0x54
 8011322:	440b      	add	r3, r1
 8011324:	7002      	strb	r2, [r0, #0]
 8011326:	f303 0307 	ssat	r3, #8, r3
 801132a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801132c:	7013      	strb	r3, [r2, #0]
 801132e:	4602      	mov	r2, r0
 8011330:	e6f7      	b.n	8011122 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x50e>
 8011332:	3301      	adds	r3, #1
 8011334:	d02e      	beq.n	8011394 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x780>
 8011336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011338:	992a      	ldr	r1, [sp, #168]	; 0xa8
 801133a:	fb52 1203 	smmla	r2, r2, r3, r1
 801133e:	fb5b 1b03 	smmla	fp, fp, r3, r1
 8011342:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011344:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8011346:	3b01      	subs	r3, #1
 8011348:	411a      	asrs	r2, r3
 801134a:	440a      	add	r2, r1
 801134c:	f302 0207 	ssat	r2, #8, r2
 8011350:	fa4b fb03 	asr.w	fp, fp, r3
 8011354:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011356:	f803 2c01 	strb.w	r2, [r3, #-1]
 801135a:	eb0b 0301 	add.w	r3, fp, r1
 801135e:	f303 0307 	ssat	r3, #8, r3
 8011362:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011364:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011368:	e6c1      	b.n	80110ee <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x4da>
 801136a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801136c:	f1c3 0301 	rsb	r3, r3, #1
 8011370:	fa0c f203 	lsl.w	r2, ip, r3
 8011374:	f302 021f 	ssat	r2, #32, r2
 8011378:	9922      	ldr	r1, [sp, #136]	; 0x88
 801137a:	fb52 f211 	smmulr	r2, r2, r1
 801137e:	fa05 f303 	lsl.w	r3, r5, r3
 8011382:	f303 031f 	ssat	r3, #32, r3
 8011386:	fb53 f311 	smmulr	r3, r3, r1
 801138a:	9924      	ldr	r1, [sp, #144]	; 0x90
 801138c:	440a      	add	r2, r1
 801138e:	f302 0207 	ssat	r2, #8, r2
 8011392:	e7c5      	b.n	8011320 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x70c>
 8011394:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011396:	f1c3 0301 	rsb	r3, r3, #1
 801139a:	409a      	lsls	r2, r3
 801139c:	f302 021f 	ssat	r2, #32, r2
 80113a0:	9921      	ldr	r1, [sp, #132]	; 0x84
 80113a2:	fb52 f211 	smmulr	r2, r2, r1
 80113a6:	fa0b f303 	lsl.w	r3, fp, r3
 80113aa:	f303 031f 	ssat	r3, #32, r3
 80113ae:	fb53 f311 	smmulr	r3, r3, r1
 80113b2:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80113b4:	440a      	add	r2, r1
 80113b6:	f302 0207 	ssat	r2, #8, r2
 80113ba:	9815      	ldr	r0, [sp, #84]	; 0x54
 80113bc:	440b      	add	r3, r1
 80113be:	f800 2c01 	strb.w	r2, [r0, #-1]
 80113c2:	f303 0307 	ssat	r3, #8, r3
 80113c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80113c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80113cc:	e68f      	b.n	80110ee <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x4da>
 80113ce:	f8dd c06c 	ldr.w	ip, [sp, #108]	; 0x6c
 80113d2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80113d4:	4665      	mov	r5, ip
 80113d6:	4693      	mov	fp, r2
 80113d8:	e66e      	b.n	80110b8 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x4a4>
 80113da:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80113dc:	2b01      	cmp	r3, #1
 80113de:	f000 8143 	beq.w	8011668 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa54>
 80113e2:	9b04      	ldr	r3, [sp, #16]
 80113e4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80113e6:	4413      	add	r3, r2
 80113e8:	9304      	str	r3, [sp, #16]
 80113ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	f000 8141 	beq.w	8011674 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa60>
 80113f2:	9b06      	ldr	r3, [sp, #24]
 80113f4:	f8dd 9174 	ldr.w	r9, [sp, #372]	; 0x174
 80113f8:	3b03      	subs	r3, #3
 80113fa:	9308      	str	r3, [sp, #32]
 80113fc:	9b04      	ldr	r3, [sp, #16]
 80113fe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8011402:	9302      	str	r3, [sp, #8]
 8011404:	2300      	movs	r3, #0
 8011406:	9303      	str	r3, [sp, #12]
 8011408:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801140a:	9a02      	ldr	r2, [sp, #8]
 801140c:	2b00      	cmp	r3, #0
 801140e:	4611      	mov	r1, r2
 8011410:	f340 8100 	ble.w	8011614 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa00>
 8011414:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011416:	464b      	mov	r3, r9
 8011418:	188c      	adds	r4, r1, r2
 801141a:	6808      	ldr	r0, [r1, #0]
 801141c:	681d      	ldr	r5, [r3, #0]
 801141e:	fa2f f280 	sxtb16	r2, r0
 8011422:	fa2f f090 	sxtb16	r0, r0, ror #8
 8011426:	fb22 a505 	smlad	r5, r2, r5, sl
 801142a:	685e      	ldr	r6, [r3, #4]
 801142c:	fb20 5706 	smlad	r7, r0, r6, r5
 8011430:	689d      	ldr	r5, [r3, #8]
 8011432:	fb22 b205 	smlad	r2, r2, r5, fp
 8011436:	68dd      	ldr	r5, [r3, #12]
 8011438:	fb20 2005 	smlad	r0, r0, r5, r2
 801143c:	684a      	ldr	r2, [r1, #4]
 801143e:	691e      	ldr	r6, [r3, #16]
 8011440:	fa2f f582 	sxtb16	r5, r2
 8011444:	fa2f f292 	sxtb16	r2, r2, ror #8
 8011448:	fb25 7606 	smlad	r6, r5, r6, r7
 801144c:	695f      	ldr	r7, [r3, #20]
 801144e:	fb22 6607 	smlad	r6, r2, r7, r6
 8011452:	699f      	ldr	r7, [r3, #24]
 8011454:	fb25 0007 	smlad	r0, r5, r7, r0
 8011458:	69dd      	ldr	r5, [r3, #28]
 801145a:	fb22 0205 	smlad	r2, r2, r5, r0
 801145e:	688f      	ldr	r7, [r1, #8]
 8011460:	6a1d      	ldr	r5, [r3, #32]
 8011462:	fa2f f087 	sxtb16	r0, r7
 8011466:	fa2f f797 	sxtb16	r7, r7, ror #8
 801146a:	fb20 6505 	smlad	r5, r0, r5, r6
 801146e:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8011470:	fb27 5606 	smlad	r6, r7, r6, r5
 8011474:	f8d3 b028 	ldr.w	fp, [r3, #40]	; 0x28
 8011478:	fb20 200b 	smlad	r0, r0, fp, r2
 801147c:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
 8011480:	fb27 000b 	smlad	r0, r7, fp, r0
 8011484:	68ca      	ldr	r2, [r1, #12]
 8011486:	3340      	adds	r3, #64	; 0x40
 8011488:	fa2f fb82 	sxtb16	fp, r2
 801148c:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8011490:	3110      	adds	r1, #16
 8011492:	f853 ac0c 	ldr.w	sl, [r3, #-12]
 8011496:	f853 cc08 	ldr.w	ip, [r3, #-8]
 801149a:	f853 7c04 	ldr.w	r7, [r3, #-4]
 801149e:	fa2f f292 	sxtb16	r2, r2, ror #8
 80114a2:	fb2b 6505 	smlad	r5, fp, r5, r6
 80114a6:	fb22 5a0a 	smlad	sl, r2, sl, r5
 80114aa:	fb2b 0b0c 	smlad	fp, fp, ip, r0
 80114ae:	fb22 bb07 	smlad	fp, r2, r7, fp
 80114b2:	42a1      	cmp	r1, r4
 80114b4:	d1b1      	bne.n	801141a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x806>
 80114b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80114b8:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
 80114bc:	4499      	add	r9, r3
 80114be:	9b08      	ldr	r3, [sp, #32]
 80114c0:	459e      	cmp	lr, r3
 80114c2:	f280 80a5 	bge.w	8011610 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9fc>
 80114c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80114c8:	4649      	mov	r1, r9
 80114ca:	eba3 080e 	sub.w	r8, r3, lr
 80114ce:	ea4f 0898 	mov.w	r8, r8, lsr #2
 80114d2:	f108 0301 	add.w	r3, r8, #1
 80114d6:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 80114da:	9305      	str	r3, [sp, #20]
 80114dc:	f854 3b04 	ldr.w	r3, [r4], #4
 80114e0:	3110      	adds	r1, #16
 80114e2:	fa2f f283 	sxtb16	r2, r3
 80114e6:	f851 0c10 	ldr.w	r0, [r1, #-16]
 80114ea:	f851 7c0c 	ldr.w	r7, [r1, #-12]
 80114ee:	f851 6c08 	ldr.w	r6, [r1, #-8]
 80114f2:	f851 5c04 	ldr.w	r5, [r1, #-4]
 80114f6:	fa2f f393 	sxtb16	r3, r3, ror #8
 80114fa:	fb22 a000 	smlad	r0, r2, r0, sl
 80114fe:	fb23 0a07 	smlad	sl, r3, r7, r0
 8011502:	fb22 b206 	smlad	r2, r2, r6, fp
 8011506:	fb23 2b05 	smlad	fp, r3, r5, r2
 801150a:	4564      	cmp	r4, ip
 801150c:	d1e6      	bne.n	80114dc <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x8c8>
 801150e:	9b05      	ldr	r3, [sp, #20]
 8011510:	f10e 0e04 	add.w	lr, lr, #4
 8011514:	eb09 1903 	add.w	r9, r9, r3, lsl #4
 8011518:	eb0e 0e88 	add.w	lr, lr, r8, lsl #2
 801151c:	9906      	ldr	r1, [sp, #24]
 801151e:	4571      	cmp	r1, lr
 8011520:	dd38      	ble.n	8011594 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x980>
 8011522:	f99c 3000 	ldrsb.w	r3, [ip]
 8011526:	f8b9 2000 	ldrh.w	r2, [r9]
 801152a:	fb12 aa03 	smlabb	sl, r2, r3, sl
 801152e:	f8b9 2002 	ldrh.w	r2, [r9, #2]
 8011532:	fb12 bb03 	smlabb	fp, r2, r3, fp
 8011536:	f10e 0301 	add.w	r3, lr, #1
 801153a:	4299      	cmp	r1, r3
 801153c:	dd25      	ble.n	801158a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x976>
 801153e:	f99c 3001 	ldrsb.w	r3, [ip, #1]
 8011542:	f8b9 2004 	ldrh.w	r2, [r9, #4]
 8011546:	fb12 aa03 	smlabb	sl, r2, r3, sl
 801154a:	f8b9 2006 	ldrh.w	r2, [r9, #6]
 801154e:	fb12 bb03 	smlabb	fp, r2, r3, fp
 8011552:	f10e 0302 	add.w	r3, lr, #2
 8011556:	4299      	cmp	r1, r3
 8011558:	dd17      	ble.n	801158a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x976>
 801155a:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 801155e:	f8b9 2008 	ldrh.w	r2, [r9, #8]
 8011562:	fb12 aa03 	smlabb	sl, r2, r3, sl
 8011566:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 801156a:	fb12 bb03 	smlabb	fp, r2, r3, fp
 801156e:	f10e 0303 	add.w	r3, lr, #3
 8011572:	4299      	cmp	r1, r3
 8011574:	dd09      	ble.n	801158a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x976>
 8011576:	f99c 3003 	ldrsb.w	r3, [ip, #3]
 801157a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 801157e:	fb12 aa03 	smlabb	sl, r2, r3, sl
 8011582:	f8b9 200e 	ldrh.w	r2, [r9, #14]
 8011586:	fb12 bb03 	smlabb	fp, r2, r3, fp
 801158a:	9b06      	ldr	r3, [sp, #24]
 801158c:	eba3 0e0e 	sub.w	lr, r3, lr
 8011590:	eb09 098e 	add.w	r9, r9, lr, lsl #2
 8011594:	9a02      	ldr	r2, [sp, #8]
 8011596:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011598:	9b03      	ldr	r3, [sp, #12]
 801159a:	440a      	add	r2, r1
 801159c:	3301      	adds	r3, #1
 801159e:	9202      	str	r2, [sp, #8]
 80115a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80115a2:	9303      	str	r3, [sp, #12]
 80115a4:	429a      	cmp	r2, r3
 80115a6:	f47f af2f 	bne.w	8011408 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x7f4>
 80115aa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80115ac:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 80115b0:	2915      	cmp	r1, #21
 80115b2:	dd45      	ble.n	8011640 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa2c>
 80115b4:	1e8b      	subs	r3, r1, #2
 80115b6:	2201      	movs	r2, #1
 80115b8:	3901      	subs	r1, #1
 80115ba:	409a      	lsls	r2, r3
 80115bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80115be:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80115c2:	fb5a 2303 	smmla	r3, sl, r3, r2
 80115c6:	fa43 f101 	asr.w	r1, r3, r1
 80115ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80115cc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80115d0:	440b      	add	r3, r1
 80115d2:	f303 0307 	ssat	r3, #8, r3
 80115d6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80115d8:	7013      	strb	r3, [r2, #0]
 80115da:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80115dc:	f9b3 1000 	ldrsh.w	r1, [r3]
 80115e0:	2915      	cmp	r1, #21
 80115e2:	dd1b      	ble.n	801161c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa08>
 80115e4:	1e8b      	subs	r3, r1, #2
 80115e6:	2201      	movs	r2, #1
 80115e8:	3901      	subs	r1, #1
 80115ea:	409a      	lsls	r2, r3
 80115ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	fb5b 2303 	smmla	r3, fp, r3, r2
 80115f4:	fa43 f101 	asr.w	r1, r3, r1
 80115f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	440b      	add	r3, r1
 80115fe:	f303 0307 	ssat	r3, #8, r3
 8011602:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8011604:	7053      	strb	r3, [r2, #1]
 8011606:	4613      	mov	r3, r2
 8011608:	9a52      	ldr	r2, [sp, #328]	; 0x148
 801160a:	4413      	add	r3, r2
 801160c:	9325      	str	r3, [sp, #148]	; 0x94
 801160e:	e5a7      	b.n	8011160 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x54c>
 8011610:	46a4      	mov	ip, r4
 8011612:	e783      	b.n	801151c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x908>
 8011614:	4614      	mov	r4, r2
 8011616:	f04f 0e00 	mov.w	lr, #0
 801161a:	e750      	b.n	80114be <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x8aa>
 801161c:	2900      	cmp	r1, #0
 801161e:	dd2c      	ble.n	801167a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa66>
 8011620:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011622:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8011626:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	6812      	ldr	r2, [r2, #0]
 801162c:	fb5b 2b03 	smmla	fp, fp, r3, r2
 8011630:	fa4b f301 	asr.w	r3, fp, r1
 8011634:	f303 0307 	ssat	r3, #8, r3
 8011638:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801163a:	7053      	strb	r3, [r2, #1]
 801163c:	4613      	mov	r3, r2
 801163e:	e7e3      	b.n	8011608 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9f4>
 8011640:	2900      	cmp	r1, #0
 8011642:	f340 809f 	ble.w	8011784 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb70>
 8011646:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011648:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 801164c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801164e:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8011652:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8011656:	fb5a 2a03 	smmla	sl, sl, r3, r2
 801165a:	fa4a f301 	asr.w	r3, sl, r1
 801165e:	f303 0307 	ssat	r3, #8, r3
 8011662:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8011664:	7013      	strb	r3, [r2, #0]
 8011666:	e7b8      	b.n	80115da <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9c6>
 8011668:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 801166a:	9304      	str	r3, [sp, #16]
 801166c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801166e:	2b00      	cmp	r3, #0
 8011670:	f47f aebf 	bne.w	80113f2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x7de>
 8011674:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8011678:	e797      	b.n	80115aa <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x996>
 801167a:	f1c1 0101 	rsb	r1, r1, #1
 801167e:	fa0b f201 	lsl.w	r2, fp, r1
 8011682:	f302 021f 	ssat	r2, #32, r2
 8011686:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	fb52 f213 	smmulr	r2, r2, r3
 801168e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	4413      	add	r3, r2
 8011694:	f303 0307 	ssat	r3, #8, r3
 8011698:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801169a:	7053      	strb	r3, [r2, #1]
 801169c:	4613      	mov	r3, r2
 801169e:	e7b3      	b.n	8011608 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9f4>
 80116a0:	2301      	movs	r3, #1
 80116a2:	9319      	str	r3, [sp, #100]	; 0x64
 80116a4:	9b5e      	ldr	r3, [sp, #376]	; 0x178
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	f47f ab61 	bne.w	8010d6e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x15a>
 80116ac:	982f      	ldr	r0, [sp, #188]	; 0xbc
 80116ae:	9b06      	ldr	r3, [sp, #24]
 80116b0:	4601      	mov	r1, r0
 80116b2:	9c39      	ldr	r4, [sp, #228]	; 0xe4
 80116b4:	9300      	str	r3, [sp, #0]
 80116b6:	9a5d      	ldr	r2, [sp, #372]	; 0x174
 80116b8:	4421      	add	r1, r4
 80116ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116bc:	f7fe fb66 	bl	800fd8c <weights_2channels_prefetch>
 80116c0:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	f43f ab57 	beq.w	8010d76 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x162>
 80116c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	d06e      	beq.n	80117ac <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb98>
 80116ce:	2300      	movs	r3, #0
 80116d0:	985d      	ldr	r0, [sp, #372]	; 0x174
 80116d2:	9935      	ldr	r1, [sp, #212]	; 0xd4
 80116d4:	461c      	mov	r4, r3
 80116d6:	461e      	mov	r6, r3
 80116d8:	9f34      	ldr	r7, [sp, #208]	; 0xd0
 80116da:	b33f      	cbz	r7, 801172c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb18>
 80116dc:	f100 0510 	add.w	r5, r0, #16
 80116e0:	f935 2c10 	ldrsh.w	r2, [r5, #-16]
 80116e4:	3f01      	subs	r7, #1
 80116e6:	f105 0510 	add.w	r5, r5, #16
 80116ea:	eba4 0402 	sub.w	r4, r4, r2
 80116ee:	f935 2c18 	ldrsh.w	r2, [r5, #-24]
 80116f2:	eba3 0302 	sub.w	r3, r3, r2
 80116f6:	f935 2c1e 	ldrsh.w	r2, [r5, #-30]
 80116fa:	eba4 0402 	sub.w	r4, r4, r2
 80116fe:	f935 2c16 	ldrsh.w	r2, [r5, #-22]
 8011702:	eba3 0302 	sub.w	r3, r3, r2
 8011706:	f935 2c1c 	ldrsh.w	r2, [r5, #-28]
 801170a:	eba4 0402 	sub.w	r4, r4, r2
 801170e:	f935 2c14 	ldrsh.w	r2, [r5, #-20]
 8011712:	eba3 0302 	sub.w	r3, r3, r2
 8011716:	f935 2c1a 	ldrsh.w	r2, [r5, #-26]
 801171a:	eba4 0402 	sub.w	r4, r4, r2
 801171e:	f935 2c12 	ldrsh.w	r2, [r5, #-18]
 8011722:	eba3 0302 	sub.w	r3, r3, r2
 8011726:	d1db      	bne.n	80116e0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xacc>
 8011728:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 801172a:	4410      	add	r0, r2
 801172c:	b1d9      	cbz	r1, 8011766 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb52>
 801172e:	f9b0 2000 	ldrsh.w	r2, [r0]
 8011732:	2901      	cmp	r1, #1
 8011734:	eba4 0402 	sub.w	r4, r4, r2
 8011738:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 801173c:	eba3 0302 	sub.w	r3, r3, r2
 8011740:	d00f      	beq.n	8011762 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb4e>
 8011742:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8011746:	2902      	cmp	r1, #2
 8011748:	eba4 0402 	sub.w	r4, r4, r2
 801174c:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
 8011750:	eba3 0302 	sub.w	r3, r3, r2
 8011754:	d005      	beq.n	8011762 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb4e>
 8011756:	f9b0 2008 	ldrsh.w	r2, [r0, #8]
 801175a:	1aa4      	subs	r4, r4, r2
 801175c:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
 8011760:	1a9b      	subs	r3, r3, r2
 8011762:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 8011764:	4410      	add	r0, r2
 8011766:	3601      	adds	r6, #1
 8011768:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801176a:	42b2      	cmp	r2, r6
 801176c:	d1b4      	bne.n	80116d8 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xac4>
 801176e:	9a5b      	ldr	r2, [sp, #364]	; 0x16c
 8011770:	fb02 f404 	mul.w	r4, r2, r4
 8011774:	fb02 f303 	mul.w	r3, r2, r3
 8011778:	f7ff bafe 	b.w	8010d78 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x164>
 801177c:	2301      	movs	r3, #1
 801177e:	9318      	str	r3, [sp, #96]	; 0x60
 8011780:	f7ff bae7 	b.w	8010d52 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x13e>
 8011784:	f1c1 0101 	rsb	r1, r1, #1
 8011788:	fa0a f201 	lsl.w	r2, sl, r1
 801178c:	f302 021f 	ssat	r2, #32, r2
 8011790:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8011792:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8011796:	fb52 f213 	smmulr	r2, r2, r3
 801179a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801179c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80117a0:	4413      	add	r3, r2
 80117a2:	f303 0307 	ssat	r3, #8, r3
 80117a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80117a8:	7013      	strb	r3, [r2, #0]
 80117aa:	e716      	b.n	80115da <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9c6>
 80117ac:	461c      	mov	r4, r3
 80117ae:	f7ff bae3 	b.w	8010d78 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x164>
 80117b2:	2800      	cmp	r0, #0
 80117b4:	dd0c      	ble.n	80117d0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xbbc>
 80117b6:	0049      	lsls	r1, r1, #1
 80117b8:	f8da 3000 	ldr.w	r3, [sl]
 80117bc:	f8d9 2000 	ldr.w	r2, [r9]
 80117c0:	fb51 2303 	smmla	r3, r1, r3, r2
 80117c4:	4103      	asrs	r3, r0
 80117c6:	f303 0307 	ssat	r3, #8, r3
 80117ca:	f888 3000 	strb.w	r3, [r8]
 80117ce:	e572      	b.n	80112b6 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6a2>
 80117d0:	f1c0 0201 	rsb	r2, r0, #1
 80117d4:	fa01 f202 	lsl.w	r2, r1, r2
 80117d8:	f302 021f 	ssat	r2, #32, r2
 80117dc:	f8da 3000 	ldr.w	r3, [sl]
 80117e0:	fb52 f213 	smmulr	r2, r2, r3
 80117e4:	f8d9 3000 	ldr.w	r3, [r9]
 80117e8:	4413      	add	r3, r2
 80117ea:	f303 0307 	ssat	r3, #8, r3
 80117ee:	f888 3000 	strb.w	r3, [r8]
 80117f2:	e560      	b.n	80112b6 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6a2>

080117f4 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t>:
 80117f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117f8:	b0cd      	sub	sp, #308	; 0x134
 80117fa:	469c      	mov	ip, r3
 80117fc:	4688      	mov	r8, r1
 80117fe:	4696      	mov	lr, r2
 8011800:	931d      	str	r3, [sp, #116]	; 0x74
 8011802:	f8bd 317c 	ldrh.w	r3, [sp, #380]	; 0x17c
 8011806:	f8bd 5188 	ldrh.w	r5, [sp, #392]	; 0x188
 801180a:	9021      	str	r0, [sp, #132]	; 0x84
 801180c:	9325      	str	r3, [sp, #148]	; 0x94
 801180e:	f8bd 0184 	ldrh.w	r0, [sp, #388]	; 0x184
 8011812:	9b59      	ldr	r3, [sp, #356]	; 0x164
 8011814:	912f      	str	r1, [sp, #188]	; 0xbc
 8011816:	900a      	str	r0, [sp, #40]	; 0x28
 8011818:	fb03 f100 	mul.w	r1, r3, r0
 801181c:	f8bd 7168 	ldrh.w	r7, [sp, #360]	; 0x168
 8011820:	fb05 f000 	mul.w	r0, r5, r0
 8011824:	9249      	str	r2, [sp, #292]	; 0x124
 8011826:	ee07 0a90 	vmov	s15, r0
 801182a:	9858      	ldr	r0, [sp, #352]	; 0x160
 801182c:	f8bd 216c 	ldrh.w	r2, [sp, #364]	; 0x16c
 8011830:	9516      	str	r5, [sp, #88]	; 0x58
 8011832:	974a      	str	r7, [sp, #296]	; 0x128
 8011834:	9239      	str	r2, [sp, #228]	; 0xe4
 8011836:	e9dd 4665 	ldrd	r4, r6, [sp, #404]	; 0x194
 801183a:	2e00      	cmp	r6, #0
 801183c:	bf18      	it	ne
 801183e:	4634      	movne	r4, r6
 8011840:	f8bd 6174 	ldrh.w	r6, [sp, #372]	; 0x174
 8011844:	2801      	cmp	r0, #1
 8011846:	9465      	str	r4, [sp, #404]	; 0x194
 8011848:	f8bd 4170 	ldrh.w	r4, [sp, #368]	; 0x170
 801184c:	963b      	str	r6, [sp, #236]	; 0xec
 801184e:	943a      	str	r4, [sp, #232]	; 0xe8
 8011850:	f8bd 6180 	ldrh.w	r6, [sp, #384]	; 0x180
 8011854:	f8bd 4178 	ldrh.w	r4, [sp, #376]	; 0x178
 8011858:	964b      	str	r6, [sp, #300]	; 0x12c
 801185a:	9430      	str	r4, [sp, #192]	; 0xc0
 801185c:	f340 82c7 	ble.w	8011dee <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x5fa>
 8011860:	1e83      	subs	r3, r0, #2
 8011862:	fb01 f505 	mul.w	r5, r1, r5
 8011866:	1ea2      	subs	r2, r4, #2
 8011868:	085b      	lsrs	r3, r3, #1
 801186a:	9531      	str	r5, [sp, #196]	; 0xc4
 801186c:	9d58      	ldr	r5, [sp, #352]	; 0x160
 801186e:	0852      	lsrs	r2, r2, #1
 8011870:	1c58      	adds	r0, r3, #1
 8011872:	9b59      	ldr	r3, [sp, #356]	; 0x164
 8011874:	9038      	str	r0, [sp, #224]	; 0xe0
 8011876:	3b10      	subs	r3, #16
 8011878:	9859      	ldr	r0, [sp, #356]	; 0x164
 801187a:	9347      	str	r3, [sp, #284]	; 0x11c
 801187c:	091b      	lsrs	r3, r3, #4
 801187e:	fb00 f007 	mul.w	r0, r0, r7
 8011882:	108f      	asrs	r7, r1, #2
 8011884:	f001 0103 	and.w	r1, r1, #3
 8011888:	3301      	adds	r3, #1
 801188a:	9008      	str	r0, [sp, #32]
 801188c:	9134      	str	r1, [sp, #208]	; 0xd0
 801188e:	0069      	lsls	r1, r5, #1
 8011890:	9741      	str	r7, [sp, #260]	; 0x104
 8011892:	460d      	mov	r5, r1
 8011894:	9146      	str	r1, [sp, #280]	; 0x118
 8011896:	fb02 f100 	mul.w	r1, r2, r0
 801189a:	fb02 5505 	mla	r5, r2, r5, r5
 801189e:	9545      	str	r5, [sp, #276]	; 0x114
 80118a0:	004d      	lsls	r5, r1, #1
 80118a2:	9544      	str	r5, [sp, #272]	; 0x110
 80118a4:	f06f 0503 	mvn.w	r5, #3
 80118a8:	1a2d      	subs	r5, r5, r0
 80118aa:	9513      	str	r5, [sp, #76]	; 0x4c
 80118ac:	1f05      	subs	r5, r0, #4
 80118ae:	9510      	str	r5, [sp, #64]	; 0x40
 80118b0:	1e65      	subs	r5, r4, #1
 80118b2:	9535      	str	r5, [sp, #212]	; 0xd4
 80118b4:	9d59      	ldr	r5, [sp, #356]	; 0x164
 80118b6:	3d0f      	subs	r5, #15
 80118b8:	950c      	str	r5, [sp, #48]	; 0x30
 80118ba:	f004 0501 	and.w	r5, r4, #1
 80118be:	953e      	str	r5, [sp, #248]	; 0xf8
 80118c0:	0045      	lsls	r5, r0, #1
 80118c2:	9537      	str	r5, [sp, #220]	; 0xdc
 80118c4:	9d31      	ldr	r5, [sp, #196]	; 0xc4
 80118c6:	0068      	lsls	r0, r5, #1
 80118c8:	00ad      	lsls	r5, r5, #2
 80118ca:	9036      	str	r0, [sp, #216]	; 0xd8
 80118cc:	953f      	str	r5, [sp, #252]	; 0xfc
 80118ce:	9d57      	ldr	r5, [sp, #348]	; 0x15c
 80118d0:	9838      	ldr	r0, [sp, #224]	; 0xe0
 80118d2:	3502      	adds	r5, #2
 80118d4:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 80118d8:	9520      	str	r5, [sp, #128]	; 0x80
 80118da:	9d56      	ldr	r5, [sp, #344]	; 0x158
 80118dc:	9048      	str	r0, [sp, #288]	; 0x120
 80118de:	0138      	lsls	r0, r7, #4
 80118e0:	3504      	adds	r5, #4
 80118e2:	9042      	str	r0, [sp, #264]	; 0x108
 80118e4:	9519      	str	r5, [sp, #100]	; 0x64
 80118e6:	9d64      	ldr	r5, [sp, #400]	; 0x190
 80118e8:	3504      	adds	r5, #4
 80118ea:	951a      	str	r5, [sp, #104]	; 0x68
 80118ec:	4675      	mov	r5, lr
 80118ee:	3504      	adds	r5, #4
 80118f0:	952e      	str	r5, [sp, #184]	; 0xb8
 80118f2:	9934      	ldr	r1, [sp, #208]	; 0xd0
 80118f4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 80118f6:	0088      	lsls	r0, r1, #2
 80118f8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80118fa:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
 80118fe:	9043      	str	r0, [sp, #268]	; 0x10c
 8011900:	fb06 f002 	mul.w	r0, r6, r2
 8011904:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 8011906:	fb06 f202 	mul.w	r2, r6, r2
 801190a:	9040      	str	r0, [sp, #256]	; 0x100
 801190c:	9217      	str	r2, [sp, #92]	; 0x5c
 801190e:	9a59      	ldr	r2, [sp, #356]	; 0x164
 8011910:	fb02 f204 	mul.w	r2, r2, r4
 8011914:	920d      	str	r2, [sp, #52]	; 0x34
 8011916:	011a      	lsls	r2, r3, #4
 8011918:	019b      	lsls	r3, r3, #6
 801191a:	920e      	str	r2, [sp, #56]	; 0x38
 801191c:	930f      	str	r3, [sp, #60]	; 0x3c
 801191e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8011920:	f932 3c02 	ldrsh.w	r3, [r2, #-2]
 8011924:	f9b2 2000 	ldrsh.w	r2, [r2]
 8011928:	2b15      	cmp	r3, #21
 801192a:	9324      	str	r3, [sp, #144]	; 0x90
 801192c:	921f      	str	r2, [sp, #124]	; 0x7c
 801192e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8011930:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8011934:	6812      	ldr	r2, [r2, #0]
 8011936:	9129      	str	r1, [sp, #164]	; 0xa4
 8011938:	922a      	str	r2, [sp, #168]	; 0xa8
 801193a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801193c:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8011940:	6812      	ldr	r2, [r2, #0]
 8011942:	912b      	str	r1, [sp, #172]	; 0xac
 8011944:	922c      	str	r2, [sp, #176]	; 0xb0
 8011946:	f300 8549 	bgt.w	80123dc <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xbe8>
 801194a:	2b00      	cmp	r3, #0
 801194c:	bfcc      	ite	gt
 801194e:	2300      	movgt	r3, #0
 8011950:	2301      	movle	r3, #1
 8011952:	425b      	negs	r3, r3
 8011954:	9327      	str	r3, [sp, #156]	; 0x9c
 8011956:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011958:	2b15      	cmp	r3, #21
 801195a:	f300 853b 	bgt.w	80123d4 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xbe0>
 801195e:	2b00      	cmp	r3, #0
 8011960:	bfcc      	ite	gt
 8011962:	2300      	movgt	r3, #0
 8011964:	2301      	movle	r3, #1
 8011966:	425b      	negs	r3, r3
 8011968:	9328      	str	r3, [sp, #160]	; 0xa0
 801196a:	9b66      	ldr	r3, [sp, #408]	; 0x198
 801196c:	2b00      	cmp	r3, #0
 801196e:	f000 84c7 	beq.w	8012300 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xb0c>
 8011972:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8011974:	2b00      	cmp	r3, #0
 8011976:	f040 84d2 	bne.w	801231e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xb2a>
 801197a:	461c      	mov	r4, r3
 801197c:	992e      	ldr	r1, [sp, #184]	; 0xb8
 801197e:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8011982:	18a2      	adds	r2, r4, r2
 8011984:	9222      	str	r2, [sp, #136]	; 0x88
 8011986:	680a      	ldr	r2, [r1, #0]
 8011988:	4413      	add	r3, r2
 801198a:	9323      	str	r3, [sp, #140]	; 0x8c
 801198c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801198e:	2b00      	cmp	r3, #0
 8011990:	f000 8209 	beq.w	8011da6 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x5b2>
 8011994:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8011996:	2301      	movs	r3, #1
 8011998:	3a02      	subs	r2, #2
 801199a:	fa03 f202 	lsl.w	r2, r3, r2
 801199e:	923c      	str	r2, [sp, #240]	; 0xf0
 80119a0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80119a2:	3a02      	subs	r2, #2
 80119a4:	4093      	lsls	r3, r2
 80119a6:	2200      	movs	r2, #0
 80119a8:	933d      	str	r3, [sp, #244]	; 0xf4
 80119aa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80119ac:	921e      	str	r2, [sp, #120]	; 0x78
 80119ae:	f023 030f 	bic.w	r3, r3, #15
 80119b2:	9232      	str	r2, [sp, #200]	; 0xc8
 80119b4:	3314      	adds	r3, #20
 80119b6:	9312      	str	r3, [sp, #72]	; 0x48
 80119b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119ba:	9305      	str	r3, [sp, #20]
 80119bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80119be:	9318      	str	r3, [sp, #96]	; 0x60
 80119c0:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	f340 81e0 	ble.w	8011d88 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x594>
 80119c8:	9b58      	ldr	r3, [sp, #352]	; 0x160
 80119ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80119cc:	3301      	adds	r3, #1
 80119ce:	18d3      	adds	r3, r2, r3
 80119d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80119d2:	1c53      	adds	r3, r2, #1
 80119d4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80119d6:	931c      	str	r3, [sp, #112]	; 0x70
 80119d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80119da:	4413      	add	r3, r2
 80119dc:	9326      	str	r3, [sp, #152]	; 0x98
 80119de:	2300      	movs	r3, #0
 80119e0:	9333      	str	r3, [sp, #204]	; 0xcc
 80119e2:	9b59      	ldr	r3, [sp, #356]	; 0x164
 80119e4:	3b04      	subs	r3, #4
 80119e6:	9311      	str	r3, [sp, #68]	; 0x44
 80119e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	f000 8312 	beq.w	8012014 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x820>
 80119f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80119f2:	9a08      	ldr	r2, [sp, #32]
 80119f4:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 80119f6:	4413      	add	r3, r2
 80119f8:	f8dd e088 	ldr.w	lr, [sp, #136]	; 0x88
 80119fc:	462c      	mov	r4, r5
 80119fe:	462f      	mov	r7, r5
 8011a00:	9314      	str	r3, [sp, #80]	; 0x50
 8011a02:	4675      	mov	r5, lr
 8011a04:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8011a06:	46a1      	mov	r9, r4
 8011a08:	9304      	str	r3, [sp, #16]
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	9315      	str	r3, [sp, #84]	; 0x54
 8011a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	f000 815c 	beq.w	8011cce <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x4da>
 8011a16:	9b59      	ldr	r3, [sp, #356]	; 0x164
 8011a18:	3b03      	subs	r3, #3
 8011a1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8011a1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011a1e:	9305      	str	r3, [sp, #20]
 8011a20:	2300      	movs	r3, #0
 8011a22:	9306      	str	r3, [sp, #24]
 8011a24:	9a08      	ldr	r2, [sp, #32]
 8011a26:	9b05      	ldr	r3, [sp, #20]
 8011a28:	1a9e      	subs	r6, r3, r2
 8011a2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a2c:	2a00      	cmp	r2, #0
 8011a2e:	f340 828e 	ble.w	8011f4e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x75a>
 8011a32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011a34:	1d18      	adds	r0, r3, #4
 8011a36:	9904      	ldr	r1, [sp, #16]
 8011a38:	18d3      	adds	r3, r2, r3
 8011a3a:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
 8011a3e:	9607      	str	r6, [sp, #28]
 8011a40:	9303      	str	r3, [sp, #12]
 8011a42:	f85b 4000 	ldr.w	r4, [fp, r0]
 8011a46:	eb0b 0600 	add.w	r6, fp, r0
 8011a4a:	fa2f f284 	sxtb16	r2, r4
 8011a4e:	680b      	ldr	r3, [r1, #0]
 8011a50:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8011a54:	f8d1 a008 	ldr.w	sl, [r1, #8]
 8011a58:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8011a5c:	fa2f f494 	sxtb16	r4, r4, ror #8
 8011a60:	fb22 ee03 	smlad	lr, r2, r3, lr
 8011a64:	fb24 ee08 	smlad	lr, r4, r8, lr
 8011a68:	fb22 720a 	smlad	r2, r2, sl, r7
 8011a6c:	fb24 220c 	smlad	r2, r4, ip, r2
 8011a70:	f850 4c04 	ldr.w	r4, [r0, #-4]
 8011a74:	fa2f f784 	sxtb16	r7, r4
 8011a78:	fa2f f494 	sxtb16	r4, r4, ror #8
 8011a7c:	fb27 5303 	smlad	r3, r7, r3, r5
 8011a80:	fb27 990a 	smlad	r9, r7, sl, r9
 8011a84:	fb24 3308 	smlad	r3, r4, r8, r3
 8011a88:	f8d1 8010 	ldr.w	r8, [r1, #16]
 8011a8c:	694f      	ldr	r7, [r1, #20]
 8011a8e:	fb24 9c0c 	smlad	ip, r4, ip, r9
 8011a92:	6875      	ldr	r5, [r6, #4]
 8011a94:	f8d1 a018 	ldr.w	sl, [r1, #24]
 8011a98:	fa2f f485 	sxtb16	r4, r5
 8011a9c:	f8d1 901c 	ldr.w	r9, [r1, #28]
 8011aa0:	fa2f f595 	sxtb16	r5, r5, ror #8
 8011aa4:	fb24 ee08 	smlad	lr, r4, r8, lr
 8011aa8:	fb25 ee07 	smlad	lr, r5, r7, lr
 8011aac:	fb24 240a 	smlad	r4, r4, sl, r2
 8011ab0:	fb25 4409 	smlad	r4, r5, r9, r4
 8011ab4:	6802      	ldr	r2, [r0, #0]
 8011ab6:	fa2f f582 	sxtb16	r5, r2
 8011aba:	fa2f f292 	sxtb16	r2, r2, ror #8
 8011abe:	fb25 3808 	smlad	r8, r5, r8, r3
 8011ac2:	fb25 cc0a 	smlad	ip, r5, sl, ip
 8011ac6:	fb22 8707 	smlad	r7, r2, r7, r8
 8011aca:	6a0b      	ldr	r3, [r1, #32]
 8011acc:	f8d1 8024 	ldr.w	r8, [r1, #36]	; 0x24
 8011ad0:	fb22 c909 	smlad	r9, r2, r9, ip
 8011ad4:	f8d6 c008 	ldr.w	ip, [r6, #8]
 8011ad8:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8011ada:	fa2f f58c 	sxtb16	r5, ip
 8011ade:	f8d1 a02c 	ldr.w	sl, [r1, #44]	; 0x2c
 8011ae2:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 8011ae6:	fb25 ee03 	smlad	lr, r5, r3, lr
 8011aea:	fb2c ee08 	smlad	lr, ip, r8, lr
 8011aee:	fb25 4502 	smlad	r5, r5, r2, r4
 8011af2:	fb2c 5c0a 	smlad	ip, ip, sl, r5
 8011af6:	6844      	ldr	r4, [r0, #4]
 8011af8:	fa2f f584 	sxtb16	r5, r4
 8011afc:	fa2f f494 	sxtb16	r4, r4, ror #8
 8011b00:	fb25 7703 	smlad	r7, r5, r3, r7
 8011b04:	fb25 9902 	smlad	r9, r5, r2, r9
 8011b08:	fb24 7808 	smlad	r8, r4, r8, r7
 8011b0c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8011b0e:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8011b10:	fb24 9a0a 	smlad	sl, r4, sl, r9
 8011b14:	68f7      	ldr	r7, [r6, #12]
 8011b16:	3140      	adds	r1, #64	; 0x40
 8011b18:	fa2f f487 	sxtb16	r4, r7
 8011b1c:	f851 2c08 	ldr.w	r2, [r1, #-8]
 8011b20:	f851 6c04 	ldr.w	r6, [r1, #-4]
 8011b24:	fa2f f797 	sxtb16	r7, r7, ror #8
 8011b28:	fb24 ee03 	smlad	lr, r4, r3, lr
 8011b2c:	fb27 ee05 	smlad	lr, r7, r5, lr
 8011b30:	fb24 cc02 	smlad	ip, r4, r2, ip
 8011b34:	fb27 c706 	smlad	r7, r7, r6, ip
 8011b38:	f8d0 9008 	ldr.w	r9, [r0, #8]
 8011b3c:	fa2f f489 	sxtb16	r4, r9
 8011b40:	fa2f f999 	sxtb16	r9, r9, ror #8
 8011b44:	fb24 8803 	smlad	r8, r4, r3, r8
 8011b48:	fb24 aa02 	smlad	sl, r4, r2, sl
 8011b4c:	fb29 8505 	smlad	r5, r9, r5, r8
 8011b50:	fb29 a906 	smlad	r9, r9, r6, sl
 8011b54:	3010      	adds	r0, #16
 8011b56:	9b03      	ldr	r3, [sp, #12]
 8011b58:	4283      	cmp	r3, r0
 8011b5a:	f47f af72 	bne.w	8011a42 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x24e>
 8011b5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011b60:	9a04      	ldr	r2, [sp, #16]
 8011b62:	9e07      	ldr	r6, [sp, #28]
 8011b64:	469b      	mov	fp, r3
 8011b66:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011b68:	441e      	add	r6, r3
 8011b6a:	440a      	add	r2, r1
 8011b6c:	9204      	str	r2, [sp, #16]
 8011b6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b70:	459b      	cmp	fp, r3
 8011b72:	f280 81ea 	bge.w	8011f4a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x756>
 8011b76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011b78:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8011b7c:	eba3 030b 	sub.w	r3, r3, fp
 8011b80:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 8011b84:	089b      	lsrs	r3, r3, #2
 8011b86:	461a      	mov	r2, r3
 8011b88:	9307      	str	r3, [sp, #28]
 8011b8a:	9b04      	ldr	r3, [sp, #16]
 8011b8c:	3201      	adds	r2, #1
 8011b8e:	eb06 0a82 	add.w	sl, r6, r2, lsl #2
 8011b92:	9203      	str	r2, [sp, #12]
 8011b94:	f856 2b04 	ldr.w	r2, [r6], #4
 8011b98:	3310      	adds	r3, #16
 8011b9a:	fa2f f182 	sxtb16	r1, r2
 8011b9e:	f853 8c10 	ldr.w	r8, [r3, #-16]
 8011ba2:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 8011ba6:	f853 cc08 	ldr.w	ip, [r3, #-8]
 8011baa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011bae:	fa2f f292 	sxtb16	r2, r2, ror #8
 8011bb2:	fb21 ee08 	smlad	lr, r1, r8, lr
 8011bb6:	fb22 ee04 	smlad	lr, r2, r4, lr
 8011bba:	fb21 770c 	smlad	r7, r1, ip, r7
 8011bbe:	fb22 7700 	smlad	r7, r2, r0, r7
 8011bc2:	f856 200b 	ldr.w	r2, [r6, fp]
 8011bc6:	fa2f f182 	sxtb16	r1, r2
 8011bca:	fa2f f292 	sxtb16	r2, r2, ror #8
 8011bce:	fb21 5508 	smlad	r5, r1, r8, r5
 8011bd2:	fb21 990c 	smlad	r9, r1, ip, r9
 8011bd6:	fb22 5504 	smlad	r5, r2, r4, r5
 8011bda:	fb22 9900 	smlad	r9, r2, r0, r9
 8011bde:	45b2      	cmp	sl, r6
 8011be0:	d1d8      	bne.n	8011b94 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x3a0>
 8011be2:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011be6:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8011bea:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8011bee:	9a07      	ldr	r2, [sp, #28]
 8011bf0:	9304      	str	r3, [sp, #16]
 8011bf2:	f10b 0304 	add.w	r3, fp, #4
 8011bf6:	eb03 0b82 	add.w	fp, r3, r2, lsl #2
 8011bfa:	9b59      	ldr	r3, [sp, #356]	; 0x164
 8011bfc:	455b      	cmp	r3, fp
 8011bfe:	dd5b      	ble.n	8011cb8 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x4c4>
 8011c00:	9804      	ldr	r0, [sp, #16]
 8011c02:	f99a 3000 	ldrsb.w	r3, [sl]
 8011c06:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8011c0a:	f9b0 1000 	ldrsh.w	r1, [r0]
 8011c0e:	9c08      	ldr	r4, [sp, #32]
 8011c10:	fb12 7703 	smlabb	r7, r2, r3, r7
 8011c14:	fb11 ee03 	smlabb	lr, r1, r3, lr
 8011c18:	f91a 3004 	ldrsb.w	r3, [sl, r4]
 8011c1c:	fb12 9903 	smlabb	r9, r2, r3, r9
 8011c20:	9a59      	ldr	r2, [sp, #356]	; 0x164
 8011c22:	fb11 5503 	smlabb	r5, r1, r3, r5
 8011c26:	f10b 0301 	add.w	r3, fp, #1
 8011c2a:	4293      	cmp	r3, r2
 8011c2c:	da3d      	bge.n	8011caa <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x4b6>
 8011c2e:	eb0a 0304 	add.w	r3, sl, r4
 8011c32:	f9b0 1004 	ldrsh.w	r1, [r0, #4]
 8011c36:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
 8011c3a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8011c3e:	fb11 5503 	smlabb	r5, r1, r3, r5
 8011c42:	fb12 9903 	smlabb	r9, r2, r3, r9
 8011c46:	f99a 3001 	ldrsb.w	r3, [sl, #1]
 8011c4a:	fb11 ee03 	smlabb	lr, r1, r3, lr
 8011c4e:	9959      	ldr	r1, [sp, #356]	; 0x164
 8011c50:	fb12 7703 	smlabb	r7, r2, r3, r7
 8011c54:	f10b 0302 	add.w	r3, fp, #2
 8011c58:	f10a 0202 	add.w	r2, sl, #2
 8011c5c:	428b      	cmp	r3, r1
 8011c5e:	da24      	bge.n	8011caa <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x4b6>
 8011c60:	5713      	ldrsb	r3, [r2, r4]
 8011c62:	f9b0 1008 	ldrsh.w	r1, [r0, #8]
 8011c66:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
 8011c6a:	fb11 5503 	smlabb	r5, r1, r3, r5
 8011c6e:	fb12 9903 	smlabb	r9, r2, r3, r9
 8011c72:	f99a 3002 	ldrsb.w	r3, [sl, #2]
 8011c76:	fb11 ee03 	smlabb	lr, r1, r3, lr
 8011c7a:	9959      	ldr	r1, [sp, #356]	; 0x164
 8011c7c:	fb12 7703 	smlabb	r7, r2, r3, r7
 8011c80:	f10b 0303 	add.w	r3, fp, #3
 8011c84:	f10a 0203 	add.w	r2, sl, #3
 8011c88:	428b      	cmp	r3, r1
 8011c8a:	da0e      	bge.n	8011caa <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x4b6>
 8011c8c:	5713      	ldrsb	r3, [r2, r4]
 8011c8e:	f99a 1003 	ldrsb.w	r1, [sl, #3]
 8011c92:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 8011c96:	fb12 ee01 	smlabb	lr, r2, r1, lr
 8011c9a:	fb12 5503 	smlabb	r5, r2, r3, r5
 8011c9e:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8011ca2:	fb12 7701 	smlabb	r7, r2, r1, r7
 8011ca6:	fb12 9903 	smlabb	r9, r2, r3, r9
 8011caa:	9b59      	ldr	r3, [sp, #356]	; 0x164
 8011cac:	9a04      	ldr	r2, [sp, #16]
 8011cae:	eba3 030b 	sub.w	r3, r3, fp
 8011cb2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011cb6:	9304      	str	r3, [sp, #16]
 8011cb8:	9a05      	ldr	r2, [sp, #20]
 8011cba:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011cbc:	9b06      	ldr	r3, [sp, #24]
 8011cbe:	440a      	add	r2, r1
 8011cc0:	3301      	adds	r3, #1
 8011cc2:	9205      	str	r2, [sp, #20]
 8011cc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011cc6:	9306      	str	r3, [sp, #24]
 8011cc8:	429a      	cmp	r2, r3
 8011cca:	f47f aeab 	bne.w	8011a24 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x230>
 8011cce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011cd0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8011cd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011cd4:	440a      	add	r2, r1
 8011cd6:	3301      	adds	r3, #1
 8011cd8:	9214      	str	r2, [sp, #80]	; 0x50
 8011cda:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011cdc:	9315      	str	r3, [sp, #84]	; 0x54
 8011cde:	429a      	cmp	r2, r3
 8011ce0:	f47f ae95 	bne.w	8011a0e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x21a>
 8011ce4:	46ab      	mov	fp, r5
 8011ce6:	464c      	mov	r4, r9
 8011ce8:	463d      	mov	r5, r7
 8011cea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	f040 814c 	bne.w	8011f8a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x796>
 8011cf2:	992b      	ldr	r1, [sp, #172]	; 0xac
 8011cf4:	ea4f 024e 	mov.w	r2, lr, lsl #1
 8011cf8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8011cfa:	ea4f 0a4b 	mov.w	sl, fp, lsl #1
 8011cfe:	fb52 1203 	smmla	r2, r2, r3, r1
 8011d02:	fb5a 1a03 	smmla	sl, sl, r3, r1
 8011d06:	9924      	ldr	r1, [sp, #144]	; 0x90
 8011d08:	410a      	asrs	r2, r1
 8011d0a:	f302 0307 	ssat	r3, #8, r2
 8011d0e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8011d10:	fa4a fa01 	asr.w	sl, sl, r1
 8011d14:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011d18:	f30a 0307 	ssat	r3, #8, sl
 8011d1c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011d1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011d22:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	f040 8115 	bne.w	8011f54 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x760>
 8011d2a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8011d2c:	006f      	lsls	r7, r5, #1
 8011d2e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8011d30:	0060      	lsls	r0, r4, #1
 8011d32:	fb57 2703 	smmla	r7, r7, r3, r2
 8011d36:	fb50 2003 	smmla	r0, r0, r3, r2
 8011d3a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8011d3c:	4117      	asrs	r7, r2
 8011d3e:	f307 0307 	ssat	r3, #8, r7
 8011d42:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011d44:	4110      	asrs	r0, r2
 8011d46:	700b      	strb	r3, [r1, #0]
 8011d48:	f300 0307 	ssat	r3, #8, r0
 8011d4c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011d4e:	7013      	strb	r3, [r2, #0]
 8011d50:	460a      	mov	r2, r1
 8011d52:	9946      	ldr	r1, [sp, #280]	; 0x118
 8011d54:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8011d56:	440a      	add	r2, r1
 8011d58:	3302      	adds	r3, #2
 8011d5a:	921c      	str	r2, [sp, #112]	; 0x70
 8011d5c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011d5e:	9333      	str	r3, [sp, #204]	; 0xcc
 8011d60:	440a      	add	r2, r1
 8011d62:	9937      	ldr	r1, [sp, #220]	; 0xdc
 8011d64:	921b      	str	r2, [sp, #108]	; 0x6c
 8011d66:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011d68:	440a      	add	r2, r1
 8011d6a:	9226      	str	r2, [sp, #152]	; 0x98
 8011d6c:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 8011d6e:	4293      	cmp	r3, r2
 8011d70:	f6ff ae3a 	blt.w	80119e8 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x1f4>
 8011d74:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011d76:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8011d78:	4413      	add	r3, r2
 8011d7a:	9a44      	ldr	r2, [sp, #272]	; 0x110
 8011d7c:	9318      	str	r3, [sp, #96]	; 0x60
 8011d7e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8011d80:	4413      	add	r3, r2
 8011d82:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011d84:	18d3      	adds	r3, r2, r3
 8011d86:	9305      	str	r3, [sp, #20]
 8011d88:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	f040 8148 	bne.w	8012020 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x82c>
 8011d90:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8011d92:	9940      	ldr	r1, [sp, #256]	; 0x100
 8011d94:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8011d96:	440a      	add	r2, r1
 8011d98:	3301      	adds	r3, #1
 8011d9a:	921e      	str	r2, [sp, #120]	; 0x78
 8011d9c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8011d9e:	9332      	str	r3, [sp, #200]	; 0xc8
 8011da0:	429a      	cmp	r2, r3
 8011da2:	f47f ae0d 	bne.w	80119c0 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x1cc>
 8011da6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8011da8:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8011daa:	4413      	add	r3, r2
 8011dac:	932d      	str	r3, [sp, #180]	; 0xb4
 8011dae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011db0:	3302      	adds	r3, #2
 8011db2:	931d      	str	r3, [sp, #116]	; 0x74
 8011db4:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8011db6:	b11b      	cbz	r3, 8011dc0 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x5cc>
 8011db8:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8011dba:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 8011dbc:	4413      	add	r3, r2
 8011dbe:	9365      	str	r3, [sp, #404]	; 0x194
 8011dc0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8011dc2:	9a48      	ldr	r2, [sp, #288]	; 0x120
 8011dc4:	3304      	adds	r3, #4
 8011dc6:	9320      	str	r3, [sp, #128]	; 0x80
 8011dc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011dca:	3308      	adds	r3, #8
 8011dcc:	9319      	str	r3, [sp, #100]	; 0x64
 8011dce:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8011dd0:	3308      	adds	r3, #8
 8011dd2:	931a      	str	r3, [sp, #104]	; 0x68
 8011dd4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8011dd6:	3308      	adds	r3, #8
 8011dd8:	932e      	str	r3, [sp, #184]	; 0xb8
 8011dda:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011ddc:	4293      	cmp	r3, r2
 8011dde:	f47f ad9e 	bne.w	801191e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x12a>
 8011de2:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8011de4:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8011de6:	9938      	ldr	r1, [sp, #224]	; 0xe0
 8011de8:	fb01 3302 	mla	r3, r1, r2, r3
 8011dec:	932f      	str	r3, [sp, #188]	; 0xbc
 8011dee:	9b58      	ldr	r3, [sp, #352]	; 0x160
 8011df0:	07db      	lsls	r3, r3, #31
 8011df2:	f140 80a6 	bpl.w	8011f42 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x74e>
 8011df6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	f000 80a2 	beq.w	8011f42 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x74e>
 8011dfe:	9b58      	ldr	r3, [sp, #352]	; 0x160
 8011e00:	f06f 4b40 	mvn.w	fp, #3221225472	; 0xc0000000
 8011e04:	9a58      	ldr	r2, [sp, #352]	; 0x160
 8011e06:	449b      	add	fp, r3
 8011e08:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8011e0a:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 8011e0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8011e10:	9b56      	ldr	r3, [sp, #344]	; 0x158
 8011e12:	eb03 088b 	add.w	r8, r3, fp, lsl #2
 8011e16:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8011e18:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
 8011e1c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8011e20:	4413      	add	r3, r2
 8011e22:	9a57      	ldr	r2, [sp, #348]	; 0x15c
 8011e24:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8011e28:	930c      	str	r3, [sp, #48]	; 0x30
 8011e2a:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	f000 8088 	beq.w	8011f42 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x74e>
 8011e32:	994b      	ldr	r1, [sp, #300]	; 0x12c
 8011e34:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 8011e36:	9e63      	ldr	r6, [sp, #396]	; 0x18c
 8011e38:	fb01 f202 	mul.w	r2, r1, r2
 8011e3c:	920d      	str	r2, [sp, #52]	; 0x34
 8011e3e:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 8011e40:	fb01 f202 	mul.w	r2, r1, r2
 8011e44:	9959      	ldr	r1, [sp, #356]	; 0x164
 8011e46:	9209      	str	r2, [sp, #36]	; 0x24
 8011e48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011e4a:	440a      	add	r2, r1
 8011e4c:	9203      	str	r2, [sp, #12]
 8011e4e:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 8011e50:	fb01 f202 	mul.w	r2, r1, r2
 8011e54:	920e      	str	r2, [sp, #56]	; 0x38
 8011e56:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 8011e58:	fb01 fe02 	mul.w	lr, r1, r2
 8011e5c:	9a58      	ldr	r2, [sp, #352]	; 0x160
 8011e5e:	fb02 f303 	mul.w	r3, r2, r3
 8011e62:	46f1      	mov	r9, lr
 8011e64:	468e      	mov	lr, r1
 8011e66:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e68:	2300      	movs	r3, #0
 8011e6a:	9306      	str	r3, [sp, #24]
 8011e6c:	9b03      	ldr	r3, [sp, #12]
 8011e6e:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8011e72:	9304      	str	r3, [sp, #16]
 8011e74:	2300      	movs	r3, #0
 8011e76:	9307      	str	r3, [sp, #28]
 8011e78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e7a:	6819      	ldr	r1, [r3, #0]
 8011e7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011e7e:	b37b      	cbz	r3, 8011ee0 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x6ec>
 8011e80:	9b04      	ldr	r3, [sp, #16]
 8011e82:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8011e86:	9305      	str	r3, [sp, #20]
 8011e88:	2300      	movs	r3, #0
 8011e8a:	9f2f      	ldr	r7, [sp, #188]	; 0xbc
 8011e8c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8011e90:	9308      	str	r3, [sp, #32]
 8011e92:	f1b8 0f00 	cmp.w	r8, #0
 8011e96:	d017      	beq.n	8011ec8 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x6d4>
 8011e98:	9d05      	ldr	r5, [sp, #20]
 8011e9a:	f04f 0c00 	mov.w	ip, #0
 8011e9e:	f1be 0f00 	cmp.w	lr, #0
 8011ea2:	eba5 020e 	sub.w	r2, r5, lr
 8011ea6:	dd0a      	ble.n	8011ebe <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x6ca>
 8011ea8:	1e78      	subs	r0, r7, #1
 8011eaa:	f912 3b01 	ldrsb.w	r3, [r2], #1
 8011eae:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 8011eb2:	1b9b      	subs	r3, r3, r6
 8011eb4:	42aa      	cmp	r2, r5
 8011eb6:	fb04 1103 	mla	r1, r4, r3, r1
 8011eba:	d1f6      	bne.n	8011eaa <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x6b6>
 8011ebc:	4477      	add	r7, lr
 8011ebe:	f10c 0c01 	add.w	ip, ip, #1
 8011ec2:	444d      	add	r5, r9
 8011ec4:	45e0      	cmp	r8, ip
 8011ec6:	d1ea      	bne.n	8011e9e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x6aa>
 8011ec8:	9a05      	ldr	r2, [sp, #20]
 8011eca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011ecc:	9b08      	ldr	r3, [sp, #32]
 8011ece:	4402      	add	r2, r0
 8011ed0:	3301      	adds	r3, #1
 8011ed2:	9205      	str	r2, [sp, #20]
 8011ed4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011ed6:	9308      	str	r3, [sp, #32]
 8011ed8:	429a      	cmp	r2, r3
 8011eda:	d1da      	bne.n	8011e92 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x69e>
 8011edc:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8011ee0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ee2:	f9b3 0000 	ldrsh.w	r0, [r3]
 8011ee6:	2815      	cmp	r0, #21
 8011ee8:	f340 82a3 	ble.w	8012432 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xc3e>
 8011eec:	1e83      	subs	r3, r0, #2
 8011eee:	1e42      	subs	r2, r0, #1
 8011ef0:	2001      	movs	r0, #1
 8011ef2:	4098      	lsls	r0, r3
 8011ef4:	f8d8 3000 	ldr.w	r3, [r8]
 8011ef8:	fb51 0303 	smmla	r3, r1, r3, r0
 8011efc:	fa43 f202 	asr.w	r2, r3, r2
 8011f00:	f8db 3000 	ldr.w	r3, [fp]
 8011f04:	4413      	add	r3, r2
 8011f06:	f303 0307 	ssat	r3, #8, r3
 8011f0a:	f88a 3000 	strb.w	r3, [sl]
 8011f0e:	9a58      	ldr	r2, [sp, #352]	; 0x160
 8011f10:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011f12:	4492      	add	sl, r2
 8011f14:	9a04      	ldr	r2, [sp, #16]
 8011f16:	9b07      	ldr	r3, [sp, #28]
 8011f18:	440a      	add	r2, r1
 8011f1a:	3301      	adds	r3, #1
 8011f1c:	9204      	str	r2, [sp, #16]
 8011f1e:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8011f20:	9307      	str	r3, [sp, #28]
 8011f22:	4293      	cmp	r3, r2
 8011f24:	d1a8      	bne.n	8011e78 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x684>
 8011f26:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8011f28:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011f2a:	9b06      	ldr	r3, [sp, #24]
 8011f2c:	440a      	add	r2, r1
 8011f2e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011f30:	3301      	adds	r3, #1
 8011f32:	921d      	str	r2, [sp, #116]	; 0x74
 8011f34:	9a03      	ldr	r2, [sp, #12]
 8011f36:	9306      	str	r3, [sp, #24]
 8011f38:	440a      	add	r2, r1
 8011f3a:	9203      	str	r2, [sp, #12]
 8011f3c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8011f3e:	4293      	cmp	r3, r2
 8011f40:	d194      	bne.n	8011e6c <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x678>
 8011f42:	2000      	movs	r0, #0
 8011f44:	b04d      	add	sp, #308	; 0x134
 8011f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f4a:	46b2      	mov	sl, r6
 8011f4c:	e655      	b.n	8011bfa <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x406>
 8011f4e:	f04f 0b00 	mov.w	fp, #0
 8011f52:	e60c      	b.n	8011b6e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x37a>
 8011f54:	3301      	adds	r3, #1
 8011f56:	d033      	beq.n	8011fc0 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x7cc>
 8011f58:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8011f5a:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 8011f5c:	fb55 2703 	smmla	r7, r5, r3, r2
 8011f60:	fb54 2003 	smmla	r0, r4, r3, r2
 8011f64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011f66:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8011f68:	3b01      	subs	r3, #1
 8011f6a:	fa47 f203 	asr.w	r2, r7, r3
 8011f6e:	440a      	add	r2, r1
 8011f70:	f302 0207 	ssat	r2, #8, r2
 8011f74:	fa40 f303 	asr.w	r3, r0, r3
 8011f78:	981c      	ldr	r0, [sp, #112]	; 0x70
 8011f7a:	440b      	add	r3, r1
 8011f7c:	7002      	strb	r2, [r0, #0]
 8011f7e:	f303 0307 	ssat	r3, #8, r3
 8011f82:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011f84:	7013      	strb	r3, [r2, #0]
 8011f86:	4602      	mov	r2, r0
 8011f88:	e6e3      	b.n	8011d52 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x55e>
 8011f8a:	3301      	adds	r3, #1
 8011f8c:	d02d      	beq.n	8011fea <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x7f6>
 8011f8e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8011f90:	993c      	ldr	r1, [sp, #240]	; 0xf0
 8011f92:	fb5e 1203 	smmla	r2, lr, r3, r1
 8011f96:	fb5b 1a03 	smmla	sl, fp, r3, r1
 8011f9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8011f9c:	992b      	ldr	r1, [sp, #172]	; 0xac
 8011f9e:	3b01      	subs	r3, #1
 8011fa0:	411a      	asrs	r2, r3
 8011fa2:	440a      	add	r2, r1
 8011fa4:	f302 0207 	ssat	r2, #8, r2
 8011fa8:	fa4a f303 	asr.w	r3, sl, r3
 8011fac:	981c      	ldr	r0, [sp, #112]	; 0x70
 8011fae:	440b      	add	r3, r1
 8011fb0:	f800 2c01 	strb.w	r2, [r0, #-1]
 8011fb4:	f303 0307 	ssat	r3, #8, r3
 8011fb8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011fba:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011fbe:	e6b0      	b.n	8011d22 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x52e>
 8011fc0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011fc2:	f1c3 0301 	rsb	r3, r3, #1
 8011fc6:	fa05 f203 	lsl.w	r2, r5, r3
 8011fca:	f302 021f 	ssat	r2, #32, r2
 8011fce:	992a      	ldr	r1, [sp, #168]	; 0xa8
 8011fd0:	fb52 f211 	smmulr	r2, r2, r1
 8011fd4:	fa04 f303 	lsl.w	r3, r4, r3
 8011fd8:	f303 031f 	ssat	r3, #32, r3
 8011fdc:	fb53 f311 	smmulr	r3, r3, r1
 8011fe0:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8011fe2:	440a      	add	r2, r1
 8011fe4:	f302 0207 	ssat	r2, #8, r2
 8011fe8:	e7c6      	b.n	8011f78 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x784>
 8011fea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8011fec:	f1c3 0301 	rsb	r3, r3, #1
 8011ff0:	fa0e f203 	lsl.w	r2, lr, r3
 8011ff4:	f302 021f 	ssat	r2, #32, r2
 8011ff8:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8011ffa:	fb52 f211 	smmulr	r2, r2, r1
 8011ffe:	fa0b f303 	lsl.w	r3, fp, r3
 8012002:	f303 031f 	ssat	r3, #32, r3
 8012006:	fb53 f311 	smmulr	r3, r3, r1
 801200a:	992b      	ldr	r1, [sp, #172]	; 0xac
 801200c:	440a      	add	r2, r1
 801200e:	f302 0207 	ssat	r2, #8, r2
 8012012:	e7cb      	b.n	8011fac <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x7b8>
 8012014:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8012016:	f8dd e088 	ldr.w	lr, [sp, #136]	; 0x88
 801201a:	462c      	mov	r4, r5
 801201c:	46f3      	mov	fp, lr
 801201e:	e664      	b.n	8011cea <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x4f6>
 8012020:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8012022:	2b01      	cmp	r3, #1
 8012024:	f000 8167 	beq.w	80122f6 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xb02>
 8012028:	9b05      	ldr	r3, [sp, #20]
 801202a:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 801202c:	4413      	add	r3, r2
 801202e:	9305      	str	r3, [sp, #20]
 8012030:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012032:	2b00      	cmp	r3, #0
 8012034:	f000 812f 	beq.w	8012296 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xaa2>
 8012038:	2300      	movs	r3, #0
 801203a:	f8dd 9194 	ldr.w	r9, [sp, #404]	; 0x194
 801203e:	9307      	str	r3, [sp, #28]
 8012040:	9311      	str	r3, [sp, #68]	; 0x44
 8012042:	9b59      	ldr	r3, [sp, #356]	; 0x164
 8012044:	3b03      	subs	r3, #3
 8012046:	9309      	str	r3, [sp, #36]	; 0x24
 8012048:	9b59      	ldr	r3, [sp, #356]	; 0x164
 801204a:	e9dd ab22 	ldrd	sl, fp, [sp, #136]	; 0x88
 801204e:	3b04      	subs	r3, #4
 8012050:	930b      	str	r3, [sp, #44]	; 0x2c
 8012052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012054:	2b00      	cmp	r3, #0
 8012056:	f000 80da 	beq.w	801220e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa1a>
 801205a:	9b05      	ldr	r3, [sp, #20]
 801205c:	9a07      	ldr	r2, [sp, #28]
 801205e:	4413      	add	r3, r2
 8012060:	9303      	str	r3, [sp, #12]
 8012062:	2300      	movs	r3, #0
 8012064:	9304      	str	r3, [sp, #16]
 8012066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012068:	9a03      	ldr	r2, [sp, #12]
 801206a:	2b00      	cmp	r3, #0
 801206c:	4611      	mov	r1, r2
 801206e:	f340 810e 	ble.w	801228e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa9a>
 8012072:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012074:	464b      	mov	r3, r9
 8012076:	188c      	adds	r4, r1, r2
 8012078:	6808      	ldr	r0, [r1, #0]
 801207a:	681d      	ldr	r5, [r3, #0]
 801207c:	fa2f f280 	sxtb16	r2, r0
 8012080:	fa2f f090 	sxtb16	r0, r0, ror #8
 8012084:	fb22 a505 	smlad	r5, r2, r5, sl
 8012088:	685e      	ldr	r6, [r3, #4]
 801208a:	fb20 5706 	smlad	r7, r0, r6, r5
 801208e:	689d      	ldr	r5, [r3, #8]
 8012090:	fb22 b205 	smlad	r2, r2, r5, fp
 8012094:	68dd      	ldr	r5, [r3, #12]
 8012096:	fb20 2005 	smlad	r0, r0, r5, r2
 801209a:	684a      	ldr	r2, [r1, #4]
 801209c:	691e      	ldr	r6, [r3, #16]
 801209e:	fa2f f582 	sxtb16	r5, r2
 80120a2:	fa2f f292 	sxtb16	r2, r2, ror #8
 80120a6:	fb25 7606 	smlad	r6, r5, r6, r7
 80120aa:	695f      	ldr	r7, [r3, #20]
 80120ac:	fb22 6607 	smlad	r6, r2, r7, r6
 80120b0:	699f      	ldr	r7, [r3, #24]
 80120b2:	fb25 0007 	smlad	r0, r5, r7, r0
 80120b6:	69dd      	ldr	r5, [r3, #28]
 80120b8:	fb22 0205 	smlad	r2, r2, r5, r0
 80120bc:	688f      	ldr	r7, [r1, #8]
 80120be:	6a1d      	ldr	r5, [r3, #32]
 80120c0:	fa2f f087 	sxtb16	r0, r7
 80120c4:	fa2f f797 	sxtb16	r7, r7, ror #8
 80120c8:	fb20 6505 	smlad	r5, r0, r5, r6
 80120cc:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 80120ce:	fb27 5606 	smlad	r6, r7, r6, r5
 80120d2:	f8d3 b028 	ldr.w	fp, [r3, #40]	; 0x28
 80120d6:	fb20 200b 	smlad	r0, r0, fp, r2
 80120da:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
 80120de:	fb27 000b 	smlad	r0, r7, fp, r0
 80120e2:	68ca      	ldr	r2, [r1, #12]
 80120e4:	3340      	adds	r3, #64	; 0x40
 80120e6:	fa2f fb82 	sxtb16	fp, r2
 80120ea:	f853 5c10 	ldr.w	r5, [r3, #-16]
 80120ee:	3110      	adds	r1, #16
 80120f0:	f853 ac0c 	ldr.w	sl, [r3, #-12]
 80120f4:	f853 cc08 	ldr.w	ip, [r3, #-8]
 80120f8:	f853 7c04 	ldr.w	r7, [r3, #-4]
 80120fc:	fa2f f292 	sxtb16	r2, r2, ror #8
 8012100:	fb2b 6505 	smlad	r5, fp, r5, r6
 8012104:	fb22 5a0a 	smlad	sl, r2, sl, r5
 8012108:	fb2b 0b0c 	smlad	fp, fp, ip, r0
 801210c:	fb22 bb07 	smlad	fp, r2, r7, fp
 8012110:	42a1      	cmp	r1, r4
 8012112:	d1b1      	bne.n	8012078 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x884>
 8012114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012116:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
 801211a:	4499      	add	r9, r3
 801211c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801211e:	459e      	cmp	lr, r3
 8012120:	f280 80b3 	bge.w	801228a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa96>
 8012124:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012126:	4649      	mov	r1, r9
 8012128:	eba3 080e 	sub.w	r8, r3, lr
 801212c:	ea4f 0898 	mov.w	r8, r8, lsr #2
 8012130:	f108 0301 	add.w	r3, r8, #1
 8012134:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 8012138:	9306      	str	r3, [sp, #24]
 801213a:	f854 3b04 	ldr.w	r3, [r4], #4
 801213e:	3110      	adds	r1, #16
 8012140:	fa2f f283 	sxtb16	r2, r3
 8012144:	f851 0c10 	ldr.w	r0, [r1, #-16]
 8012148:	f851 7c0c 	ldr.w	r7, [r1, #-12]
 801214c:	f851 6c08 	ldr.w	r6, [r1, #-8]
 8012150:	f851 5c04 	ldr.w	r5, [r1, #-4]
 8012154:	fa2f f393 	sxtb16	r3, r3, ror #8
 8012158:	fb22 a000 	smlad	r0, r2, r0, sl
 801215c:	fb23 0a07 	smlad	sl, r3, r7, r0
 8012160:	fb22 b206 	smlad	r2, r2, r6, fp
 8012164:	fb23 2b05 	smlad	fp, r3, r5, r2
 8012168:	4564      	cmp	r4, ip
 801216a:	d1e6      	bne.n	801213a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x946>
 801216c:	9b06      	ldr	r3, [sp, #24]
 801216e:	f10e 0e04 	add.w	lr, lr, #4
 8012172:	eb09 1903 	add.w	r9, r9, r3, lsl #4
 8012176:	eb0e 0e88 	add.w	lr, lr, r8, lsl #2
 801217a:	9b59      	ldr	r3, [sp, #356]	; 0x164
 801217c:	4573      	cmp	r3, lr
 801217e:	dd3b      	ble.n	80121f8 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa04>
 8012180:	f99c 3000 	ldrsb.w	r3, [ip]
 8012184:	f8b9 2000 	ldrh.w	r2, [r9]
 8012188:	fb12 aa03 	smlabb	sl, r2, r3, sl
 801218c:	f8b9 2002 	ldrh.w	r2, [r9, #2]
 8012190:	fb12 bb03 	smlabb	fp, r2, r3, fp
 8012194:	f10e 0301 	add.w	r3, lr, #1
 8012198:	9a59      	ldr	r2, [sp, #356]	; 0x164
 801219a:	429a      	cmp	r2, r3
 801219c:	dd27      	ble.n	80121ee <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x9fa>
 801219e:	f99c 3001 	ldrsb.w	r3, [ip, #1]
 80121a2:	f8b9 2004 	ldrh.w	r2, [r9, #4]
 80121a6:	fb12 aa03 	smlabb	sl, r2, r3, sl
 80121aa:	f8b9 2006 	ldrh.w	r2, [r9, #6]
 80121ae:	fb12 bb03 	smlabb	fp, r2, r3, fp
 80121b2:	f10e 0302 	add.w	r3, lr, #2
 80121b6:	9a59      	ldr	r2, [sp, #356]	; 0x164
 80121b8:	429a      	cmp	r2, r3
 80121ba:	dd18      	ble.n	80121ee <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x9fa>
 80121bc:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 80121c0:	f8b9 2008 	ldrh.w	r2, [r9, #8]
 80121c4:	fb12 aa03 	smlabb	sl, r2, r3, sl
 80121c8:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 80121cc:	fb12 bb03 	smlabb	fp, r2, r3, fp
 80121d0:	f10e 0303 	add.w	r3, lr, #3
 80121d4:	9a59      	ldr	r2, [sp, #356]	; 0x164
 80121d6:	429a      	cmp	r2, r3
 80121d8:	dd09      	ble.n	80121ee <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x9fa>
 80121da:	f99c 3003 	ldrsb.w	r3, [ip, #3]
 80121de:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 80121e2:	fb12 aa03 	smlabb	sl, r2, r3, sl
 80121e6:	f8b9 200e 	ldrh.w	r2, [r9, #14]
 80121ea:	fb12 bb03 	smlabb	fp, r2, r3, fp
 80121ee:	9b59      	ldr	r3, [sp, #356]	; 0x164
 80121f0:	eba3 0e0e 	sub.w	lr, r3, lr
 80121f4:	eb09 098e 	add.w	r9, r9, lr, lsl #2
 80121f8:	9a03      	ldr	r2, [sp, #12]
 80121fa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80121fc:	9b04      	ldr	r3, [sp, #16]
 80121fe:	440a      	add	r2, r1
 8012200:	3301      	adds	r3, #1
 8012202:	9203      	str	r2, [sp, #12]
 8012204:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012206:	9304      	str	r3, [sp, #16]
 8012208:	429a      	cmp	r2, r3
 801220a:	f47f af2c 	bne.w	8012066 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x872>
 801220e:	9a07      	ldr	r2, [sp, #28]
 8012210:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8012212:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012214:	440a      	add	r2, r1
 8012216:	3301      	adds	r3, #1
 8012218:	9207      	str	r2, [sp, #28]
 801221a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801221c:	9311      	str	r3, [sp, #68]	; 0x44
 801221e:	429a      	cmp	r2, r3
 8012220:	f47f af17 	bne.w	8012052 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x85e>
 8012224:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8012226:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 801222a:	2915      	cmp	r1, #21
 801222c:	dd3a      	ble.n	80122a4 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xab0>
 801222e:	1e8b      	subs	r3, r1, #2
 8012230:	2201      	movs	r2, #1
 8012232:	3901      	subs	r1, #1
 8012234:	409a      	lsls	r2, r3
 8012236:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012238:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801223c:	fb5a 2303 	smmla	r3, sl, r3, r2
 8012240:	fa43 f101 	asr.w	r1, r3, r1
 8012244:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8012246:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801224a:	440b      	add	r3, r1
 801224c:	f303 0307 	ssat	r3, #8, r3
 8012250:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012252:	7013      	strb	r3, [r2, #0]
 8012254:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8012256:	f9b3 1000 	ldrsh.w	r1, [r3]
 801225a:	2915      	cmp	r1, #21
 801225c:	dd39      	ble.n	80122d2 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xade>
 801225e:	1e8b      	subs	r3, r1, #2
 8012260:	2201      	movs	r2, #1
 8012262:	3901      	subs	r1, #1
 8012264:	409a      	lsls	r2, r3
 8012266:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	fb5b 2303 	smmla	r3, fp, r3, r2
 801226e:	fa43 f101 	asr.w	r1, r3, r1
 8012272:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	440b      	add	r3, r1
 8012278:	f303 0307 	ssat	r3, #8, r3
 801227c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801227e:	7053      	strb	r3, [r2, #1]
 8012280:	4613      	mov	r3, r2
 8012282:	9a58      	ldr	r2, [sp, #352]	; 0x160
 8012284:	4413      	add	r3, r2
 8012286:	9318      	str	r3, [sp, #96]	; 0x60
 8012288:	e582      	b.n	8011d90 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x59c>
 801228a:	46a4      	mov	ip, r4
 801228c:	e775      	b.n	801217a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x986>
 801228e:	4614      	mov	r4, r2
 8012290:	f04f 0e00 	mov.w	lr, #0
 8012294:	e742      	b.n	801211c <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x928>
 8012296:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8012298:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 801229c:	2915      	cmp	r1, #21
 801229e:	e9dd ab22 	ldrd	sl, fp, [sp, #136]	; 0x88
 80122a2:	dcc4      	bgt.n	801222e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa3a>
 80122a4:	2900      	cmp	r1, #0
 80122a6:	f340 80b0 	ble.w	801240a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xc16>
 80122aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80122ac:	ea4f 044a 	mov.w	r4, sl, lsl #1
 80122b0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80122b2:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80122b6:	f852 2c04 	ldr.w	r2, [r2, #-4]
 80122ba:	fb54 2303 	smmla	r3, r4, r3, r2
 80122be:	410b      	asrs	r3, r1
 80122c0:	f303 0307 	ssat	r3, #8, r3
 80122c4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80122c6:	7013      	strb	r3, [r2, #0]
 80122c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80122ca:	f9b3 1000 	ldrsh.w	r1, [r3]
 80122ce:	2915      	cmp	r1, #21
 80122d0:	dcc5      	bgt.n	801225e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa6a>
 80122d2:	2900      	cmp	r1, #0
 80122d4:	f340 8086 	ble.w	80123e4 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xbf0>
 80122d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80122da:	ea4f 044b 	mov.w	r4, fp, lsl #1
 80122de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	6812      	ldr	r2, [r2, #0]
 80122e4:	fb54 2303 	smmla	r3, r4, r3, r2
 80122e8:	410b      	asrs	r3, r1
 80122ea:	f303 0307 	ssat	r3, #8, r3
 80122ee:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80122f0:	7053      	strb	r3, [r2, #1]
 80122f2:	4613      	mov	r3, r2
 80122f4:	e7c5      	b.n	8012282 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa8e>
 80122f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80122f8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80122fa:	4413      	add	r3, r2
 80122fc:	9305      	str	r3, [sp, #20]
 80122fe:	e697      	b.n	8012030 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x83c>
 8012300:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8012302:	9b59      	ldr	r3, [sp, #356]	; 0x164
 8012304:	4601      	mov	r1, r0
 8012306:	9c31      	ldr	r4, [sp, #196]	; 0xc4
 8012308:	9300      	str	r3, [sp, #0]
 801230a:	ee17 3a90 	vmov	r3, s15
 801230e:	9a65      	ldr	r2, [sp, #404]	; 0x194
 8012310:	4421      	add	r1, r4
 8012312:	f7fd fd3b 	bl	800fd8c <weights_2channels_prefetch>
 8012316:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8012318:	2b00      	cmp	r3, #0
 801231a:	f43f ab2e 	beq.w	801197a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x186>
 801231e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012320:	2b00      	cmp	r3, #0
 8012322:	f000 8095 	beq.w	8012450 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xc5c>
 8012326:	2300      	movs	r3, #0
 8012328:	9a65      	ldr	r2, [sp, #404]	; 0x194
 801232a:	9834      	ldr	r0, [sp, #208]	; 0xd0
 801232c:	461c      	mov	r4, r3
 801232e:	461e      	mov	r6, r3
 8012330:	9f41      	ldr	r7, [sp, #260]	; 0x104
 8012332:	b33f      	cbz	r7, 8012384 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xb90>
 8012334:	f102 0510 	add.w	r5, r2, #16
 8012338:	f935 1c10 	ldrsh.w	r1, [r5, #-16]
 801233c:	3f01      	subs	r7, #1
 801233e:	f105 0510 	add.w	r5, r5, #16
 8012342:	eba4 0401 	sub.w	r4, r4, r1
 8012346:	f935 1c18 	ldrsh.w	r1, [r5, #-24]
 801234a:	eba3 0301 	sub.w	r3, r3, r1
 801234e:	f935 1c1e 	ldrsh.w	r1, [r5, #-30]
 8012352:	eba4 0401 	sub.w	r4, r4, r1
 8012356:	f935 1c16 	ldrsh.w	r1, [r5, #-22]
 801235a:	eba3 0301 	sub.w	r3, r3, r1
 801235e:	f935 1c1c 	ldrsh.w	r1, [r5, #-28]
 8012362:	eba4 0401 	sub.w	r4, r4, r1
 8012366:	f935 1c14 	ldrsh.w	r1, [r5, #-20]
 801236a:	eba3 0301 	sub.w	r3, r3, r1
 801236e:	f935 1c1a 	ldrsh.w	r1, [r5, #-26]
 8012372:	eba4 0401 	sub.w	r4, r4, r1
 8012376:	f935 1c12 	ldrsh.w	r1, [r5, #-18]
 801237a:	eba3 0301 	sub.w	r3, r3, r1
 801237e:	d1db      	bne.n	8012338 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xb44>
 8012380:	9942      	ldr	r1, [sp, #264]	; 0x108
 8012382:	440a      	add	r2, r1
 8012384:	b1d8      	cbz	r0, 80123be <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xbca>
 8012386:	f9b2 1000 	ldrsh.w	r1, [r2]
 801238a:	2801      	cmp	r0, #1
 801238c:	eba4 0401 	sub.w	r4, r4, r1
 8012390:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 8012394:	eba3 0301 	sub.w	r3, r3, r1
 8012398:	d00f      	beq.n	80123ba <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xbc6>
 801239a:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 801239e:	2802      	cmp	r0, #2
 80123a0:	eba4 0401 	sub.w	r4, r4, r1
 80123a4:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 80123a8:	eba3 0301 	sub.w	r3, r3, r1
 80123ac:	d005      	beq.n	80123ba <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xbc6>
 80123ae:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
 80123b2:	1a64      	subs	r4, r4, r1
 80123b4:	f9b2 100a 	ldrsh.w	r1, [r2, #10]
 80123b8:	1a5b      	subs	r3, r3, r1
 80123ba:	9943      	ldr	r1, [sp, #268]	; 0x10c
 80123bc:	440a      	add	r2, r1
 80123be:	3601      	adds	r6, #1
 80123c0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80123c2:	42b1      	cmp	r1, r6
 80123c4:	d1b4      	bne.n	8012330 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xb3c>
 80123c6:	9a63      	ldr	r2, [sp, #396]	; 0x18c
 80123c8:	fb02 f404 	mul.w	r4, r2, r4
 80123cc:	fb02 f303 	mul.w	r3, r2, r3
 80123d0:	f7ff bad4 	b.w	801197c <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x188>
 80123d4:	2301      	movs	r3, #1
 80123d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80123d8:	f7ff bac7 	b.w	801196a <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x176>
 80123dc:	2301      	movs	r3, #1
 80123de:	9327      	str	r3, [sp, #156]	; 0x9c
 80123e0:	f7ff bab9 	b.w	8011956 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x162>
 80123e4:	f1c1 0101 	rsb	r1, r1, #1
 80123e8:	fa0b f101 	lsl.w	r1, fp, r1
 80123ec:	f301 021f 	ssat	r2, #32, r1
 80123f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	fb52 f213 	smmulr	r2, r2, r3
 80123f8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	4413      	add	r3, r2
 80123fe:	f303 0307 	ssat	r3, #8, r3
 8012402:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012404:	7053      	strb	r3, [r2, #1]
 8012406:	4613      	mov	r3, r2
 8012408:	e73b      	b.n	8012282 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa8e>
 801240a:	f1c1 0101 	rsb	r1, r1, #1
 801240e:	fa0a f201 	lsl.w	r2, sl, r1
 8012412:	f302 021f 	ssat	r2, #32, r2
 8012416:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012418:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801241c:	fb52 f213 	smmulr	r2, r2, r3
 8012420:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8012422:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8012426:	4413      	add	r3, r2
 8012428:	f303 0307 	ssat	r3, #8, r3
 801242c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801242e:	7013      	strb	r3, [r2, #0]
 8012430:	e710      	b.n	8012254 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xa60>
 8012432:	2800      	cmp	r0, #0
 8012434:	dd0f      	ble.n	8012456 <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0xc62>
 8012436:	0049      	lsls	r1, r1, #1
 8012438:	f8d8 3000 	ldr.w	r3, [r8]
 801243c:	f8db 2000 	ldr.w	r2, [fp]
 8012440:	fb51 2303 	smmla	r3, r1, r3, r2
 8012444:	4103      	asrs	r3, r0
 8012446:	f303 0307 	ssat	r3, #8, r3
 801244a:	f88a 3000 	strb.w	r3, [sl]
 801244e:	e55e      	b.n	8011f0e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x71a>
 8012450:	461c      	mov	r4, r3
 8012452:	f7ff ba93 	b.w	801197c <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x188>
 8012456:	f1c0 0201 	rsb	r2, r0, #1
 801245a:	fa01 f202 	lsl.w	r2, r1, r2
 801245e:	f302 021f 	ssat	r2, #32, r2
 8012462:	f8d8 3000 	ldr.w	r3, [r8]
 8012466:	fb52 f213 	smmulr	r2, r2, r3
 801246a:	f8db 3000 	ldr.w	r3, [fp]
 801246e:	4413      	add	r3, r2
 8012470:	f303 0307 	ssat	r3, #8, r3
 8012474:	f88a 3000 	strb.w	r3, [sl]
 8012478:	e549      	b.n	8011f0e <st_sssa8_ch_nn_mat_mult_conv2d_dilated_nt_t+0x71a>
 801247a:	bf00      	nop

0801247c <st_int8_fill>:
 801247c:	078b      	lsls	r3, r1, #30
 801247e:	468c      	mov	ip, r1
 8012480:	d00a      	beq.n	8012498 <st_int8_fill+0x1c>
 8012482:	b912      	cbnz	r2, 801248a <st_int8_fill+0xe>
 8012484:	e045      	b.n	8012512 <st_int8_fill+0x96>
 8012486:	2a00      	cmp	r2, #0
 8012488:	d044      	beq.n	8012514 <st_int8_fill+0x98>
 801248a:	f80c 0b01 	strb.w	r0, [ip], #1
 801248e:	f01c 0f03 	tst.w	ip, #3
 8012492:	f102 32ff 	add.w	r2, r2, #4294967295
 8012496:	d1f6      	bne.n	8012486 <st_int8_fill+0xa>
 8012498:	b2c3      	uxtb	r3, r0
 801249a:	0911      	lsrs	r1, r2, #4
 801249c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80124a0:	b510      	push	{r4, lr}
 80124a2:	ea4f 2400 	mov.w	r4, r0, lsl #8
 80124a6:	b2a4      	uxth	r4, r4
 80124a8:	ea44 0403 	orr.w	r4, r4, r3
 80124ac:	ea4f 4300 	mov.w	r3, r0, lsl #16
 80124b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80124b4:	ea44 0403 	orr.w	r4, r4, r3
 80124b8:	d043      	beq.n	8012542 <st_int8_fill+0xc6>
 80124ba:	1e4b      	subs	r3, r1, #1
 80124bc:	2b04      	cmp	r3, #4
 80124be:	d92a      	bls.n	8012516 <st_int8_fill+0x9a>
 80124c0:	f01c 0f07 	tst.w	ip, #7
 80124c4:	d127      	bne.n	8012516 <st_int8_fill+0x9a>
 80124c6:	f10c 0310 	add.w	r3, ip, #16
 80124ca:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 80124ce:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 80124d2:	e943 4404 	strd	r4, r4, [r3, #-16]
 80124d6:	e943 4402 	strd	r4, r4, [r3, #-8]
 80124da:	3310      	adds	r3, #16
 80124dc:	428b      	cmp	r3, r1
 80124de:	d1f8      	bne.n	80124d2 <st_int8_fill+0x56>
 80124e0:	f3c2 0381 	ubfx	r3, r2, #2, #2
 80124e4:	44f4      	add	ip, lr
 80124e6:	f002 0203 	and.w	r2, r2, #3
 80124ea:	b15b      	cbz	r3, 8012504 <st_int8_fill+0x88>
 80124ec:	1e59      	subs	r1, r3, #1
 80124ee:	f8cc 4000 	str.w	r4, [ip]
 80124f2:	d005      	beq.n	8012500 <st_int8_fill+0x84>
 80124f4:	2901      	cmp	r1, #1
 80124f6:	f8cc 4004 	str.w	r4, [ip, #4]
 80124fa:	bf18      	it	ne
 80124fc:	f8cc 4008 	strne.w	r4, [ip, #8]
 8012500:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 8012504:	b1e2      	cbz	r2, 8012540 <st_int8_fill+0xc4>
 8012506:	4601      	mov	r1, r0
 8012508:	4660      	mov	r0, ip
 801250a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801250e:	f001 b967 	b.w	80137e0 <memset>
 8012512:	4770      	bx	lr
 8012514:	4770      	bx	lr
 8012516:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 801251a:	4663      	mov	r3, ip
 801251c:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
 8012520:	601c      	str	r4, [r3, #0]
 8012522:	3310      	adds	r3, #16
 8012524:	f843 4c0c 	str.w	r4, [r3, #-12]
 8012528:	f843 4c08 	str.w	r4, [r3, #-8]
 801252c:	f843 4c04 	str.w	r4, [r3, #-4]
 8012530:	4299      	cmp	r1, r3
 8012532:	d1f5      	bne.n	8012520 <st_int8_fill+0xa4>
 8012534:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8012538:	44f4      	add	ip, lr
 801253a:	f002 0203 	and.w	r2, r2, #3
 801253e:	e7d4      	b.n	80124ea <st_int8_fill+0x6e>
 8012540:	bd10      	pop	{r4, pc}
 8012542:	0893      	lsrs	r3, r2, #2
 8012544:	f002 0203 	and.w	r2, r2, #3
 8012548:	e7cf      	b.n	80124ea <st_int8_fill+0x6e>
 801254a:	bf00      	nop

0801254c <st_int8_copy>:
 801254c:	078b      	lsls	r3, r1, #30
 801254e:	d00a      	beq.n	8012566 <st_int8_copy+0x1a>
 8012550:	b912      	cbnz	r2, 8012558 <st_int8_copy+0xc>
 8012552:	e04f      	b.n	80125f4 <st_int8_copy+0xa8>
 8012554:	2a00      	cmp	r2, #0
 8012556:	d04e      	beq.n	80125f6 <st_int8_copy+0xaa>
 8012558:	f910 3b01 	ldrsb.w	r3, [r0], #1
 801255c:	3a01      	subs	r2, #1
 801255e:	f801 3b01 	strb.w	r3, [r1], #1
 8012562:	078b      	lsls	r3, r1, #30
 8012564:	d1f6      	bne.n	8012554 <st_int8_copy+0x8>
 8012566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801256a:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 801256e:	d065      	beq.n	801263c <st_int8_copy+0xf0>
 8012570:	ea41 0300 	orr.w	r3, r1, r0
 8012574:	075b      	lsls	r3, r3, #29
 8012576:	d13f      	bne.n	80125f8 <st_int8_copy+0xac>
 8012578:	f10e 33ff 	add.w	r3, lr, #4294967295
 801257c:	2b01      	cmp	r3, #1
 801257e:	d93b      	bls.n	80125f8 <st_int8_copy+0xac>
 8012580:	f100 0310 	add.w	r3, r0, #16
 8012584:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8012588:	f101 0c10 	add.w	ip, r1, #16
 801258c:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8012590:	3310      	adds	r3, #16
 8012592:	f10c 0c10 	add.w	ip, ip, #16
 8012596:	ed13 6b08 	vldr	d6, [r3, #-32]	; 0xffffffe0
 801259a:	ed13 7b06 	vldr	d7, [r3, #-24]	; 0xffffffe8
 801259e:	4573      	cmp	r3, lr
 80125a0:	ed0c 6b08 	vstr	d6, [ip, #-32]	; 0xffffffe0
 80125a4:	ed0c 7b06 	vstr	d7, [ip, #-24]	; 0xffffffe8
 80125a8:	d1f2      	bne.n	8012590 <st_int8_copy+0x44>
 80125aa:	f3c2 0381 	ubfx	r3, r2, #2, #2
 80125ae:	4421      	add	r1, r4
 80125b0:	4420      	add	r0, r4
 80125b2:	f002 0203 	and.w	r2, r2, #3
 80125b6:	b16b      	cbz	r3, 80125d4 <st_int8_copy+0x88>
 80125b8:	6804      	ldr	r4, [r0, #0]
 80125ba:	600c      	str	r4, [r1, #0]
 80125bc:	1e5c      	subs	r4, r3, #1
 80125be:	d005      	beq.n	80125cc <st_int8_copy+0x80>
 80125c0:	6845      	ldr	r5, [r0, #4]
 80125c2:	2c01      	cmp	r4, #1
 80125c4:	604d      	str	r5, [r1, #4]
 80125c6:	d001      	beq.n	80125cc <st_int8_copy+0x80>
 80125c8:	6884      	ldr	r4, [r0, #8]
 80125ca:	608c      	str	r4, [r1, #8]
 80125cc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80125d0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80125d4:	b162      	cbz	r2, 80125f0 <st_int8_copy+0xa4>
 80125d6:	f990 3000 	ldrsb.w	r3, [r0]
 80125da:	3a01      	subs	r2, #1
 80125dc:	700b      	strb	r3, [r1, #0]
 80125de:	d007      	beq.n	80125f0 <st_int8_copy+0xa4>
 80125e0:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80125e4:	2a01      	cmp	r2, #1
 80125e6:	704b      	strb	r3, [r1, #1]
 80125e8:	d002      	beq.n	80125f0 <st_int8_copy+0xa4>
 80125ea:	f990 3002 	ldrsb.w	r3, [r0, #2]
 80125ee:	708b      	strb	r3, [r1, #2]
 80125f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125f4:	4770      	bx	lr
 80125f6:	4770      	bx	lr
 80125f8:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80125fc:	460b      	mov	r3, r1
 80125fe:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 8012602:	4684      	mov	ip, r0
 8012604:	f8dc 8000 	ldr.w	r8, [ip]
 8012608:	3310      	adds	r3, #16
 801260a:	f8dc 7004 	ldr.w	r7, [ip, #4]
 801260e:	f10c 0c10 	add.w	ip, ip, #16
 8012612:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 8012616:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 801261a:	f843 8c10 	str.w	r8, [r3, #-16]
 801261e:	f843 7c0c 	str.w	r7, [r3, #-12]
 8012622:	f843 6c08 	str.w	r6, [r3, #-8]
 8012626:	f843 5c04 	str.w	r5, [r3, #-4]
 801262a:	459e      	cmp	lr, r3
 801262c:	d1ea      	bne.n	8012604 <st_int8_copy+0xb8>
 801262e:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8012632:	4421      	add	r1, r4
 8012634:	4420      	add	r0, r4
 8012636:	f002 0203 	and.w	r2, r2, #3
 801263a:	e7bc      	b.n	80125b6 <st_int8_copy+0x6a>
 801263c:	0893      	lsrs	r3, r2, #2
 801263e:	f002 0203 	and.w	r2, r2, #3
 8012642:	e7b8      	b.n	80125b6 <st_int8_copy+0x6a>

08012644 <st_int8_reordered_no_shift_zero>:
 8012644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012646:	0897      	lsrs	r7, r2, #2
 8012648:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 801264c:	d02f      	beq.n	80126ae <st_int8_reordered_no_shift_zero+0x6a>
 801264e:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 8012652:	460c      	mov	r4, r1
 8012654:	f850 cb04 	ldr.w	ip, [r0], #4
 8012658:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 801265c:	fa2f fe8e 	sxtb16	lr, lr
 8012660:	fade fe03 	ssub16	lr, lr, r3
 8012664:	fa2f fc8c 	sxtb16	ip, ip
 8012668:	fadc fc03 	ssub16	ip, ip, r3
 801266c:	42a8      	cmp	r0, r5
 801266e:	f8c4 c000 	str.w	ip, [r4]
 8012672:	f8c4 e004 	str.w	lr, [r4, #4]
 8012676:	f104 0408 	add.w	r4, r4, #8
 801267a:	d1eb      	bne.n	8012654 <st_int8_reordered_no_shift_zero+0x10>
 801267c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8012680:	f012 0203 	ands.w	r2, r2, #3
 8012684:	d012      	beq.n	80126ac <st_int8_reordered_no_shift_zero+0x68>
 8012686:	f995 0000 	ldrsb.w	r0, [r5]
 801268a:	b273      	sxtb	r3, r6
 801268c:	3a01      	subs	r2, #1
 801268e:	eba0 0003 	sub.w	r0, r0, r3
 8012692:	8008      	strh	r0, [r1, #0]
 8012694:	d00a      	beq.n	80126ac <st_int8_reordered_no_shift_zero+0x68>
 8012696:	f995 0001 	ldrsb.w	r0, [r5, #1]
 801269a:	2a01      	cmp	r2, #1
 801269c:	eba0 0003 	sub.w	r0, r0, r3
 80126a0:	8048      	strh	r0, [r1, #2]
 80126a2:	d003      	beq.n	80126ac <st_int8_reordered_no_shift_zero+0x68>
 80126a4:	f995 2002 	ldrsb.w	r2, [r5, #2]
 80126a8:	1ad3      	subs	r3, r2, r3
 80126aa:	808b      	strh	r3, [r1, #4]
 80126ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80126ae:	4605      	mov	r5, r0
 80126b0:	e7e6      	b.n	8012680 <st_int8_reordered_no_shift_zero+0x3c>
 80126b2:	bf00      	nop

080126b4 <st_sssa8_ch_nn_mat_mult_kernel_opt>:
 80126b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126b8:	b09d      	sub	sp, #116	; 0x74
 80126ba:	4683      	mov	fp, r0
 80126bc:	f8bd 4098 	ldrh.w	r4, [sp, #152]	; 0x98
 80126c0:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 80126c2:	f8bd 009c 	ldrh.w	r0, [sp, #156]	; 0x9c
 80126c6:	441d      	add	r5, r3
 80126c8:	9417      	str	r4, [sp, #92]	; 0x5c
 80126ca:	0864      	lsrs	r4, r4, #1
 80126cc:	9318      	str	r3, [sp, #96]	; 0x60
 80126ce:	910c      	str	r1, [sp, #48]	; 0x30
 80126d0:	9216      	str	r2, [sp, #88]	; 0x58
 80126d2:	9008      	str	r0, [sp, #32]
 80126d4:	9515      	str	r5, [sp, #84]	; 0x54
 80126d6:	9419      	str	r4, [sp, #100]	; 0x64
 80126d8:	f000 81d2 	beq.w	8012a80 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3cc>
 80126dc:	eb01 0640 	add.w	r6, r1, r0, lsl #1
 80126e0:	4617      	mov	r7, r2
 80126e2:	1e62      	subs	r2, r4, #1
 80126e4:	460c      	mov	r4, r1
 80126e6:	9928      	ldr	r1, [sp, #160]	; 0xa0
 80126e8:	f1a0 0310 	sub.w	r3, r0, #16
 80126ec:	b292      	uxth	r2, r2
 80126ee:	46d9      	mov	r9, fp
 80126f0:	3108      	adds	r1, #8
 80126f2:	091b      	lsrs	r3, r3, #4
 80126f4:	960f      	str	r6, [sp, #60]	; 0x3c
 80126f6:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80126fa:	463a      	mov	r2, r7
 80126fc:	3301      	adds	r3, #1
 80126fe:	3208      	adds	r2, #8
 8012700:	910e      	str	r1, [sp, #56]	; 0x38
 8012702:	4601      	mov	r1, r0
 8012704:	3803      	subs	r0, #3
 8012706:	9207      	str	r2, [sp, #28]
 8012708:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801270a:	900d      	str	r0, [sp, #52]	; 0x34
 801270c:	3204      	adds	r2, #4
 801270e:	9202      	str	r2, [sp, #8]
 8012710:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8012712:	3204      	adds	r2, #4
 8012714:	9203      	str	r2, [sp, #12]
 8012716:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8012718:	3204      	adds	r2, #4
 801271a:	9204      	str	r2, [sp, #16]
 801271c:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 801271e:	3201      	adds	r2, #1
 8012720:	9205      	str	r2, [sp, #20]
 8012722:	1c6a      	adds	r2, r5, #1
 8012724:	9206      	str	r2, [sp, #24]
 8012726:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 801272a:	9213      	str	r2, [sp, #76]	; 0x4c
 801272c:	019a      	lsls	r2, r3, #6
 801272e:	9210      	str	r2, [sp, #64]	; 0x40
 8012730:	011a      	lsls	r2, r3, #4
 8012732:	eb06 1343 	add.w	r3, r6, r3, lsl #5
 8012736:	9212      	str	r2, [sp, #72]	; 0x48
 8012738:	9311      	str	r3, [sp, #68]	; 0x44
 801273a:	1f0b      	subs	r3, r1, #4
 801273c:	9314      	str	r3, [sp, #80]	; 0x50
 801273e:	9a07      	ldr	r2, [sp, #28]
 8012740:	9c08      	ldr	r4, [sp, #32]
 8012742:	f852 3c08 	ldr.w	r3, [r2, #-8]
 8012746:	f852 2c04 	ldr.w	r2, [r2, #-4]
 801274a:	2c0f      	cmp	r4, #15
 801274c:	931b      	str	r3, [sp, #108]	; 0x6c
 801274e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012750:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8012752:	921b      	str	r2, [sp, #108]	; 0x6c
 8012754:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012756:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8012758:	f340 8285 	ble.w	8012c66 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5b2>
 801275c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 801275e:	464d      	mov	r5, r9
 8012760:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8012762:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8012764:	f8d4 e000 	ldr.w	lr, [r4]
 8012768:	f8d7 a000 	ldr.w	sl, [r7]
 801276c:	f8d5 c000 	ldr.w	ip, [r5]
 8012770:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8012774:	fb2c 330e 	smlad	r3, ip, lr, r3
 8012778:	fb2c 000a 	smlad	r0, ip, sl, r0
 801277c:	fb28 2e0e 	smlad	lr, r8, lr, r2
 8012780:	fb28 110a 	smlad	r1, r8, sl, r1
 8012784:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8012788:	f8d7 8004 	ldr.w	r8, [r7, #4]
 801278c:	68aa      	ldr	r2, [r5, #8]
 801278e:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 8012792:	fb22 330c 	smlad	r3, r2, ip, r3
 8012796:	fb22 0008 	smlad	r0, r2, r8, r0
 801279a:	fb2b ee0c 	smlad	lr, fp, ip, lr
 801279e:	fb2b 1808 	smlad	r8, fp, r8, r1
 80127a2:	f8d4 c008 	ldr.w	ip, [r4, #8]
 80127a6:	f8d7 b008 	ldr.w	fp, [r7, #8]
 80127aa:	692a      	ldr	r2, [r5, #16]
 80127ac:	f8d5 a014 	ldr.w	sl, [r5, #20]
 80127b0:	fb22 330c 	smlad	r3, r2, ip, r3
 80127b4:	fb22 000b 	smlad	r0, r2, fp, r0
 80127b8:	fb2a ee0c 	smlad	lr, sl, ip, lr
 80127bc:	fb2a 8b0b 	smlad	fp, sl, fp, r8
 80127c0:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80127c4:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 80127c8:	f8d5 8018 	ldr.w	r8, [r5, #24]
 80127cc:	69e9      	ldr	r1, [r5, #28]
 80127ce:	fb28 330c 	smlad	r3, r8, ip, r3
 80127d2:	fb28 000a 	smlad	r0, r8, sl, r0
 80127d6:	fb21 ec0c 	smlad	ip, r1, ip, lr
 80127da:	fb21 ba0a 	smlad	sl, r1, sl, fp
 80127de:	f8d4 e010 	ldr.w	lr, [r4, #16]
 80127e2:	6939      	ldr	r1, [r7, #16]
 80127e4:	f8d5 8020 	ldr.w	r8, [r5, #32]
 80127e8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80127ea:	fb28 330e 	smlad	r3, r8, lr, r3
 80127ee:	fb28 0001 	smlad	r0, r8, r1, r0
 80127f2:	fb22 cc0e 	smlad	ip, r2, lr, ip
 80127f6:	fb22 a101 	smlad	r1, r2, r1, sl
 80127fa:	f8d4 e014 	ldr.w	lr, [r4, #20]
 80127fe:	f8d7 a014 	ldr.w	sl, [r7, #20]
 8012802:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
 8012806:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8012808:	fb28 330e 	smlad	r3, r8, lr, r3
 801280c:	fb28 000a 	smlad	r0, r8, sl, r0
 8012810:	fb22 cc0e 	smlad	ip, r2, lr, ip
 8012814:	fb22 120a 	smlad	r2, r2, sl, r1
 8012818:	f8d4 e018 	ldr.w	lr, [r4, #24]
 801281c:	f8d7 b018 	ldr.w	fp, [r7, #24]
 8012820:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8012824:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8012826:	fb28 330e 	smlad	r3, r8, lr, r3
 801282a:	fb28 080b 	smlad	r8, r8, fp, r0
 801282e:	fb21 ce0e 	smlad	lr, r1, lr, ip
 8012832:	fb21 210b 	smlad	r1, r1, fp, r2
 8012836:	69e2      	ldr	r2, [r4, #28]
 8012838:	3720      	adds	r7, #32
 801283a:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 801283c:	3420      	adds	r4, #32
 801283e:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
 8012842:	3540      	adds	r5, #64	; 0x40
 8012844:	f857 bc04 	ldr.w	fp, [r7, #-4]
 8012848:	fb20 3302 	smlad	r3, r0, r2, r3
 801284c:	fb20 800b 	smlad	r0, r0, fp, r8
 8012850:	fb2c e202 	smlad	r2, ip, r2, lr
 8012854:	fb2c 110b 	smlad	r1, ip, fp, r1
 8012858:	42a6      	cmp	r6, r4
 801285a:	d183      	bne.n	8012764 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xb0>
 801285c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801285e:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
 8012862:	44a9      	add	r9, r5
 8012864:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8012866:	9501      	str	r5, [sp, #4]
 8012868:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801286a:	45ab      	cmp	fp, r5
 801286c:	f280 8204 	bge.w	8012c78 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5c4>
 8012870:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8012872:	f8dd c004 	ldr.w	ip, [sp, #4]
 8012876:	eba5 050b 	sub.w	r5, r5, fp
 801287a:	08ad      	lsrs	r5, r5, #2
 801287c:	462e      	mov	r6, r5
 801287e:	950b      	str	r5, [sp, #44]	; 0x2c
 8012880:	464d      	mov	r5, r9
 8012882:	3601      	adds	r6, #1
 8012884:	00f7      	lsls	r7, r6, #3
 8012886:	960a      	str	r6, [sp, #40]	; 0x28
 8012888:	eb04 08c6 	add.w	r8, r4, r6, lsl #3
 801288c:	9709      	str	r7, [sp, #36]	; 0x24
 801288e:	f8d4 e000 	ldr.w	lr, [r4]
 8012892:	f8dc 7000 	ldr.w	r7, [ip]
 8012896:	f8d5 a000 	ldr.w	sl, [r5]
 801289a:	686e      	ldr	r6, [r5, #4]
 801289c:	fb2a 330e 	smlad	r3, sl, lr, r3
 80128a0:	fb2a 0007 	smlad	r0, sl, r7, r0
 80128a4:	fb26 220e 	smlad	r2, r6, lr, r2
 80128a8:	fb26 1107 	smlad	r1, r6, r7, r1
 80128ac:	6867      	ldr	r7, [r4, #4]
 80128ae:	f10c 0c08 	add.w	ip, ip, #8
 80128b2:	68ae      	ldr	r6, [r5, #8]
 80128b4:	3408      	adds	r4, #8
 80128b6:	f8d5 e00c 	ldr.w	lr, [r5, #12]
 80128ba:	3510      	adds	r5, #16
 80128bc:	f85c ac04 	ldr.w	sl, [ip, #-4]
 80128c0:	fb26 3307 	smlad	r3, r6, r7, r3
 80128c4:	fb26 000a 	smlad	r0, r6, sl, r0
 80128c8:	fb2e 2207 	smlad	r2, lr, r7, r2
 80128cc:	fb2e 110a 	smlad	r1, lr, sl, r1
 80128d0:	4544      	cmp	r4, r8
 80128d2:	d1dc      	bne.n	801288e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1da>
 80128d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80128d6:	f10b 0b04 	add.w	fp, fp, #4
 80128da:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80128dc:	eb09 1904 	add.w	r9, r9, r4, lsl #4
 80128e0:	9c01      	ldr	r4, [sp, #4]
 80128e2:	442c      	add	r4, r5
 80128e4:	9401      	str	r4, [sp, #4]
 80128e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80128e8:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 80128ec:	9f08      	ldr	r7, [sp, #32]
 80128ee:	455f      	cmp	r7, fp
 80128f0:	dd54      	ble.n	801299c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2e8>
 80128f2:	f9b8 5000 	ldrsh.w	r5, [r8]
 80128f6:	f9b9 4002 	ldrsh.w	r4, [r9, #2]
 80128fa:	f9b9 6000 	ldrsh.w	r6, [r9]
 80128fe:	fb05 2204 	mla	r2, r5, r4, r2
 8012902:	fb06 3305 	mla	r3, r6, r5, r3
 8012906:	9d01      	ldr	r5, [sp, #4]
 8012908:	f9b5 5000 	ldrsh.w	r5, [r5]
 801290c:	fb05 1104 	mla	r1, r5, r4, r1
 8012910:	f10b 0401 	add.w	r4, fp, #1
 8012914:	fb06 0005 	mla	r0, r6, r5, r0
 8012918:	42a7      	cmp	r7, r4
 801291a:	dd3a      	ble.n	8012992 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2de>
 801291c:	f9b8 5002 	ldrsh.w	r5, [r8, #2]
 8012920:	f9b9 4006 	ldrsh.w	r4, [r9, #6]
 8012924:	f9b9 6004 	ldrsh.w	r6, [r9, #4]
 8012928:	fb05 2204 	mla	r2, r5, r4, r2
 801292c:	fb06 3305 	mla	r3, r6, r5, r3
 8012930:	9d01      	ldr	r5, [sp, #4]
 8012932:	f9b5 5002 	ldrsh.w	r5, [r5, #2]
 8012936:	fb05 1104 	mla	r1, r5, r4, r1
 801293a:	f10b 0402 	add.w	r4, fp, #2
 801293e:	fb06 0005 	mla	r0, r6, r5, r0
 8012942:	42a7      	cmp	r7, r4
 8012944:	dd25      	ble.n	8012992 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2de>
 8012946:	f9b8 5004 	ldrsh.w	r5, [r8, #4]
 801294a:	f9b9 400a 	ldrsh.w	r4, [r9, #10]
 801294e:	f9b9 6008 	ldrsh.w	r6, [r9, #8]
 8012952:	fb05 2204 	mla	r2, r5, r4, r2
 8012956:	fb06 3305 	mla	r3, r6, r5, r3
 801295a:	9d01      	ldr	r5, [sp, #4]
 801295c:	f9b5 5004 	ldrsh.w	r5, [r5, #4]
 8012960:	fb05 1104 	mla	r1, r5, r4, r1
 8012964:	f10b 0403 	add.w	r4, fp, #3
 8012968:	fb06 0005 	mla	r0, r6, r5, r0
 801296c:	42a7      	cmp	r7, r4
 801296e:	dd10      	ble.n	8012992 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2de>
 8012970:	9c01      	ldr	r4, [sp, #4]
 8012972:	f9b8 5006 	ldrsh.w	r5, [r8, #6]
 8012976:	f9b4 6006 	ldrsh.w	r6, [r4, #6]
 801297a:	f9b9 400c 	ldrsh.w	r4, [r9, #12]
 801297e:	fb04 3305 	mla	r3, r4, r5, r3
 8012982:	fb04 0006 	mla	r0, r4, r6, r0
 8012986:	f9b9 400e 	ldrsh.w	r4, [r9, #14]
 801298a:	fb05 2204 	mla	r2, r5, r4, r2
 801298e:	fb06 1104 	mla	r1, r6, r4, r1
 8012992:	9c08      	ldr	r4, [sp, #32]
 8012994:	eba4 0b0b 	sub.w	fp, r4, fp
 8012998:	eb09 098b 	add.w	r9, r9, fp, lsl #2
 801299c:	9c02      	ldr	r4, [sp, #8]
 801299e:	f934 4c04 	ldrsh.w	r4, [r4, #-4]
 80129a2:	2c15      	cmp	r4, #21
 80129a4:	f340 80e8 	ble.w	8012b78 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4c4>
 80129a8:	1ea6      	subs	r6, r4, #2
 80129aa:	2501      	movs	r5, #1
 80129ac:	3c01      	subs	r4, #1
 80129ae:	fa05 f606 	lsl.w	r6, r5, r6
 80129b2:	9d03      	ldr	r5, [sp, #12]
 80129b4:	f855 5c04 	ldr.w	r5, [r5, #-4]
 80129b8:	fb53 6305 	smmla	r3, r3, r5, r6
 80129bc:	fb50 6005 	smmla	r0, r0, r5, r6
 80129c0:	9d04      	ldr	r5, [sp, #16]
 80129c2:	4123      	asrs	r3, r4
 80129c4:	f855 7c04 	ldr.w	r7, [r5, #-4]
 80129c8:	443b      	add	r3, r7
 80129ca:	f303 0307 	ssat	r3, #8, r3
 80129ce:	4120      	asrs	r0, r4
 80129d0:	9c05      	ldr	r4, [sp, #20]
 80129d2:	4438      	add	r0, r7
 80129d4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80129d8:	f300 0007 	ssat	r0, #8, r0
 80129dc:	9b06      	ldr	r3, [sp, #24]
 80129de:	f803 0c01 	strb.w	r0, [r3, #-1]
 80129e2:	9b02      	ldr	r3, [sp, #8]
 80129e4:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 80129e8:	2b15      	cmp	r3, #21
 80129ea:	f340 80e5 	ble.w	8012bb8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x504>
 80129ee:	1e9c      	subs	r4, r3, #2
 80129f0:	2001      	movs	r0, #1
 80129f2:	3b01      	subs	r3, #1
 80129f4:	fa00 f404 	lsl.w	r4, r0, r4
 80129f8:	9803      	ldr	r0, [sp, #12]
 80129fa:	6800      	ldr	r0, [r0, #0]
 80129fc:	fb52 4200 	smmla	r2, r2, r0, r4
 8012a00:	fb51 4100 	smmla	r1, r1, r0, r4
 8012a04:	9804      	ldr	r0, [sp, #16]
 8012a06:	411a      	asrs	r2, r3
 8012a08:	6805      	ldr	r5, [r0, #0]
 8012a0a:	442a      	add	r2, r5
 8012a0c:	f302 0207 	ssat	r2, #8, r2
 8012a10:	4119      	asrs	r1, r3
 8012a12:	9b05      	ldr	r3, [sp, #20]
 8012a14:	4429      	add	r1, r5
 8012a16:	701a      	strb	r2, [r3, #0]
 8012a18:	f301 0107 	ssat	r1, #8, r1
 8012a1c:	9b06      	ldr	r3, [sp, #24]
 8012a1e:	7019      	strb	r1, [r3, #0]
 8012a20:	9a07      	ldr	r2, [sp, #28]
 8012a22:	9b02      	ldr	r3, [sp, #8]
 8012a24:	3208      	adds	r2, #8
 8012a26:	3304      	adds	r3, #4
 8012a28:	9207      	str	r2, [sp, #28]
 8012a2a:	9a03      	ldr	r2, [sp, #12]
 8012a2c:	9302      	str	r3, [sp, #8]
 8012a2e:	3208      	adds	r2, #8
 8012a30:	9203      	str	r2, [sp, #12]
 8012a32:	9a04      	ldr	r2, [sp, #16]
 8012a34:	3208      	adds	r2, #8
 8012a36:	9204      	str	r2, [sp, #16]
 8012a38:	9a05      	ldr	r2, [sp, #20]
 8012a3a:	3202      	adds	r2, #2
 8012a3c:	9205      	str	r2, [sp, #20]
 8012a3e:	9a06      	ldr	r2, [sp, #24]
 8012a40:	3202      	adds	r2, #2
 8012a42:	9206      	str	r2, [sp, #24]
 8012a44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012a46:	4293      	cmp	r3, r2
 8012a48:	f47f ae79 	bne.w	801273e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x8a>
 8012a4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012a4e:	46cb      	mov	fp, r9
 8012a50:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8012a52:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012a56:	9229      	str	r2, [sp, #164]	; 0xa4
 8012a58:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8012a5a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012a5e:	922a      	str	r2, [sp, #168]	; 0xa8
 8012a60:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8012a62:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8012a66:	922b      	str	r2, [sp, #172]	; 0xac
 8012a68:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012a6a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8012a6e:	9215      	str	r2, [sp, #84]	; 0x54
 8012a70:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8012a72:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012a76:	9216      	str	r2, [sp, #88]	; 0x58
 8012a78:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8012a7a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012a7e:	9328      	str	r3, [sp, #160]	; 0xa0
 8012a80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012a82:	07db      	lsls	r3, r3, #31
 8012a84:	d56f      	bpl.n	8012b66 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4b2>
 8012a86:	9a08      	ldr	r2, [sp, #32]
 8012a88:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012a8a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8012a8c:	0896      	lsrs	r6, r2, #2
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	eb00 0742 	add.w	r7, r0, r2, lsl #1
 8012a94:	f000 812e 	beq.w	8012cf4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x640>
 8012a98:	ea4f 0cc6 	mov.w	ip, r6, lsl #3
 8012a9c:	463c      	mov	r4, r7
 8012a9e:	eb0b 06c6 	add.w	r6, fp, r6, lsl #3
 8012aa2:	461a      	mov	r2, r3
 8012aa4:	f8db 5000 	ldr.w	r5, [fp]
 8012aa8:	f10b 0b08 	add.w	fp, fp, #8
 8012aac:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 8012ab0:	f8d0 e000 	ldr.w	lr, [r0]
 8012ab4:	fb25 330e 	smlad	r3, r5, lr, r3
 8012ab8:	f8d4 e000 	ldr.w	lr, [r4]
 8012abc:	fb25 220e 	smlad	r2, r5, lr, r2
 8012ac0:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8012ac4:	3408      	adds	r4, #8
 8012ac6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8012aca:	3008      	adds	r0, #8
 8012acc:	fb21 330e 	smlad	r3, r1, lr, r3
 8012ad0:	fb21 2205 	smlad	r2, r1, r5, r2
 8012ad4:	45b3      	cmp	fp, r6
 8012ad6:	d1e5      	bne.n	8012aa4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3f0>
 8012ad8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012ada:	4467      	add	r7, ip
 8012adc:	4461      	add	r1, ip
 8012ade:	910c      	str	r1, [sp, #48]	; 0x30
 8012ae0:	9908      	ldr	r1, [sp, #32]
 8012ae2:	f011 0103 	ands.w	r1, r1, #3
 8012ae6:	d01d      	beq.n	8012b24 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x470>
 8012ae8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012aea:	3901      	subs	r1, #1
 8012aec:	f9b6 0000 	ldrsh.w	r0, [r6]
 8012af0:	882c      	ldrh	r4, [r5, #0]
 8012af2:	b289      	uxth	r1, r1
 8012af4:	fb14 3300 	smlabb	r3, r4, r0, r3
 8012af8:	883c      	ldrh	r4, [r7, #0]
 8012afa:	fb14 2200 	smlabb	r2, r4, r0, r2
 8012afe:	b189      	cbz	r1, 8012b24 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x470>
 8012b00:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 8012b04:	2901      	cmp	r1, #1
 8012b06:	886c      	ldrh	r4, [r5, #2]
 8012b08:	fb14 3300 	smlabb	r3, r4, r0, r3
 8012b0c:	887c      	ldrh	r4, [r7, #2]
 8012b0e:	fb14 2200 	smlabb	r2, r4, r0, r2
 8012b12:	d007      	beq.n	8012b24 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x470>
 8012b14:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 8012b18:	88a8      	ldrh	r0, [r5, #4]
 8012b1a:	fb11 3300 	smlabb	r3, r1, r0, r3
 8012b1e:	88b8      	ldrh	r0, [r7, #4]
 8012b20:	fb11 2200 	smlabb	r2, r1, r0, r2
 8012b24:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8012b26:	f9b1 1000 	ldrsh.w	r1, [r1]
 8012b2a:	2915      	cmp	r1, #21
 8012b2c:	f340 80a6 	ble.w	8012c7c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5c8>
 8012b30:	1e8d      	subs	r5, r1, #2
 8012b32:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8012b34:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8012b36:	3901      	subs	r1, #1
 8012b38:	2601      	movs	r6, #1
 8012b3a:	6800      	ldr	r0, [r0, #0]
 8012b3c:	6824      	ldr	r4, [r4, #0]
 8012b3e:	40ae      	lsls	r6, r5
 8012b40:	fb53 6500 	smmla	r5, r3, r0, r6
 8012b44:	fb52 6300 	smmla	r3, r2, r0, r6
 8012b48:	fa45 f201 	asr.w	r2, r5, r1
 8012b4c:	4422      	add	r2, r4
 8012b4e:	f302 0207 	ssat	r2, #8, r2
 8012b52:	410b      	asrs	r3, r1
 8012b54:	982b      	ldr	r0, [sp, #172]	; 0xac
 8012b56:	4423      	add	r3, r4
 8012b58:	f800 2b01 	strb.w	r2, [r0], #1
 8012b5c:	f303 0307 	ssat	r3, #8, r3
 8012b60:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012b62:	902b      	str	r0, [sp, #172]	; 0xac
 8012b64:	7013      	strb	r3, [r2, #0]
 8012b66:	e9dd 3217 	ldrd	r3, r2, [sp, #92]	; 0x5c
 8012b6a:	ebc3 0042 	rsb	r0, r3, r2, lsl #1
 8012b6e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8012b70:	4418      	add	r0, r3
 8012b72:	b01d      	add	sp, #116	; 0x74
 8012b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b78:	2c00      	cmp	r4, #0
 8012b7a:	dd34      	ble.n	8012be6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x532>
 8012b7c:	9d03      	ldr	r5, [sp, #12]
 8012b7e:	005b      	lsls	r3, r3, #1
 8012b80:	9e04      	ldr	r6, [sp, #16]
 8012b82:	0040      	lsls	r0, r0, #1
 8012b84:	f855 5c04 	ldr.w	r5, [r5, #-4]
 8012b88:	f856 6c04 	ldr.w	r6, [r6, #-4]
 8012b8c:	fb53 6305 	smmla	r3, r3, r5, r6
 8012b90:	fb50 6005 	smmla	r0, r0, r5, r6
 8012b94:	4123      	asrs	r3, r4
 8012b96:	f303 0307 	ssat	r3, #8, r3
 8012b9a:	4120      	asrs	r0, r4
 8012b9c:	9c05      	ldr	r4, [sp, #20]
 8012b9e:	f804 3c01 	strb.w	r3, [r4, #-1]
 8012ba2:	f300 0007 	ssat	r0, #8, r0
 8012ba6:	9b06      	ldr	r3, [sp, #24]
 8012ba8:	f803 0c01 	strb.w	r0, [r3, #-1]
 8012bac:	9b02      	ldr	r3, [sp, #8]
 8012bae:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 8012bb2:	2b15      	cmp	r3, #21
 8012bb4:	f73f af1b 	bgt.w	80129ee <st_sssa8_ch_nn_mat_mult_kernel_opt+0x33a>
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	dd36      	ble.n	8012c2a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x576>
 8012bbc:	9803      	ldr	r0, [sp, #12]
 8012bbe:	0052      	lsls	r2, r2, #1
 8012bc0:	9c04      	ldr	r4, [sp, #16]
 8012bc2:	0049      	lsls	r1, r1, #1
 8012bc4:	6800      	ldr	r0, [r0, #0]
 8012bc6:	6824      	ldr	r4, [r4, #0]
 8012bc8:	fb52 4200 	smmla	r2, r2, r0, r4
 8012bcc:	fb51 4100 	smmla	r1, r1, r0, r4
 8012bd0:	411a      	asrs	r2, r3
 8012bd2:	f302 0207 	ssat	r2, #8, r2
 8012bd6:	4119      	asrs	r1, r3
 8012bd8:	9b05      	ldr	r3, [sp, #20]
 8012bda:	701a      	strb	r2, [r3, #0]
 8012bdc:	f301 0107 	ssat	r1, #8, r1
 8012be0:	9b06      	ldr	r3, [sp, #24]
 8012be2:	7019      	strb	r1, [r3, #0]
 8012be4:	e71c      	b.n	8012a20 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x36c>
 8012be6:	f1c4 0401 	rsb	r4, r4, #1
 8012bea:	fa03 f504 	lsl.w	r5, r3, r4
 8012bee:	f305 051f 	ssat	r5, #32, r5
 8012bf2:	9b03      	ldr	r3, [sp, #12]
 8012bf4:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8012bf8:	fb55 f516 	smmulr	r5, r5, r6
 8012bfc:	40a0      	lsls	r0, r4
 8012bfe:	f300 001f 	ssat	r0, #32, r0
 8012c02:	fb50 f016 	smmulr	r0, r0, r6
 8012c06:	9c04      	ldr	r4, [sp, #16]
 8012c08:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8012c0c:	442b      	add	r3, r5
 8012c0e:	f303 0307 	ssat	r3, #8, r3
 8012c12:	9d05      	ldr	r5, [sp, #20]
 8012c14:	f805 3c01 	strb.w	r3, [r5, #-1]
 8012c18:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8012c1c:	4403      	add	r3, r0
 8012c1e:	f303 0307 	ssat	r3, #8, r3
 8012c22:	9806      	ldr	r0, [sp, #24]
 8012c24:	f800 3c01 	strb.w	r3, [r0, #-1]
 8012c28:	e6db      	b.n	80129e2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x32e>
 8012c2a:	f1c3 0301 	rsb	r3, r3, #1
 8012c2e:	fa02 f003 	lsl.w	r0, r2, r3
 8012c32:	f300 001f 	ssat	r0, #32, r0
 8012c36:	9a03      	ldr	r2, [sp, #12]
 8012c38:	6814      	ldr	r4, [r2, #0]
 8012c3a:	fb50 f014 	smmulr	r0, r0, r4
 8012c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8012c42:	f303 021f 	ssat	r2, #32, r3
 8012c46:	fb52 f214 	smmulr	r2, r2, r4
 8012c4a:	9904      	ldr	r1, [sp, #16]
 8012c4c:	680b      	ldr	r3, [r1, #0]
 8012c4e:	4403      	add	r3, r0
 8012c50:	f303 0307 	ssat	r3, #8, r3
 8012c54:	9805      	ldr	r0, [sp, #20]
 8012c56:	7003      	strb	r3, [r0, #0]
 8012c58:	680b      	ldr	r3, [r1, #0]
 8012c5a:	4413      	add	r3, r2
 8012c5c:	f303 0307 	ssat	r3, #8, r3
 8012c60:	9a06      	ldr	r2, [sp, #24]
 8012c62:	7013      	strb	r3, [r2, #0]
 8012c64:	e6dc      	b.n	8012a20 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x36c>
 8012c66:	f04f 0b00 	mov.w	fp, #0
 8012c6a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8012c6c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8012c6e:	45ab      	cmp	fp, r5
 8012c70:	9401      	str	r4, [sp, #4]
 8012c72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8012c74:	f6ff adfc 	blt.w	8012870 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1bc>
 8012c78:	46a0      	mov	r8, r4
 8012c7a:	e637      	b.n	80128ec <st_sssa8_ch_nn_mat_mult_kernel_opt+0x238>
 8012c7c:	2900      	cmp	r1, #0
 8012c7e:	dd1a      	ble.n	8012cb6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x602>
 8012c80:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8012c82:	005b      	lsls	r3, r3, #1
 8012c84:	0052      	lsls	r2, r2, #1
 8012c86:	6804      	ldr	r4, [r0, #0]
 8012c88:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8012c8a:	6805      	ldr	r5, [r0, #0]
 8012c8c:	fb53 5004 	smmla	r0, r3, r4, r5
 8012c90:	fb52 5304 	smmla	r3, r2, r4, r5
 8012c94:	fa40 f201 	asr.w	r2, r0, r1
 8012c98:	f302 0207 	ssat	r2, #8, r2
 8012c9c:	982b      	ldr	r0, [sp, #172]	; 0xac
 8012c9e:	f800 2b01 	strb.w	r2, [r0], #1
 8012ca2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8012ca4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8012ca8:	4113      	asrs	r3, r2
 8012caa:	f303 0307 	ssat	r3, #8, r3
 8012cae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012cb0:	902b      	str	r0, [sp, #172]	; 0xac
 8012cb2:	7013      	strb	r3, [r2, #0]
 8012cb4:	e757      	b.n	8012b66 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4b2>
 8012cb6:	f1c1 0101 	rsb	r1, r1, #1
 8012cba:	408b      	lsls	r3, r1
 8012cbc:	f303 031f 	ssat	r3, #32, r3
 8012cc0:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8012cc2:	6800      	ldr	r0, [r0, #0]
 8012cc4:	fb53 f310 	smmulr	r3, r3, r0
 8012cc8:	408a      	lsls	r2, r1
 8012cca:	f302 021f 	ssat	r2, #32, r2
 8012cce:	fb52 f210 	smmulr	r2, r2, r0
 8012cd2:	992a      	ldr	r1, [sp, #168]	; 0xa8
 8012cd4:	6809      	ldr	r1, [r1, #0]
 8012cd6:	440b      	add	r3, r1
 8012cd8:	f303 0307 	ssat	r3, #8, r3
 8012cdc:	992b      	ldr	r1, [sp, #172]	; 0xac
 8012cde:	f801 3b01 	strb.w	r3, [r1], #1
 8012ce2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	4413      	add	r3, r2
 8012ce8:	f303 0307 	ssat	r3, #8, r3
 8012cec:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012cee:	912b      	str	r1, [sp, #172]	; 0xac
 8012cf0:	7013      	strb	r3, [r2, #0]
 8012cf2:	e738      	b.n	8012b66 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4b2>
 8012cf4:	465e      	mov	r6, fp
 8012cf6:	461a      	mov	r2, r3
 8012cf8:	e6f2      	b.n	8012ae0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x42c>
 8012cfa:	bf00      	nop

08012cfc <st_sssa8_ch_nn_mat_mult_kernel_single_opt>:
 8012cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d00:	b093      	sub	sp, #76	; 0x4c
 8012d02:	f8bd 3070 	ldrh.w	r3, [sp, #112]	; 0x70
 8012d06:	f8bd 4074 	ldrh.w	r4, [sp, #116]	; 0x74
 8012d0a:	085d      	lsrs	r5, r3, #1
 8012d0c:	930e      	str	r3, [sp, #56]	; 0x38
 8012d0e:	9107      	str	r1, [sp, #28]
 8012d10:	920d      	str	r2, [sp, #52]	; 0x34
 8012d12:	9405      	str	r4, [sp, #20]
 8012d14:	950f      	str	r5, [sp, #60]	; 0x3c
 8012d16:	f000 81fc 	beq.w	8013112 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x416>
 8012d1a:	4616      	mov	r6, r2
 8012d1c:	1e6a      	subs	r2, r5, #1
 8012d1e:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8012d20:	460f      	mov	r7, r1
 8012d22:	b292      	uxth	r2, r2
 8012d24:	f1a4 0310 	sub.w	r3, r4, #16
 8012d28:	1d29      	adds	r1, r5, #4
 8012d2a:	f106 0a08 	add.w	sl, r6, #8
 8012d2e:	091b      	lsrs	r3, r3, #4
 8012d30:	eb01 0542 	add.w	r5, r1, r2, lsl #1
 8012d34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012d36:	3301      	adds	r3, #1
 8012d38:	f102 0b02 	add.w	fp, r2, #2
 8012d3c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012d3e:	eb07 1743 	add.w	r7, r7, r3, lsl #5
 8012d42:	9509      	str	r5, [sp, #36]	; 0x24
 8012d44:	3204      	adds	r2, #4
 8012d46:	1ee5      	subs	r5, r4, #3
 8012d48:	9202      	str	r2, [sp, #8]
 8012d4a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012d4c:	9508      	str	r5, [sp, #32]
 8012d4e:	3208      	adds	r2, #8
 8012d50:	9204      	str	r2, [sp, #16]
 8012d52:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8012d54:	3208      	adds	r2, #8
 8012d56:	9201      	str	r2, [sp, #4]
 8012d58:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012d5a:	3202      	adds	r2, #2
 8012d5c:	9203      	str	r2, [sp, #12]
 8012d5e:	019a      	lsls	r2, r3, #6
 8012d60:	011b      	lsls	r3, r3, #4
 8012d62:	920a      	str	r2, [sp, #40]	; 0x28
 8012d64:	930b      	str	r3, [sp, #44]	; 0x2c
 8012d66:	1f23      	subs	r3, r4, #4
 8012d68:	930c      	str	r3, [sp, #48]	; 0x30
 8012d6a:	f85a 3c08 	ldr.w	r3, [sl, #-8]
 8012d6e:	9905      	ldr	r1, [sp, #20]
 8012d70:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8012d74:	9311      	str	r3, [sp, #68]	; 0x44
 8012d76:	290f      	cmp	r1, #15
 8012d78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012d7a:	9211      	str	r2, [sp, #68]	; 0x44
 8012d7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012d7e:	9c07      	ldr	r4, [sp, #28]
 8012d80:	f340 819c 	ble.w	80130bc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3c0>
 8012d84:	4601      	mov	r1, r0
 8012d86:	f8d4 c000 	ldr.w	ip, [r4]
 8012d8a:	680e      	ldr	r6, [r1, #0]
 8012d8c:	fb26 330c 	smlad	r3, r6, ip, r3
 8012d90:	684d      	ldr	r5, [r1, #4]
 8012d92:	fb25 220c 	smlad	r2, r5, ip, r2
 8012d96:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8012d9a:	688e      	ldr	r6, [r1, #8]
 8012d9c:	fb26 360c 	smlad	r6, r6, ip, r3
 8012da0:	68cd      	ldr	r5, [r1, #12]
 8012da2:	fb25 250c 	smlad	r5, r5, ip, r2
 8012da6:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8012daa:	690b      	ldr	r3, [r1, #16]
 8012dac:	fb23 660c 	smlad	r6, r3, ip, r6
 8012db0:	694a      	ldr	r2, [r1, #20]
 8012db2:	fb22 550c 	smlad	r5, r2, ip, r5
 8012db6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8012dba:	698b      	ldr	r3, [r1, #24]
 8012dbc:	fb23 630c 	smlad	r3, r3, ip, r6
 8012dc0:	69ca      	ldr	r2, [r1, #28]
 8012dc2:	fb22 520c 	smlad	r2, r2, ip, r5
 8012dc6:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8012dca:	6a0e      	ldr	r6, [r1, #32]
 8012dcc:	fb26 330c 	smlad	r3, r6, ip, r3
 8012dd0:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8012dd2:	fb25 220c 	smlad	r2, r5, ip, r2
 8012dd6:	f8d4 c014 	ldr.w	ip, [r4, #20]
 8012dda:	6a8e      	ldr	r6, [r1, #40]	; 0x28
 8012ddc:	fb26 360c 	smlad	r6, r6, ip, r3
 8012de0:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 8012de2:	fb25 250c 	smlad	r5, r5, ip, r2
 8012de6:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8012dea:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8012dec:	fb23 660c 	smlad	r6, r3, ip, r6
 8012df0:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8012df2:	fb22 550c 	smlad	r5, r2, ip, r5
 8012df6:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 8012dfa:	3140      	adds	r1, #64	; 0x40
 8012dfc:	f851 3c08 	ldr.w	r3, [r1, #-8]
 8012e00:	3420      	adds	r4, #32
 8012e02:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8012e06:	fb23 630c 	smlad	r3, r3, ip, r6
 8012e0a:	fb22 520c 	smlad	r2, r2, ip, r5
 8012e0e:	42bc      	cmp	r4, r7
 8012e10:	d1b9      	bne.n	8012d86 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x8a>
 8012e12:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012e14:	463c      	mov	r4, r7
 8012e16:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
 8012e1a:	4408      	add	r0, r1
 8012e1c:	9908      	ldr	r1, [sp, #32]
 8012e1e:	458e      	cmp	lr, r1
 8012e20:	da25      	bge.n	8012e6e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x172>
 8012e22:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012e24:	eba1 090e 	sub.w	r9, r1, lr
 8012e28:	4601      	mov	r1, r0
 8012e2a:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8012e2e:	f109 0501 	add.w	r5, r9, #1
 8012e32:	eb04 08c5 	add.w	r8, r4, r5, lsl #3
 8012e36:	9506      	str	r5, [sp, #24]
 8012e38:	6825      	ldr	r5, [r4, #0]
 8012e3a:	680e      	ldr	r6, [r1, #0]
 8012e3c:	fb26 3305 	smlad	r3, r6, r5, r3
 8012e40:	684e      	ldr	r6, [r1, #4]
 8012e42:	fb26 2505 	smlad	r5, r6, r5, r2
 8012e46:	6866      	ldr	r6, [r4, #4]
 8012e48:	3110      	adds	r1, #16
 8012e4a:	f851 cc08 	ldr.w	ip, [r1, #-8]
 8012e4e:	3408      	adds	r4, #8
 8012e50:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8012e54:	fb2c 3306 	smlad	r3, ip, r6, r3
 8012e58:	fb22 5206 	smlad	r2, r2, r6, r5
 8012e5c:	45a0      	cmp	r8, r4
 8012e5e:	d1eb      	bne.n	8012e38 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x13c>
 8012e60:	9906      	ldr	r1, [sp, #24]
 8012e62:	f10e 0e04 	add.w	lr, lr, #4
 8012e66:	eb00 1001 	add.w	r0, r0, r1, lsl #4
 8012e6a:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 8012e6e:	9e05      	ldr	r6, [sp, #20]
 8012e70:	4576      	cmp	r6, lr
 8012e72:	dd30      	ble.n	8012ed6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1da>
 8012e74:	f9b4 1000 	ldrsh.w	r1, [r4]
 8012e78:	8805      	ldrh	r5, [r0, #0]
 8012e7a:	fb15 3301 	smlabb	r3, r5, r1, r3
 8012e7e:	8845      	ldrh	r5, [r0, #2]
 8012e80:	fb11 2205 	smlabb	r2, r1, r5, r2
 8012e84:	f10e 0101 	add.w	r1, lr, #1
 8012e88:	428e      	cmp	r6, r1
 8012e8a:	dd1f      	ble.n	8012ecc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d0>
 8012e8c:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 8012e90:	8885      	ldrh	r5, [r0, #4]
 8012e92:	fb15 3301 	smlabb	r3, r5, r1, r3
 8012e96:	88c5      	ldrh	r5, [r0, #6]
 8012e98:	fb11 2205 	smlabb	r2, r1, r5, r2
 8012e9c:	f10e 0102 	add.w	r1, lr, #2
 8012ea0:	428e      	cmp	r6, r1
 8012ea2:	dd13      	ble.n	8012ecc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d0>
 8012ea4:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 8012ea8:	8905      	ldrh	r5, [r0, #8]
 8012eaa:	fb15 3301 	smlabb	r3, r5, r1, r3
 8012eae:	8945      	ldrh	r5, [r0, #10]
 8012eb0:	fb11 2205 	smlabb	r2, r1, r5, r2
 8012eb4:	f10e 0103 	add.w	r1, lr, #3
 8012eb8:	428e      	cmp	r6, r1
 8012eba:	dd07      	ble.n	8012ecc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d0>
 8012ebc:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 8012ec0:	8984      	ldrh	r4, [r0, #12]
 8012ec2:	fb14 3301 	smlabb	r3, r4, r1, r3
 8012ec6:	89c4      	ldrh	r4, [r0, #14]
 8012ec8:	fb11 2204 	smlabb	r2, r1, r4, r2
 8012ecc:	9905      	ldr	r1, [sp, #20]
 8012ece:	eba1 0e0e 	sub.w	lr, r1, lr
 8012ed2:	eb00 008e 	add.w	r0, r0, lr, lsl #2
 8012ed6:	9902      	ldr	r1, [sp, #8]
 8012ed8:	f931 5c04 	ldrsh.w	r5, [r1, #-4]
 8012edc:	2d15      	cmp	r5, #21
 8012ede:	f340 80b0 	ble.w	8013042 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x346>
 8012ee2:	9e04      	ldr	r6, [sp, #16]
 8012ee4:	1eac      	subs	r4, r5, #2
 8012ee6:	2101      	movs	r1, #1
 8012ee8:	3d01      	subs	r5, #1
 8012eea:	f1a6 0e04 	sub.w	lr, r6, #4
 8012eee:	fa01 f404 	lsl.w	r4, r1, r4
 8012ef2:	f856 1c08 	ldr.w	r1, [r6, #-8]
 8012ef6:	fb53 4401 	smmla	r4, r3, r1, r4
 8012efa:	9b01      	ldr	r3, [sp, #4]
 8012efc:	fa44 f505 	asr.w	r5, r4, r5
 8012f00:	f853 4c08 	ldr.w	r4, [r3, #-8]
 8012f04:	1f1e      	subs	r6, r3, #4
 8012f06:	442c      	add	r4, r5
 8012f08:	f304 0407 	ssat	r4, #8, r4
 8012f0c:	f80b 4c02 	strb.w	r4, [fp, #-2]
 8012f10:	9b03      	ldr	r3, [sp, #12]
 8012f12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012f16:	2b15      	cmp	r3, #21
 8012f18:	f340 8085 	ble.w	8013026 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x32a>
 8012f1c:	1e9c      	subs	r4, r3, #2
 8012f1e:	2501      	movs	r5, #1
 8012f20:	3b01      	subs	r3, #1
 8012f22:	6836      	ldr	r6, [r6, #0]
 8012f24:	f8de 1000 	ldr.w	r1, [lr]
 8012f28:	fa05 f404 	lsl.w	r4, r5, r4
 8012f2c:	fb52 4201 	smmla	r2, r2, r1, r4
 8012f30:	411a      	asrs	r2, r3
 8012f32:	4432      	add	r2, r6
 8012f34:	f302 0207 	ssat	r2, #8, r2
 8012f38:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8012f3c:	9b02      	ldr	r3, [sp, #8]
 8012f3e:	f10b 0b02 	add.w	fp, fp, #2
 8012f42:	f10a 0a08 	add.w	sl, sl, #8
 8012f46:	3304      	adds	r3, #4
 8012f48:	9302      	str	r3, [sp, #8]
 8012f4a:	9b04      	ldr	r3, [sp, #16]
 8012f4c:	3308      	adds	r3, #8
 8012f4e:	9304      	str	r3, [sp, #16]
 8012f50:	9b01      	ldr	r3, [sp, #4]
 8012f52:	3308      	adds	r3, #8
 8012f54:	9301      	str	r3, [sp, #4]
 8012f56:	9b03      	ldr	r3, [sp, #12]
 8012f58:	3304      	adds	r3, #4
 8012f5a:	9303      	str	r3, [sp, #12]
 8012f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f5e:	459b      	cmp	fp, r3
 8012f60:	f47f af03 	bne.w	8012d6a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x6e>
 8012f64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012f66:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012f68:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8012f6c:	921e      	str	r2, [sp, #120]	; 0x78
 8012f6e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012f70:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012f74:	921f      	str	r2, [sp, #124]	; 0x7c
 8012f76:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8012f78:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012f7c:	9220      	str	r2, [sp, #128]	; 0x80
 8012f7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012f80:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012f84:	920d      	str	r2, [sp, #52]	; 0x34
 8012f86:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012f88:	eb02 0143 	add.w	r1, r2, r3, lsl #1
 8012f8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012f8e:	07db      	lsls	r3, r3, #31
 8012f90:	d545      	bpl.n	801301e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x322>
 8012f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012f94:	681a      	ldr	r2, [r3, #0]
 8012f96:	9b05      	ldr	r3, [sp, #20]
 8012f98:	089e      	lsrs	r6, r3, #2
 8012f9a:	d014      	beq.n	8012fc6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2ca>
 8012f9c:	00f7      	lsls	r7, r6, #3
 8012f9e:	9b07      	ldr	r3, [sp, #28]
 8012fa0:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8012fa4:	6805      	ldr	r5, [r0, #0]
 8012fa6:	3008      	adds	r0, #8
 8012fa8:	f850 4c04 	ldr.w	r4, [r0, #-4]
 8012fac:	f8d3 c000 	ldr.w	ip, [r3]
 8012fb0:	fb25 220c 	smlad	r2, r5, ip, r2
 8012fb4:	685d      	ldr	r5, [r3, #4]
 8012fb6:	3308      	adds	r3, #8
 8012fb8:	fb24 2205 	smlad	r2, r4, r5, r2
 8012fbc:	4286      	cmp	r6, r0
 8012fbe:	d1f1      	bne.n	8012fa4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2a8>
 8012fc0:	9b07      	ldr	r3, [sp, #28]
 8012fc2:	443b      	add	r3, r7
 8012fc4:	9307      	str	r3, [sp, #28]
 8012fc6:	9b05      	ldr	r3, [sp, #20]
 8012fc8:	f013 0303 	ands.w	r3, r3, #3
 8012fcc:	d011      	beq.n	8012ff2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f6>
 8012fce:	3b01      	subs	r3, #1
 8012fd0:	9e07      	ldr	r6, [sp, #28]
 8012fd2:	8804      	ldrh	r4, [r0, #0]
 8012fd4:	8835      	ldrh	r5, [r6, #0]
 8012fd6:	b29b      	uxth	r3, r3
 8012fd8:	fb15 2204 	smlabb	r2, r5, r4, r2
 8012fdc:	b14b      	cbz	r3, 8012ff2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f6>
 8012fde:	8845      	ldrh	r5, [r0, #2]
 8012fe0:	2b01      	cmp	r3, #1
 8012fe2:	8874      	ldrh	r4, [r6, #2]
 8012fe4:	fb15 2204 	smlabb	r2, r5, r4, r2
 8012fe8:	d003      	beq.n	8012ff2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f6>
 8012fea:	8880      	ldrh	r0, [r0, #4]
 8012fec:	88b3      	ldrh	r3, [r6, #4]
 8012fee:	fb10 2203 	smlabb	r2, r0, r3, r2
 8012ff2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012ff4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8012ff8:	2b15      	cmp	r3, #21
 8012ffa:	dd62      	ble.n	80130c2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3c6>
 8012ffc:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8012ffe:	1e9e      	subs	r6, r3, #2
 8013000:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8013002:	3b01      	subs	r3, #1
 8013004:	6825      	ldr	r5, [r4, #0]
 8013006:	2401      	movs	r4, #1
 8013008:	6800      	ldr	r0, [r0, #0]
 801300a:	40b4      	lsls	r4, r6
 801300c:	fb52 4200 	smmla	r2, r2, r0, r4
 8013010:	fa42 f303 	asr.w	r3, r2, r3
 8013014:	442b      	add	r3, r5
 8013016:	f303 0307 	ssat	r3, #8, r3
 801301a:	f801 3b01 	strb.w	r3, [r1], #1
 801301e:	4608      	mov	r0, r1
 8013020:	b013      	add	sp, #76	; 0x4c
 8013022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013026:	2b00      	cmp	r3, #0
 8013028:	dd21      	ble.n	801306e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x372>
 801302a:	f8de 1000 	ldr.w	r1, [lr]
 801302e:	0052      	lsls	r2, r2, #1
 8013030:	6834      	ldr	r4, [r6, #0]
 8013032:	fb52 4201 	smmla	r2, r2, r1, r4
 8013036:	411a      	asrs	r2, r3
 8013038:	f302 0307 	ssat	r3, #8, r2
 801303c:	f80b 3c01 	strb.w	r3, [fp, #-1]
 8013040:	e77c      	b.n	8012f3c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x240>
 8013042:	2d00      	cmp	r5, #0
 8013044:	dd24      	ble.n	8013090 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x394>
 8013046:	9e04      	ldr	r6, [sp, #16]
 8013048:	005b      	lsls	r3, r3, #1
 801304a:	9c01      	ldr	r4, [sp, #4]
 801304c:	f856 1c08 	ldr.w	r1, [r6, #-8]
 8013050:	f1a6 0e04 	sub.w	lr, r6, #4
 8013054:	f854 4c08 	ldr.w	r4, [r4, #-8]
 8013058:	fb53 4301 	smmla	r3, r3, r1, r4
 801305c:	9c01      	ldr	r4, [sp, #4]
 801305e:	fa43 f505 	asr.w	r5, r3, r5
 8013062:	1f26      	subs	r6, r4, #4
 8013064:	f305 0507 	ssat	r5, #8, r5
 8013068:	f80b 5c02 	strb.w	r5, [fp, #-2]
 801306c:	e750      	b.n	8012f10 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x214>
 801306e:	f1c3 0301 	rsb	r3, r3, #1
 8013072:	fa02 f303 	lsl.w	r3, r2, r3
 8013076:	f303 031f 	ssat	r3, #32, r3
 801307a:	f8de 2000 	ldr.w	r2, [lr]
 801307e:	fb53 f312 	smmulr	r3, r3, r2
 8013082:	6832      	ldr	r2, [r6, #0]
 8013084:	441a      	add	r2, r3
 8013086:	f302 0207 	ssat	r2, #8, r2
 801308a:	f80b 2c01 	strb.w	r2, [fp, #-1]
 801308e:	e755      	b.n	8012f3c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x240>
 8013090:	f1c5 0501 	rsb	r5, r5, #1
 8013094:	40ab      	lsls	r3, r5
 8013096:	f303 031f 	ssat	r3, #32, r3
 801309a:	9904      	ldr	r1, [sp, #16]
 801309c:	f1a1 0e04 	sub.w	lr, r1, #4
 80130a0:	f851 1c08 	ldr.w	r1, [r1, #-8]
 80130a4:	fb53 f111 	smmulr	r1, r3, r1
 80130a8:	9c01      	ldr	r4, [sp, #4]
 80130aa:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80130ae:	1f26      	subs	r6, r4, #4
 80130b0:	440b      	add	r3, r1
 80130b2:	f303 0307 	ssat	r3, #8, r3
 80130b6:	f80b 3c02 	strb.w	r3, [fp, #-2]
 80130ba:	e729      	b.n	8012f10 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x214>
 80130bc:	f04f 0e00 	mov.w	lr, #0
 80130c0:	e6ac      	b.n	8012e1c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x120>
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	dd10      	ble.n	80130e8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3ec>
 80130c6:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80130c8:	0052      	lsls	r2, r2, #1
 80130ca:	9c20      	ldr	r4, [sp, #128]	; 0x80
 80130cc:	6800      	ldr	r0, [r0, #0]
 80130ce:	6824      	ldr	r4, [r4, #0]
 80130d0:	fb52 4200 	smmla	r2, r2, r0, r4
 80130d4:	fa42 f303 	asr.w	r3, r2, r3
 80130d8:	f303 0307 	ssat	r3, #8, r3
 80130dc:	f801 3b01 	strb.w	r3, [r1], #1
 80130e0:	4608      	mov	r0, r1
 80130e2:	b013      	add	sp, #76	; 0x4c
 80130e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130e8:	f1c3 0301 	rsb	r3, r3, #1
 80130ec:	fa02 f303 	lsl.w	r3, r2, r3
 80130f0:	f303 031f 	ssat	r3, #32, r3
 80130f4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80130f6:	6812      	ldr	r2, [r2, #0]
 80130f8:	fb53 f312 	smmulr	r3, r3, r2
 80130fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80130fe:	6812      	ldr	r2, [r2, #0]
 8013100:	4413      	add	r3, r2
 8013102:	f303 0307 	ssat	r3, #8, r3
 8013106:	f801 3b01 	strb.w	r3, [r1], #1
 801310a:	4608      	mov	r0, r1
 801310c:	b013      	add	sp, #76	; 0x4c
 801310e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013112:	9921      	ldr	r1, [sp, #132]	; 0x84
 8013114:	e73a      	b.n	8012f8c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x290>
 8013116:	bf00      	nop

08013118 <st_int8_avepool>:
 8013118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801311c:	b095      	sub	sp, #84	; 0x54
 801311e:	4699      	mov	r9, r3
 8013120:	4692      	mov	sl, r2
 8013122:	ee80 6a20 	vdiv.f32	s12, s0, s1
 8013126:	9102      	str	r1, [sp, #8]
 8013128:	f8bd 108c 	ldrh.w	r1, [sp, #140]	; 0x8c
 801312c:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8013130:	910f      	str	r1, [sp, #60]	; 0x3c
 8013132:	f8bd 1090 	ldrh.w	r1, [sp, #144]	; 0x90
 8013136:	930d      	str	r3, [sp, #52]	; 0x34
 8013138:	9110      	str	r1, [sp, #64]	; 0x40
 801313a:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 801313e:	f8bd 1094 	ldrh.w	r1, [sp, #148]	; 0x94
 8013142:	f8bd 2098 	ldrh.w	r2, [sp, #152]	; 0x98
 8013146:	9309      	str	r3, [sp, #36]	; 0x24
 8013148:	9104      	str	r1, [sp, #16]
 801314a:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 801314e:	f99d 109c 	ldrsb.w	r1, [sp, #156]	; 0x9c
 8013152:	930e      	str	r3, [sp, #56]	; 0x38
 8013154:	ee03 1a90 	vmov	s7, r1
 8013158:	f8bd 8078 	ldrh.w	r8, [sp, #120]	; 0x78
 801315c:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88
 8013160:	f99d 10a0 	ldrsb.w	r1, [sp, #160]	; 0xa0
 8013164:	9211      	str	r2, [sp, #68]	; 0x44
 8013166:	2a00      	cmp	r2, #0
 8013168:	f000 80b3 	beq.w	80132d2 <st_int8_avepool+0x1ba>
 801316c:	eeb4 0a60 	vcmp.f32	s0, s1
 8013170:	ee03 1a10 	vmov	s6, r1
 8013174:	4683      	mov	fp, r0
 8013176:	ee13 1a90 	vmov	r1, s7
 801317a:	ee13 0a10 	vmov	r0, s6
 801317e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013182:	bf0c      	ite	eq
 8013184:	2201      	moveq	r2, #1
 8013186:	2200      	movne	r2, #0
 8013188:	4281      	cmp	r1, r0
 801318a:	bf14      	ite	ne
 801318c:	2200      	movne	r2, #0
 801318e:	f002 0201 	andeq.w	r2, r2, #1
 8013192:	f1b8 0f01 	cmp.w	r8, #1
 8013196:	9201      	str	r2, [sp, #4]
 8013198:	f040 80c2 	bne.w	8013320 <st_int8_avepool+0x208>
 801319c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801319e:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8013318 <st_int8_avepool+0x200>
 80131a2:	1ad3      	subs	r3, r2, r3
 80131a4:	eddf 2a5d 	vldr	s5, [pc, #372]	; 801331c <st_int8_avepool+0x204>
 80131a8:	e9dd 120d 	ldrd	r1, r2, [sp, #52]	; 0x34
 80131ac:	b29b      	uxth	r3, r3
 80131ae:	1a89      	subs	r1, r1, r2
 80131b0:	4252      	negs	r2, r2
 80131b2:	9306      	str	r3, [sp, #24]
 80131b4:	b293      	uxth	r3, r2
 80131b6:	2200      	movs	r2, #0
 80131b8:	910d      	str	r1, [sp, #52]	; 0x34
 80131ba:	930c      	str	r3, [sp, #48]	; 0x30
 80131bc:	4613      	mov	r3, r2
 80131be:	9904      	ldr	r1, [sp, #16]
 80131c0:	2900      	cmp	r1, #0
 80131c2:	f000 80a6 	beq.w	8013312 <st_int8_avepool+0x1fa>
 80131c6:	b292      	uxth	r2, r2
 80131c8:	2100      	movs	r1, #0
 80131ca:	eeb8 4ae3 	vcvt.f32.s32	s8, s7
 80131ce:	9207      	str	r2, [sp, #28]
 80131d0:	eef8 4ac3 	vcvt.f32.s32	s9, s6
 80131d4:	9a04      	ldr	r2, [sp, #16]
 80131d6:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 80131da:	4688      	mov	r8, r1
 80131dc:	fb02 f303 	mul.w	r3, r2, r3
 80131e0:	9a06      	ldr	r2, [sp, #24]
 80131e2:	9308      	str	r3, [sp, #32]
 80131e4:	fa0f fe82 	sxth.w	lr, r2
 80131e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131ea:	1ad3      	subs	r3, r2, r3
 80131ec:	b21b      	sxth	r3, r3
 80131ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80131f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80131f2:	9303      	str	r3, [sp, #12]
 80131f4:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80131f8:	9305      	str	r3, [sp, #20]
 80131fa:	b28b      	uxth	r3, r1
 80131fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80131fe:	f9bd 600c 	ldrsh.w	r6, [sp, #12]
 8013202:	930a      	str	r3, [sp, #40]	; 0x28
 8013204:	4570      	cmp	r0, lr
 8013206:	9b08      	ldr	r3, [sp, #32]
 8013208:	f9bd 4014 	ldrsh.w	r4, [sp, #20]
 801320c:	4498      	add	r8, r3
 801320e:	da79      	bge.n	8013304 <st_int8_avepool+0x1ec>
 8013210:	2700      	movs	r7, #0
 8013212:	46bc      	mov	ip, r7
 8013214:	42a6      	cmp	r6, r4
 8013216:	da17      	bge.n	8013248 <st_int8_avepool+0x130>
 8013218:	43c5      	mvns	r5, r0
 801321a:	4548      	cmp	r0, r9
 801321c:	fb0a f200 	mul.w	r2, sl, r0
 8013220:	ea4f 75d5 	mov.w	r5, r5, lsr #31
 8013224:	da10      	bge.n	8013248 <st_int8_avepool+0x130>
 8013226:	4432      	add	r2, r6
 8013228:	4633      	mov	r3, r6
 801322a:	445a      	add	r2, fp
 801322c:	0419      	lsls	r1, r3, #16
 801322e:	d406      	bmi.n	801323e <st_int8_avepool+0x126>
 8013230:	b12d      	cbz	r5, 801323e <st_int8_avepool+0x126>
 8013232:	4553      	cmp	r3, sl
 8013234:	da03      	bge.n	801323e <st_int8_avepool+0x126>
 8013236:	f992 1000 	ldrsb.w	r1, [r2]
 801323a:	3701      	adds	r7, #1
 801323c:	448c      	add	ip, r1
 801323e:	3301      	adds	r3, #1
 8013240:	3201      	adds	r2, #1
 8013242:	b219      	sxth	r1, r3
 8013244:	42a1      	cmp	r1, r4
 8013246:	dbf1      	blt.n	801322c <st_int8_avepool+0x114>
 8013248:	3001      	adds	r0, #1
 801324a:	b200      	sxth	r0, r0
 801324c:	4570      	cmp	r0, lr
 801324e:	dbe1      	blt.n	8013214 <st_int8_avepool+0xfc>
 8013250:	9b01      	ldr	r3, [sp, #4]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d140      	bne.n	80132d8 <st_int8_avepool+0x1c0>
 8013256:	ee07 ca90 	vmov	s15, ip
 801325a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801325e:	ee07 7a90 	vmov	s15, r7
 8013262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801326a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 801326e:	eeb0 7a64 	vmov.f32	s14, s9
 8013272:	eea6 7a27 	vfma.f32	s14, s12, s15
 8013276:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801327a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801327e:	fe65 7a25 	vselge.f32	s15, s10, s11
 8013282:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013286:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801328a:	ee17 3a90 	vmov	r3, s15
 801328e:	f303 0307 	ssat	r3, #8, r3
 8013292:	9a02      	ldr	r2, [sp, #8]
 8013294:	f802 3008 	strb.w	r3, [r2, r8]
 8013298:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801329a:	9b05      	ldr	r3, [sp, #20]
 801329c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801329e:	4403      	add	r3, r0
 80132a0:	9a03      	ldr	r2, [sp, #12]
 80132a2:	3101      	adds	r1, #1
 80132a4:	b29b      	uxth	r3, r3
 80132a6:	4402      	add	r2, r0
 80132a8:	b209      	sxth	r1, r1
 80132aa:	9305      	str	r3, [sp, #20]
 80132ac:	b292      	uxth	r2, r2
 80132ae:	9b04      	ldr	r3, [sp, #16]
 80132b0:	4688      	mov	r8, r1
 80132b2:	9203      	str	r2, [sp, #12]
 80132b4:	428b      	cmp	r3, r1
 80132b6:	dca0      	bgt.n	80131fa <st_int8_avepool+0xe2>
 80132b8:	9a07      	ldr	r2, [sp, #28]
 80132ba:	9b06      	ldr	r3, [sp, #24]
 80132bc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80132be:	3201      	adds	r2, #1
 80132c0:	440b      	add	r3, r1
 80132c2:	b212      	sxth	r2, r2
 80132c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80132c6:	b29b      	uxth	r3, r3
 80132c8:	4291      	cmp	r1, r2
 80132ca:	9306      	str	r3, [sp, #24]
 80132cc:	4613      	mov	r3, r2
 80132ce:	f73f af76 	bgt.w	80131be <st_int8_avepool+0xa6>
 80132d2:	b015      	add	sp, #84	; 0x54
 80132d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132d8:	f1bc 0f00 	cmp.w	ip, #0
 80132dc:	db09      	blt.n	80132f2 <st_int8_avepool+0x1da>
 80132de:	eb0c 0367 	add.w	r3, ip, r7, asr #1
 80132e2:	fbb3 f7f7 	udiv	r7, r3, r7
 80132e6:	f307 0307 	ssat	r3, #8, r7
 80132ea:	9a02      	ldr	r2, [sp, #8]
 80132ec:	f802 3008 	strb.w	r3, [r2, r8]
 80132f0:	e7d2      	b.n	8013298 <st_int8_avepool+0x180>
 80132f2:	2f00      	cmp	r7, #0
 80132f4:	463b      	mov	r3, r7
 80132f6:	bfb8      	it	lt
 80132f8:	1c7b      	addlt	r3, r7, #1
 80132fa:	ebac 0363 	sub.w	r3, ip, r3, asr #1
 80132fe:	fb93 f7f7 	sdiv	r7, r3, r7
 8013302:	e7f0      	b.n	80132e6 <st_int8_avepool+0x1ce>
 8013304:	9b01      	ldr	r3, [sp, #4]
 8013306:	2b00      	cmp	r3, #0
 8013308:	f040 80df 	bne.w	80134ca <st_int8_avepool+0x3b2>
 801330c:	eef0 7a62 	vmov.f32	s15, s5
 8013310:	e7ab      	b.n	801326a <st_int8_avepool+0x152>
 8013312:	b293      	uxth	r3, r2
 8013314:	9307      	str	r3, [sp, #28]
 8013316:	e7cf      	b.n	80132b8 <st_int8_avepool+0x1a0>
 8013318:	befffffc 	.word	0xbefffffc
 801331c:	7fc00000 	.word	0x7fc00000
 8013320:	425b      	negs	r3, r3
 8013322:	2200      	movs	r2, #0
 8013324:	9904      	ldr	r1, [sp, #16]
 8013326:	b29b      	uxth	r3, r3
 8013328:	f8cd b00c 	str.w	fp, [sp, #12]
 801332c:	ed5f 5a06 	vldr	s11, [pc, #-24]	; 8013318 <st_int8_avepool+0x200>
 8013330:	46d3      	mov	fp, sl
 8013332:	9308      	str	r3, [sp, #32]
 8013334:	46ca      	mov	sl, r9
 8013336:	ed5f 6a07 	vldr	s13, [pc, #-28]	; 801331c <st_int8_avepool+0x204>
 801333a:	4613      	mov	r3, r2
 801333c:	2900      	cmp	r1, #0
 801333e:	f000 80a3 	beq.w	8013488 <st_int8_avepool+0x370>
 8013342:	b292      	uxth	r2, r2
 8013344:	2100      	movs	r1, #0
 8013346:	eeb8 5ae3 	vcvt.f32.s32	s10, s7
 801334a:	920c      	str	r2, [sp, #48]	; 0x30
 801334c:	9a04      	ldr	r2, [sp, #16]
 801334e:	fb03 f302 	mul.w	r3, r3, r2
 8013352:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013354:	9313      	str	r3, [sp, #76]	; 0x4c
 8013356:	4253      	negs	r3, r2
 8013358:	b29b      	uxth	r3, r3
 801335a:	9306      	str	r3, [sp, #24]
 801335c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801335e:	1a9b      	subs	r3, r3, r2
 8013360:	b29b      	uxth	r3, r3
 8013362:	9307      	str	r3, [sp, #28]
 8013364:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013368:	4413      	add	r3, r2
 801336a:	fa0f fe83 	sxth.w	lr, r3
 801336e:	b213      	sxth	r3, r2
 8013370:	930a      	str	r3, [sp, #40]	; 0x28
 8013372:	460b      	mov	r3, r1
 8013374:	f1b8 0f00 	cmp.w	r8, #0
 8013378:	f000 80a4 	beq.w	80134c4 <st_int8_avepool+0x3ac>
 801337c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801337e:	eeb8 4ac3 	vcvt.f32.s32	s8, s6
 8013382:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 8013386:	f9bd 6018 	ldrsh.w	r6, [sp, #24]
 801338a:	4413      	add	r3, r2
 801338c:	b28a      	uxth	r2, r1
 801338e:	f9bd 501c 	ldrsh.w	r5, [sp, #28]
 8013392:	920b      	str	r2, [sp, #44]	; 0x2c
 8013394:	9a02      	ldr	r2, [sp, #8]
 8013396:	fb08 2303 	mla	r3, r8, r3, r2
 801339a:	9312      	str	r3, [sp, #72]	; 0x48
 801339c:	2300      	movs	r3, #0
 801339e:	4699      	mov	r9, r3
 80133a0:	9305      	str	r3, [sp, #20]
 80133a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80133a4:	4570      	cmp	r0, lr
 80133a6:	f280 8088 	bge.w	80134ba <st_int8_avepool+0x3a2>
 80133aa:	2700      	movs	r7, #0
 80133ac:	46bc      	mov	ip, r7
 80133ae:	42ae      	cmp	r6, r5
 80133b0:	da1a      	bge.n	80133e8 <st_int8_avepool+0x2d0>
 80133b2:	43c4      	mvns	r4, r0
 80133b4:	4550      	cmp	r0, sl
 80133b6:	fb0b f300 	mul.w	r3, fp, r0
 80133ba:	f3c4 34c0 	ubfx	r4, r4, #15, #1
 80133be:	da13      	bge.n	80133e8 <st_int8_avepool+0x2d0>
 80133c0:	199a      	adds	r2, r3, r6
 80133c2:	9b03      	ldr	r3, [sp, #12]
 80133c4:	fb08 9202 	mla	r2, r8, r2, r9
 80133c8:	441a      	add	r2, r3
 80133ca:	4633      	mov	r3, r6
 80133cc:	0419      	lsls	r1, r3, #16
 80133ce:	d406      	bmi.n	80133de <st_int8_avepool+0x2c6>
 80133d0:	b12c      	cbz	r4, 80133de <st_int8_avepool+0x2c6>
 80133d2:	459b      	cmp	fp, r3
 80133d4:	dd03      	ble.n	80133de <st_int8_avepool+0x2c6>
 80133d6:	f992 1000 	ldrsb.w	r1, [r2]
 80133da:	3701      	adds	r7, #1
 80133dc:	448c      	add	ip, r1
 80133de:	3301      	adds	r3, #1
 80133e0:	4442      	add	r2, r8
 80133e2:	b219      	sxth	r1, r3
 80133e4:	42a9      	cmp	r1, r5
 80133e6:	dbf1      	blt.n	80133cc <st_int8_avepool+0x2b4>
 80133e8:	3001      	adds	r0, #1
 80133ea:	b200      	sxth	r0, r0
 80133ec:	4570      	cmp	r0, lr
 80133ee:	dbde      	blt.n	80133ae <st_int8_avepool+0x296>
 80133f0:	9b01      	ldr	r3, [sp, #4]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d14b      	bne.n	801348e <st_int8_avepool+0x376>
 80133f6:	ee07 ca90 	vmov	s15, ip
 80133fa:	eef8 2ae7 	vcvt.f32.s32	s5, s15
 80133fe:	ee07 7a90 	vmov	s15, r7
 8013402:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013406:	eec2 7a87 	vdiv.f32	s15, s5, s14
 801340a:	ee77 7ac5 	vsub.f32	s15, s15, s10
 801340e:	eeb0 7a44 	vmov.f32	s14, s8
 8013412:	eea7 7a86 	vfma.f32	s14, s15, s12
 8013416:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801341a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801341e:	fe64 7aa5 	vselge.f32	s15, s9, s11
 8013422:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013426:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801342a:	ee17 3a90 	vmov	r3, s15
 801342e:	f303 0307 	ssat	r3, #8, r3
 8013432:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013434:	f802 3009 	strb.w	r3, [r2, r9]
 8013438:	9b05      	ldr	r3, [sp, #20]
 801343a:	3301      	adds	r3, #1
 801343c:	b21b      	sxth	r3, r3
 801343e:	4543      	cmp	r3, r8
 8013440:	4699      	mov	r9, r3
 8013442:	9305      	str	r3, [sp, #20]
 8013444:	dbad      	blt.n	80133a2 <st_int8_avepool+0x28a>
 8013446:	9a06      	ldr	r2, [sp, #24]
 8013448:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801344a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801344c:	4402      	add	r2, r0
 801344e:	9b07      	ldr	r3, [sp, #28]
 8013450:	3101      	adds	r1, #1
 8013452:	b292      	uxth	r2, r2
 8013454:	4403      	add	r3, r0
 8013456:	b209      	sxth	r1, r1
 8013458:	9206      	str	r2, [sp, #24]
 801345a:	b29b      	uxth	r3, r3
 801345c:	9a04      	ldr	r2, [sp, #16]
 801345e:	9307      	str	r3, [sp, #28]
 8013460:	460b      	mov	r3, r1
 8013462:	4291      	cmp	r1, r2
 8013464:	db86      	blt.n	8013374 <st_int8_avepool+0x25c>
 8013466:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013468:	9b08      	ldr	r3, [sp, #32]
 801346a:	9910      	ldr	r1, [sp, #64]	; 0x40
 801346c:	3201      	adds	r2, #1
 801346e:	440b      	add	r3, r1
 8013470:	b212      	sxth	r2, r2
 8013472:	9911      	ldr	r1, [sp, #68]	; 0x44
 8013474:	b29b      	uxth	r3, r3
 8013476:	4291      	cmp	r1, r2
 8013478:	9308      	str	r3, [sp, #32]
 801347a:	4613      	mov	r3, r2
 801347c:	f77f af29 	ble.w	80132d2 <st_int8_avepool+0x1ba>
 8013480:	9904      	ldr	r1, [sp, #16]
 8013482:	2900      	cmp	r1, #0
 8013484:	f47f af5d 	bne.w	8013342 <st_int8_avepool+0x22a>
 8013488:	b293      	uxth	r3, r2
 801348a:	930c      	str	r3, [sp, #48]	; 0x30
 801348c:	e7eb      	b.n	8013466 <st_int8_avepool+0x34e>
 801348e:	f1bc 0f00 	cmp.w	ip, #0
 8013492:	db09      	blt.n	80134a8 <st_int8_avepool+0x390>
 8013494:	eb0c 0c67 	add.w	ip, ip, r7, asr #1
 8013498:	fbbc f7f7 	udiv	r7, ip, r7
 801349c:	f307 0707 	ssat	r7, #8, r7
 80134a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80134a2:	f803 7009 	strb.w	r7, [r3, r9]
 80134a6:	e7c7      	b.n	8013438 <st_int8_avepool+0x320>
 80134a8:	2f00      	cmp	r7, #0
 80134aa:	463b      	mov	r3, r7
 80134ac:	bfb8      	it	lt
 80134ae:	1c7b      	addlt	r3, r7, #1
 80134b0:	ebac 0363 	sub.w	r3, ip, r3, asr #1
 80134b4:	fb93 f7f7 	sdiv	r7, r3, r7
 80134b8:	e7f0      	b.n	801349c <st_int8_avepool+0x384>
 80134ba:	9b01      	ldr	r3, [sp, #4]
 80134bc:	b92b      	cbnz	r3, 80134ca <st_int8_avepool+0x3b2>
 80134be:	eef0 7a66 	vmov.f32	s15, s13
 80134c2:	e7a2      	b.n	801340a <st_int8_avepool+0x2f2>
 80134c4:	b28b      	uxth	r3, r1
 80134c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80134c8:	e7bd      	b.n	8013446 <st_int8_avepool+0x32e>
 80134ca:	deff      	udf	#255	; 0xff

080134cc <st_dsp_arm_fill_q15>:
 80134cc:	b510      	push	{r4, lr}
 80134ce:	b284      	uxth	r4, r0
 80134d0:	ea5f 0e92 	movs.w	lr, r2, lsr #2
 80134d4:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
 80134d8:	d013      	beq.n	8013502 <st_dsp_arm_fill_q15+0x36>
 80134da:	f10e 33ff 	add.w	r3, lr, #4294967295
 80134de:	2b09      	cmp	r3, #9
 80134e0:	460b      	mov	r3, r1
 80134e2:	d919      	bls.n	8013518 <st_dsp_arm_fill_q15+0x4c>
 80134e4:	f011 0f07 	tst.w	r1, #7
 80134e8:	d116      	bne.n	8013518 <st_dsp_arm_fill_q15+0x4c>
 80134ea:	f04f 0c00 	mov.w	ip, #0
 80134ee:	f10c 0c01 	add.w	ip, ip, #1
 80134f2:	45e6      	cmp	lr, ip
 80134f4:	e9c3 4400 	strd	r4, r4, [r3]
 80134f8:	f103 0308 	add.w	r3, r3, #8
 80134fc:	d1f7      	bne.n	80134ee <st_dsp_arm_fill_q15+0x22>
 80134fe:	eb01 01ce 	add.w	r1, r1, lr, lsl #3
 8013502:	f012 0203 	ands.w	r2, r2, #3
 8013506:	d006      	beq.n	8013516 <st_dsp_arm_fill_q15+0x4a>
 8013508:	3a01      	subs	r2, #1
 801350a:	8008      	strh	r0, [r1, #0]
 801350c:	d003      	beq.n	8013516 <st_dsp_arm_fill_q15+0x4a>
 801350e:	2a01      	cmp	r2, #1
 8013510:	8048      	strh	r0, [r1, #2]
 8013512:	bf18      	it	ne
 8013514:	8088      	strhne	r0, [r1, #4]
 8013516:	bd10      	pop	{r4, pc}
 8013518:	46f4      	mov	ip, lr
 801351a:	f1bc 0c01 	subs.w	ip, ip, #1
 801351e:	601c      	str	r4, [r3, #0]
 8013520:	605c      	str	r4, [r3, #4]
 8013522:	f103 0308 	add.w	r3, r3, #8
 8013526:	d1f8      	bne.n	801351a <st_dsp_arm_fill_q15+0x4e>
 8013528:	e7e9      	b.n	80134fe <st_dsp_arm_fill_q15+0x32>
 801352a:	bf00      	nop

0801352c <ai_version_get>:
 801352c:	0212      	lsls	r2, r2, #8
 801352e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8013532:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8013536:	4770      	bx	lr

08013538 <get_tensor_byte_size>:
 8013538:	b430      	push	{r4, r5}
 801353a:	6985      	ldr	r5, [r0, #24]
 801353c:	68c4      	ldr	r4, [r0, #12]
 801353e:	6941      	ldr	r1, [r0, #20]
 8013540:	4b06      	ldr	r3, [pc, #24]	; (801355c <get_tensor_byte_size+0x24>)
 8013542:	6828      	ldr	r0, [r5, #0]
 8013544:	4a06      	ldr	r2, [pc, #24]	; (8013560 <get_tensor_byte_size+0x28>)
 8013546:	4003      	ands	r3, r0
 8013548:	68c9      	ldr	r1, [r1, #12]
 801354a:	68e0      	ldr	r0, [r4, #12]
 801354c:	4293      	cmp	r3, r2
 801354e:	fb01 f000 	mul.w	r0, r1, r0
 8013552:	d101      	bne.n	8013558 <get_tensor_byte_size+0x20>
 8013554:	3007      	adds	r0, #7
 8013556:	08c0      	lsrs	r0, r0, #3
 8013558:	bc30      	pop	{r4, r5}
 801355a:	4770      	bx	lr
 801355c:	017fffff 	.word	0x017fffff
 8013560:	000400c0 	.word	0x000400c0

08013564 <ai_array_to_buffer_fmt>:
 8013564:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8013568:	2b02      	cmp	r3, #2
 801356a:	d050      	beq.n	801360e <ai_array_to_buffer_fmt+0xaa>
 801356c:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 8013570:	4b29      	ldr	r3, [pc, #164]	; (8013618 <ai_array_to_buffer_fmt+0xb4>)
 8013572:	429a      	cmp	r2, r3
 8013574:	d00b      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 8013576:	dc1c      	bgt.n	80135b2 <ai_array_to_buffer_fmt+0x4e>
 8013578:	4b28      	ldr	r3, [pc, #160]	; (801361c <ai_array_to_buffer_fmt+0xb8>)
 801357a:	429a      	cmp	r2, r3
 801357c:	d007      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 801357e:	dd0b      	ble.n	8013598 <ai_array_to_buffer_fmt+0x34>
 8013580:	4b27      	ldr	r3, [pc, #156]	; (8013620 <ai_array_to_buffer_fmt+0xbc>)
 8013582:	429a      	cmp	r2, r3
 8013584:	d003      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 8013586:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 801358a:	429a      	cmp	r2, r3
 801358c:	d131      	bne.n	80135f2 <ai_array_to_buffer_fmt+0x8e>
 801358e:	4613      	mov	r3, r2
 8013590:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8013594:	4318      	orrs	r0, r3
 8013596:	4770      	bx	lr
 8013598:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801359c:	429a      	cmp	r2, r3
 801359e:	d0f6      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 80135a0:	dd2c      	ble.n	80135fc <ai_array_to_buffer_fmt+0x98>
 80135a2:	4b20      	ldr	r3, [pc, #128]	; (8013624 <ai_array_to_buffer_fmt+0xc0>)
 80135a4:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80135a8:	429a      	cmp	r2, r3
 80135aa:	bf18      	it	ne
 80135ac:	2340      	movne	r3, #64	; 0x40
 80135ae:	4318      	orrs	r0, r3
 80135b0:	4770      	bx	lr
 80135b2:	4b1d      	ldr	r3, [pc, #116]	; (8013628 <ai_array_to_buffer_fmt+0xc4>)
 80135b4:	429a      	cmp	r2, r3
 80135b6:	d0ea      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 80135b8:	dd0e      	ble.n	80135d8 <ai_array_to_buffer_fmt+0x74>
 80135ba:	4b1c      	ldr	r3, [pc, #112]	; (801362c <ai_array_to_buffer_fmt+0xc8>)
 80135bc:	429a      	cmp	r2, r3
 80135be:	d0e6      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 80135c0:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d0e2      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 80135c8:	4b19      	ldr	r3, [pc, #100]	; (8013630 <ai_array_to_buffer_fmt+0xcc>)
 80135ca:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80135ce:	429a      	cmp	r2, r3
 80135d0:	bf18      	it	ne
 80135d2:	2340      	movne	r3, #64	; 0x40
 80135d4:	4318      	orrs	r0, r3
 80135d6:	4770      	bx	lr
 80135d8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80135dc:	429a      	cmp	r2, r3
 80135de:	d0d6      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 80135e0:	3307      	adds	r3, #7
 80135e2:	429a      	cmp	r2, r3
 80135e4:	d0d3      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 80135e6:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 80135ea:	429a      	cmp	r2, r3
 80135ec:	bf18      	it	ne
 80135ee:	2340      	movne	r3, #64	; 0x40
 80135f0:	e7ce      	b.n	8013590 <ai_array_to_buffer_fmt+0x2c>
 80135f2:	4b10      	ldr	r3, [pc, #64]	; (8013634 <ai_array_to_buffer_fmt+0xd0>)
 80135f4:	429a      	cmp	r2, r3
 80135f6:	bf18      	it	ne
 80135f8:	2340      	movne	r3, #64	; 0x40
 80135fa:	e7c9      	b.n	8013590 <ai_array_to_buffer_fmt+0x2c>
 80135fc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8013600:	429a      	cmp	r2, r3
 8013602:	d0c4      	beq.n	801358e <ai_array_to_buffer_fmt+0x2a>
 8013604:	3380      	adds	r3, #128	; 0x80
 8013606:	429a      	cmp	r2, r3
 8013608:	bf18      	it	ne
 801360a:	2340      	movne	r3, #64	; 0x40
 801360c:	e7c0      	b.n	8013590 <ai_array_to_buffer_fmt+0x2c>
 801360e:	4b0a      	ldr	r3, [pc, #40]	; (8013638 <ai_array_to_buffer_fmt+0xd4>)
 8013610:	4003      	ands	r3, r0
 8013612:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8013616:	e7bb      	b.n	8013590 <ai_array_to_buffer_fmt+0x2c>
 8013618:	00840040 	.word	0x00840040
 801361c:	00040840 	.word	0x00040840
 8013620:	00041040 	.word	0x00041040
 8013624:	00040447 	.word	0x00040447
 8013628:	00840840 	.word	0x00840840
 801362c:	00841040 	.word	0x00841040
 8013630:	0084084f 	.word	0x0084084f
 8013634:	0004084f 	.word	0x0004084f
 8013638:	00803fff 	.word	0x00803fff

0801363c <ai_array_get_byte_size>:
 801363c:	b319      	cbz	r1, 8013686 <ai_array_get_byte_size+0x4a>
 801363e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8013642:	f3c0 4243 	ubfx	r2, r0, #17, #4
 8013646:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 801364a:	11c0      	asrs	r0, r0, #7
 801364c:	fb03 f101 	mul.w	r1, r3, r1
 8013650:	2a04      	cmp	r2, #4
 8013652:	f101 0107 	add.w	r1, r1, #7
 8013656:	f021 0107 	bic.w	r1, r1, #7
 801365a:	fa21 f10c 	lsr.w	r1, r1, ip
 801365e:	d00b      	beq.n	8013678 <ai_array_get_byte_size+0x3c>
 8013660:	2a08      	cmp	r2, #8
 8013662:	d002      	beq.n	801366a <ai_array_get_byte_size+0x2e>
 8013664:	3107      	adds	r1, #7
 8013666:	08c8      	lsrs	r0, r1, #3
 8013668:	4770      	bx	lr
 801366a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801366e:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 8013672:	3107      	adds	r1, #7
 8013674:	08c8      	lsrs	r0, r1, #3
 8013676:	4770      	bx	lr
 8013678:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801367c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 8013680:	3107      	adds	r1, #7
 8013682:	08c8      	lsrs	r0, r1, #3
 8013684:	4770      	bx	lr
 8013686:	4608      	mov	r0, r1
 8013688:	4770      	bx	lr
 801368a:	bf00      	nop

0801368c <ai_array_get_data_byte_size>:
 801368c:	b161      	cbz	r1, 80136a8 <ai_array_get_data_byte_size+0x1c>
 801368e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8013692:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8013696:	fb03 f101 	mul.w	r1, r3, r1
 801369a:	1dc8      	adds	r0, r1, #7
 801369c:	f020 0007 	bic.w	r0, r0, #7
 80136a0:	40d0      	lsrs	r0, r2
 80136a2:	3007      	adds	r0, #7
 80136a4:	08c0      	lsrs	r0, r0, #3
 80136a6:	4770      	bx	lr
 80136a8:	4608      	mov	r0, r1
 80136aa:	4770      	bx	lr

080136ac <core_tensor_clone>:
 80136ac:	680b      	ldr	r3, [r1, #0]
 80136ae:	6882      	ldr	r2, [r0, #8]
 80136b0:	6003      	str	r3, [r0, #0]
 80136b2:	684b      	ldr	r3, [r1, #4]
 80136b4:	6043      	str	r3, [r0, #4]
 80136b6:	698b      	ldr	r3, [r1, #24]
 80136b8:	6183      	str	r3, [r0, #24]
 80136ba:	688b      	ldr	r3, [r1, #8]
 80136bc:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80136c0:	f363 221f 	bfi	r2, r3, #8, #24
 80136c4:	b410      	push	{r4}
 80136c6:	6082      	str	r2, [r0, #8]
 80136c8:	b15b      	cbz	r3, 80136e2 <core_tensor_clone+0x36>
 80136ca:	2300      	movs	r3, #0
 80136cc:	68cc      	ldr	r4, [r1, #12]
 80136ce:	68c2      	ldr	r2, [r0, #12]
 80136d0:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 80136d4:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 80136d8:	3301      	adds	r3, #1
 80136da:	6882      	ldr	r2, [r0, #8]
 80136dc:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 80136e0:	d3f4      	bcc.n	80136cc <core_tensor_clone+0x20>
 80136e2:	690b      	ldr	r3, [r1, #16]
 80136e4:	6902      	ldr	r2, [r0, #16]
 80136e6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80136ea:	f363 221f 	bfi	r2, r3, #8, #24
 80136ee:	6102      	str	r2, [r0, #16]
 80136f0:	b15b      	cbz	r3, 801370a <core_tensor_clone+0x5e>
 80136f2:	2300      	movs	r3, #0
 80136f4:	694c      	ldr	r4, [r1, #20]
 80136f6:	6942      	ldr	r2, [r0, #20]
 80136f8:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 80136fc:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 8013700:	3301      	adds	r3, #1
 8013702:	6902      	ldr	r2, [r0, #16]
 8013704:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 8013708:	d3f4      	bcc.n	80136f4 <core_tensor_clone+0x48>
 801370a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801370e:	4770      	bx	lr

08013710 <core_array_clone>:
 8013710:	4684      	mov	ip, r0
 8013712:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 8013714:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8013718:	4770      	bx	lr
 801371a:	bf00      	nop

0801371c <__errno>:
 801371c:	4b01      	ldr	r3, [pc, #4]	; (8013724 <__errno+0x8>)
 801371e:	6818      	ldr	r0, [r3, #0]
 8013720:	4770      	bx	lr
 8013722:	bf00      	nop
 8013724:	20000e8c 	.word	0x20000e8c

08013728 <__libc_init_array>:
 8013728:	b570      	push	{r4, r5, r6, lr}
 801372a:	4d0d      	ldr	r5, [pc, #52]	; (8013760 <__libc_init_array+0x38>)
 801372c:	4c0d      	ldr	r4, [pc, #52]	; (8013764 <__libc_init_array+0x3c>)
 801372e:	1b64      	subs	r4, r4, r5
 8013730:	10a4      	asrs	r4, r4, #2
 8013732:	2600      	movs	r6, #0
 8013734:	42a6      	cmp	r6, r4
 8013736:	d109      	bne.n	801374c <__libc_init_array+0x24>
 8013738:	4d0b      	ldr	r5, [pc, #44]	; (8013768 <__libc_init_array+0x40>)
 801373a:	4c0c      	ldr	r4, [pc, #48]	; (801376c <__libc_init_array+0x44>)
 801373c:	f002 ff18 	bl	8016570 <_init>
 8013740:	1b64      	subs	r4, r4, r5
 8013742:	10a4      	asrs	r4, r4, #2
 8013744:	2600      	movs	r6, #0
 8013746:	42a6      	cmp	r6, r4
 8013748:	d105      	bne.n	8013756 <__libc_init_array+0x2e>
 801374a:	bd70      	pop	{r4, r5, r6, pc}
 801374c:	f855 3b04 	ldr.w	r3, [r5], #4
 8013750:	4798      	blx	r3
 8013752:	3601      	adds	r6, #1
 8013754:	e7ee      	b.n	8013734 <__libc_init_array+0xc>
 8013756:	f855 3b04 	ldr.w	r3, [r5], #4
 801375a:	4798      	blx	r3
 801375c:	3601      	adds	r6, #1
 801375e:	e7f2      	b.n	8013746 <__libc_init_array+0x1e>
 8013760:	08017c0c 	.word	0x08017c0c
 8013764:	08017c0c 	.word	0x08017c0c
 8013768:	08017c0c 	.word	0x08017c0c
 801376c:	08017c10 	.word	0x08017c10

08013770 <malloc>:
 8013770:	4b02      	ldr	r3, [pc, #8]	; (801377c <malloc+0xc>)
 8013772:	4601      	mov	r1, r0
 8013774:	6818      	ldr	r0, [r3, #0]
 8013776:	f000 b8a7 	b.w	80138c8 <_malloc_r>
 801377a:	bf00      	nop
 801377c:	20000e8c 	.word	0x20000e8c

08013780 <free>:
 8013780:	4b02      	ldr	r3, [pc, #8]	; (801378c <free+0xc>)
 8013782:	4601      	mov	r1, r0
 8013784:	6818      	ldr	r0, [r3, #0]
 8013786:	f000 b833 	b.w	80137f0 <_free_r>
 801378a:	bf00      	nop
 801378c:	20000e8c 	.word	0x20000e8c

08013790 <memcpy>:
 8013790:	440a      	add	r2, r1
 8013792:	4291      	cmp	r1, r2
 8013794:	f100 33ff 	add.w	r3, r0, #4294967295
 8013798:	d100      	bne.n	801379c <memcpy+0xc>
 801379a:	4770      	bx	lr
 801379c:	b510      	push	{r4, lr}
 801379e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80137a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80137a6:	4291      	cmp	r1, r2
 80137a8:	d1f9      	bne.n	801379e <memcpy+0xe>
 80137aa:	bd10      	pop	{r4, pc}

080137ac <memmove>:
 80137ac:	4288      	cmp	r0, r1
 80137ae:	b510      	push	{r4, lr}
 80137b0:	eb01 0402 	add.w	r4, r1, r2
 80137b4:	d902      	bls.n	80137bc <memmove+0x10>
 80137b6:	4284      	cmp	r4, r0
 80137b8:	4623      	mov	r3, r4
 80137ba:	d807      	bhi.n	80137cc <memmove+0x20>
 80137bc:	1e43      	subs	r3, r0, #1
 80137be:	42a1      	cmp	r1, r4
 80137c0:	d008      	beq.n	80137d4 <memmove+0x28>
 80137c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80137c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80137ca:	e7f8      	b.n	80137be <memmove+0x12>
 80137cc:	4402      	add	r2, r0
 80137ce:	4601      	mov	r1, r0
 80137d0:	428a      	cmp	r2, r1
 80137d2:	d100      	bne.n	80137d6 <memmove+0x2a>
 80137d4:	bd10      	pop	{r4, pc}
 80137d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80137da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80137de:	e7f7      	b.n	80137d0 <memmove+0x24>

080137e0 <memset>:
 80137e0:	4402      	add	r2, r0
 80137e2:	4603      	mov	r3, r0
 80137e4:	4293      	cmp	r3, r2
 80137e6:	d100      	bne.n	80137ea <memset+0xa>
 80137e8:	4770      	bx	lr
 80137ea:	f803 1b01 	strb.w	r1, [r3], #1
 80137ee:	e7f9      	b.n	80137e4 <memset+0x4>

080137f0 <_free_r>:
 80137f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80137f2:	2900      	cmp	r1, #0
 80137f4:	d044      	beq.n	8013880 <_free_r+0x90>
 80137f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80137fa:	9001      	str	r0, [sp, #4]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	f1a1 0404 	sub.w	r4, r1, #4
 8013802:	bfb8      	it	lt
 8013804:	18e4      	addlt	r4, r4, r3
 8013806:	f001 fe99 	bl	801553c <__malloc_lock>
 801380a:	4a1e      	ldr	r2, [pc, #120]	; (8013884 <_free_r+0x94>)
 801380c:	9801      	ldr	r0, [sp, #4]
 801380e:	6813      	ldr	r3, [r2, #0]
 8013810:	b933      	cbnz	r3, 8013820 <_free_r+0x30>
 8013812:	6063      	str	r3, [r4, #4]
 8013814:	6014      	str	r4, [r2, #0]
 8013816:	b003      	add	sp, #12
 8013818:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801381c:	f001 be94 	b.w	8015548 <__malloc_unlock>
 8013820:	42a3      	cmp	r3, r4
 8013822:	d908      	bls.n	8013836 <_free_r+0x46>
 8013824:	6825      	ldr	r5, [r4, #0]
 8013826:	1961      	adds	r1, r4, r5
 8013828:	428b      	cmp	r3, r1
 801382a:	bf01      	itttt	eq
 801382c:	6819      	ldreq	r1, [r3, #0]
 801382e:	685b      	ldreq	r3, [r3, #4]
 8013830:	1949      	addeq	r1, r1, r5
 8013832:	6021      	streq	r1, [r4, #0]
 8013834:	e7ed      	b.n	8013812 <_free_r+0x22>
 8013836:	461a      	mov	r2, r3
 8013838:	685b      	ldr	r3, [r3, #4]
 801383a:	b10b      	cbz	r3, 8013840 <_free_r+0x50>
 801383c:	42a3      	cmp	r3, r4
 801383e:	d9fa      	bls.n	8013836 <_free_r+0x46>
 8013840:	6811      	ldr	r1, [r2, #0]
 8013842:	1855      	adds	r5, r2, r1
 8013844:	42a5      	cmp	r5, r4
 8013846:	d10b      	bne.n	8013860 <_free_r+0x70>
 8013848:	6824      	ldr	r4, [r4, #0]
 801384a:	4421      	add	r1, r4
 801384c:	1854      	adds	r4, r2, r1
 801384e:	42a3      	cmp	r3, r4
 8013850:	6011      	str	r1, [r2, #0]
 8013852:	d1e0      	bne.n	8013816 <_free_r+0x26>
 8013854:	681c      	ldr	r4, [r3, #0]
 8013856:	685b      	ldr	r3, [r3, #4]
 8013858:	6053      	str	r3, [r2, #4]
 801385a:	4421      	add	r1, r4
 801385c:	6011      	str	r1, [r2, #0]
 801385e:	e7da      	b.n	8013816 <_free_r+0x26>
 8013860:	d902      	bls.n	8013868 <_free_r+0x78>
 8013862:	230c      	movs	r3, #12
 8013864:	6003      	str	r3, [r0, #0]
 8013866:	e7d6      	b.n	8013816 <_free_r+0x26>
 8013868:	6825      	ldr	r5, [r4, #0]
 801386a:	1961      	adds	r1, r4, r5
 801386c:	428b      	cmp	r3, r1
 801386e:	bf04      	itt	eq
 8013870:	6819      	ldreq	r1, [r3, #0]
 8013872:	685b      	ldreq	r3, [r3, #4]
 8013874:	6063      	str	r3, [r4, #4]
 8013876:	bf04      	itt	eq
 8013878:	1949      	addeq	r1, r1, r5
 801387a:	6021      	streq	r1, [r4, #0]
 801387c:	6054      	str	r4, [r2, #4]
 801387e:	e7ca      	b.n	8013816 <_free_r+0x26>
 8013880:	b003      	add	sp, #12
 8013882:	bd30      	pop	{r4, r5, pc}
 8013884:	200015d0 	.word	0x200015d0

08013888 <sbrk_aligned>:
 8013888:	b570      	push	{r4, r5, r6, lr}
 801388a:	4e0e      	ldr	r6, [pc, #56]	; (80138c4 <sbrk_aligned+0x3c>)
 801388c:	460c      	mov	r4, r1
 801388e:	6831      	ldr	r1, [r6, #0]
 8013890:	4605      	mov	r5, r0
 8013892:	b911      	cbnz	r1, 801389a <sbrk_aligned+0x12>
 8013894:	f000 fd44 	bl	8014320 <_sbrk_r>
 8013898:	6030      	str	r0, [r6, #0]
 801389a:	4621      	mov	r1, r4
 801389c:	4628      	mov	r0, r5
 801389e:	f000 fd3f 	bl	8014320 <_sbrk_r>
 80138a2:	1c43      	adds	r3, r0, #1
 80138a4:	d00a      	beq.n	80138bc <sbrk_aligned+0x34>
 80138a6:	1cc4      	adds	r4, r0, #3
 80138a8:	f024 0403 	bic.w	r4, r4, #3
 80138ac:	42a0      	cmp	r0, r4
 80138ae:	d007      	beq.n	80138c0 <sbrk_aligned+0x38>
 80138b0:	1a21      	subs	r1, r4, r0
 80138b2:	4628      	mov	r0, r5
 80138b4:	f000 fd34 	bl	8014320 <_sbrk_r>
 80138b8:	3001      	adds	r0, #1
 80138ba:	d101      	bne.n	80138c0 <sbrk_aligned+0x38>
 80138bc:	f04f 34ff 	mov.w	r4, #4294967295
 80138c0:	4620      	mov	r0, r4
 80138c2:	bd70      	pop	{r4, r5, r6, pc}
 80138c4:	200015d4 	.word	0x200015d4

080138c8 <_malloc_r>:
 80138c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138cc:	1ccd      	adds	r5, r1, #3
 80138ce:	f025 0503 	bic.w	r5, r5, #3
 80138d2:	3508      	adds	r5, #8
 80138d4:	2d0c      	cmp	r5, #12
 80138d6:	bf38      	it	cc
 80138d8:	250c      	movcc	r5, #12
 80138da:	2d00      	cmp	r5, #0
 80138dc:	4607      	mov	r7, r0
 80138de:	db01      	blt.n	80138e4 <_malloc_r+0x1c>
 80138e0:	42a9      	cmp	r1, r5
 80138e2:	d905      	bls.n	80138f0 <_malloc_r+0x28>
 80138e4:	230c      	movs	r3, #12
 80138e6:	603b      	str	r3, [r7, #0]
 80138e8:	2600      	movs	r6, #0
 80138ea:	4630      	mov	r0, r6
 80138ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138f0:	4e2e      	ldr	r6, [pc, #184]	; (80139ac <_malloc_r+0xe4>)
 80138f2:	f001 fe23 	bl	801553c <__malloc_lock>
 80138f6:	6833      	ldr	r3, [r6, #0]
 80138f8:	461c      	mov	r4, r3
 80138fa:	bb34      	cbnz	r4, 801394a <_malloc_r+0x82>
 80138fc:	4629      	mov	r1, r5
 80138fe:	4638      	mov	r0, r7
 8013900:	f7ff ffc2 	bl	8013888 <sbrk_aligned>
 8013904:	1c43      	adds	r3, r0, #1
 8013906:	4604      	mov	r4, r0
 8013908:	d14d      	bne.n	80139a6 <_malloc_r+0xde>
 801390a:	6834      	ldr	r4, [r6, #0]
 801390c:	4626      	mov	r6, r4
 801390e:	2e00      	cmp	r6, #0
 8013910:	d140      	bne.n	8013994 <_malloc_r+0xcc>
 8013912:	6823      	ldr	r3, [r4, #0]
 8013914:	4631      	mov	r1, r6
 8013916:	4638      	mov	r0, r7
 8013918:	eb04 0803 	add.w	r8, r4, r3
 801391c:	f000 fd00 	bl	8014320 <_sbrk_r>
 8013920:	4580      	cmp	r8, r0
 8013922:	d13a      	bne.n	801399a <_malloc_r+0xd2>
 8013924:	6821      	ldr	r1, [r4, #0]
 8013926:	3503      	adds	r5, #3
 8013928:	1a6d      	subs	r5, r5, r1
 801392a:	f025 0503 	bic.w	r5, r5, #3
 801392e:	3508      	adds	r5, #8
 8013930:	2d0c      	cmp	r5, #12
 8013932:	bf38      	it	cc
 8013934:	250c      	movcc	r5, #12
 8013936:	4629      	mov	r1, r5
 8013938:	4638      	mov	r0, r7
 801393a:	f7ff ffa5 	bl	8013888 <sbrk_aligned>
 801393e:	3001      	adds	r0, #1
 8013940:	d02b      	beq.n	801399a <_malloc_r+0xd2>
 8013942:	6823      	ldr	r3, [r4, #0]
 8013944:	442b      	add	r3, r5
 8013946:	6023      	str	r3, [r4, #0]
 8013948:	e00e      	b.n	8013968 <_malloc_r+0xa0>
 801394a:	6822      	ldr	r2, [r4, #0]
 801394c:	1b52      	subs	r2, r2, r5
 801394e:	d41e      	bmi.n	801398e <_malloc_r+0xc6>
 8013950:	2a0b      	cmp	r2, #11
 8013952:	d916      	bls.n	8013982 <_malloc_r+0xba>
 8013954:	1961      	adds	r1, r4, r5
 8013956:	42a3      	cmp	r3, r4
 8013958:	6025      	str	r5, [r4, #0]
 801395a:	bf18      	it	ne
 801395c:	6059      	strne	r1, [r3, #4]
 801395e:	6863      	ldr	r3, [r4, #4]
 8013960:	bf08      	it	eq
 8013962:	6031      	streq	r1, [r6, #0]
 8013964:	5162      	str	r2, [r4, r5]
 8013966:	604b      	str	r3, [r1, #4]
 8013968:	4638      	mov	r0, r7
 801396a:	f104 060b 	add.w	r6, r4, #11
 801396e:	f001 fdeb 	bl	8015548 <__malloc_unlock>
 8013972:	f026 0607 	bic.w	r6, r6, #7
 8013976:	1d23      	adds	r3, r4, #4
 8013978:	1af2      	subs	r2, r6, r3
 801397a:	d0b6      	beq.n	80138ea <_malloc_r+0x22>
 801397c:	1b9b      	subs	r3, r3, r6
 801397e:	50a3      	str	r3, [r4, r2]
 8013980:	e7b3      	b.n	80138ea <_malloc_r+0x22>
 8013982:	6862      	ldr	r2, [r4, #4]
 8013984:	42a3      	cmp	r3, r4
 8013986:	bf0c      	ite	eq
 8013988:	6032      	streq	r2, [r6, #0]
 801398a:	605a      	strne	r2, [r3, #4]
 801398c:	e7ec      	b.n	8013968 <_malloc_r+0xa0>
 801398e:	4623      	mov	r3, r4
 8013990:	6864      	ldr	r4, [r4, #4]
 8013992:	e7b2      	b.n	80138fa <_malloc_r+0x32>
 8013994:	4634      	mov	r4, r6
 8013996:	6876      	ldr	r6, [r6, #4]
 8013998:	e7b9      	b.n	801390e <_malloc_r+0x46>
 801399a:	230c      	movs	r3, #12
 801399c:	603b      	str	r3, [r7, #0]
 801399e:	4638      	mov	r0, r7
 80139a0:	f001 fdd2 	bl	8015548 <__malloc_unlock>
 80139a4:	e7a1      	b.n	80138ea <_malloc_r+0x22>
 80139a6:	6025      	str	r5, [r4, #0]
 80139a8:	e7de      	b.n	8013968 <_malloc_r+0xa0>
 80139aa:	bf00      	nop
 80139ac:	200015d0 	.word	0x200015d0

080139b0 <__cvt>:
 80139b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80139b2:	ed2d 8b02 	vpush	{d8}
 80139b6:	eeb0 8b40 	vmov.f64	d8, d0
 80139ba:	b085      	sub	sp, #20
 80139bc:	4617      	mov	r7, r2
 80139be:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80139c0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80139c2:	ee18 2a90 	vmov	r2, s17
 80139c6:	f025 0520 	bic.w	r5, r5, #32
 80139ca:	2a00      	cmp	r2, #0
 80139cc:	bfb6      	itet	lt
 80139ce:	222d      	movlt	r2, #45	; 0x2d
 80139d0:	2200      	movge	r2, #0
 80139d2:	eeb1 8b40 	vneglt.f64	d8, d0
 80139d6:	2d46      	cmp	r5, #70	; 0x46
 80139d8:	460c      	mov	r4, r1
 80139da:	701a      	strb	r2, [r3, #0]
 80139dc:	d004      	beq.n	80139e8 <__cvt+0x38>
 80139de:	2d45      	cmp	r5, #69	; 0x45
 80139e0:	d100      	bne.n	80139e4 <__cvt+0x34>
 80139e2:	3401      	adds	r4, #1
 80139e4:	2102      	movs	r1, #2
 80139e6:	e000      	b.n	80139ea <__cvt+0x3a>
 80139e8:	2103      	movs	r1, #3
 80139ea:	ab03      	add	r3, sp, #12
 80139ec:	9301      	str	r3, [sp, #4]
 80139ee:	ab02      	add	r3, sp, #8
 80139f0:	9300      	str	r3, [sp, #0]
 80139f2:	4622      	mov	r2, r4
 80139f4:	4633      	mov	r3, r6
 80139f6:	eeb0 0b48 	vmov.f64	d0, d8
 80139fa:	f000 fe0d 	bl	8014618 <_dtoa_r>
 80139fe:	2d47      	cmp	r5, #71	; 0x47
 8013a00:	d101      	bne.n	8013a06 <__cvt+0x56>
 8013a02:	07fb      	lsls	r3, r7, #31
 8013a04:	d51a      	bpl.n	8013a3c <__cvt+0x8c>
 8013a06:	2d46      	cmp	r5, #70	; 0x46
 8013a08:	eb00 0204 	add.w	r2, r0, r4
 8013a0c:	d10c      	bne.n	8013a28 <__cvt+0x78>
 8013a0e:	7803      	ldrb	r3, [r0, #0]
 8013a10:	2b30      	cmp	r3, #48	; 0x30
 8013a12:	d107      	bne.n	8013a24 <__cvt+0x74>
 8013a14:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a1c:	bf1c      	itt	ne
 8013a1e:	f1c4 0401 	rsbne	r4, r4, #1
 8013a22:	6034      	strne	r4, [r6, #0]
 8013a24:	6833      	ldr	r3, [r6, #0]
 8013a26:	441a      	add	r2, r3
 8013a28:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a30:	bf08      	it	eq
 8013a32:	9203      	streq	r2, [sp, #12]
 8013a34:	2130      	movs	r1, #48	; 0x30
 8013a36:	9b03      	ldr	r3, [sp, #12]
 8013a38:	4293      	cmp	r3, r2
 8013a3a:	d307      	bcc.n	8013a4c <__cvt+0x9c>
 8013a3c:	9b03      	ldr	r3, [sp, #12]
 8013a3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013a40:	1a1b      	subs	r3, r3, r0
 8013a42:	6013      	str	r3, [r2, #0]
 8013a44:	b005      	add	sp, #20
 8013a46:	ecbd 8b02 	vpop	{d8}
 8013a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013a4c:	1c5c      	adds	r4, r3, #1
 8013a4e:	9403      	str	r4, [sp, #12]
 8013a50:	7019      	strb	r1, [r3, #0]
 8013a52:	e7f0      	b.n	8013a36 <__cvt+0x86>

08013a54 <__exponent>:
 8013a54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013a56:	4603      	mov	r3, r0
 8013a58:	2900      	cmp	r1, #0
 8013a5a:	bfb8      	it	lt
 8013a5c:	4249      	neglt	r1, r1
 8013a5e:	f803 2b02 	strb.w	r2, [r3], #2
 8013a62:	bfb4      	ite	lt
 8013a64:	222d      	movlt	r2, #45	; 0x2d
 8013a66:	222b      	movge	r2, #43	; 0x2b
 8013a68:	2909      	cmp	r1, #9
 8013a6a:	7042      	strb	r2, [r0, #1]
 8013a6c:	dd2a      	ble.n	8013ac4 <__exponent+0x70>
 8013a6e:	f10d 0407 	add.w	r4, sp, #7
 8013a72:	46a4      	mov	ip, r4
 8013a74:	270a      	movs	r7, #10
 8013a76:	46a6      	mov	lr, r4
 8013a78:	460a      	mov	r2, r1
 8013a7a:	fb91 f6f7 	sdiv	r6, r1, r7
 8013a7e:	fb07 1516 	mls	r5, r7, r6, r1
 8013a82:	3530      	adds	r5, #48	; 0x30
 8013a84:	2a63      	cmp	r2, #99	; 0x63
 8013a86:	f104 34ff 	add.w	r4, r4, #4294967295
 8013a8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8013a8e:	4631      	mov	r1, r6
 8013a90:	dcf1      	bgt.n	8013a76 <__exponent+0x22>
 8013a92:	3130      	adds	r1, #48	; 0x30
 8013a94:	f1ae 0502 	sub.w	r5, lr, #2
 8013a98:	f804 1c01 	strb.w	r1, [r4, #-1]
 8013a9c:	1c44      	adds	r4, r0, #1
 8013a9e:	4629      	mov	r1, r5
 8013aa0:	4561      	cmp	r1, ip
 8013aa2:	d30a      	bcc.n	8013aba <__exponent+0x66>
 8013aa4:	f10d 0209 	add.w	r2, sp, #9
 8013aa8:	eba2 020e 	sub.w	r2, r2, lr
 8013aac:	4565      	cmp	r5, ip
 8013aae:	bf88      	it	hi
 8013ab0:	2200      	movhi	r2, #0
 8013ab2:	4413      	add	r3, r2
 8013ab4:	1a18      	subs	r0, r3, r0
 8013ab6:	b003      	add	sp, #12
 8013ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013aba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013abe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8013ac2:	e7ed      	b.n	8013aa0 <__exponent+0x4c>
 8013ac4:	2330      	movs	r3, #48	; 0x30
 8013ac6:	3130      	adds	r1, #48	; 0x30
 8013ac8:	7083      	strb	r3, [r0, #2]
 8013aca:	70c1      	strb	r1, [r0, #3]
 8013acc:	1d03      	adds	r3, r0, #4
 8013ace:	e7f1      	b.n	8013ab4 <__exponent+0x60>

08013ad0 <_printf_float>:
 8013ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ad4:	b08b      	sub	sp, #44	; 0x2c
 8013ad6:	460c      	mov	r4, r1
 8013ad8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8013adc:	4616      	mov	r6, r2
 8013ade:	461f      	mov	r7, r3
 8013ae0:	4605      	mov	r5, r0
 8013ae2:	f001 fcbf 	bl	8015464 <_localeconv_r>
 8013ae6:	f8d0 b000 	ldr.w	fp, [r0]
 8013aea:	4658      	mov	r0, fp
 8013aec:	f7ec fba8 	bl	8000240 <strlen>
 8013af0:	2300      	movs	r3, #0
 8013af2:	9308      	str	r3, [sp, #32]
 8013af4:	f8d8 3000 	ldr.w	r3, [r8]
 8013af8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8013afc:	6822      	ldr	r2, [r4, #0]
 8013afe:	3307      	adds	r3, #7
 8013b00:	f023 0307 	bic.w	r3, r3, #7
 8013b04:	f103 0108 	add.w	r1, r3, #8
 8013b08:	f8c8 1000 	str.w	r1, [r8]
 8013b0c:	4682      	mov	sl, r0
 8013b0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013b12:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8013b16:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8013d78 <_printf_float+0x2a8>
 8013b1a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8013b1e:	eeb0 6bc0 	vabs.f64	d6, d0
 8013b22:	eeb4 6b47 	vcmp.f64	d6, d7
 8013b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b2a:	dd24      	ble.n	8013b76 <_printf_float+0xa6>
 8013b2c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8013b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b34:	d502      	bpl.n	8013b3c <_printf_float+0x6c>
 8013b36:	232d      	movs	r3, #45	; 0x2d
 8013b38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013b3c:	4b90      	ldr	r3, [pc, #576]	; (8013d80 <_printf_float+0x2b0>)
 8013b3e:	4891      	ldr	r0, [pc, #580]	; (8013d84 <_printf_float+0x2b4>)
 8013b40:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8013b44:	bf94      	ite	ls
 8013b46:	4698      	movls	r8, r3
 8013b48:	4680      	movhi	r8, r0
 8013b4a:	2303      	movs	r3, #3
 8013b4c:	6123      	str	r3, [r4, #16]
 8013b4e:	f022 0204 	bic.w	r2, r2, #4
 8013b52:	2300      	movs	r3, #0
 8013b54:	6022      	str	r2, [r4, #0]
 8013b56:	9304      	str	r3, [sp, #16]
 8013b58:	9700      	str	r7, [sp, #0]
 8013b5a:	4633      	mov	r3, r6
 8013b5c:	aa09      	add	r2, sp, #36	; 0x24
 8013b5e:	4621      	mov	r1, r4
 8013b60:	4628      	mov	r0, r5
 8013b62:	f000 f9d3 	bl	8013f0c <_printf_common>
 8013b66:	3001      	adds	r0, #1
 8013b68:	f040 808a 	bne.w	8013c80 <_printf_float+0x1b0>
 8013b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8013b70:	b00b      	add	sp, #44	; 0x2c
 8013b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b76:	eeb4 0b40 	vcmp.f64	d0, d0
 8013b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b7e:	d709      	bvc.n	8013b94 <_printf_float+0xc4>
 8013b80:	ee10 3a90 	vmov	r3, s1
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	bfbc      	itt	lt
 8013b88:	232d      	movlt	r3, #45	; 0x2d
 8013b8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013b8e:	487e      	ldr	r0, [pc, #504]	; (8013d88 <_printf_float+0x2b8>)
 8013b90:	4b7e      	ldr	r3, [pc, #504]	; (8013d8c <_printf_float+0x2bc>)
 8013b92:	e7d5      	b.n	8013b40 <_printf_float+0x70>
 8013b94:	6863      	ldr	r3, [r4, #4]
 8013b96:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8013b9a:	9104      	str	r1, [sp, #16]
 8013b9c:	1c59      	adds	r1, r3, #1
 8013b9e:	d13c      	bne.n	8013c1a <_printf_float+0x14a>
 8013ba0:	2306      	movs	r3, #6
 8013ba2:	6063      	str	r3, [r4, #4]
 8013ba4:	2300      	movs	r3, #0
 8013ba6:	9303      	str	r3, [sp, #12]
 8013ba8:	ab08      	add	r3, sp, #32
 8013baa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8013bae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8013bb2:	ab07      	add	r3, sp, #28
 8013bb4:	6861      	ldr	r1, [r4, #4]
 8013bb6:	9300      	str	r3, [sp, #0]
 8013bb8:	6022      	str	r2, [r4, #0]
 8013bba:	f10d 031b 	add.w	r3, sp, #27
 8013bbe:	4628      	mov	r0, r5
 8013bc0:	f7ff fef6 	bl	80139b0 <__cvt>
 8013bc4:	9b04      	ldr	r3, [sp, #16]
 8013bc6:	9907      	ldr	r1, [sp, #28]
 8013bc8:	2b47      	cmp	r3, #71	; 0x47
 8013bca:	4680      	mov	r8, r0
 8013bcc:	d108      	bne.n	8013be0 <_printf_float+0x110>
 8013bce:	1cc8      	adds	r0, r1, #3
 8013bd0:	db02      	blt.n	8013bd8 <_printf_float+0x108>
 8013bd2:	6863      	ldr	r3, [r4, #4]
 8013bd4:	4299      	cmp	r1, r3
 8013bd6:	dd41      	ble.n	8013c5c <_printf_float+0x18c>
 8013bd8:	f1a9 0902 	sub.w	r9, r9, #2
 8013bdc:	fa5f f989 	uxtb.w	r9, r9
 8013be0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8013be4:	d820      	bhi.n	8013c28 <_printf_float+0x158>
 8013be6:	3901      	subs	r1, #1
 8013be8:	464a      	mov	r2, r9
 8013bea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013bee:	9107      	str	r1, [sp, #28]
 8013bf0:	f7ff ff30 	bl	8013a54 <__exponent>
 8013bf4:	9a08      	ldr	r2, [sp, #32]
 8013bf6:	9004      	str	r0, [sp, #16]
 8013bf8:	1813      	adds	r3, r2, r0
 8013bfa:	2a01      	cmp	r2, #1
 8013bfc:	6123      	str	r3, [r4, #16]
 8013bfe:	dc02      	bgt.n	8013c06 <_printf_float+0x136>
 8013c00:	6822      	ldr	r2, [r4, #0]
 8013c02:	07d2      	lsls	r2, r2, #31
 8013c04:	d501      	bpl.n	8013c0a <_printf_float+0x13a>
 8013c06:	3301      	adds	r3, #1
 8013c08:	6123      	str	r3, [r4, #16]
 8013c0a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	d0a2      	beq.n	8013b58 <_printf_float+0x88>
 8013c12:	232d      	movs	r3, #45	; 0x2d
 8013c14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013c18:	e79e      	b.n	8013b58 <_printf_float+0x88>
 8013c1a:	9904      	ldr	r1, [sp, #16]
 8013c1c:	2947      	cmp	r1, #71	; 0x47
 8013c1e:	d1c1      	bne.n	8013ba4 <_printf_float+0xd4>
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d1bf      	bne.n	8013ba4 <_printf_float+0xd4>
 8013c24:	2301      	movs	r3, #1
 8013c26:	e7bc      	b.n	8013ba2 <_printf_float+0xd2>
 8013c28:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8013c2c:	d118      	bne.n	8013c60 <_printf_float+0x190>
 8013c2e:	2900      	cmp	r1, #0
 8013c30:	6863      	ldr	r3, [r4, #4]
 8013c32:	dd0b      	ble.n	8013c4c <_printf_float+0x17c>
 8013c34:	6121      	str	r1, [r4, #16]
 8013c36:	b913      	cbnz	r3, 8013c3e <_printf_float+0x16e>
 8013c38:	6822      	ldr	r2, [r4, #0]
 8013c3a:	07d0      	lsls	r0, r2, #31
 8013c3c:	d502      	bpl.n	8013c44 <_printf_float+0x174>
 8013c3e:	3301      	adds	r3, #1
 8013c40:	440b      	add	r3, r1
 8013c42:	6123      	str	r3, [r4, #16]
 8013c44:	2300      	movs	r3, #0
 8013c46:	65a1      	str	r1, [r4, #88]	; 0x58
 8013c48:	9304      	str	r3, [sp, #16]
 8013c4a:	e7de      	b.n	8013c0a <_printf_float+0x13a>
 8013c4c:	b913      	cbnz	r3, 8013c54 <_printf_float+0x184>
 8013c4e:	6822      	ldr	r2, [r4, #0]
 8013c50:	07d2      	lsls	r2, r2, #31
 8013c52:	d501      	bpl.n	8013c58 <_printf_float+0x188>
 8013c54:	3302      	adds	r3, #2
 8013c56:	e7f4      	b.n	8013c42 <_printf_float+0x172>
 8013c58:	2301      	movs	r3, #1
 8013c5a:	e7f2      	b.n	8013c42 <_printf_float+0x172>
 8013c5c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8013c60:	9b08      	ldr	r3, [sp, #32]
 8013c62:	4299      	cmp	r1, r3
 8013c64:	db05      	blt.n	8013c72 <_printf_float+0x1a2>
 8013c66:	6823      	ldr	r3, [r4, #0]
 8013c68:	6121      	str	r1, [r4, #16]
 8013c6a:	07d8      	lsls	r0, r3, #31
 8013c6c:	d5ea      	bpl.n	8013c44 <_printf_float+0x174>
 8013c6e:	1c4b      	adds	r3, r1, #1
 8013c70:	e7e7      	b.n	8013c42 <_printf_float+0x172>
 8013c72:	2900      	cmp	r1, #0
 8013c74:	bfd4      	ite	le
 8013c76:	f1c1 0202 	rsble	r2, r1, #2
 8013c7a:	2201      	movgt	r2, #1
 8013c7c:	4413      	add	r3, r2
 8013c7e:	e7e0      	b.n	8013c42 <_printf_float+0x172>
 8013c80:	6823      	ldr	r3, [r4, #0]
 8013c82:	055a      	lsls	r2, r3, #21
 8013c84:	d407      	bmi.n	8013c96 <_printf_float+0x1c6>
 8013c86:	6923      	ldr	r3, [r4, #16]
 8013c88:	4642      	mov	r2, r8
 8013c8a:	4631      	mov	r1, r6
 8013c8c:	4628      	mov	r0, r5
 8013c8e:	47b8      	blx	r7
 8013c90:	3001      	adds	r0, #1
 8013c92:	d12a      	bne.n	8013cea <_printf_float+0x21a>
 8013c94:	e76a      	b.n	8013b6c <_printf_float+0x9c>
 8013c96:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8013c9a:	f240 80e2 	bls.w	8013e62 <_printf_float+0x392>
 8013c9e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8013ca2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013caa:	d133      	bne.n	8013d14 <_printf_float+0x244>
 8013cac:	4a38      	ldr	r2, [pc, #224]	; (8013d90 <_printf_float+0x2c0>)
 8013cae:	2301      	movs	r3, #1
 8013cb0:	4631      	mov	r1, r6
 8013cb2:	4628      	mov	r0, r5
 8013cb4:	47b8      	blx	r7
 8013cb6:	3001      	adds	r0, #1
 8013cb8:	f43f af58 	beq.w	8013b6c <_printf_float+0x9c>
 8013cbc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8013cc0:	429a      	cmp	r2, r3
 8013cc2:	db02      	blt.n	8013cca <_printf_float+0x1fa>
 8013cc4:	6823      	ldr	r3, [r4, #0]
 8013cc6:	07d8      	lsls	r0, r3, #31
 8013cc8:	d50f      	bpl.n	8013cea <_printf_float+0x21a>
 8013cca:	4653      	mov	r3, sl
 8013ccc:	465a      	mov	r2, fp
 8013cce:	4631      	mov	r1, r6
 8013cd0:	4628      	mov	r0, r5
 8013cd2:	47b8      	blx	r7
 8013cd4:	3001      	adds	r0, #1
 8013cd6:	f43f af49 	beq.w	8013b6c <_printf_float+0x9c>
 8013cda:	f04f 0800 	mov.w	r8, #0
 8013cde:	f104 091a 	add.w	r9, r4, #26
 8013ce2:	9b08      	ldr	r3, [sp, #32]
 8013ce4:	3b01      	subs	r3, #1
 8013ce6:	4543      	cmp	r3, r8
 8013ce8:	dc09      	bgt.n	8013cfe <_printf_float+0x22e>
 8013cea:	6823      	ldr	r3, [r4, #0]
 8013cec:	079b      	lsls	r3, r3, #30
 8013cee:	f100 8108 	bmi.w	8013f02 <_printf_float+0x432>
 8013cf2:	68e0      	ldr	r0, [r4, #12]
 8013cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cf6:	4298      	cmp	r0, r3
 8013cf8:	bfb8      	it	lt
 8013cfa:	4618      	movlt	r0, r3
 8013cfc:	e738      	b.n	8013b70 <_printf_float+0xa0>
 8013cfe:	2301      	movs	r3, #1
 8013d00:	464a      	mov	r2, r9
 8013d02:	4631      	mov	r1, r6
 8013d04:	4628      	mov	r0, r5
 8013d06:	47b8      	blx	r7
 8013d08:	3001      	adds	r0, #1
 8013d0a:	f43f af2f 	beq.w	8013b6c <_printf_float+0x9c>
 8013d0e:	f108 0801 	add.w	r8, r8, #1
 8013d12:	e7e6      	b.n	8013ce2 <_printf_float+0x212>
 8013d14:	9b07      	ldr	r3, [sp, #28]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	dc3c      	bgt.n	8013d94 <_printf_float+0x2c4>
 8013d1a:	4a1d      	ldr	r2, [pc, #116]	; (8013d90 <_printf_float+0x2c0>)
 8013d1c:	2301      	movs	r3, #1
 8013d1e:	4631      	mov	r1, r6
 8013d20:	4628      	mov	r0, r5
 8013d22:	47b8      	blx	r7
 8013d24:	3001      	adds	r0, #1
 8013d26:	f43f af21 	beq.w	8013b6c <_printf_float+0x9c>
 8013d2a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8013d2e:	4313      	orrs	r3, r2
 8013d30:	d102      	bne.n	8013d38 <_printf_float+0x268>
 8013d32:	6823      	ldr	r3, [r4, #0]
 8013d34:	07d9      	lsls	r1, r3, #31
 8013d36:	d5d8      	bpl.n	8013cea <_printf_float+0x21a>
 8013d38:	4653      	mov	r3, sl
 8013d3a:	465a      	mov	r2, fp
 8013d3c:	4631      	mov	r1, r6
 8013d3e:	4628      	mov	r0, r5
 8013d40:	47b8      	blx	r7
 8013d42:	3001      	adds	r0, #1
 8013d44:	f43f af12 	beq.w	8013b6c <_printf_float+0x9c>
 8013d48:	f04f 0900 	mov.w	r9, #0
 8013d4c:	f104 0a1a 	add.w	sl, r4, #26
 8013d50:	9b07      	ldr	r3, [sp, #28]
 8013d52:	425b      	negs	r3, r3
 8013d54:	454b      	cmp	r3, r9
 8013d56:	dc01      	bgt.n	8013d5c <_printf_float+0x28c>
 8013d58:	9b08      	ldr	r3, [sp, #32]
 8013d5a:	e795      	b.n	8013c88 <_printf_float+0x1b8>
 8013d5c:	2301      	movs	r3, #1
 8013d5e:	4652      	mov	r2, sl
 8013d60:	4631      	mov	r1, r6
 8013d62:	4628      	mov	r0, r5
 8013d64:	47b8      	blx	r7
 8013d66:	3001      	adds	r0, #1
 8013d68:	f43f af00 	beq.w	8013b6c <_printf_float+0x9c>
 8013d6c:	f109 0901 	add.w	r9, r9, #1
 8013d70:	e7ee      	b.n	8013d50 <_printf_float+0x280>
 8013d72:	bf00      	nop
 8013d74:	f3af 8000 	nop.w
 8013d78:	ffffffff 	.word	0xffffffff
 8013d7c:	7fefffff 	.word	0x7fefffff
 8013d80:	0801782c 	.word	0x0801782c
 8013d84:	08017830 	.word	0x08017830
 8013d88:	08017838 	.word	0x08017838
 8013d8c:	08017834 	.word	0x08017834
 8013d90:	0801783c 	.word	0x0801783c
 8013d94:	9a08      	ldr	r2, [sp, #32]
 8013d96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013d98:	429a      	cmp	r2, r3
 8013d9a:	bfa8      	it	ge
 8013d9c:	461a      	movge	r2, r3
 8013d9e:	2a00      	cmp	r2, #0
 8013da0:	4691      	mov	r9, r2
 8013da2:	dc38      	bgt.n	8013e16 <_printf_float+0x346>
 8013da4:	2300      	movs	r3, #0
 8013da6:	9305      	str	r3, [sp, #20]
 8013da8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013dac:	f104 021a 	add.w	r2, r4, #26
 8013db0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013db2:	9905      	ldr	r1, [sp, #20]
 8013db4:	9304      	str	r3, [sp, #16]
 8013db6:	eba3 0309 	sub.w	r3, r3, r9
 8013dba:	428b      	cmp	r3, r1
 8013dbc:	dc33      	bgt.n	8013e26 <_printf_float+0x356>
 8013dbe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8013dc2:	429a      	cmp	r2, r3
 8013dc4:	db3c      	blt.n	8013e40 <_printf_float+0x370>
 8013dc6:	6823      	ldr	r3, [r4, #0]
 8013dc8:	07da      	lsls	r2, r3, #31
 8013dca:	d439      	bmi.n	8013e40 <_printf_float+0x370>
 8013dcc:	9b08      	ldr	r3, [sp, #32]
 8013dce:	9a04      	ldr	r2, [sp, #16]
 8013dd0:	9907      	ldr	r1, [sp, #28]
 8013dd2:	1a9a      	subs	r2, r3, r2
 8013dd4:	eba3 0901 	sub.w	r9, r3, r1
 8013dd8:	4591      	cmp	r9, r2
 8013dda:	bfa8      	it	ge
 8013ddc:	4691      	movge	r9, r2
 8013dde:	f1b9 0f00 	cmp.w	r9, #0
 8013de2:	dc35      	bgt.n	8013e50 <_printf_float+0x380>
 8013de4:	f04f 0800 	mov.w	r8, #0
 8013de8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013dec:	f104 0a1a 	add.w	sl, r4, #26
 8013df0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8013df4:	1a9b      	subs	r3, r3, r2
 8013df6:	eba3 0309 	sub.w	r3, r3, r9
 8013dfa:	4543      	cmp	r3, r8
 8013dfc:	f77f af75 	ble.w	8013cea <_printf_float+0x21a>
 8013e00:	2301      	movs	r3, #1
 8013e02:	4652      	mov	r2, sl
 8013e04:	4631      	mov	r1, r6
 8013e06:	4628      	mov	r0, r5
 8013e08:	47b8      	blx	r7
 8013e0a:	3001      	adds	r0, #1
 8013e0c:	f43f aeae 	beq.w	8013b6c <_printf_float+0x9c>
 8013e10:	f108 0801 	add.w	r8, r8, #1
 8013e14:	e7ec      	b.n	8013df0 <_printf_float+0x320>
 8013e16:	4613      	mov	r3, r2
 8013e18:	4631      	mov	r1, r6
 8013e1a:	4642      	mov	r2, r8
 8013e1c:	4628      	mov	r0, r5
 8013e1e:	47b8      	blx	r7
 8013e20:	3001      	adds	r0, #1
 8013e22:	d1bf      	bne.n	8013da4 <_printf_float+0x2d4>
 8013e24:	e6a2      	b.n	8013b6c <_printf_float+0x9c>
 8013e26:	2301      	movs	r3, #1
 8013e28:	4631      	mov	r1, r6
 8013e2a:	4628      	mov	r0, r5
 8013e2c:	9204      	str	r2, [sp, #16]
 8013e2e:	47b8      	blx	r7
 8013e30:	3001      	adds	r0, #1
 8013e32:	f43f ae9b 	beq.w	8013b6c <_printf_float+0x9c>
 8013e36:	9b05      	ldr	r3, [sp, #20]
 8013e38:	9a04      	ldr	r2, [sp, #16]
 8013e3a:	3301      	adds	r3, #1
 8013e3c:	9305      	str	r3, [sp, #20]
 8013e3e:	e7b7      	b.n	8013db0 <_printf_float+0x2e0>
 8013e40:	4653      	mov	r3, sl
 8013e42:	465a      	mov	r2, fp
 8013e44:	4631      	mov	r1, r6
 8013e46:	4628      	mov	r0, r5
 8013e48:	47b8      	blx	r7
 8013e4a:	3001      	adds	r0, #1
 8013e4c:	d1be      	bne.n	8013dcc <_printf_float+0x2fc>
 8013e4e:	e68d      	b.n	8013b6c <_printf_float+0x9c>
 8013e50:	9a04      	ldr	r2, [sp, #16]
 8013e52:	464b      	mov	r3, r9
 8013e54:	4442      	add	r2, r8
 8013e56:	4631      	mov	r1, r6
 8013e58:	4628      	mov	r0, r5
 8013e5a:	47b8      	blx	r7
 8013e5c:	3001      	adds	r0, #1
 8013e5e:	d1c1      	bne.n	8013de4 <_printf_float+0x314>
 8013e60:	e684      	b.n	8013b6c <_printf_float+0x9c>
 8013e62:	9a08      	ldr	r2, [sp, #32]
 8013e64:	2a01      	cmp	r2, #1
 8013e66:	dc01      	bgt.n	8013e6c <_printf_float+0x39c>
 8013e68:	07db      	lsls	r3, r3, #31
 8013e6a:	d537      	bpl.n	8013edc <_printf_float+0x40c>
 8013e6c:	2301      	movs	r3, #1
 8013e6e:	4642      	mov	r2, r8
 8013e70:	4631      	mov	r1, r6
 8013e72:	4628      	mov	r0, r5
 8013e74:	47b8      	blx	r7
 8013e76:	3001      	adds	r0, #1
 8013e78:	f43f ae78 	beq.w	8013b6c <_printf_float+0x9c>
 8013e7c:	4653      	mov	r3, sl
 8013e7e:	465a      	mov	r2, fp
 8013e80:	4631      	mov	r1, r6
 8013e82:	4628      	mov	r0, r5
 8013e84:	47b8      	blx	r7
 8013e86:	3001      	adds	r0, #1
 8013e88:	f43f ae70 	beq.w	8013b6c <_printf_float+0x9c>
 8013e8c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8013e90:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e98:	d01b      	beq.n	8013ed2 <_printf_float+0x402>
 8013e9a:	9b08      	ldr	r3, [sp, #32]
 8013e9c:	f108 0201 	add.w	r2, r8, #1
 8013ea0:	3b01      	subs	r3, #1
 8013ea2:	4631      	mov	r1, r6
 8013ea4:	4628      	mov	r0, r5
 8013ea6:	47b8      	blx	r7
 8013ea8:	3001      	adds	r0, #1
 8013eaa:	d10e      	bne.n	8013eca <_printf_float+0x3fa>
 8013eac:	e65e      	b.n	8013b6c <_printf_float+0x9c>
 8013eae:	2301      	movs	r3, #1
 8013eb0:	464a      	mov	r2, r9
 8013eb2:	4631      	mov	r1, r6
 8013eb4:	4628      	mov	r0, r5
 8013eb6:	47b8      	blx	r7
 8013eb8:	3001      	adds	r0, #1
 8013eba:	f43f ae57 	beq.w	8013b6c <_printf_float+0x9c>
 8013ebe:	f108 0801 	add.w	r8, r8, #1
 8013ec2:	9b08      	ldr	r3, [sp, #32]
 8013ec4:	3b01      	subs	r3, #1
 8013ec6:	4543      	cmp	r3, r8
 8013ec8:	dcf1      	bgt.n	8013eae <_printf_float+0x3de>
 8013eca:	9b04      	ldr	r3, [sp, #16]
 8013ecc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013ed0:	e6db      	b.n	8013c8a <_printf_float+0x1ba>
 8013ed2:	f04f 0800 	mov.w	r8, #0
 8013ed6:	f104 091a 	add.w	r9, r4, #26
 8013eda:	e7f2      	b.n	8013ec2 <_printf_float+0x3f2>
 8013edc:	2301      	movs	r3, #1
 8013ede:	4642      	mov	r2, r8
 8013ee0:	e7df      	b.n	8013ea2 <_printf_float+0x3d2>
 8013ee2:	2301      	movs	r3, #1
 8013ee4:	464a      	mov	r2, r9
 8013ee6:	4631      	mov	r1, r6
 8013ee8:	4628      	mov	r0, r5
 8013eea:	47b8      	blx	r7
 8013eec:	3001      	adds	r0, #1
 8013eee:	f43f ae3d 	beq.w	8013b6c <_printf_float+0x9c>
 8013ef2:	f108 0801 	add.w	r8, r8, #1
 8013ef6:	68e3      	ldr	r3, [r4, #12]
 8013ef8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013efa:	1a5b      	subs	r3, r3, r1
 8013efc:	4543      	cmp	r3, r8
 8013efe:	dcf0      	bgt.n	8013ee2 <_printf_float+0x412>
 8013f00:	e6f7      	b.n	8013cf2 <_printf_float+0x222>
 8013f02:	f04f 0800 	mov.w	r8, #0
 8013f06:	f104 0919 	add.w	r9, r4, #25
 8013f0a:	e7f4      	b.n	8013ef6 <_printf_float+0x426>

08013f0c <_printf_common>:
 8013f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f10:	4616      	mov	r6, r2
 8013f12:	4699      	mov	r9, r3
 8013f14:	688a      	ldr	r2, [r1, #8]
 8013f16:	690b      	ldr	r3, [r1, #16]
 8013f18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013f1c:	4293      	cmp	r3, r2
 8013f1e:	bfb8      	it	lt
 8013f20:	4613      	movlt	r3, r2
 8013f22:	6033      	str	r3, [r6, #0]
 8013f24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013f28:	4607      	mov	r7, r0
 8013f2a:	460c      	mov	r4, r1
 8013f2c:	b10a      	cbz	r2, 8013f32 <_printf_common+0x26>
 8013f2e:	3301      	adds	r3, #1
 8013f30:	6033      	str	r3, [r6, #0]
 8013f32:	6823      	ldr	r3, [r4, #0]
 8013f34:	0699      	lsls	r1, r3, #26
 8013f36:	bf42      	ittt	mi
 8013f38:	6833      	ldrmi	r3, [r6, #0]
 8013f3a:	3302      	addmi	r3, #2
 8013f3c:	6033      	strmi	r3, [r6, #0]
 8013f3e:	6825      	ldr	r5, [r4, #0]
 8013f40:	f015 0506 	ands.w	r5, r5, #6
 8013f44:	d106      	bne.n	8013f54 <_printf_common+0x48>
 8013f46:	f104 0a19 	add.w	sl, r4, #25
 8013f4a:	68e3      	ldr	r3, [r4, #12]
 8013f4c:	6832      	ldr	r2, [r6, #0]
 8013f4e:	1a9b      	subs	r3, r3, r2
 8013f50:	42ab      	cmp	r3, r5
 8013f52:	dc26      	bgt.n	8013fa2 <_printf_common+0x96>
 8013f54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013f58:	1e13      	subs	r3, r2, #0
 8013f5a:	6822      	ldr	r2, [r4, #0]
 8013f5c:	bf18      	it	ne
 8013f5e:	2301      	movne	r3, #1
 8013f60:	0692      	lsls	r2, r2, #26
 8013f62:	d42b      	bmi.n	8013fbc <_printf_common+0xb0>
 8013f64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013f68:	4649      	mov	r1, r9
 8013f6a:	4638      	mov	r0, r7
 8013f6c:	47c0      	blx	r8
 8013f6e:	3001      	adds	r0, #1
 8013f70:	d01e      	beq.n	8013fb0 <_printf_common+0xa4>
 8013f72:	6823      	ldr	r3, [r4, #0]
 8013f74:	68e5      	ldr	r5, [r4, #12]
 8013f76:	6832      	ldr	r2, [r6, #0]
 8013f78:	f003 0306 	and.w	r3, r3, #6
 8013f7c:	2b04      	cmp	r3, #4
 8013f7e:	bf08      	it	eq
 8013f80:	1aad      	subeq	r5, r5, r2
 8013f82:	68a3      	ldr	r3, [r4, #8]
 8013f84:	6922      	ldr	r2, [r4, #16]
 8013f86:	bf0c      	ite	eq
 8013f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013f8c:	2500      	movne	r5, #0
 8013f8e:	4293      	cmp	r3, r2
 8013f90:	bfc4      	itt	gt
 8013f92:	1a9b      	subgt	r3, r3, r2
 8013f94:	18ed      	addgt	r5, r5, r3
 8013f96:	2600      	movs	r6, #0
 8013f98:	341a      	adds	r4, #26
 8013f9a:	42b5      	cmp	r5, r6
 8013f9c:	d11a      	bne.n	8013fd4 <_printf_common+0xc8>
 8013f9e:	2000      	movs	r0, #0
 8013fa0:	e008      	b.n	8013fb4 <_printf_common+0xa8>
 8013fa2:	2301      	movs	r3, #1
 8013fa4:	4652      	mov	r2, sl
 8013fa6:	4649      	mov	r1, r9
 8013fa8:	4638      	mov	r0, r7
 8013faa:	47c0      	blx	r8
 8013fac:	3001      	adds	r0, #1
 8013fae:	d103      	bne.n	8013fb8 <_printf_common+0xac>
 8013fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8013fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fb8:	3501      	adds	r5, #1
 8013fba:	e7c6      	b.n	8013f4a <_printf_common+0x3e>
 8013fbc:	18e1      	adds	r1, r4, r3
 8013fbe:	1c5a      	adds	r2, r3, #1
 8013fc0:	2030      	movs	r0, #48	; 0x30
 8013fc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013fc6:	4422      	add	r2, r4
 8013fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013fcc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013fd0:	3302      	adds	r3, #2
 8013fd2:	e7c7      	b.n	8013f64 <_printf_common+0x58>
 8013fd4:	2301      	movs	r3, #1
 8013fd6:	4622      	mov	r2, r4
 8013fd8:	4649      	mov	r1, r9
 8013fda:	4638      	mov	r0, r7
 8013fdc:	47c0      	blx	r8
 8013fde:	3001      	adds	r0, #1
 8013fe0:	d0e6      	beq.n	8013fb0 <_printf_common+0xa4>
 8013fe2:	3601      	adds	r6, #1
 8013fe4:	e7d9      	b.n	8013f9a <_printf_common+0x8e>
	...

08013fe8 <_printf_i>:
 8013fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013fec:	7e0f      	ldrb	r7, [r1, #24]
 8013fee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013ff0:	2f78      	cmp	r7, #120	; 0x78
 8013ff2:	4691      	mov	r9, r2
 8013ff4:	4680      	mov	r8, r0
 8013ff6:	460c      	mov	r4, r1
 8013ff8:	469a      	mov	sl, r3
 8013ffa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013ffe:	d807      	bhi.n	8014010 <_printf_i+0x28>
 8014000:	2f62      	cmp	r7, #98	; 0x62
 8014002:	d80a      	bhi.n	801401a <_printf_i+0x32>
 8014004:	2f00      	cmp	r7, #0
 8014006:	f000 80d8 	beq.w	80141ba <_printf_i+0x1d2>
 801400a:	2f58      	cmp	r7, #88	; 0x58
 801400c:	f000 80a3 	beq.w	8014156 <_printf_i+0x16e>
 8014010:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014014:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014018:	e03a      	b.n	8014090 <_printf_i+0xa8>
 801401a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801401e:	2b15      	cmp	r3, #21
 8014020:	d8f6      	bhi.n	8014010 <_printf_i+0x28>
 8014022:	a101      	add	r1, pc, #4	; (adr r1, 8014028 <_printf_i+0x40>)
 8014024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014028:	08014081 	.word	0x08014081
 801402c:	08014095 	.word	0x08014095
 8014030:	08014011 	.word	0x08014011
 8014034:	08014011 	.word	0x08014011
 8014038:	08014011 	.word	0x08014011
 801403c:	08014011 	.word	0x08014011
 8014040:	08014095 	.word	0x08014095
 8014044:	08014011 	.word	0x08014011
 8014048:	08014011 	.word	0x08014011
 801404c:	08014011 	.word	0x08014011
 8014050:	08014011 	.word	0x08014011
 8014054:	080141a1 	.word	0x080141a1
 8014058:	080140c5 	.word	0x080140c5
 801405c:	08014183 	.word	0x08014183
 8014060:	08014011 	.word	0x08014011
 8014064:	08014011 	.word	0x08014011
 8014068:	080141c3 	.word	0x080141c3
 801406c:	08014011 	.word	0x08014011
 8014070:	080140c5 	.word	0x080140c5
 8014074:	08014011 	.word	0x08014011
 8014078:	08014011 	.word	0x08014011
 801407c:	0801418b 	.word	0x0801418b
 8014080:	682b      	ldr	r3, [r5, #0]
 8014082:	1d1a      	adds	r2, r3, #4
 8014084:	681b      	ldr	r3, [r3, #0]
 8014086:	602a      	str	r2, [r5, #0]
 8014088:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801408c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014090:	2301      	movs	r3, #1
 8014092:	e0a3      	b.n	80141dc <_printf_i+0x1f4>
 8014094:	6820      	ldr	r0, [r4, #0]
 8014096:	6829      	ldr	r1, [r5, #0]
 8014098:	0606      	lsls	r6, r0, #24
 801409a:	f101 0304 	add.w	r3, r1, #4
 801409e:	d50a      	bpl.n	80140b6 <_printf_i+0xce>
 80140a0:	680e      	ldr	r6, [r1, #0]
 80140a2:	602b      	str	r3, [r5, #0]
 80140a4:	2e00      	cmp	r6, #0
 80140a6:	da03      	bge.n	80140b0 <_printf_i+0xc8>
 80140a8:	232d      	movs	r3, #45	; 0x2d
 80140aa:	4276      	negs	r6, r6
 80140ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80140b0:	485e      	ldr	r0, [pc, #376]	; (801422c <_printf_i+0x244>)
 80140b2:	230a      	movs	r3, #10
 80140b4:	e019      	b.n	80140ea <_printf_i+0x102>
 80140b6:	680e      	ldr	r6, [r1, #0]
 80140b8:	602b      	str	r3, [r5, #0]
 80140ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80140be:	bf18      	it	ne
 80140c0:	b236      	sxthne	r6, r6
 80140c2:	e7ef      	b.n	80140a4 <_printf_i+0xbc>
 80140c4:	682b      	ldr	r3, [r5, #0]
 80140c6:	6820      	ldr	r0, [r4, #0]
 80140c8:	1d19      	adds	r1, r3, #4
 80140ca:	6029      	str	r1, [r5, #0]
 80140cc:	0601      	lsls	r1, r0, #24
 80140ce:	d501      	bpl.n	80140d4 <_printf_i+0xec>
 80140d0:	681e      	ldr	r6, [r3, #0]
 80140d2:	e002      	b.n	80140da <_printf_i+0xf2>
 80140d4:	0646      	lsls	r6, r0, #25
 80140d6:	d5fb      	bpl.n	80140d0 <_printf_i+0xe8>
 80140d8:	881e      	ldrh	r6, [r3, #0]
 80140da:	4854      	ldr	r0, [pc, #336]	; (801422c <_printf_i+0x244>)
 80140dc:	2f6f      	cmp	r7, #111	; 0x6f
 80140de:	bf0c      	ite	eq
 80140e0:	2308      	moveq	r3, #8
 80140e2:	230a      	movne	r3, #10
 80140e4:	2100      	movs	r1, #0
 80140e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80140ea:	6865      	ldr	r5, [r4, #4]
 80140ec:	60a5      	str	r5, [r4, #8]
 80140ee:	2d00      	cmp	r5, #0
 80140f0:	bfa2      	ittt	ge
 80140f2:	6821      	ldrge	r1, [r4, #0]
 80140f4:	f021 0104 	bicge.w	r1, r1, #4
 80140f8:	6021      	strge	r1, [r4, #0]
 80140fa:	b90e      	cbnz	r6, 8014100 <_printf_i+0x118>
 80140fc:	2d00      	cmp	r5, #0
 80140fe:	d04d      	beq.n	801419c <_printf_i+0x1b4>
 8014100:	4615      	mov	r5, r2
 8014102:	fbb6 f1f3 	udiv	r1, r6, r3
 8014106:	fb03 6711 	mls	r7, r3, r1, r6
 801410a:	5dc7      	ldrb	r7, [r0, r7]
 801410c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014110:	4637      	mov	r7, r6
 8014112:	42bb      	cmp	r3, r7
 8014114:	460e      	mov	r6, r1
 8014116:	d9f4      	bls.n	8014102 <_printf_i+0x11a>
 8014118:	2b08      	cmp	r3, #8
 801411a:	d10b      	bne.n	8014134 <_printf_i+0x14c>
 801411c:	6823      	ldr	r3, [r4, #0]
 801411e:	07de      	lsls	r6, r3, #31
 8014120:	d508      	bpl.n	8014134 <_printf_i+0x14c>
 8014122:	6923      	ldr	r3, [r4, #16]
 8014124:	6861      	ldr	r1, [r4, #4]
 8014126:	4299      	cmp	r1, r3
 8014128:	bfde      	ittt	le
 801412a:	2330      	movle	r3, #48	; 0x30
 801412c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014130:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014134:	1b52      	subs	r2, r2, r5
 8014136:	6122      	str	r2, [r4, #16]
 8014138:	f8cd a000 	str.w	sl, [sp]
 801413c:	464b      	mov	r3, r9
 801413e:	aa03      	add	r2, sp, #12
 8014140:	4621      	mov	r1, r4
 8014142:	4640      	mov	r0, r8
 8014144:	f7ff fee2 	bl	8013f0c <_printf_common>
 8014148:	3001      	adds	r0, #1
 801414a:	d14c      	bne.n	80141e6 <_printf_i+0x1fe>
 801414c:	f04f 30ff 	mov.w	r0, #4294967295
 8014150:	b004      	add	sp, #16
 8014152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014156:	4835      	ldr	r0, [pc, #212]	; (801422c <_printf_i+0x244>)
 8014158:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801415c:	6829      	ldr	r1, [r5, #0]
 801415e:	6823      	ldr	r3, [r4, #0]
 8014160:	f851 6b04 	ldr.w	r6, [r1], #4
 8014164:	6029      	str	r1, [r5, #0]
 8014166:	061d      	lsls	r5, r3, #24
 8014168:	d514      	bpl.n	8014194 <_printf_i+0x1ac>
 801416a:	07df      	lsls	r7, r3, #31
 801416c:	bf44      	itt	mi
 801416e:	f043 0320 	orrmi.w	r3, r3, #32
 8014172:	6023      	strmi	r3, [r4, #0]
 8014174:	b91e      	cbnz	r6, 801417e <_printf_i+0x196>
 8014176:	6823      	ldr	r3, [r4, #0]
 8014178:	f023 0320 	bic.w	r3, r3, #32
 801417c:	6023      	str	r3, [r4, #0]
 801417e:	2310      	movs	r3, #16
 8014180:	e7b0      	b.n	80140e4 <_printf_i+0xfc>
 8014182:	6823      	ldr	r3, [r4, #0]
 8014184:	f043 0320 	orr.w	r3, r3, #32
 8014188:	6023      	str	r3, [r4, #0]
 801418a:	2378      	movs	r3, #120	; 0x78
 801418c:	4828      	ldr	r0, [pc, #160]	; (8014230 <_printf_i+0x248>)
 801418e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014192:	e7e3      	b.n	801415c <_printf_i+0x174>
 8014194:	0659      	lsls	r1, r3, #25
 8014196:	bf48      	it	mi
 8014198:	b2b6      	uxthmi	r6, r6
 801419a:	e7e6      	b.n	801416a <_printf_i+0x182>
 801419c:	4615      	mov	r5, r2
 801419e:	e7bb      	b.n	8014118 <_printf_i+0x130>
 80141a0:	682b      	ldr	r3, [r5, #0]
 80141a2:	6826      	ldr	r6, [r4, #0]
 80141a4:	6961      	ldr	r1, [r4, #20]
 80141a6:	1d18      	adds	r0, r3, #4
 80141a8:	6028      	str	r0, [r5, #0]
 80141aa:	0635      	lsls	r5, r6, #24
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	d501      	bpl.n	80141b4 <_printf_i+0x1cc>
 80141b0:	6019      	str	r1, [r3, #0]
 80141b2:	e002      	b.n	80141ba <_printf_i+0x1d2>
 80141b4:	0670      	lsls	r0, r6, #25
 80141b6:	d5fb      	bpl.n	80141b0 <_printf_i+0x1c8>
 80141b8:	8019      	strh	r1, [r3, #0]
 80141ba:	2300      	movs	r3, #0
 80141bc:	6123      	str	r3, [r4, #16]
 80141be:	4615      	mov	r5, r2
 80141c0:	e7ba      	b.n	8014138 <_printf_i+0x150>
 80141c2:	682b      	ldr	r3, [r5, #0]
 80141c4:	1d1a      	adds	r2, r3, #4
 80141c6:	602a      	str	r2, [r5, #0]
 80141c8:	681d      	ldr	r5, [r3, #0]
 80141ca:	6862      	ldr	r2, [r4, #4]
 80141cc:	2100      	movs	r1, #0
 80141ce:	4628      	mov	r0, r5
 80141d0:	f7ec f83e 	bl	8000250 <memchr>
 80141d4:	b108      	cbz	r0, 80141da <_printf_i+0x1f2>
 80141d6:	1b40      	subs	r0, r0, r5
 80141d8:	6060      	str	r0, [r4, #4]
 80141da:	6863      	ldr	r3, [r4, #4]
 80141dc:	6123      	str	r3, [r4, #16]
 80141de:	2300      	movs	r3, #0
 80141e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80141e4:	e7a8      	b.n	8014138 <_printf_i+0x150>
 80141e6:	6923      	ldr	r3, [r4, #16]
 80141e8:	462a      	mov	r2, r5
 80141ea:	4649      	mov	r1, r9
 80141ec:	4640      	mov	r0, r8
 80141ee:	47d0      	blx	sl
 80141f0:	3001      	adds	r0, #1
 80141f2:	d0ab      	beq.n	801414c <_printf_i+0x164>
 80141f4:	6823      	ldr	r3, [r4, #0]
 80141f6:	079b      	lsls	r3, r3, #30
 80141f8:	d413      	bmi.n	8014222 <_printf_i+0x23a>
 80141fa:	68e0      	ldr	r0, [r4, #12]
 80141fc:	9b03      	ldr	r3, [sp, #12]
 80141fe:	4298      	cmp	r0, r3
 8014200:	bfb8      	it	lt
 8014202:	4618      	movlt	r0, r3
 8014204:	e7a4      	b.n	8014150 <_printf_i+0x168>
 8014206:	2301      	movs	r3, #1
 8014208:	4632      	mov	r2, r6
 801420a:	4649      	mov	r1, r9
 801420c:	4640      	mov	r0, r8
 801420e:	47d0      	blx	sl
 8014210:	3001      	adds	r0, #1
 8014212:	d09b      	beq.n	801414c <_printf_i+0x164>
 8014214:	3501      	adds	r5, #1
 8014216:	68e3      	ldr	r3, [r4, #12]
 8014218:	9903      	ldr	r1, [sp, #12]
 801421a:	1a5b      	subs	r3, r3, r1
 801421c:	42ab      	cmp	r3, r5
 801421e:	dcf2      	bgt.n	8014206 <_printf_i+0x21e>
 8014220:	e7eb      	b.n	80141fa <_printf_i+0x212>
 8014222:	2500      	movs	r5, #0
 8014224:	f104 0619 	add.w	r6, r4, #25
 8014228:	e7f5      	b.n	8014216 <_printf_i+0x22e>
 801422a:	bf00      	nop
 801422c:	0801783e 	.word	0x0801783e
 8014230:	0801784f 	.word	0x0801784f

08014234 <_puts_r>:
 8014234:	b570      	push	{r4, r5, r6, lr}
 8014236:	460e      	mov	r6, r1
 8014238:	4605      	mov	r5, r0
 801423a:	b118      	cbz	r0, 8014244 <_puts_r+0x10>
 801423c:	6983      	ldr	r3, [r0, #24]
 801423e:	b90b      	cbnz	r3, 8014244 <_puts_r+0x10>
 8014240:	f001 f872 	bl	8015328 <__sinit>
 8014244:	69ab      	ldr	r3, [r5, #24]
 8014246:	68ac      	ldr	r4, [r5, #8]
 8014248:	b913      	cbnz	r3, 8014250 <_puts_r+0x1c>
 801424a:	4628      	mov	r0, r5
 801424c:	f001 f86c 	bl	8015328 <__sinit>
 8014250:	4b2c      	ldr	r3, [pc, #176]	; (8014304 <_puts_r+0xd0>)
 8014252:	429c      	cmp	r4, r3
 8014254:	d120      	bne.n	8014298 <_puts_r+0x64>
 8014256:	686c      	ldr	r4, [r5, #4]
 8014258:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801425a:	07db      	lsls	r3, r3, #31
 801425c:	d405      	bmi.n	801426a <_puts_r+0x36>
 801425e:	89a3      	ldrh	r3, [r4, #12]
 8014260:	0598      	lsls	r0, r3, #22
 8014262:	d402      	bmi.n	801426a <_puts_r+0x36>
 8014264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014266:	f001 f902 	bl	801546e <__retarget_lock_acquire_recursive>
 801426a:	89a3      	ldrh	r3, [r4, #12]
 801426c:	0719      	lsls	r1, r3, #28
 801426e:	d51d      	bpl.n	80142ac <_puts_r+0x78>
 8014270:	6923      	ldr	r3, [r4, #16]
 8014272:	b1db      	cbz	r3, 80142ac <_puts_r+0x78>
 8014274:	3e01      	subs	r6, #1
 8014276:	68a3      	ldr	r3, [r4, #8]
 8014278:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801427c:	3b01      	subs	r3, #1
 801427e:	60a3      	str	r3, [r4, #8]
 8014280:	bb39      	cbnz	r1, 80142d2 <_puts_r+0x9e>
 8014282:	2b00      	cmp	r3, #0
 8014284:	da38      	bge.n	80142f8 <_puts_r+0xc4>
 8014286:	4622      	mov	r2, r4
 8014288:	210a      	movs	r1, #10
 801428a:	4628      	mov	r0, r5
 801428c:	f000 f878 	bl	8014380 <__swbuf_r>
 8014290:	3001      	adds	r0, #1
 8014292:	d011      	beq.n	80142b8 <_puts_r+0x84>
 8014294:	250a      	movs	r5, #10
 8014296:	e011      	b.n	80142bc <_puts_r+0x88>
 8014298:	4b1b      	ldr	r3, [pc, #108]	; (8014308 <_puts_r+0xd4>)
 801429a:	429c      	cmp	r4, r3
 801429c:	d101      	bne.n	80142a2 <_puts_r+0x6e>
 801429e:	68ac      	ldr	r4, [r5, #8]
 80142a0:	e7da      	b.n	8014258 <_puts_r+0x24>
 80142a2:	4b1a      	ldr	r3, [pc, #104]	; (801430c <_puts_r+0xd8>)
 80142a4:	429c      	cmp	r4, r3
 80142a6:	bf08      	it	eq
 80142a8:	68ec      	ldreq	r4, [r5, #12]
 80142aa:	e7d5      	b.n	8014258 <_puts_r+0x24>
 80142ac:	4621      	mov	r1, r4
 80142ae:	4628      	mov	r0, r5
 80142b0:	f000 f8b8 	bl	8014424 <__swsetup_r>
 80142b4:	2800      	cmp	r0, #0
 80142b6:	d0dd      	beq.n	8014274 <_puts_r+0x40>
 80142b8:	f04f 35ff 	mov.w	r5, #4294967295
 80142bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80142be:	07da      	lsls	r2, r3, #31
 80142c0:	d405      	bmi.n	80142ce <_puts_r+0x9a>
 80142c2:	89a3      	ldrh	r3, [r4, #12]
 80142c4:	059b      	lsls	r3, r3, #22
 80142c6:	d402      	bmi.n	80142ce <_puts_r+0x9a>
 80142c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80142ca:	f001 f8d1 	bl	8015470 <__retarget_lock_release_recursive>
 80142ce:	4628      	mov	r0, r5
 80142d0:	bd70      	pop	{r4, r5, r6, pc}
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	da04      	bge.n	80142e0 <_puts_r+0xac>
 80142d6:	69a2      	ldr	r2, [r4, #24]
 80142d8:	429a      	cmp	r2, r3
 80142da:	dc06      	bgt.n	80142ea <_puts_r+0xb6>
 80142dc:	290a      	cmp	r1, #10
 80142de:	d004      	beq.n	80142ea <_puts_r+0xb6>
 80142e0:	6823      	ldr	r3, [r4, #0]
 80142e2:	1c5a      	adds	r2, r3, #1
 80142e4:	6022      	str	r2, [r4, #0]
 80142e6:	7019      	strb	r1, [r3, #0]
 80142e8:	e7c5      	b.n	8014276 <_puts_r+0x42>
 80142ea:	4622      	mov	r2, r4
 80142ec:	4628      	mov	r0, r5
 80142ee:	f000 f847 	bl	8014380 <__swbuf_r>
 80142f2:	3001      	adds	r0, #1
 80142f4:	d1bf      	bne.n	8014276 <_puts_r+0x42>
 80142f6:	e7df      	b.n	80142b8 <_puts_r+0x84>
 80142f8:	6823      	ldr	r3, [r4, #0]
 80142fa:	250a      	movs	r5, #10
 80142fc:	1c5a      	adds	r2, r3, #1
 80142fe:	6022      	str	r2, [r4, #0]
 8014300:	701d      	strb	r5, [r3, #0]
 8014302:	e7db      	b.n	80142bc <_puts_r+0x88>
 8014304:	08017910 	.word	0x08017910
 8014308:	08017930 	.word	0x08017930
 801430c:	080178f0 	.word	0x080178f0

08014310 <puts>:
 8014310:	4b02      	ldr	r3, [pc, #8]	; (801431c <puts+0xc>)
 8014312:	4601      	mov	r1, r0
 8014314:	6818      	ldr	r0, [r3, #0]
 8014316:	f7ff bf8d 	b.w	8014234 <_puts_r>
 801431a:	bf00      	nop
 801431c:	20000e8c 	.word	0x20000e8c

08014320 <_sbrk_r>:
 8014320:	b538      	push	{r3, r4, r5, lr}
 8014322:	4d06      	ldr	r5, [pc, #24]	; (801433c <_sbrk_r+0x1c>)
 8014324:	2300      	movs	r3, #0
 8014326:	4604      	mov	r4, r0
 8014328:	4608      	mov	r0, r1
 801432a:	602b      	str	r3, [r5, #0]
 801432c:	f7ed fd18 	bl	8001d60 <_sbrk>
 8014330:	1c43      	adds	r3, r0, #1
 8014332:	d102      	bne.n	801433a <_sbrk_r+0x1a>
 8014334:	682b      	ldr	r3, [r5, #0]
 8014336:	b103      	cbz	r3, 801433a <_sbrk_r+0x1a>
 8014338:	6023      	str	r3, [r4, #0]
 801433a:	bd38      	pop	{r3, r4, r5, pc}
 801433c:	200015dc 	.word	0x200015dc

08014340 <siprintf>:
 8014340:	b40e      	push	{r1, r2, r3}
 8014342:	b500      	push	{lr}
 8014344:	b09c      	sub	sp, #112	; 0x70
 8014346:	ab1d      	add	r3, sp, #116	; 0x74
 8014348:	9002      	str	r0, [sp, #8]
 801434a:	9006      	str	r0, [sp, #24]
 801434c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014350:	4809      	ldr	r0, [pc, #36]	; (8014378 <siprintf+0x38>)
 8014352:	9107      	str	r1, [sp, #28]
 8014354:	9104      	str	r1, [sp, #16]
 8014356:	4909      	ldr	r1, [pc, #36]	; (801437c <siprintf+0x3c>)
 8014358:	f853 2b04 	ldr.w	r2, [r3], #4
 801435c:	9105      	str	r1, [sp, #20]
 801435e:	6800      	ldr	r0, [r0, #0]
 8014360:	9301      	str	r3, [sp, #4]
 8014362:	a902      	add	r1, sp, #8
 8014364:	f001 fd1a 	bl	8015d9c <_svfiprintf_r>
 8014368:	9b02      	ldr	r3, [sp, #8]
 801436a:	2200      	movs	r2, #0
 801436c:	701a      	strb	r2, [r3, #0]
 801436e:	b01c      	add	sp, #112	; 0x70
 8014370:	f85d eb04 	ldr.w	lr, [sp], #4
 8014374:	b003      	add	sp, #12
 8014376:	4770      	bx	lr
 8014378:	20000e8c 	.word	0x20000e8c
 801437c:	ffff0208 	.word	0xffff0208

08014380 <__swbuf_r>:
 8014380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014382:	460e      	mov	r6, r1
 8014384:	4614      	mov	r4, r2
 8014386:	4605      	mov	r5, r0
 8014388:	b118      	cbz	r0, 8014392 <__swbuf_r+0x12>
 801438a:	6983      	ldr	r3, [r0, #24]
 801438c:	b90b      	cbnz	r3, 8014392 <__swbuf_r+0x12>
 801438e:	f000 ffcb 	bl	8015328 <__sinit>
 8014392:	4b21      	ldr	r3, [pc, #132]	; (8014418 <__swbuf_r+0x98>)
 8014394:	429c      	cmp	r4, r3
 8014396:	d12b      	bne.n	80143f0 <__swbuf_r+0x70>
 8014398:	686c      	ldr	r4, [r5, #4]
 801439a:	69a3      	ldr	r3, [r4, #24]
 801439c:	60a3      	str	r3, [r4, #8]
 801439e:	89a3      	ldrh	r3, [r4, #12]
 80143a0:	071a      	lsls	r2, r3, #28
 80143a2:	d52f      	bpl.n	8014404 <__swbuf_r+0x84>
 80143a4:	6923      	ldr	r3, [r4, #16]
 80143a6:	b36b      	cbz	r3, 8014404 <__swbuf_r+0x84>
 80143a8:	6923      	ldr	r3, [r4, #16]
 80143aa:	6820      	ldr	r0, [r4, #0]
 80143ac:	1ac0      	subs	r0, r0, r3
 80143ae:	6963      	ldr	r3, [r4, #20]
 80143b0:	b2f6      	uxtb	r6, r6
 80143b2:	4283      	cmp	r3, r0
 80143b4:	4637      	mov	r7, r6
 80143b6:	dc04      	bgt.n	80143c2 <__swbuf_r+0x42>
 80143b8:	4621      	mov	r1, r4
 80143ba:	4628      	mov	r0, r5
 80143bc:	f000 ff20 	bl	8015200 <_fflush_r>
 80143c0:	bb30      	cbnz	r0, 8014410 <__swbuf_r+0x90>
 80143c2:	68a3      	ldr	r3, [r4, #8]
 80143c4:	3b01      	subs	r3, #1
 80143c6:	60a3      	str	r3, [r4, #8]
 80143c8:	6823      	ldr	r3, [r4, #0]
 80143ca:	1c5a      	adds	r2, r3, #1
 80143cc:	6022      	str	r2, [r4, #0]
 80143ce:	701e      	strb	r6, [r3, #0]
 80143d0:	6963      	ldr	r3, [r4, #20]
 80143d2:	3001      	adds	r0, #1
 80143d4:	4283      	cmp	r3, r0
 80143d6:	d004      	beq.n	80143e2 <__swbuf_r+0x62>
 80143d8:	89a3      	ldrh	r3, [r4, #12]
 80143da:	07db      	lsls	r3, r3, #31
 80143dc:	d506      	bpl.n	80143ec <__swbuf_r+0x6c>
 80143de:	2e0a      	cmp	r6, #10
 80143e0:	d104      	bne.n	80143ec <__swbuf_r+0x6c>
 80143e2:	4621      	mov	r1, r4
 80143e4:	4628      	mov	r0, r5
 80143e6:	f000 ff0b 	bl	8015200 <_fflush_r>
 80143ea:	b988      	cbnz	r0, 8014410 <__swbuf_r+0x90>
 80143ec:	4638      	mov	r0, r7
 80143ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80143f0:	4b0a      	ldr	r3, [pc, #40]	; (801441c <__swbuf_r+0x9c>)
 80143f2:	429c      	cmp	r4, r3
 80143f4:	d101      	bne.n	80143fa <__swbuf_r+0x7a>
 80143f6:	68ac      	ldr	r4, [r5, #8]
 80143f8:	e7cf      	b.n	801439a <__swbuf_r+0x1a>
 80143fa:	4b09      	ldr	r3, [pc, #36]	; (8014420 <__swbuf_r+0xa0>)
 80143fc:	429c      	cmp	r4, r3
 80143fe:	bf08      	it	eq
 8014400:	68ec      	ldreq	r4, [r5, #12]
 8014402:	e7ca      	b.n	801439a <__swbuf_r+0x1a>
 8014404:	4621      	mov	r1, r4
 8014406:	4628      	mov	r0, r5
 8014408:	f000 f80c 	bl	8014424 <__swsetup_r>
 801440c:	2800      	cmp	r0, #0
 801440e:	d0cb      	beq.n	80143a8 <__swbuf_r+0x28>
 8014410:	f04f 37ff 	mov.w	r7, #4294967295
 8014414:	e7ea      	b.n	80143ec <__swbuf_r+0x6c>
 8014416:	bf00      	nop
 8014418:	08017910 	.word	0x08017910
 801441c:	08017930 	.word	0x08017930
 8014420:	080178f0 	.word	0x080178f0

08014424 <__swsetup_r>:
 8014424:	4b32      	ldr	r3, [pc, #200]	; (80144f0 <__swsetup_r+0xcc>)
 8014426:	b570      	push	{r4, r5, r6, lr}
 8014428:	681d      	ldr	r5, [r3, #0]
 801442a:	4606      	mov	r6, r0
 801442c:	460c      	mov	r4, r1
 801442e:	b125      	cbz	r5, 801443a <__swsetup_r+0x16>
 8014430:	69ab      	ldr	r3, [r5, #24]
 8014432:	b913      	cbnz	r3, 801443a <__swsetup_r+0x16>
 8014434:	4628      	mov	r0, r5
 8014436:	f000 ff77 	bl	8015328 <__sinit>
 801443a:	4b2e      	ldr	r3, [pc, #184]	; (80144f4 <__swsetup_r+0xd0>)
 801443c:	429c      	cmp	r4, r3
 801443e:	d10f      	bne.n	8014460 <__swsetup_r+0x3c>
 8014440:	686c      	ldr	r4, [r5, #4]
 8014442:	89a3      	ldrh	r3, [r4, #12]
 8014444:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014448:	0719      	lsls	r1, r3, #28
 801444a:	d42c      	bmi.n	80144a6 <__swsetup_r+0x82>
 801444c:	06dd      	lsls	r5, r3, #27
 801444e:	d411      	bmi.n	8014474 <__swsetup_r+0x50>
 8014450:	2309      	movs	r3, #9
 8014452:	6033      	str	r3, [r6, #0]
 8014454:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014458:	81a3      	strh	r3, [r4, #12]
 801445a:	f04f 30ff 	mov.w	r0, #4294967295
 801445e:	e03e      	b.n	80144de <__swsetup_r+0xba>
 8014460:	4b25      	ldr	r3, [pc, #148]	; (80144f8 <__swsetup_r+0xd4>)
 8014462:	429c      	cmp	r4, r3
 8014464:	d101      	bne.n	801446a <__swsetup_r+0x46>
 8014466:	68ac      	ldr	r4, [r5, #8]
 8014468:	e7eb      	b.n	8014442 <__swsetup_r+0x1e>
 801446a:	4b24      	ldr	r3, [pc, #144]	; (80144fc <__swsetup_r+0xd8>)
 801446c:	429c      	cmp	r4, r3
 801446e:	bf08      	it	eq
 8014470:	68ec      	ldreq	r4, [r5, #12]
 8014472:	e7e6      	b.n	8014442 <__swsetup_r+0x1e>
 8014474:	0758      	lsls	r0, r3, #29
 8014476:	d512      	bpl.n	801449e <__swsetup_r+0x7a>
 8014478:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801447a:	b141      	cbz	r1, 801448e <__swsetup_r+0x6a>
 801447c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014480:	4299      	cmp	r1, r3
 8014482:	d002      	beq.n	801448a <__swsetup_r+0x66>
 8014484:	4630      	mov	r0, r6
 8014486:	f7ff f9b3 	bl	80137f0 <_free_r>
 801448a:	2300      	movs	r3, #0
 801448c:	6363      	str	r3, [r4, #52]	; 0x34
 801448e:	89a3      	ldrh	r3, [r4, #12]
 8014490:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014494:	81a3      	strh	r3, [r4, #12]
 8014496:	2300      	movs	r3, #0
 8014498:	6063      	str	r3, [r4, #4]
 801449a:	6923      	ldr	r3, [r4, #16]
 801449c:	6023      	str	r3, [r4, #0]
 801449e:	89a3      	ldrh	r3, [r4, #12]
 80144a0:	f043 0308 	orr.w	r3, r3, #8
 80144a4:	81a3      	strh	r3, [r4, #12]
 80144a6:	6923      	ldr	r3, [r4, #16]
 80144a8:	b94b      	cbnz	r3, 80144be <__swsetup_r+0x9a>
 80144aa:	89a3      	ldrh	r3, [r4, #12]
 80144ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80144b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80144b4:	d003      	beq.n	80144be <__swsetup_r+0x9a>
 80144b6:	4621      	mov	r1, r4
 80144b8:	4630      	mov	r0, r6
 80144ba:	f000 ffff 	bl	80154bc <__smakebuf_r>
 80144be:	89a0      	ldrh	r0, [r4, #12]
 80144c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80144c4:	f010 0301 	ands.w	r3, r0, #1
 80144c8:	d00a      	beq.n	80144e0 <__swsetup_r+0xbc>
 80144ca:	2300      	movs	r3, #0
 80144cc:	60a3      	str	r3, [r4, #8]
 80144ce:	6963      	ldr	r3, [r4, #20]
 80144d0:	425b      	negs	r3, r3
 80144d2:	61a3      	str	r3, [r4, #24]
 80144d4:	6923      	ldr	r3, [r4, #16]
 80144d6:	b943      	cbnz	r3, 80144ea <__swsetup_r+0xc6>
 80144d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80144dc:	d1ba      	bne.n	8014454 <__swsetup_r+0x30>
 80144de:	bd70      	pop	{r4, r5, r6, pc}
 80144e0:	0781      	lsls	r1, r0, #30
 80144e2:	bf58      	it	pl
 80144e4:	6963      	ldrpl	r3, [r4, #20]
 80144e6:	60a3      	str	r3, [r4, #8]
 80144e8:	e7f4      	b.n	80144d4 <__swsetup_r+0xb0>
 80144ea:	2000      	movs	r0, #0
 80144ec:	e7f7      	b.n	80144de <__swsetup_r+0xba>
 80144ee:	bf00      	nop
 80144f0:	20000e8c 	.word	0x20000e8c
 80144f4:	08017910 	.word	0x08017910
 80144f8:	08017930 	.word	0x08017930
 80144fc:	080178f0 	.word	0x080178f0

08014500 <quorem>:
 8014500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014504:	6903      	ldr	r3, [r0, #16]
 8014506:	690c      	ldr	r4, [r1, #16]
 8014508:	42a3      	cmp	r3, r4
 801450a:	4607      	mov	r7, r0
 801450c:	f2c0 8081 	blt.w	8014612 <quorem+0x112>
 8014510:	3c01      	subs	r4, #1
 8014512:	f101 0814 	add.w	r8, r1, #20
 8014516:	f100 0514 	add.w	r5, r0, #20
 801451a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801451e:	9301      	str	r3, [sp, #4]
 8014520:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014524:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014528:	3301      	adds	r3, #1
 801452a:	429a      	cmp	r2, r3
 801452c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014530:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014534:	fbb2 f6f3 	udiv	r6, r2, r3
 8014538:	d331      	bcc.n	801459e <quorem+0x9e>
 801453a:	f04f 0e00 	mov.w	lr, #0
 801453e:	4640      	mov	r0, r8
 8014540:	46ac      	mov	ip, r5
 8014542:	46f2      	mov	sl, lr
 8014544:	f850 2b04 	ldr.w	r2, [r0], #4
 8014548:	b293      	uxth	r3, r2
 801454a:	fb06 e303 	mla	r3, r6, r3, lr
 801454e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8014552:	b29b      	uxth	r3, r3
 8014554:	ebaa 0303 	sub.w	r3, sl, r3
 8014558:	f8dc a000 	ldr.w	sl, [ip]
 801455c:	0c12      	lsrs	r2, r2, #16
 801455e:	fa13 f38a 	uxtah	r3, r3, sl
 8014562:	fb06 e202 	mla	r2, r6, r2, lr
 8014566:	9300      	str	r3, [sp, #0]
 8014568:	9b00      	ldr	r3, [sp, #0]
 801456a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801456e:	b292      	uxth	r2, r2
 8014570:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8014574:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014578:	f8bd 3000 	ldrh.w	r3, [sp]
 801457c:	4581      	cmp	r9, r0
 801457e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014582:	f84c 3b04 	str.w	r3, [ip], #4
 8014586:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801458a:	d2db      	bcs.n	8014544 <quorem+0x44>
 801458c:	f855 300b 	ldr.w	r3, [r5, fp]
 8014590:	b92b      	cbnz	r3, 801459e <quorem+0x9e>
 8014592:	9b01      	ldr	r3, [sp, #4]
 8014594:	3b04      	subs	r3, #4
 8014596:	429d      	cmp	r5, r3
 8014598:	461a      	mov	r2, r3
 801459a:	d32e      	bcc.n	80145fa <quorem+0xfa>
 801459c:	613c      	str	r4, [r7, #16]
 801459e:	4638      	mov	r0, r7
 80145a0:	f001 fa5a 	bl	8015a58 <__mcmp>
 80145a4:	2800      	cmp	r0, #0
 80145a6:	db24      	blt.n	80145f2 <quorem+0xf2>
 80145a8:	3601      	adds	r6, #1
 80145aa:	4628      	mov	r0, r5
 80145ac:	f04f 0c00 	mov.w	ip, #0
 80145b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80145b4:	f8d0 e000 	ldr.w	lr, [r0]
 80145b8:	b293      	uxth	r3, r2
 80145ba:	ebac 0303 	sub.w	r3, ip, r3
 80145be:	0c12      	lsrs	r2, r2, #16
 80145c0:	fa13 f38e 	uxtah	r3, r3, lr
 80145c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80145c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80145cc:	b29b      	uxth	r3, r3
 80145ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80145d2:	45c1      	cmp	r9, r8
 80145d4:	f840 3b04 	str.w	r3, [r0], #4
 80145d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80145dc:	d2e8      	bcs.n	80145b0 <quorem+0xb0>
 80145de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80145e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80145e6:	b922      	cbnz	r2, 80145f2 <quorem+0xf2>
 80145e8:	3b04      	subs	r3, #4
 80145ea:	429d      	cmp	r5, r3
 80145ec:	461a      	mov	r2, r3
 80145ee:	d30a      	bcc.n	8014606 <quorem+0x106>
 80145f0:	613c      	str	r4, [r7, #16]
 80145f2:	4630      	mov	r0, r6
 80145f4:	b003      	add	sp, #12
 80145f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145fa:	6812      	ldr	r2, [r2, #0]
 80145fc:	3b04      	subs	r3, #4
 80145fe:	2a00      	cmp	r2, #0
 8014600:	d1cc      	bne.n	801459c <quorem+0x9c>
 8014602:	3c01      	subs	r4, #1
 8014604:	e7c7      	b.n	8014596 <quorem+0x96>
 8014606:	6812      	ldr	r2, [r2, #0]
 8014608:	3b04      	subs	r3, #4
 801460a:	2a00      	cmp	r2, #0
 801460c:	d1f0      	bne.n	80145f0 <quorem+0xf0>
 801460e:	3c01      	subs	r4, #1
 8014610:	e7eb      	b.n	80145ea <quorem+0xea>
 8014612:	2000      	movs	r0, #0
 8014614:	e7ee      	b.n	80145f4 <quorem+0xf4>
	...

08014618 <_dtoa_r>:
 8014618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801461c:	ed2d 8b02 	vpush	{d8}
 8014620:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014622:	b091      	sub	sp, #68	; 0x44
 8014624:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014628:	ec59 8b10 	vmov	r8, r9, d0
 801462c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801462e:	9106      	str	r1, [sp, #24]
 8014630:	4606      	mov	r6, r0
 8014632:	9208      	str	r2, [sp, #32]
 8014634:	930c      	str	r3, [sp, #48]	; 0x30
 8014636:	b975      	cbnz	r5, 8014656 <_dtoa_r+0x3e>
 8014638:	2010      	movs	r0, #16
 801463a:	f7ff f899 	bl	8013770 <malloc>
 801463e:	4602      	mov	r2, r0
 8014640:	6270      	str	r0, [r6, #36]	; 0x24
 8014642:	b920      	cbnz	r0, 801464e <_dtoa_r+0x36>
 8014644:	4baa      	ldr	r3, [pc, #680]	; (80148f0 <_dtoa_r+0x2d8>)
 8014646:	21ea      	movs	r1, #234	; 0xea
 8014648:	48aa      	ldr	r0, [pc, #680]	; (80148f4 <_dtoa_r+0x2dc>)
 801464a:	f001 fcfd 	bl	8016048 <__assert_func>
 801464e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014652:	6005      	str	r5, [r0, #0]
 8014654:	60c5      	str	r5, [r0, #12]
 8014656:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8014658:	6819      	ldr	r1, [r3, #0]
 801465a:	b151      	cbz	r1, 8014672 <_dtoa_r+0x5a>
 801465c:	685a      	ldr	r2, [r3, #4]
 801465e:	604a      	str	r2, [r1, #4]
 8014660:	2301      	movs	r3, #1
 8014662:	4093      	lsls	r3, r2
 8014664:	608b      	str	r3, [r1, #8]
 8014666:	4630      	mov	r0, r6
 8014668:	f000 ffb4 	bl	80155d4 <_Bfree>
 801466c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801466e:	2200      	movs	r2, #0
 8014670:	601a      	str	r2, [r3, #0]
 8014672:	f1b9 0300 	subs.w	r3, r9, #0
 8014676:	bfbb      	ittet	lt
 8014678:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801467c:	9303      	strlt	r3, [sp, #12]
 801467e:	2300      	movge	r3, #0
 8014680:	2201      	movlt	r2, #1
 8014682:	bfac      	ite	ge
 8014684:	6023      	strge	r3, [r4, #0]
 8014686:	6022      	strlt	r2, [r4, #0]
 8014688:	4b9b      	ldr	r3, [pc, #620]	; (80148f8 <_dtoa_r+0x2e0>)
 801468a:	9c03      	ldr	r4, [sp, #12]
 801468c:	43a3      	bics	r3, r4
 801468e:	d11c      	bne.n	80146ca <_dtoa_r+0xb2>
 8014690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014692:	f242 730f 	movw	r3, #9999	; 0x270f
 8014696:	6013      	str	r3, [r2, #0]
 8014698:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801469c:	ea53 0308 	orrs.w	r3, r3, r8
 80146a0:	f000 84fd 	beq.w	801509e <_dtoa_r+0xa86>
 80146a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80146a6:	b963      	cbnz	r3, 80146c2 <_dtoa_r+0xaa>
 80146a8:	4b94      	ldr	r3, [pc, #592]	; (80148fc <_dtoa_r+0x2e4>)
 80146aa:	e01f      	b.n	80146ec <_dtoa_r+0xd4>
 80146ac:	4b94      	ldr	r3, [pc, #592]	; (8014900 <_dtoa_r+0x2e8>)
 80146ae:	9301      	str	r3, [sp, #4]
 80146b0:	3308      	adds	r3, #8
 80146b2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80146b4:	6013      	str	r3, [r2, #0]
 80146b6:	9801      	ldr	r0, [sp, #4]
 80146b8:	b011      	add	sp, #68	; 0x44
 80146ba:	ecbd 8b02 	vpop	{d8}
 80146be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146c2:	4b8e      	ldr	r3, [pc, #568]	; (80148fc <_dtoa_r+0x2e4>)
 80146c4:	9301      	str	r3, [sp, #4]
 80146c6:	3303      	adds	r3, #3
 80146c8:	e7f3      	b.n	80146b2 <_dtoa_r+0x9a>
 80146ca:	ed9d 8b02 	vldr	d8, [sp, #8]
 80146ce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80146d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146d6:	d10b      	bne.n	80146f0 <_dtoa_r+0xd8>
 80146d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80146da:	2301      	movs	r3, #1
 80146dc:	6013      	str	r3, [r2, #0]
 80146de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	f000 84d9 	beq.w	8015098 <_dtoa_r+0xa80>
 80146e6:	4887      	ldr	r0, [pc, #540]	; (8014904 <_dtoa_r+0x2ec>)
 80146e8:	6018      	str	r0, [r3, #0]
 80146ea:	1e43      	subs	r3, r0, #1
 80146ec:	9301      	str	r3, [sp, #4]
 80146ee:	e7e2      	b.n	80146b6 <_dtoa_r+0x9e>
 80146f0:	a90f      	add	r1, sp, #60	; 0x3c
 80146f2:	aa0e      	add	r2, sp, #56	; 0x38
 80146f4:	4630      	mov	r0, r6
 80146f6:	eeb0 0b48 	vmov.f64	d0, d8
 80146fa:	f001 fa53 	bl	8015ba4 <__d2b>
 80146fe:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8014702:	4605      	mov	r5, r0
 8014704:	980e      	ldr	r0, [sp, #56]	; 0x38
 8014706:	2900      	cmp	r1, #0
 8014708:	d046      	beq.n	8014798 <_dtoa_r+0x180>
 801470a:	ee18 4a90 	vmov	r4, s17
 801470e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014712:	ec53 2b18 	vmov	r2, r3, d8
 8014716:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801471a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801471e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8014722:	2400      	movs	r4, #0
 8014724:	ec43 2b16 	vmov	d6, r2, r3
 8014728:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801472c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80148d8 <_dtoa_r+0x2c0>
 8014730:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014734:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80148e0 <_dtoa_r+0x2c8>
 8014738:	eea7 6b05 	vfma.f64	d6, d7, d5
 801473c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80148e8 <_dtoa_r+0x2d0>
 8014740:	ee07 1a90 	vmov	s15, r1
 8014744:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8014748:	eeb0 7b46 	vmov.f64	d7, d6
 801474c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8014750:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8014754:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8014758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801475c:	ee16 ba90 	vmov	fp, s13
 8014760:	940a      	str	r4, [sp, #40]	; 0x28
 8014762:	d508      	bpl.n	8014776 <_dtoa_r+0x15e>
 8014764:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8014768:	eeb4 6b47 	vcmp.f64	d6, d7
 801476c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014770:	bf18      	it	ne
 8014772:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8014776:	f1bb 0f16 	cmp.w	fp, #22
 801477a:	d82f      	bhi.n	80147dc <_dtoa_r+0x1c4>
 801477c:	4b62      	ldr	r3, [pc, #392]	; (8014908 <_dtoa_r+0x2f0>)
 801477e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014782:	ed93 7b00 	vldr	d7, [r3]
 8014786:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801478a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801478e:	d501      	bpl.n	8014794 <_dtoa_r+0x17c>
 8014790:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014794:	2300      	movs	r3, #0
 8014796:	e022      	b.n	80147de <_dtoa_r+0x1c6>
 8014798:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801479a:	4401      	add	r1, r0
 801479c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80147a0:	2b20      	cmp	r3, #32
 80147a2:	bfc1      	itttt	gt
 80147a4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80147a8:	fa04 f303 	lslgt.w	r3, r4, r3
 80147ac:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80147b0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80147b4:	bfd6      	itet	le
 80147b6:	f1c3 0320 	rsble	r3, r3, #32
 80147ba:	ea43 0808 	orrgt.w	r8, r3, r8
 80147be:	fa08 f803 	lslle.w	r8, r8, r3
 80147c2:	ee07 8a90 	vmov	s15, r8
 80147c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80147ca:	3901      	subs	r1, #1
 80147cc:	ee17 4a90 	vmov	r4, s15
 80147d0:	ec53 2b17 	vmov	r2, r3, d7
 80147d4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80147d8:	2401      	movs	r4, #1
 80147da:	e7a3      	b.n	8014724 <_dtoa_r+0x10c>
 80147dc:	2301      	movs	r3, #1
 80147de:	930b      	str	r3, [sp, #44]	; 0x2c
 80147e0:	1a43      	subs	r3, r0, r1
 80147e2:	1e5a      	subs	r2, r3, #1
 80147e4:	bf45      	ittet	mi
 80147e6:	f1c3 0301 	rsbmi	r3, r3, #1
 80147ea:	9304      	strmi	r3, [sp, #16]
 80147ec:	2300      	movpl	r3, #0
 80147ee:	2300      	movmi	r3, #0
 80147f0:	9205      	str	r2, [sp, #20]
 80147f2:	bf54      	ite	pl
 80147f4:	9304      	strpl	r3, [sp, #16]
 80147f6:	9305      	strmi	r3, [sp, #20]
 80147f8:	f1bb 0f00 	cmp.w	fp, #0
 80147fc:	db18      	blt.n	8014830 <_dtoa_r+0x218>
 80147fe:	9b05      	ldr	r3, [sp, #20]
 8014800:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8014804:	445b      	add	r3, fp
 8014806:	9305      	str	r3, [sp, #20]
 8014808:	2300      	movs	r3, #0
 801480a:	9a06      	ldr	r2, [sp, #24]
 801480c:	2a09      	cmp	r2, #9
 801480e:	d849      	bhi.n	80148a4 <_dtoa_r+0x28c>
 8014810:	2a05      	cmp	r2, #5
 8014812:	bfc4      	itt	gt
 8014814:	3a04      	subgt	r2, #4
 8014816:	9206      	strgt	r2, [sp, #24]
 8014818:	9a06      	ldr	r2, [sp, #24]
 801481a:	f1a2 0202 	sub.w	r2, r2, #2
 801481e:	bfcc      	ite	gt
 8014820:	2400      	movgt	r4, #0
 8014822:	2401      	movle	r4, #1
 8014824:	2a03      	cmp	r2, #3
 8014826:	d848      	bhi.n	80148ba <_dtoa_r+0x2a2>
 8014828:	e8df f002 	tbb	[pc, r2]
 801482c:	3a2c2e0b 	.word	0x3a2c2e0b
 8014830:	9b04      	ldr	r3, [sp, #16]
 8014832:	2200      	movs	r2, #0
 8014834:	eba3 030b 	sub.w	r3, r3, fp
 8014838:	9304      	str	r3, [sp, #16]
 801483a:	9209      	str	r2, [sp, #36]	; 0x24
 801483c:	f1cb 0300 	rsb	r3, fp, #0
 8014840:	e7e3      	b.n	801480a <_dtoa_r+0x1f2>
 8014842:	2200      	movs	r2, #0
 8014844:	9207      	str	r2, [sp, #28]
 8014846:	9a08      	ldr	r2, [sp, #32]
 8014848:	2a00      	cmp	r2, #0
 801484a:	dc39      	bgt.n	80148c0 <_dtoa_r+0x2a8>
 801484c:	f04f 0a01 	mov.w	sl, #1
 8014850:	46d1      	mov	r9, sl
 8014852:	4652      	mov	r2, sl
 8014854:	f8cd a020 	str.w	sl, [sp, #32]
 8014858:	6a77      	ldr	r7, [r6, #36]	; 0x24
 801485a:	2100      	movs	r1, #0
 801485c:	6079      	str	r1, [r7, #4]
 801485e:	2004      	movs	r0, #4
 8014860:	f100 0c14 	add.w	ip, r0, #20
 8014864:	4594      	cmp	ip, r2
 8014866:	6879      	ldr	r1, [r7, #4]
 8014868:	d92f      	bls.n	80148ca <_dtoa_r+0x2b2>
 801486a:	4630      	mov	r0, r6
 801486c:	930d      	str	r3, [sp, #52]	; 0x34
 801486e:	f000 fe71 	bl	8015554 <_Balloc>
 8014872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014874:	9001      	str	r0, [sp, #4]
 8014876:	4602      	mov	r2, r0
 8014878:	2800      	cmp	r0, #0
 801487a:	d149      	bne.n	8014910 <_dtoa_r+0x2f8>
 801487c:	4b23      	ldr	r3, [pc, #140]	; (801490c <_dtoa_r+0x2f4>)
 801487e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014882:	e6e1      	b.n	8014648 <_dtoa_r+0x30>
 8014884:	2201      	movs	r2, #1
 8014886:	e7dd      	b.n	8014844 <_dtoa_r+0x22c>
 8014888:	2200      	movs	r2, #0
 801488a:	9207      	str	r2, [sp, #28]
 801488c:	9a08      	ldr	r2, [sp, #32]
 801488e:	eb0b 0a02 	add.w	sl, fp, r2
 8014892:	f10a 0901 	add.w	r9, sl, #1
 8014896:	464a      	mov	r2, r9
 8014898:	2a01      	cmp	r2, #1
 801489a:	bfb8      	it	lt
 801489c:	2201      	movlt	r2, #1
 801489e:	e7db      	b.n	8014858 <_dtoa_r+0x240>
 80148a0:	2201      	movs	r2, #1
 80148a2:	e7f2      	b.n	801488a <_dtoa_r+0x272>
 80148a4:	2401      	movs	r4, #1
 80148a6:	2200      	movs	r2, #0
 80148a8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80148ac:	f04f 3aff 	mov.w	sl, #4294967295
 80148b0:	2100      	movs	r1, #0
 80148b2:	46d1      	mov	r9, sl
 80148b4:	2212      	movs	r2, #18
 80148b6:	9108      	str	r1, [sp, #32]
 80148b8:	e7ce      	b.n	8014858 <_dtoa_r+0x240>
 80148ba:	2201      	movs	r2, #1
 80148bc:	9207      	str	r2, [sp, #28]
 80148be:	e7f5      	b.n	80148ac <_dtoa_r+0x294>
 80148c0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80148c4:	46d1      	mov	r9, sl
 80148c6:	4652      	mov	r2, sl
 80148c8:	e7c6      	b.n	8014858 <_dtoa_r+0x240>
 80148ca:	3101      	adds	r1, #1
 80148cc:	6079      	str	r1, [r7, #4]
 80148ce:	0040      	lsls	r0, r0, #1
 80148d0:	e7c6      	b.n	8014860 <_dtoa_r+0x248>
 80148d2:	bf00      	nop
 80148d4:	f3af 8000 	nop.w
 80148d8:	636f4361 	.word	0x636f4361
 80148dc:	3fd287a7 	.word	0x3fd287a7
 80148e0:	8b60c8b3 	.word	0x8b60c8b3
 80148e4:	3fc68a28 	.word	0x3fc68a28
 80148e8:	509f79fb 	.word	0x509f79fb
 80148ec:	3fd34413 	.word	0x3fd34413
 80148f0:	0801786d 	.word	0x0801786d
 80148f4:	08017884 	.word	0x08017884
 80148f8:	7ff00000 	.word	0x7ff00000
 80148fc:	08017869 	.word	0x08017869
 8014900:	08017860 	.word	0x08017860
 8014904:	0801783d 	.word	0x0801783d
 8014908:	080179d8 	.word	0x080179d8
 801490c:	080178df 	.word	0x080178df
 8014910:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8014912:	9901      	ldr	r1, [sp, #4]
 8014914:	6011      	str	r1, [r2, #0]
 8014916:	f1b9 0f0e 	cmp.w	r9, #14
 801491a:	d86c      	bhi.n	80149f6 <_dtoa_r+0x3de>
 801491c:	2c00      	cmp	r4, #0
 801491e:	d06a      	beq.n	80149f6 <_dtoa_r+0x3de>
 8014920:	f1bb 0f00 	cmp.w	fp, #0
 8014924:	f340 80a0 	ble.w	8014a68 <_dtoa_r+0x450>
 8014928:	49c1      	ldr	r1, [pc, #772]	; (8014c30 <_dtoa_r+0x618>)
 801492a:	f00b 020f 	and.w	r2, fp, #15
 801492e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8014932:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8014936:	ed92 7b00 	vldr	d7, [r2]
 801493a:	ea4f 112b 	mov.w	r1, fp, asr #4
 801493e:	f000 8087 	beq.w	8014a50 <_dtoa_r+0x438>
 8014942:	4abc      	ldr	r2, [pc, #752]	; (8014c34 <_dtoa_r+0x61c>)
 8014944:	ed92 6b08 	vldr	d6, [r2, #32]
 8014948:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801494c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014950:	f001 010f 	and.w	r1, r1, #15
 8014954:	2203      	movs	r2, #3
 8014956:	48b7      	ldr	r0, [pc, #732]	; (8014c34 <_dtoa_r+0x61c>)
 8014958:	2900      	cmp	r1, #0
 801495a:	d17b      	bne.n	8014a54 <_dtoa_r+0x43c>
 801495c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014960:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014964:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014968:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801496a:	2900      	cmp	r1, #0
 801496c:	f000 80a2 	beq.w	8014ab4 <_dtoa_r+0x49c>
 8014970:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8014974:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014978:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801497c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014980:	f140 8098 	bpl.w	8014ab4 <_dtoa_r+0x49c>
 8014984:	f1b9 0f00 	cmp.w	r9, #0
 8014988:	f000 8094 	beq.w	8014ab4 <_dtoa_r+0x49c>
 801498c:	f1ba 0f00 	cmp.w	sl, #0
 8014990:	dd2f      	ble.n	80149f2 <_dtoa_r+0x3da>
 8014992:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8014996:	ee27 7b06 	vmul.f64	d7, d7, d6
 801499a:	ed8d 7b02 	vstr	d7, [sp, #8]
 801499e:	f10b 37ff 	add.w	r7, fp, #4294967295
 80149a2:	3201      	adds	r2, #1
 80149a4:	4650      	mov	r0, sl
 80149a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80149aa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80149ae:	ee07 2a90 	vmov	s15, r2
 80149b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80149b6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80149ba:	ee15 4a90 	vmov	r4, s11
 80149be:	ec52 1b15 	vmov	r1, r2, d5
 80149c2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80149c6:	2800      	cmp	r0, #0
 80149c8:	d177      	bne.n	8014aba <_dtoa_r+0x4a2>
 80149ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80149ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 80149d2:	ec42 1b17 	vmov	d7, r1, r2
 80149d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80149da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149de:	f300 8263 	bgt.w	8014ea8 <_dtoa_r+0x890>
 80149e2:	eeb1 7b47 	vneg.f64	d7, d7
 80149e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80149ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149ee:	f100 8258 	bmi.w	8014ea2 <_dtoa_r+0x88a>
 80149f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80149f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80149f8:	2a00      	cmp	r2, #0
 80149fa:	f2c0 811d 	blt.w	8014c38 <_dtoa_r+0x620>
 80149fe:	f1bb 0f0e 	cmp.w	fp, #14
 8014a02:	f300 8119 	bgt.w	8014c38 <_dtoa_r+0x620>
 8014a06:	4b8a      	ldr	r3, [pc, #552]	; (8014c30 <_dtoa_r+0x618>)
 8014a08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014a0c:	ed93 6b00 	vldr	d6, [r3]
 8014a10:	9b08      	ldr	r3, [sp, #32]
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	f280 80b7 	bge.w	8014b86 <_dtoa_r+0x56e>
 8014a18:	f1b9 0f00 	cmp.w	r9, #0
 8014a1c:	f300 80b3 	bgt.w	8014b86 <_dtoa_r+0x56e>
 8014a20:	f040 823f 	bne.w	8014ea2 <_dtoa_r+0x88a>
 8014a24:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8014a28:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014a2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014a30:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a38:	464c      	mov	r4, r9
 8014a3a:	464f      	mov	r7, r9
 8014a3c:	f280 8215 	bge.w	8014e6a <_dtoa_r+0x852>
 8014a40:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014a44:	2331      	movs	r3, #49	; 0x31
 8014a46:	f808 3b01 	strb.w	r3, [r8], #1
 8014a4a:	f10b 0b01 	add.w	fp, fp, #1
 8014a4e:	e211      	b.n	8014e74 <_dtoa_r+0x85c>
 8014a50:	2202      	movs	r2, #2
 8014a52:	e780      	b.n	8014956 <_dtoa_r+0x33e>
 8014a54:	07cc      	lsls	r4, r1, #31
 8014a56:	d504      	bpl.n	8014a62 <_dtoa_r+0x44a>
 8014a58:	ed90 6b00 	vldr	d6, [r0]
 8014a5c:	3201      	adds	r2, #1
 8014a5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014a62:	1049      	asrs	r1, r1, #1
 8014a64:	3008      	adds	r0, #8
 8014a66:	e777      	b.n	8014958 <_dtoa_r+0x340>
 8014a68:	d022      	beq.n	8014ab0 <_dtoa_r+0x498>
 8014a6a:	f1cb 0100 	rsb	r1, fp, #0
 8014a6e:	4a70      	ldr	r2, [pc, #448]	; (8014c30 <_dtoa_r+0x618>)
 8014a70:	f001 000f 	and.w	r0, r1, #15
 8014a74:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014a78:	ed92 7b00 	vldr	d7, [r2]
 8014a7c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8014a80:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014a84:	486b      	ldr	r0, [pc, #428]	; (8014c34 <_dtoa_r+0x61c>)
 8014a86:	1109      	asrs	r1, r1, #4
 8014a88:	2400      	movs	r4, #0
 8014a8a:	2202      	movs	r2, #2
 8014a8c:	b929      	cbnz	r1, 8014a9a <_dtoa_r+0x482>
 8014a8e:	2c00      	cmp	r4, #0
 8014a90:	f43f af6a 	beq.w	8014968 <_dtoa_r+0x350>
 8014a94:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014a98:	e766      	b.n	8014968 <_dtoa_r+0x350>
 8014a9a:	07cf      	lsls	r7, r1, #31
 8014a9c:	d505      	bpl.n	8014aaa <_dtoa_r+0x492>
 8014a9e:	ed90 6b00 	vldr	d6, [r0]
 8014aa2:	3201      	adds	r2, #1
 8014aa4:	2401      	movs	r4, #1
 8014aa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014aaa:	1049      	asrs	r1, r1, #1
 8014aac:	3008      	adds	r0, #8
 8014aae:	e7ed      	b.n	8014a8c <_dtoa_r+0x474>
 8014ab0:	2202      	movs	r2, #2
 8014ab2:	e759      	b.n	8014968 <_dtoa_r+0x350>
 8014ab4:	465f      	mov	r7, fp
 8014ab6:	4648      	mov	r0, r9
 8014ab8:	e775      	b.n	80149a6 <_dtoa_r+0x38e>
 8014aba:	ec42 1b17 	vmov	d7, r1, r2
 8014abe:	4a5c      	ldr	r2, [pc, #368]	; (8014c30 <_dtoa_r+0x618>)
 8014ac0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014ac4:	ed12 4b02 	vldr	d4, [r2, #-8]
 8014ac8:	9a01      	ldr	r2, [sp, #4]
 8014aca:	1814      	adds	r4, r2, r0
 8014acc:	9a07      	ldr	r2, [sp, #28]
 8014ace:	b352      	cbz	r2, 8014b26 <_dtoa_r+0x50e>
 8014ad0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8014ad4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8014ad8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014adc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8014ae0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8014ae4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014ae8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014aec:	ee14 2a90 	vmov	r2, s9
 8014af0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014af4:	3230      	adds	r2, #48	; 0x30
 8014af6:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014afa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b02:	f808 2b01 	strb.w	r2, [r8], #1
 8014b06:	d439      	bmi.n	8014b7c <_dtoa_r+0x564>
 8014b08:	ee32 5b46 	vsub.f64	d5, d2, d6
 8014b0c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8014b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b14:	d472      	bmi.n	8014bfc <_dtoa_r+0x5e4>
 8014b16:	45a0      	cmp	r8, r4
 8014b18:	f43f af6b 	beq.w	80149f2 <_dtoa_r+0x3da>
 8014b1c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8014b20:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014b24:	e7e0      	b.n	8014ae8 <_dtoa_r+0x4d0>
 8014b26:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014b2a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014b2e:	4621      	mov	r1, r4
 8014b30:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8014b34:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014b38:	ee14 2a90 	vmov	r2, s9
 8014b3c:	3230      	adds	r2, #48	; 0x30
 8014b3e:	f808 2b01 	strb.w	r2, [r8], #1
 8014b42:	45a0      	cmp	r8, r4
 8014b44:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014b48:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014b4c:	d118      	bne.n	8014b80 <_dtoa_r+0x568>
 8014b4e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8014b52:	ee37 4b05 	vadd.f64	d4, d7, d5
 8014b56:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b5e:	dc4d      	bgt.n	8014bfc <_dtoa_r+0x5e4>
 8014b60:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014b64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b6c:	f57f af41 	bpl.w	80149f2 <_dtoa_r+0x3da>
 8014b70:	4688      	mov	r8, r1
 8014b72:	3901      	subs	r1, #1
 8014b74:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8014b78:	2b30      	cmp	r3, #48	; 0x30
 8014b7a:	d0f9      	beq.n	8014b70 <_dtoa_r+0x558>
 8014b7c:	46bb      	mov	fp, r7
 8014b7e:	e02a      	b.n	8014bd6 <_dtoa_r+0x5be>
 8014b80:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014b84:	e7d6      	b.n	8014b34 <_dtoa_r+0x51c>
 8014b86:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014b8a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8014b8e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014b92:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8014b96:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8014b9a:	ee15 3a10 	vmov	r3, s10
 8014b9e:	3330      	adds	r3, #48	; 0x30
 8014ba0:	f808 3b01 	strb.w	r3, [r8], #1
 8014ba4:	9b01      	ldr	r3, [sp, #4]
 8014ba6:	eba8 0303 	sub.w	r3, r8, r3
 8014baa:	4599      	cmp	r9, r3
 8014bac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8014bb0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8014bb4:	d133      	bne.n	8014c1e <_dtoa_r+0x606>
 8014bb6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014bba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bc2:	dc1a      	bgt.n	8014bfa <_dtoa_r+0x5e2>
 8014bc4:	eeb4 7b46 	vcmp.f64	d7, d6
 8014bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bcc:	d103      	bne.n	8014bd6 <_dtoa_r+0x5be>
 8014bce:	ee15 3a10 	vmov	r3, s10
 8014bd2:	07d9      	lsls	r1, r3, #31
 8014bd4:	d411      	bmi.n	8014bfa <_dtoa_r+0x5e2>
 8014bd6:	4629      	mov	r1, r5
 8014bd8:	4630      	mov	r0, r6
 8014bda:	f000 fcfb 	bl	80155d4 <_Bfree>
 8014bde:	2300      	movs	r3, #0
 8014be0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014be2:	f888 3000 	strb.w	r3, [r8]
 8014be6:	f10b 0301 	add.w	r3, fp, #1
 8014bea:	6013      	str	r3, [r2, #0]
 8014bec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	f43f ad61 	beq.w	80146b6 <_dtoa_r+0x9e>
 8014bf4:	f8c3 8000 	str.w	r8, [r3]
 8014bf8:	e55d      	b.n	80146b6 <_dtoa_r+0x9e>
 8014bfa:	465f      	mov	r7, fp
 8014bfc:	4643      	mov	r3, r8
 8014bfe:	4698      	mov	r8, r3
 8014c00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014c04:	2a39      	cmp	r2, #57	; 0x39
 8014c06:	d106      	bne.n	8014c16 <_dtoa_r+0x5fe>
 8014c08:	9a01      	ldr	r2, [sp, #4]
 8014c0a:	429a      	cmp	r2, r3
 8014c0c:	d1f7      	bne.n	8014bfe <_dtoa_r+0x5e6>
 8014c0e:	9901      	ldr	r1, [sp, #4]
 8014c10:	2230      	movs	r2, #48	; 0x30
 8014c12:	3701      	adds	r7, #1
 8014c14:	700a      	strb	r2, [r1, #0]
 8014c16:	781a      	ldrb	r2, [r3, #0]
 8014c18:	3201      	adds	r2, #1
 8014c1a:	701a      	strb	r2, [r3, #0]
 8014c1c:	e7ae      	b.n	8014b7c <_dtoa_r+0x564>
 8014c1e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014c22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c2a:	d1b2      	bne.n	8014b92 <_dtoa_r+0x57a>
 8014c2c:	e7d3      	b.n	8014bd6 <_dtoa_r+0x5be>
 8014c2e:	bf00      	nop
 8014c30:	080179d8 	.word	0x080179d8
 8014c34:	080179b0 	.word	0x080179b0
 8014c38:	9907      	ldr	r1, [sp, #28]
 8014c3a:	2900      	cmp	r1, #0
 8014c3c:	f000 80d0 	beq.w	8014de0 <_dtoa_r+0x7c8>
 8014c40:	9906      	ldr	r1, [sp, #24]
 8014c42:	2901      	cmp	r1, #1
 8014c44:	f300 80b4 	bgt.w	8014db0 <_dtoa_r+0x798>
 8014c48:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014c4a:	2900      	cmp	r1, #0
 8014c4c:	f000 80ac 	beq.w	8014da8 <_dtoa_r+0x790>
 8014c50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014c54:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014c58:	461c      	mov	r4, r3
 8014c5a:	930a      	str	r3, [sp, #40]	; 0x28
 8014c5c:	9b04      	ldr	r3, [sp, #16]
 8014c5e:	4413      	add	r3, r2
 8014c60:	9304      	str	r3, [sp, #16]
 8014c62:	9b05      	ldr	r3, [sp, #20]
 8014c64:	2101      	movs	r1, #1
 8014c66:	4413      	add	r3, r2
 8014c68:	4630      	mov	r0, r6
 8014c6a:	9305      	str	r3, [sp, #20]
 8014c6c:	f000 fd6a 	bl	8015744 <__i2b>
 8014c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014c72:	4607      	mov	r7, r0
 8014c74:	f1b8 0f00 	cmp.w	r8, #0
 8014c78:	dd0d      	ble.n	8014c96 <_dtoa_r+0x67e>
 8014c7a:	9a05      	ldr	r2, [sp, #20]
 8014c7c:	2a00      	cmp	r2, #0
 8014c7e:	dd0a      	ble.n	8014c96 <_dtoa_r+0x67e>
 8014c80:	4542      	cmp	r2, r8
 8014c82:	9904      	ldr	r1, [sp, #16]
 8014c84:	bfa8      	it	ge
 8014c86:	4642      	movge	r2, r8
 8014c88:	1a89      	subs	r1, r1, r2
 8014c8a:	9104      	str	r1, [sp, #16]
 8014c8c:	9905      	ldr	r1, [sp, #20]
 8014c8e:	eba8 0802 	sub.w	r8, r8, r2
 8014c92:	1a8a      	subs	r2, r1, r2
 8014c94:	9205      	str	r2, [sp, #20]
 8014c96:	b303      	cbz	r3, 8014cda <_dtoa_r+0x6c2>
 8014c98:	9a07      	ldr	r2, [sp, #28]
 8014c9a:	2a00      	cmp	r2, #0
 8014c9c:	f000 80a5 	beq.w	8014dea <_dtoa_r+0x7d2>
 8014ca0:	2c00      	cmp	r4, #0
 8014ca2:	dd13      	ble.n	8014ccc <_dtoa_r+0x6b4>
 8014ca4:	4639      	mov	r1, r7
 8014ca6:	4622      	mov	r2, r4
 8014ca8:	4630      	mov	r0, r6
 8014caa:	930d      	str	r3, [sp, #52]	; 0x34
 8014cac:	f000 fe0a 	bl	80158c4 <__pow5mult>
 8014cb0:	462a      	mov	r2, r5
 8014cb2:	4601      	mov	r1, r0
 8014cb4:	4607      	mov	r7, r0
 8014cb6:	4630      	mov	r0, r6
 8014cb8:	f000 fd5a 	bl	8015770 <__multiply>
 8014cbc:	4629      	mov	r1, r5
 8014cbe:	900a      	str	r0, [sp, #40]	; 0x28
 8014cc0:	4630      	mov	r0, r6
 8014cc2:	f000 fc87 	bl	80155d4 <_Bfree>
 8014cc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014cc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014cca:	4615      	mov	r5, r2
 8014ccc:	1b1a      	subs	r2, r3, r4
 8014cce:	d004      	beq.n	8014cda <_dtoa_r+0x6c2>
 8014cd0:	4629      	mov	r1, r5
 8014cd2:	4630      	mov	r0, r6
 8014cd4:	f000 fdf6 	bl	80158c4 <__pow5mult>
 8014cd8:	4605      	mov	r5, r0
 8014cda:	2101      	movs	r1, #1
 8014cdc:	4630      	mov	r0, r6
 8014cde:	f000 fd31 	bl	8015744 <__i2b>
 8014ce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	4604      	mov	r4, r0
 8014ce8:	f340 8081 	ble.w	8014dee <_dtoa_r+0x7d6>
 8014cec:	461a      	mov	r2, r3
 8014cee:	4601      	mov	r1, r0
 8014cf0:	4630      	mov	r0, r6
 8014cf2:	f000 fde7 	bl	80158c4 <__pow5mult>
 8014cf6:	9b06      	ldr	r3, [sp, #24]
 8014cf8:	2b01      	cmp	r3, #1
 8014cfa:	4604      	mov	r4, r0
 8014cfc:	dd7a      	ble.n	8014df4 <_dtoa_r+0x7dc>
 8014cfe:	2300      	movs	r3, #0
 8014d00:	930a      	str	r3, [sp, #40]	; 0x28
 8014d02:	6922      	ldr	r2, [r4, #16]
 8014d04:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8014d08:	6910      	ldr	r0, [r2, #16]
 8014d0a:	f000 fccb 	bl	80156a4 <__hi0bits>
 8014d0e:	f1c0 0020 	rsb	r0, r0, #32
 8014d12:	9b05      	ldr	r3, [sp, #20]
 8014d14:	4418      	add	r0, r3
 8014d16:	f010 001f 	ands.w	r0, r0, #31
 8014d1a:	f000 808c 	beq.w	8014e36 <_dtoa_r+0x81e>
 8014d1e:	f1c0 0220 	rsb	r2, r0, #32
 8014d22:	2a04      	cmp	r2, #4
 8014d24:	f340 8085 	ble.w	8014e32 <_dtoa_r+0x81a>
 8014d28:	f1c0 001c 	rsb	r0, r0, #28
 8014d2c:	9b04      	ldr	r3, [sp, #16]
 8014d2e:	4403      	add	r3, r0
 8014d30:	9304      	str	r3, [sp, #16]
 8014d32:	9b05      	ldr	r3, [sp, #20]
 8014d34:	4403      	add	r3, r0
 8014d36:	4480      	add	r8, r0
 8014d38:	9305      	str	r3, [sp, #20]
 8014d3a:	9b04      	ldr	r3, [sp, #16]
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	dd05      	ble.n	8014d4c <_dtoa_r+0x734>
 8014d40:	4629      	mov	r1, r5
 8014d42:	461a      	mov	r2, r3
 8014d44:	4630      	mov	r0, r6
 8014d46:	f000 fe17 	bl	8015978 <__lshift>
 8014d4a:	4605      	mov	r5, r0
 8014d4c:	9b05      	ldr	r3, [sp, #20]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	dd05      	ble.n	8014d5e <_dtoa_r+0x746>
 8014d52:	4621      	mov	r1, r4
 8014d54:	461a      	mov	r2, r3
 8014d56:	4630      	mov	r0, r6
 8014d58:	f000 fe0e 	bl	8015978 <__lshift>
 8014d5c:	4604      	mov	r4, r0
 8014d5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d06a      	beq.n	8014e3a <_dtoa_r+0x822>
 8014d64:	4621      	mov	r1, r4
 8014d66:	4628      	mov	r0, r5
 8014d68:	f000 fe76 	bl	8015a58 <__mcmp>
 8014d6c:	2800      	cmp	r0, #0
 8014d6e:	da64      	bge.n	8014e3a <_dtoa_r+0x822>
 8014d70:	2300      	movs	r3, #0
 8014d72:	4629      	mov	r1, r5
 8014d74:	220a      	movs	r2, #10
 8014d76:	4630      	mov	r0, r6
 8014d78:	f000 fc4e 	bl	8015618 <__multadd>
 8014d7c:	9b07      	ldr	r3, [sp, #28]
 8014d7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014d82:	4605      	mov	r5, r0
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	f000 8191 	beq.w	80150ac <_dtoa_r+0xa94>
 8014d8a:	4639      	mov	r1, r7
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	220a      	movs	r2, #10
 8014d90:	4630      	mov	r0, r6
 8014d92:	f000 fc41 	bl	8015618 <__multadd>
 8014d96:	f1ba 0f00 	cmp.w	sl, #0
 8014d9a:	4607      	mov	r7, r0
 8014d9c:	f300 808d 	bgt.w	8014eba <_dtoa_r+0x8a2>
 8014da0:	9b06      	ldr	r3, [sp, #24]
 8014da2:	2b02      	cmp	r3, #2
 8014da4:	dc50      	bgt.n	8014e48 <_dtoa_r+0x830>
 8014da6:	e088      	b.n	8014eba <_dtoa_r+0x8a2>
 8014da8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014daa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014dae:	e751      	b.n	8014c54 <_dtoa_r+0x63c>
 8014db0:	f109 34ff 	add.w	r4, r9, #4294967295
 8014db4:	42a3      	cmp	r3, r4
 8014db6:	bfbf      	itttt	lt
 8014db8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8014dba:	1ae3      	sublt	r3, r4, r3
 8014dbc:	18d2      	addlt	r2, r2, r3
 8014dbe:	9209      	strlt	r2, [sp, #36]	; 0x24
 8014dc0:	bfb6      	itet	lt
 8014dc2:	4623      	movlt	r3, r4
 8014dc4:	1b1c      	subge	r4, r3, r4
 8014dc6:	2400      	movlt	r4, #0
 8014dc8:	f1b9 0f00 	cmp.w	r9, #0
 8014dcc:	bfb5      	itete	lt
 8014dce:	9a04      	ldrlt	r2, [sp, #16]
 8014dd0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8014dd4:	eba2 0809 	sublt.w	r8, r2, r9
 8014dd8:	464a      	movge	r2, r9
 8014dda:	bfb8      	it	lt
 8014ddc:	2200      	movlt	r2, #0
 8014dde:	e73c      	b.n	8014c5a <_dtoa_r+0x642>
 8014de0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014de4:	9f07      	ldr	r7, [sp, #28]
 8014de6:	461c      	mov	r4, r3
 8014de8:	e744      	b.n	8014c74 <_dtoa_r+0x65c>
 8014dea:	461a      	mov	r2, r3
 8014dec:	e770      	b.n	8014cd0 <_dtoa_r+0x6b8>
 8014dee:	9b06      	ldr	r3, [sp, #24]
 8014df0:	2b01      	cmp	r3, #1
 8014df2:	dc18      	bgt.n	8014e26 <_dtoa_r+0x80e>
 8014df4:	9b02      	ldr	r3, [sp, #8]
 8014df6:	b9b3      	cbnz	r3, 8014e26 <_dtoa_r+0x80e>
 8014df8:	9b03      	ldr	r3, [sp, #12]
 8014dfa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8014dfe:	b9a2      	cbnz	r2, 8014e2a <_dtoa_r+0x812>
 8014e00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014e04:	0d12      	lsrs	r2, r2, #20
 8014e06:	0512      	lsls	r2, r2, #20
 8014e08:	b18a      	cbz	r2, 8014e2e <_dtoa_r+0x816>
 8014e0a:	9b04      	ldr	r3, [sp, #16]
 8014e0c:	3301      	adds	r3, #1
 8014e0e:	9304      	str	r3, [sp, #16]
 8014e10:	9b05      	ldr	r3, [sp, #20]
 8014e12:	3301      	adds	r3, #1
 8014e14:	9305      	str	r3, [sp, #20]
 8014e16:	2301      	movs	r3, #1
 8014e18:	930a      	str	r3, [sp, #40]	; 0x28
 8014e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	f47f af70 	bne.w	8014d02 <_dtoa_r+0x6ea>
 8014e22:	2001      	movs	r0, #1
 8014e24:	e775      	b.n	8014d12 <_dtoa_r+0x6fa>
 8014e26:	2300      	movs	r3, #0
 8014e28:	e7f6      	b.n	8014e18 <_dtoa_r+0x800>
 8014e2a:	9b02      	ldr	r3, [sp, #8]
 8014e2c:	e7f4      	b.n	8014e18 <_dtoa_r+0x800>
 8014e2e:	920a      	str	r2, [sp, #40]	; 0x28
 8014e30:	e7f3      	b.n	8014e1a <_dtoa_r+0x802>
 8014e32:	d082      	beq.n	8014d3a <_dtoa_r+0x722>
 8014e34:	4610      	mov	r0, r2
 8014e36:	301c      	adds	r0, #28
 8014e38:	e778      	b.n	8014d2c <_dtoa_r+0x714>
 8014e3a:	f1b9 0f00 	cmp.w	r9, #0
 8014e3e:	dc37      	bgt.n	8014eb0 <_dtoa_r+0x898>
 8014e40:	9b06      	ldr	r3, [sp, #24]
 8014e42:	2b02      	cmp	r3, #2
 8014e44:	dd34      	ble.n	8014eb0 <_dtoa_r+0x898>
 8014e46:	46ca      	mov	sl, r9
 8014e48:	f1ba 0f00 	cmp.w	sl, #0
 8014e4c:	d10d      	bne.n	8014e6a <_dtoa_r+0x852>
 8014e4e:	4621      	mov	r1, r4
 8014e50:	4653      	mov	r3, sl
 8014e52:	2205      	movs	r2, #5
 8014e54:	4630      	mov	r0, r6
 8014e56:	f000 fbdf 	bl	8015618 <__multadd>
 8014e5a:	4601      	mov	r1, r0
 8014e5c:	4604      	mov	r4, r0
 8014e5e:	4628      	mov	r0, r5
 8014e60:	f000 fdfa 	bl	8015a58 <__mcmp>
 8014e64:	2800      	cmp	r0, #0
 8014e66:	f73f adeb 	bgt.w	8014a40 <_dtoa_r+0x428>
 8014e6a:	9b08      	ldr	r3, [sp, #32]
 8014e6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014e70:	ea6f 0b03 	mvn.w	fp, r3
 8014e74:	f04f 0900 	mov.w	r9, #0
 8014e78:	4621      	mov	r1, r4
 8014e7a:	4630      	mov	r0, r6
 8014e7c:	f000 fbaa 	bl	80155d4 <_Bfree>
 8014e80:	2f00      	cmp	r7, #0
 8014e82:	f43f aea8 	beq.w	8014bd6 <_dtoa_r+0x5be>
 8014e86:	f1b9 0f00 	cmp.w	r9, #0
 8014e8a:	d005      	beq.n	8014e98 <_dtoa_r+0x880>
 8014e8c:	45b9      	cmp	r9, r7
 8014e8e:	d003      	beq.n	8014e98 <_dtoa_r+0x880>
 8014e90:	4649      	mov	r1, r9
 8014e92:	4630      	mov	r0, r6
 8014e94:	f000 fb9e 	bl	80155d4 <_Bfree>
 8014e98:	4639      	mov	r1, r7
 8014e9a:	4630      	mov	r0, r6
 8014e9c:	f000 fb9a 	bl	80155d4 <_Bfree>
 8014ea0:	e699      	b.n	8014bd6 <_dtoa_r+0x5be>
 8014ea2:	2400      	movs	r4, #0
 8014ea4:	4627      	mov	r7, r4
 8014ea6:	e7e0      	b.n	8014e6a <_dtoa_r+0x852>
 8014ea8:	46bb      	mov	fp, r7
 8014eaa:	4604      	mov	r4, r0
 8014eac:	4607      	mov	r7, r0
 8014eae:	e5c7      	b.n	8014a40 <_dtoa_r+0x428>
 8014eb0:	9b07      	ldr	r3, [sp, #28]
 8014eb2:	46ca      	mov	sl, r9
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	f000 8100 	beq.w	80150ba <_dtoa_r+0xaa2>
 8014eba:	f1b8 0f00 	cmp.w	r8, #0
 8014ebe:	dd05      	ble.n	8014ecc <_dtoa_r+0x8b4>
 8014ec0:	4639      	mov	r1, r7
 8014ec2:	4642      	mov	r2, r8
 8014ec4:	4630      	mov	r0, r6
 8014ec6:	f000 fd57 	bl	8015978 <__lshift>
 8014eca:	4607      	mov	r7, r0
 8014ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d05d      	beq.n	8014f8e <_dtoa_r+0x976>
 8014ed2:	6879      	ldr	r1, [r7, #4]
 8014ed4:	4630      	mov	r0, r6
 8014ed6:	f000 fb3d 	bl	8015554 <_Balloc>
 8014eda:	4680      	mov	r8, r0
 8014edc:	b928      	cbnz	r0, 8014eea <_dtoa_r+0x8d2>
 8014ede:	4b82      	ldr	r3, [pc, #520]	; (80150e8 <_dtoa_r+0xad0>)
 8014ee0:	4602      	mov	r2, r0
 8014ee2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8014ee6:	f7ff bbaf 	b.w	8014648 <_dtoa_r+0x30>
 8014eea:	693a      	ldr	r2, [r7, #16]
 8014eec:	3202      	adds	r2, #2
 8014eee:	0092      	lsls	r2, r2, #2
 8014ef0:	f107 010c 	add.w	r1, r7, #12
 8014ef4:	300c      	adds	r0, #12
 8014ef6:	f7fe fc4b 	bl	8013790 <memcpy>
 8014efa:	2201      	movs	r2, #1
 8014efc:	4641      	mov	r1, r8
 8014efe:	4630      	mov	r0, r6
 8014f00:	f000 fd3a 	bl	8015978 <__lshift>
 8014f04:	9b01      	ldr	r3, [sp, #4]
 8014f06:	3301      	adds	r3, #1
 8014f08:	9304      	str	r3, [sp, #16]
 8014f0a:	9b01      	ldr	r3, [sp, #4]
 8014f0c:	4453      	add	r3, sl
 8014f0e:	9308      	str	r3, [sp, #32]
 8014f10:	9b02      	ldr	r3, [sp, #8]
 8014f12:	f003 0301 	and.w	r3, r3, #1
 8014f16:	46b9      	mov	r9, r7
 8014f18:	9307      	str	r3, [sp, #28]
 8014f1a:	4607      	mov	r7, r0
 8014f1c:	9b04      	ldr	r3, [sp, #16]
 8014f1e:	4621      	mov	r1, r4
 8014f20:	3b01      	subs	r3, #1
 8014f22:	4628      	mov	r0, r5
 8014f24:	9302      	str	r3, [sp, #8]
 8014f26:	f7ff faeb 	bl	8014500 <quorem>
 8014f2a:	4603      	mov	r3, r0
 8014f2c:	3330      	adds	r3, #48	; 0x30
 8014f2e:	9005      	str	r0, [sp, #20]
 8014f30:	4649      	mov	r1, r9
 8014f32:	4628      	mov	r0, r5
 8014f34:	9309      	str	r3, [sp, #36]	; 0x24
 8014f36:	f000 fd8f 	bl	8015a58 <__mcmp>
 8014f3a:	463a      	mov	r2, r7
 8014f3c:	4682      	mov	sl, r0
 8014f3e:	4621      	mov	r1, r4
 8014f40:	4630      	mov	r0, r6
 8014f42:	f000 fda5 	bl	8015a90 <__mdiff>
 8014f46:	68c2      	ldr	r2, [r0, #12]
 8014f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f4a:	4680      	mov	r8, r0
 8014f4c:	bb0a      	cbnz	r2, 8014f92 <_dtoa_r+0x97a>
 8014f4e:	4601      	mov	r1, r0
 8014f50:	4628      	mov	r0, r5
 8014f52:	f000 fd81 	bl	8015a58 <__mcmp>
 8014f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f58:	4602      	mov	r2, r0
 8014f5a:	4641      	mov	r1, r8
 8014f5c:	4630      	mov	r0, r6
 8014f5e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8014f62:	f000 fb37 	bl	80155d4 <_Bfree>
 8014f66:	9b06      	ldr	r3, [sp, #24]
 8014f68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014f6a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014f6e:	ea43 0102 	orr.w	r1, r3, r2
 8014f72:	9b07      	ldr	r3, [sp, #28]
 8014f74:	430b      	orrs	r3, r1
 8014f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f78:	d10d      	bne.n	8014f96 <_dtoa_r+0x97e>
 8014f7a:	2b39      	cmp	r3, #57	; 0x39
 8014f7c:	d029      	beq.n	8014fd2 <_dtoa_r+0x9ba>
 8014f7e:	f1ba 0f00 	cmp.w	sl, #0
 8014f82:	dd01      	ble.n	8014f88 <_dtoa_r+0x970>
 8014f84:	9b05      	ldr	r3, [sp, #20]
 8014f86:	3331      	adds	r3, #49	; 0x31
 8014f88:	9a02      	ldr	r2, [sp, #8]
 8014f8a:	7013      	strb	r3, [r2, #0]
 8014f8c:	e774      	b.n	8014e78 <_dtoa_r+0x860>
 8014f8e:	4638      	mov	r0, r7
 8014f90:	e7b8      	b.n	8014f04 <_dtoa_r+0x8ec>
 8014f92:	2201      	movs	r2, #1
 8014f94:	e7e1      	b.n	8014f5a <_dtoa_r+0x942>
 8014f96:	f1ba 0f00 	cmp.w	sl, #0
 8014f9a:	db06      	blt.n	8014faa <_dtoa_r+0x992>
 8014f9c:	9906      	ldr	r1, [sp, #24]
 8014f9e:	ea41 0a0a 	orr.w	sl, r1, sl
 8014fa2:	9907      	ldr	r1, [sp, #28]
 8014fa4:	ea5a 0101 	orrs.w	r1, sl, r1
 8014fa8:	d120      	bne.n	8014fec <_dtoa_r+0x9d4>
 8014faa:	2a00      	cmp	r2, #0
 8014fac:	ddec      	ble.n	8014f88 <_dtoa_r+0x970>
 8014fae:	4629      	mov	r1, r5
 8014fb0:	2201      	movs	r2, #1
 8014fb2:	4630      	mov	r0, r6
 8014fb4:	9304      	str	r3, [sp, #16]
 8014fb6:	f000 fcdf 	bl	8015978 <__lshift>
 8014fba:	4621      	mov	r1, r4
 8014fbc:	4605      	mov	r5, r0
 8014fbe:	f000 fd4b 	bl	8015a58 <__mcmp>
 8014fc2:	2800      	cmp	r0, #0
 8014fc4:	9b04      	ldr	r3, [sp, #16]
 8014fc6:	dc02      	bgt.n	8014fce <_dtoa_r+0x9b6>
 8014fc8:	d1de      	bne.n	8014f88 <_dtoa_r+0x970>
 8014fca:	07da      	lsls	r2, r3, #31
 8014fcc:	d5dc      	bpl.n	8014f88 <_dtoa_r+0x970>
 8014fce:	2b39      	cmp	r3, #57	; 0x39
 8014fd0:	d1d8      	bne.n	8014f84 <_dtoa_r+0x96c>
 8014fd2:	9a02      	ldr	r2, [sp, #8]
 8014fd4:	2339      	movs	r3, #57	; 0x39
 8014fd6:	7013      	strb	r3, [r2, #0]
 8014fd8:	4643      	mov	r3, r8
 8014fda:	4698      	mov	r8, r3
 8014fdc:	3b01      	subs	r3, #1
 8014fde:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8014fe2:	2a39      	cmp	r2, #57	; 0x39
 8014fe4:	d051      	beq.n	801508a <_dtoa_r+0xa72>
 8014fe6:	3201      	adds	r2, #1
 8014fe8:	701a      	strb	r2, [r3, #0]
 8014fea:	e745      	b.n	8014e78 <_dtoa_r+0x860>
 8014fec:	2a00      	cmp	r2, #0
 8014fee:	dd03      	ble.n	8014ff8 <_dtoa_r+0x9e0>
 8014ff0:	2b39      	cmp	r3, #57	; 0x39
 8014ff2:	d0ee      	beq.n	8014fd2 <_dtoa_r+0x9ba>
 8014ff4:	3301      	adds	r3, #1
 8014ff6:	e7c7      	b.n	8014f88 <_dtoa_r+0x970>
 8014ff8:	9a04      	ldr	r2, [sp, #16]
 8014ffa:	9908      	ldr	r1, [sp, #32]
 8014ffc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015000:	428a      	cmp	r2, r1
 8015002:	d02b      	beq.n	801505c <_dtoa_r+0xa44>
 8015004:	4629      	mov	r1, r5
 8015006:	2300      	movs	r3, #0
 8015008:	220a      	movs	r2, #10
 801500a:	4630      	mov	r0, r6
 801500c:	f000 fb04 	bl	8015618 <__multadd>
 8015010:	45b9      	cmp	r9, r7
 8015012:	4605      	mov	r5, r0
 8015014:	f04f 0300 	mov.w	r3, #0
 8015018:	f04f 020a 	mov.w	r2, #10
 801501c:	4649      	mov	r1, r9
 801501e:	4630      	mov	r0, r6
 8015020:	d107      	bne.n	8015032 <_dtoa_r+0xa1a>
 8015022:	f000 faf9 	bl	8015618 <__multadd>
 8015026:	4681      	mov	r9, r0
 8015028:	4607      	mov	r7, r0
 801502a:	9b04      	ldr	r3, [sp, #16]
 801502c:	3301      	adds	r3, #1
 801502e:	9304      	str	r3, [sp, #16]
 8015030:	e774      	b.n	8014f1c <_dtoa_r+0x904>
 8015032:	f000 faf1 	bl	8015618 <__multadd>
 8015036:	4639      	mov	r1, r7
 8015038:	4681      	mov	r9, r0
 801503a:	2300      	movs	r3, #0
 801503c:	220a      	movs	r2, #10
 801503e:	4630      	mov	r0, r6
 8015040:	f000 faea 	bl	8015618 <__multadd>
 8015044:	4607      	mov	r7, r0
 8015046:	e7f0      	b.n	801502a <_dtoa_r+0xa12>
 8015048:	f1ba 0f00 	cmp.w	sl, #0
 801504c:	9a01      	ldr	r2, [sp, #4]
 801504e:	bfcc      	ite	gt
 8015050:	46d0      	movgt	r8, sl
 8015052:	f04f 0801 	movle.w	r8, #1
 8015056:	4490      	add	r8, r2
 8015058:	f04f 0900 	mov.w	r9, #0
 801505c:	4629      	mov	r1, r5
 801505e:	2201      	movs	r2, #1
 8015060:	4630      	mov	r0, r6
 8015062:	9302      	str	r3, [sp, #8]
 8015064:	f000 fc88 	bl	8015978 <__lshift>
 8015068:	4621      	mov	r1, r4
 801506a:	4605      	mov	r5, r0
 801506c:	f000 fcf4 	bl	8015a58 <__mcmp>
 8015070:	2800      	cmp	r0, #0
 8015072:	dcb1      	bgt.n	8014fd8 <_dtoa_r+0x9c0>
 8015074:	d102      	bne.n	801507c <_dtoa_r+0xa64>
 8015076:	9b02      	ldr	r3, [sp, #8]
 8015078:	07db      	lsls	r3, r3, #31
 801507a:	d4ad      	bmi.n	8014fd8 <_dtoa_r+0x9c0>
 801507c:	4643      	mov	r3, r8
 801507e:	4698      	mov	r8, r3
 8015080:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015084:	2a30      	cmp	r2, #48	; 0x30
 8015086:	d0fa      	beq.n	801507e <_dtoa_r+0xa66>
 8015088:	e6f6      	b.n	8014e78 <_dtoa_r+0x860>
 801508a:	9a01      	ldr	r2, [sp, #4]
 801508c:	429a      	cmp	r2, r3
 801508e:	d1a4      	bne.n	8014fda <_dtoa_r+0x9c2>
 8015090:	f10b 0b01 	add.w	fp, fp, #1
 8015094:	2331      	movs	r3, #49	; 0x31
 8015096:	e778      	b.n	8014f8a <_dtoa_r+0x972>
 8015098:	4b14      	ldr	r3, [pc, #80]	; (80150ec <_dtoa_r+0xad4>)
 801509a:	f7ff bb27 	b.w	80146ec <_dtoa_r+0xd4>
 801509e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	f47f ab03 	bne.w	80146ac <_dtoa_r+0x94>
 80150a6:	4b12      	ldr	r3, [pc, #72]	; (80150f0 <_dtoa_r+0xad8>)
 80150a8:	f7ff bb20 	b.w	80146ec <_dtoa_r+0xd4>
 80150ac:	f1ba 0f00 	cmp.w	sl, #0
 80150b0:	dc03      	bgt.n	80150ba <_dtoa_r+0xaa2>
 80150b2:	9b06      	ldr	r3, [sp, #24]
 80150b4:	2b02      	cmp	r3, #2
 80150b6:	f73f aec7 	bgt.w	8014e48 <_dtoa_r+0x830>
 80150ba:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80150be:	4621      	mov	r1, r4
 80150c0:	4628      	mov	r0, r5
 80150c2:	f7ff fa1d 	bl	8014500 <quorem>
 80150c6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80150ca:	f808 3b01 	strb.w	r3, [r8], #1
 80150ce:	9a01      	ldr	r2, [sp, #4]
 80150d0:	eba8 0202 	sub.w	r2, r8, r2
 80150d4:	4592      	cmp	sl, r2
 80150d6:	ddb7      	ble.n	8015048 <_dtoa_r+0xa30>
 80150d8:	4629      	mov	r1, r5
 80150da:	2300      	movs	r3, #0
 80150dc:	220a      	movs	r2, #10
 80150de:	4630      	mov	r0, r6
 80150e0:	f000 fa9a 	bl	8015618 <__multadd>
 80150e4:	4605      	mov	r5, r0
 80150e6:	e7ea      	b.n	80150be <_dtoa_r+0xaa6>
 80150e8:	080178df 	.word	0x080178df
 80150ec:	0801783c 	.word	0x0801783c
 80150f0:	08017860 	.word	0x08017860

080150f4 <__sflush_r>:
 80150f4:	898a      	ldrh	r2, [r1, #12]
 80150f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80150fa:	4605      	mov	r5, r0
 80150fc:	0710      	lsls	r0, r2, #28
 80150fe:	460c      	mov	r4, r1
 8015100:	d458      	bmi.n	80151b4 <__sflush_r+0xc0>
 8015102:	684b      	ldr	r3, [r1, #4]
 8015104:	2b00      	cmp	r3, #0
 8015106:	dc05      	bgt.n	8015114 <__sflush_r+0x20>
 8015108:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801510a:	2b00      	cmp	r3, #0
 801510c:	dc02      	bgt.n	8015114 <__sflush_r+0x20>
 801510e:	2000      	movs	r0, #0
 8015110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015114:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015116:	2e00      	cmp	r6, #0
 8015118:	d0f9      	beq.n	801510e <__sflush_r+0x1a>
 801511a:	2300      	movs	r3, #0
 801511c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015120:	682f      	ldr	r7, [r5, #0]
 8015122:	602b      	str	r3, [r5, #0]
 8015124:	d032      	beq.n	801518c <__sflush_r+0x98>
 8015126:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015128:	89a3      	ldrh	r3, [r4, #12]
 801512a:	075a      	lsls	r2, r3, #29
 801512c:	d505      	bpl.n	801513a <__sflush_r+0x46>
 801512e:	6863      	ldr	r3, [r4, #4]
 8015130:	1ac0      	subs	r0, r0, r3
 8015132:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015134:	b10b      	cbz	r3, 801513a <__sflush_r+0x46>
 8015136:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015138:	1ac0      	subs	r0, r0, r3
 801513a:	2300      	movs	r3, #0
 801513c:	4602      	mov	r2, r0
 801513e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015140:	6a21      	ldr	r1, [r4, #32]
 8015142:	4628      	mov	r0, r5
 8015144:	47b0      	blx	r6
 8015146:	1c43      	adds	r3, r0, #1
 8015148:	89a3      	ldrh	r3, [r4, #12]
 801514a:	d106      	bne.n	801515a <__sflush_r+0x66>
 801514c:	6829      	ldr	r1, [r5, #0]
 801514e:	291d      	cmp	r1, #29
 8015150:	d82c      	bhi.n	80151ac <__sflush_r+0xb8>
 8015152:	4a2a      	ldr	r2, [pc, #168]	; (80151fc <__sflush_r+0x108>)
 8015154:	40ca      	lsrs	r2, r1
 8015156:	07d6      	lsls	r6, r2, #31
 8015158:	d528      	bpl.n	80151ac <__sflush_r+0xb8>
 801515a:	2200      	movs	r2, #0
 801515c:	6062      	str	r2, [r4, #4]
 801515e:	04d9      	lsls	r1, r3, #19
 8015160:	6922      	ldr	r2, [r4, #16]
 8015162:	6022      	str	r2, [r4, #0]
 8015164:	d504      	bpl.n	8015170 <__sflush_r+0x7c>
 8015166:	1c42      	adds	r2, r0, #1
 8015168:	d101      	bne.n	801516e <__sflush_r+0x7a>
 801516a:	682b      	ldr	r3, [r5, #0]
 801516c:	b903      	cbnz	r3, 8015170 <__sflush_r+0x7c>
 801516e:	6560      	str	r0, [r4, #84]	; 0x54
 8015170:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015172:	602f      	str	r7, [r5, #0]
 8015174:	2900      	cmp	r1, #0
 8015176:	d0ca      	beq.n	801510e <__sflush_r+0x1a>
 8015178:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801517c:	4299      	cmp	r1, r3
 801517e:	d002      	beq.n	8015186 <__sflush_r+0x92>
 8015180:	4628      	mov	r0, r5
 8015182:	f7fe fb35 	bl	80137f0 <_free_r>
 8015186:	2000      	movs	r0, #0
 8015188:	6360      	str	r0, [r4, #52]	; 0x34
 801518a:	e7c1      	b.n	8015110 <__sflush_r+0x1c>
 801518c:	6a21      	ldr	r1, [r4, #32]
 801518e:	2301      	movs	r3, #1
 8015190:	4628      	mov	r0, r5
 8015192:	47b0      	blx	r6
 8015194:	1c41      	adds	r1, r0, #1
 8015196:	d1c7      	bne.n	8015128 <__sflush_r+0x34>
 8015198:	682b      	ldr	r3, [r5, #0]
 801519a:	2b00      	cmp	r3, #0
 801519c:	d0c4      	beq.n	8015128 <__sflush_r+0x34>
 801519e:	2b1d      	cmp	r3, #29
 80151a0:	d001      	beq.n	80151a6 <__sflush_r+0xb2>
 80151a2:	2b16      	cmp	r3, #22
 80151a4:	d101      	bne.n	80151aa <__sflush_r+0xb6>
 80151a6:	602f      	str	r7, [r5, #0]
 80151a8:	e7b1      	b.n	801510e <__sflush_r+0x1a>
 80151aa:	89a3      	ldrh	r3, [r4, #12]
 80151ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80151b0:	81a3      	strh	r3, [r4, #12]
 80151b2:	e7ad      	b.n	8015110 <__sflush_r+0x1c>
 80151b4:	690f      	ldr	r7, [r1, #16]
 80151b6:	2f00      	cmp	r7, #0
 80151b8:	d0a9      	beq.n	801510e <__sflush_r+0x1a>
 80151ba:	0793      	lsls	r3, r2, #30
 80151bc:	680e      	ldr	r6, [r1, #0]
 80151be:	bf08      	it	eq
 80151c0:	694b      	ldreq	r3, [r1, #20]
 80151c2:	600f      	str	r7, [r1, #0]
 80151c4:	bf18      	it	ne
 80151c6:	2300      	movne	r3, #0
 80151c8:	eba6 0807 	sub.w	r8, r6, r7
 80151cc:	608b      	str	r3, [r1, #8]
 80151ce:	f1b8 0f00 	cmp.w	r8, #0
 80151d2:	dd9c      	ble.n	801510e <__sflush_r+0x1a>
 80151d4:	6a21      	ldr	r1, [r4, #32]
 80151d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80151d8:	4643      	mov	r3, r8
 80151da:	463a      	mov	r2, r7
 80151dc:	4628      	mov	r0, r5
 80151de:	47b0      	blx	r6
 80151e0:	2800      	cmp	r0, #0
 80151e2:	dc06      	bgt.n	80151f2 <__sflush_r+0xfe>
 80151e4:	89a3      	ldrh	r3, [r4, #12]
 80151e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80151ea:	81a3      	strh	r3, [r4, #12]
 80151ec:	f04f 30ff 	mov.w	r0, #4294967295
 80151f0:	e78e      	b.n	8015110 <__sflush_r+0x1c>
 80151f2:	4407      	add	r7, r0
 80151f4:	eba8 0800 	sub.w	r8, r8, r0
 80151f8:	e7e9      	b.n	80151ce <__sflush_r+0xda>
 80151fa:	bf00      	nop
 80151fc:	20400001 	.word	0x20400001

08015200 <_fflush_r>:
 8015200:	b538      	push	{r3, r4, r5, lr}
 8015202:	690b      	ldr	r3, [r1, #16]
 8015204:	4605      	mov	r5, r0
 8015206:	460c      	mov	r4, r1
 8015208:	b913      	cbnz	r3, 8015210 <_fflush_r+0x10>
 801520a:	2500      	movs	r5, #0
 801520c:	4628      	mov	r0, r5
 801520e:	bd38      	pop	{r3, r4, r5, pc}
 8015210:	b118      	cbz	r0, 801521a <_fflush_r+0x1a>
 8015212:	6983      	ldr	r3, [r0, #24]
 8015214:	b90b      	cbnz	r3, 801521a <_fflush_r+0x1a>
 8015216:	f000 f887 	bl	8015328 <__sinit>
 801521a:	4b14      	ldr	r3, [pc, #80]	; (801526c <_fflush_r+0x6c>)
 801521c:	429c      	cmp	r4, r3
 801521e:	d11b      	bne.n	8015258 <_fflush_r+0x58>
 8015220:	686c      	ldr	r4, [r5, #4]
 8015222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015226:	2b00      	cmp	r3, #0
 8015228:	d0ef      	beq.n	801520a <_fflush_r+0xa>
 801522a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801522c:	07d0      	lsls	r0, r2, #31
 801522e:	d404      	bmi.n	801523a <_fflush_r+0x3a>
 8015230:	0599      	lsls	r1, r3, #22
 8015232:	d402      	bmi.n	801523a <_fflush_r+0x3a>
 8015234:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015236:	f000 f91a 	bl	801546e <__retarget_lock_acquire_recursive>
 801523a:	4628      	mov	r0, r5
 801523c:	4621      	mov	r1, r4
 801523e:	f7ff ff59 	bl	80150f4 <__sflush_r>
 8015242:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015244:	07da      	lsls	r2, r3, #31
 8015246:	4605      	mov	r5, r0
 8015248:	d4e0      	bmi.n	801520c <_fflush_r+0xc>
 801524a:	89a3      	ldrh	r3, [r4, #12]
 801524c:	059b      	lsls	r3, r3, #22
 801524e:	d4dd      	bmi.n	801520c <_fflush_r+0xc>
 8015250:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015252:	f000 f90d 	bl	8015470 <__retarget_lock_release_recursive>
 8015256:	e7d9      	b.n	801520c <_fflush_r+0xc>
 8015258:	4b05      	ldr	r3, [pc, #20]	; (8015270 <_fflush_r+0x70>)
 801525a:	429c      	cmp	r4, r3
 801525c:	d101      	bne.n	8015262 <_fflush_r+0x62>
 801525e:	68ac      	ldr	r4, [r5, #8]
 8015260:	e7df      	b.n	8015222 <_fflush_r+0x22>
 8015262:	4b04      	ldr	r3, [pc, #16]	; (8015274 <_fflush_r+0x74>)
 8015264:	429c      	cmp	r4, r3
 8015266:	bf08      	it	eq
 8015268:	68ec      	ldreq	r4, [r5, #12]
 801526a:	e7da      	b.n	8015222 <_fflush_r+0x22>
 801526c:	08017910 	.word	0x08017910
 8015270:	08017930 	.word	0x08017930
 8015274:	080178f0 	.word	0x080178f0

08015278 <std>:
 8015278:	2300      	movs	r3, #0
 801527a:	b510      	push	{r4, lr}
 801527c:	4604      	mov	r4, r0
 801527e:	e9c0 3300 	strd	r3, r3, [r0]
 8015282:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015286:	6083      	str	r3, [r0, #8]
 8015288:	8181      	strh	r1, [r0, #12]
 801528a:	6643      	str	r3, [r0, #100]	; 0x64
 801528c:	81c2      	strh	r2, [r0, #14]
 801528e:	6183      	str	r3, [r0, #24]
 8015290:	4619      	mov	r1, r3
 8015292:	2208      	movs	r2, #8
 8015294:	305c      	adds	r0, #92	; 0x5c
 8015296:	f7fe faa3 	bl	80137e0 <memset>
 801529a:	4b05      	ldr	r3, [pc, #20]	; (80152b0 <std+0x38>)
 801529c:	6263      	str	r3, [r4, #36]	; 0x24
 801529e:	4b05      	ldr	r3, [pc, #20]	; (80152b4 <std+0x3c>)
 80152a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80152a2:	4b05      	ldr	r3, [pc, #20]	; (80152b8 <std+0x40>)
 80152a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80152a6:	4b05      	ldr	r3, [pc, #20]	; (80152bc <std+0x44>)
 80152a8:	6224      	str	r4, [r4, #32]
 80152aa:	6323      	str	r3, [r4, #48]	; 0x30
 80152ac:	bd10      	pop	{r4, pc}
 80152ae:	bf00      	nop
 80152b0:	08015f9d 	.word	0x08015f9d
 80152b4:	08015fbf 	.word	0x08015fbf
 80152b8:	08015ff7 	.word	0x08015ff7
 80152bc:	0801601b 	.word	0x0801601b

080152c0 <_cleanup_r>:
 80152c0:	4901      	ldr	r1, [pc, #4]	; (80152c8 <_cleanup_r+0x8>)
 80152c2:	f000 b8af 	b.w	8015424 <_fwalk_reent>
 80152c6:	bf00      	nop
 80152c8:	08015201 	.word	0x08015201

080152cc <__sfmoreglue>:
 80152cc:	b570      	push	{r4, r5, r6, lr}
 80152ce:	2268      	movs	r2, #104	; 0x68
 80152d0:	1e4d      	subs	r5, r1, #1
 80152d2:	4355      	muls	r5, r2
 80152d4:	460e      	mov	r6, r1
 80152d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80152da:	f7fe faf5 	bl	80138c8 <_malloc_r>
 80152de:	4604      	mov	r4, r0
 80152e0:	b140      	cbz	r0, 80152f4 <__sfmoreglue+0x28>
 80152e2:	2100      	movs	r1, #0
 80152e4:	e9c0 1600 	strd	r1, r6, [r0]
 80152e8:	300c      	adds	r0, #12
 80152ea:	60a0      	str	r0, [r4, #8]
 80152ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80152f0:	f7fe fa76 	bl	80137e0 <memset>
 80152f4:	4620      	mov	r0, r4
 80152f6:	bd70      	pop	{r4, r5, r6, pc}

080152f8 <__sfp_lock_acquire>:
 80152f8:	4801      	ldr	r0, [pc, #4]	; (8015300 <__sfp_lock_acquire+0x8>)
 80152fa:	f000 b8b8 	b.w	801546e <__retarget_lock_acquire_recursive>
 80152fe:	bf00      	nop
 8015300:	200015d9 	.word	0x200015d9

08015304 <__sfp_lock_release>:
 8015304:	4801      	ldr	r0, [pc, #4]	; (801530c <__sfp_lock_release+0x8>)
 8015306:	f000 b8b3 	b.w	8015470 <__retarget_lock_release_recursive>
 801530a:	bf00      	nop
 801530c:	200015d9 	.word	0x200015d9

08015310 <__sinit_lock_acquire>:
 8015310:	4801      	ldr	r0, [pc, #4]	; (8015318 <__sinit_lock_acquire+0x8>)
 8015312:	f000 b8ac 	b.w	801546e <__retarget_lock_acquire_recursive>
 8015316:	bf00      	nop
 8015318:	200015da 	.word	0x200015da

0801531c <__sinit_lock_release>:
 801531c:	4801      	ldr	r0, [pc, #4]	; (8015324 <__sinit_lock_release+0x8>)
 801531e:	f000 b8a7 	b.w	8015470 <__retarget_lock_release_recursive>
 8015322:	bf00      	nop
 8015324:	200015da 	.word	0x200015da

08015328 <__sinit>:
 8015328:	b510      	push	{r4, lr}
 801532a:	4604      	mov	r4, r0
 801532c:	f7ff fff0 	bl	8015310 <__sinit_lock_acquire>
 8015330:	69a3      	ldr	r3, [r4, #24]
 8015332:	b11b      	cbz	r3, 801533c <__sinit+0x14>
 8015334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015338:	f7ff bff0 	b.w	801531c <__sinit_lock_release>
 801533c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8015340:	6523      	str	r3, [r4, #80]	; 0x50
 8015342:	4b13      	ldr	r3, [pc, #76]	; (8015390 <__sinit+0x68>)
 8015344:	4a13      	ldr	r2, [pc, #76]	; (8015394 <__sinit+0x6c>)
 8015346:	681b      	ldr	r3, [r3, #0]
 8015348:	62a2      	str	r2, [r4, #40]	; 0x28
 801534a:	42a3      	cmp	r3, r4
 801534c:	bf04      	itt	eq
 801534e:	2301      	moveq	r3, #1
 8015350:	61a3      	streq	r3, [r4, #24]
 8015352:	4620      	mov	r0, r4
 8015354:	f000 f820 	bl	8015398 <__sfp>
 8015358:	6060      	str	r0, [r4, #4]
 801535a:	4620      	mov	r0, r4
 801535c:	f000 f81c 	bl	8015398 <__sfp>
 8015360:	60a0      	str	r0, [r4, #8]
 8015362:	4620      	mov	r0, r4
 8015364:	f000 f818 	bl	8015398 <__sfp>
 8015368:	2200      	movs	r2, #0
 801536a:	60e0      	str	r0, [r4, #12]
 801536c:	2104      	movs	r1, #4
 801536e:	6860      	ldr	r0, [r4, #4]
 8015370:	f7ff ff82 	bl	8015278 <std>
 8015374:	68a0      	ldr	r0, [r4, #8]
 8015376:	2201      	movs	r2, #1
 8015378:	2109      	movs	r1, #9
 801537a:	f7ff ff7d 	bl	8015278 <std>
 801537e:	68e0      	ldr	r0, [r4, #12]
 8015380:	2202      	movs	r2, #2
 8015382:	2112      	movs	r1, #18
 8015384:	f7ff ff78 	bl	8015278 <std>
 8015388:	2301      	movs	r3, #1
 801538a:	61a3      	str	r3, [r4, #24]
 801538c:	e7d2      	b.n	8015334 <__sinit+0xc>
 801538e:	bf00      	nop
 8015390:	08017828 	.word	0x08017828
 8015394:	080152c1 	.word	0x080152c1

08015398 <__sfp>:
 8015398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801539a:	4607      	mov	r7, r0
 801539c:	f7ff ffac 	bl	80152f8 <__sfp_lock_acquire>
 80153a0:	4b1e      	ldr	r3, [pc, #120]	; (801541c <__sfp+0x84>)
 80153a2:	681e      	ldr	r6, [r3, #0]
 80153a4:	69b3      	ldr	r3, [r6, #24]
 80153a6:	b913      	cbnz	r3, 80153ae <__sfp+0x16>
 80153a8:	4630      	mov	r0, r6
 80153aa:	f7ff ffbd 	bl	8015328 <__sinit>
 80153ae:	3648      	adds	r6, #72	; 0x48
 80153b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80153b4:	3b01      	subs	r3, #1
 80153b6:	d503      	bpl.n	80153c0 <__sfp+0x28>
 80153b8:	6833      	ldr	r3, [r6, #0]
 80153ba:	b30b      	cbz	r3, 8015400 <__sfp+0x68>
 80153bc:	6836      	ldr	r6, [r6, #0]
 80153be:	e7f7      	b.n	80153b0 <__sfp+0x18>
 80153c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80153c4:	b9d5      	cbnz	r5, 80153fc <__sfp+0x64>
 80153c6:	4b16      	ldr	r3, [pc, #88]	; (8015420 <__sfp+0x88>)
 80153c8:	60e3      	str	r3, [r4, #12]
 80153ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80153ce:	6665      	str	r5, [r4, #100]	; 0x64
 80153d0:	f000 f84c 	bl	801546c <__retarget_lock_init_recursive>
 80153d4:	f7ff ff96 	bl	8015304 <__sfp_lock_release>
 80153d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80153dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80153e0:	6025      	str	r5, [r4, #0]
 80153e2:	61a5      	str	r5, [r4, #24]
 80153e4:	2208      	movs	r2, #8
 80153e6:	4629      	mov	r1, r5
 80153e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80153ec:	f7fe f9f8 	bl	80137e0 <memset>
 80153f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80153f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80153f8:	4620      	mov	r0, r4
 80153fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80153fc:	3468      	adds	r4, #104	; 0x68
 80153fe:	e7d9      	b.n	80153b4 <__sfp+0x1c>
 8015400:	2104      	movs	r1, #4
 8015402:	4638      	mov	r0, r7
 8015404:	f7ff ff62 	bl	80152cc <__sfmoreglue>
 8015408:	4604      	mov	r4, r0
 801540a:	6030      	str	r0, [r6, #0]
 801540c:	2800      	cmp	r0, #0
 801540e:	d1d5      	bne.n	80153bc <__sfp+0x24>
 8015410:	f7ff ff78 	bl	8015304 <__sfp_lock_release>
 8015414:	230c      	movs	r3, #12
 8015416:	603b      	str	r3, [r7, #0]
 8015418:	e7ee      	b.n	80153f8 <__sfp+0x60>
 801541a:	bf00      	nop
 801541c:	08017828 	.word	0x08017828
 8015420:	ffff0001 	.word	0xffff0001

08015424 <_fwalk_reent>:
 8015424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015428:	4606      	mov	r6, r0
 801542a:	4688      	mov	r8, r1
 801542c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015430:	2700      	movs	r7, #0
 8015432:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015436:	f1b9 0901 	subs.w	r9, r9, #1
 801543a:	d505      	bpl.n	8015448 <_fwalk_reent+0x24>
 801543c:	6824      	ldr	r4, [r4, #0]
 801543e:	2c00      	cmp	r4, #0
 8015440:	d1f7      	bne.n	8015432 <_fwalk_reent+0xe>
 8015442:	4638      	mov	r0, r7
 8015444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015448:	89ab      	ldrh	r3, [r5, #12]
 801544a:	2b01      	cmp	r3, #1
 801544c:	d907      	bls.n	801545e <_fwalk_reent+0x3a>
 801544e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015452:	3301      	adds	r3, #1
 8015454:	d003      	beq.n	801545e <_fwalk_reent+0x3a>
 8015456:	4629      	mov	r1, r5
 8015458:	4630      	mov	r0, r6
 801545a:	47c0      	blx	r8
 801545c:	4307      	orrs	r7, r0
 801545e:	3568      	adds	r5, #104	; 0x68
 8015460:	e7e9      	b.n	8015436 <_fwalk_reent+0x12>
	...

08015464 <_localeconv_r>:
 8015464:	4800      	ldr	r0, [pc, #0]	; (8015468 <_localeconv_r+0x4>)
 8015466:	4770      	bx	lr
 8015468:	20000fe0 	.word	0x20000fe0

0801546c <__retarget_lock_init_recursive>:
 801546c:	4770      	bx	lr

0801546e <__retarget_lock_acquire_recursive>:
 801546e:	4770      	bx	lr

08015470 <__retarget_lock_release_recursive>:
 8015470:	4770      	bx	lr

08015472 <__swhatbuf_r>:
 8015472:	b570      	push	{r4, r5, r6, lr}
 8015474:	460e      	mov	r6, r1
 8015476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801547a:	2900      	cmp	r1, #0
 801547c:	b096      	sub	sp, #88	; 0x58
 801547e:	4614      	mov	r4, r2
 8015480:	461d      	mov	r5, r3
 8015482:	da08      	bge.n	8015496 <__swhatbuf_r+0x24>
 8015484:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8015488:	2200      	movs	r2, #0
 801548a:	602a      	str	r2, [r5, #0]
 801548c:	061a      	lsls	r2, r3, #24
 801548e:	d410      	bmi.n	80154b2 <__swhatbuf_r+0x40>
 8015490:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015494:	e00e      	b.n	80154b4 <__swhatbuf_r+0x42>
 8015496:	466a      	mov	r2, sp
 8015498:	f000 fe16 	bl	80160c8 <_fstat_r>
 801549c:	2800      	cmp	r0, #0
 801549e:	dbf1      	blt.n	8015484 <__swhatbuf_r+0x12>
 80154a0:	9a01      	ldr	r2, [sp, #4]
 80154a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80154a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80154aa:	425a      	negs	r2, r3
 80154ac:	415a      	adcs	r2, r3
 80154ae:	602a      	str	r2, [r5, #0]
 80154b0:	e7ee      	b.n	8015490 <__swhatbuf_r+0x1e>
 80154b2:	2340      	movs	r3, #64	; 0x40
 80154b4:	2000      	movs	r0, #0
 80154b6:	6023      	str	r3, [r4, #0]
 80154b8:	b016      	add	sp, #88	; 0x58
 80154ba:	bd70      	pop	{r4, r5, r6, pc}

080154bc <__smakebuf_r>:
 80154bc:	898b      	ldrh	r3, [r1, #12]
 80154be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80154c0:	079d      	lsls	r5, r3, #30
 80154c2:	4606      	mov	r6, r0
 80154c4:	460c      	mov	r4, r1
 80154c6:	d507      	bpl.n	80154d8 <__smakebuf_r+0x1c>
 80154c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80154cc:	6023      	str	r3, [r4, #0]
 80154ce:	6123      	str	r3, [r4, #16]
 80154d0:	2301      	movs	r3, #1
 80154d2:	6163      	str	r3, [r4, #20]
 80154d4:	b002      	add	sp, #8
 80154d6:	bd70      	pop	{r4, r5, r6, pc}
 80154d8:	ab01      	add	r3, sp, #4
 80154da:	466a      	mov	r2, sp
 80154dc:	f7ff ffc9 	bl	8015472 <__swhatbuf_r>
 80154e0:	9900      	ldr	r1, [sp, #0]
 80154e2:	4605      	mov	r5, r0
 80154e4:	4630      	mov	r0, r6
 80154e6:	f7fe f9ef 	bl	80138c8 <_malloc_r>
 80154ea:	b948      	cbnz	r0, 8015500 <__smakebuf_r+0x44>
 80154ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154f0:	059a      	lsls	r2, r3, #22
 80154f2:	d4ef      	bmi.n	80154d4 <__smakebuf_r+0x18>
 80154f4:	f023 0303 	bic.w	r3, r3, #3
 80154f8:	f043 0302 	orr.w	r3, r3, #2
 80154fc:	81a3      	strh	r3, [r4, #12]
 80154fe:	e7e3      	b.n	80154c8 <__smakebuf_r+0xc>
 8015500:	4b0d      	ldr	r3, [pc, #52]	; (8015538 <__smakebuf_r+0x7c>)
 8015502:	62b3      	str	r3, [r6, #40]	; 0x28
 8015504:	89a3      	ldrh	r3, [r4, #12]
 8015506:	6020      	str	r0, [r4, #0]
 8015508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801550c:	81a3      	strh	r3, [r4, #12]
 801550e:	9b00      	ldr	r3, [sp, #0]
 8015510:	6163      	str	r3, [r4, #20]
 8015512:	9b01      	ldr	r3, [sp, #4]
 8015514:	6120      	str	r0, [r4, #16]
 8015516:	b15b      	cbz	r3, 8015530 <__smakebuf_r+0x74>
 8015518:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801551c:	4630      	mov	r0, r6
 801551e:	f000 fde5 	bl	80160ec <_isatty_r>
 8015522:	b128      	cbz	r0, 8015530 <__smakebuf_r+0x74>
 8015524:	89a3      	ldrh	r3, [r4, #12]
 8015526:	f023 0303 	bic.w	r3, r3, #3
 801552a:	f043 0301 	orr.w	r3, r3, #1
 801552e:	81a3      	strh	r3, [r4, #12]
 8015530:	89a0      	ldrh	r0, [r4, #12]
 8015532:	4305      	orrs	r5, r0
 8015534:	81a5      	strh	r5, [r4, #12]
 8015536:	e7cd      	b.n	80154d4 <__smakebuf_r+0x18>
 8015538:	080152c1 	.word	0x080152c1

0801553c <__malloc_lock>:
 801553c:	4801      	ldr	r0, [pc, #4]	; (8015544 <__malloc_lock+0x8>)
 801553e:	f7ff bf96 	b.w	801546e <__retarget_lock_acquire_recursive>
 8015542:	bf00      	nop
 8015544:	200015d8 	.word	0x200015d8

08015548 <__malloc_unlock>:
 8015548:	4801      	ldr	r0, [pc, #4]	; (8015550 <__malloc_unlock+0x8>)
 801554a:	f7ff bf91 	b.w	8015470 <__retarget_lock_release_recursive>
 801554e:	bf00      	nop
 8015550:	200015d8 	.word	0x200015d8

08015554 <_Balloc>:
 8015554:	b570      	push	{r4, r5, r6, lr}
 8015556:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015558:	4604      	mov	r4, r0
 801555a:	460d      	mov	r5, r1
 801555c:	b976      	cbnz	r6, 801557c <_Balloc+0x28>
 801555e:	2010      	movs	r0, #16
 8015560:	f7fe f906 	bl	8013770 <malloc>
 8015564:	4602      	mov	r2, r0
 8015566:	6260      	str	r0, [r4, #36]	; 0x24
 8015568:	b920      	cbnz	r0, 8015574 <_Balloc+0x20>
 801556a:	4b18      	ldr	r3, [pc, #96]	; (80155cc <_Balloc+0x78>)
 801556c:	4818      	ldr	r0, [pc, #96]	; (80155d0 <_Balloc+0x7c>)
 801556e:	2166      	movs	r1, #102	; 0x66
 8015570:	f000 fd6a 	bl	8016048 <__assert_func>
 8015574:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015578:	6006      	str	r6, [r0, #0]
 801557a:	60c6      	str	r6, [r0, #12]
 801557c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801557e:	68f3      	ldr	r3, [r6, #12]
 8015580:	b183      	cbz	r3, 80155a4 <_Balloc+0x50>
 8015582:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015584:	68db      	ldr	r3, [r3, #12]
 8015586:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801558a:	b9b8      	cbnz	r0, 80155bc <_Balloc+0x68>
 801558c:	2101      	movs	r1, #1
 801558e:	fa01 f605 	lsl.w	r6, r1, r5
 8015592:	1d72      	adds	r2, r6, #5
 8015594:	0092      	lsls	r2, r2, #2
 8015596:	4620      	mov	r0, r4
 8015598:	f000 fb60 	bl	8015c5c <_calloc_r>
 801559c:	b160      	cbz	r0, 80155b8 <_Balloc+0x64>
 801559e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80155a2:	e00e      	b.n	80155c2 <_Balloc+0x6e>
 80155a4:	2221      	movs	r2, #33	; 0x21
 80155a6:	2104      	movs	r1, #4
 80155a8:	4620      	mov	r0, r4
 80155aa:	f000 fb57 	bl	8015c5c <_calloc_r>
 80155ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80155b0:	60f0      	str	r0, [r6, #12]
 80155b2:	68db      	ldr	r3, [r3, #12]
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d1e4      	bne.n	8015582 <_Balloc+0x2e>
 80155b8:	2000      	movs	r0, #0
 80155ba:	bd70      	pop	{r4, r5, r6, pc}
 80155bc:	6802      	ldr	r2, [r0, #0]
 80155be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80155c2:	2300      	movs	r3, #0
 80155c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80155c8:	e7f7      	b.n	80155ba <_Balloc+0x66>
 80155ca:	bf00      	nop
 80155cc:	0801786d 	.word	0x0801786d
 80155d0:	08017950 	.word	0x08017950

080155d4 <_Bfree>:
 80155d4:	b570      	push	{r4, r5, r6, lr}
 80155d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80155d8:	4605      	mov	r5, r0
 80155da:	460c      	mov	r4, r1
 80155dc:	b976      	cbnz	r6, 80155fc <_Bfree+0x28>
 80155de:	2010      	movs	r0, #16
 80155e0:	f7fe f8c6 	bl	8013770 <malloc>
 80155e4:	4602      	mov	r2, r0
 80155e6:	6268      	str	r0, [r5, #36]	; 0x24
 80155e8:	b920      	cbnz	r0, 80155f4 <_Bfree+0x20>
 80155ea:	4b09      	ldr	r3, [pc, #36]	; (8015610 <_Bfree+0x3c>)
 80155ec:	4809      	ldr	r0, [pc, #36]	; (8015614 <_Bfree+0x40>)
 80155ee:	218a      	movs	r1, #138	; 0x8a
 80155f0:	f000 fd2a 	bl	8016048 <__assert_func>
 80155f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80155f8:	6006      	str	r6, [r0, #0]
 80155fa:	60c6      	str	r6, [r0, #12]
 80155fc:	b13c      	cbz	r4, 801560e <_Bfree+0x3a>
 80155fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015600:	6862      	ldr	r2, [r4, #4]
 8015602:	68db      	ldr	r3, [r3, #12]
 8015604:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015608:	6021      	str	r1, [r4, #0]
 801560a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801560e:	bd70      	pop	{r4, r5, r6, pc}
 8015610:	0801786d 	.word	0x0801786d
 8015614:	08017950 	.word	0x08017950

08015618 <__multadd>:
 8015618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801561c:	690d      	ldr	r5, [r1, #16]
 801561e:	4607      	mov	r7, r0
 8015620:	460c      	mov	r4, r1
 8015622:	461e      	mov	r6, r3
 8015624:	f101 0c14 	add.w	ip, r1, #20
 8015628:	2000      	movs	r0, #0
 801562a:	f8dc 3000 	ldr.w	r3, [ip]
 801562e:	b299      	uxth	r1, r3
 8015630:	fb02 6101 	mla	r1, r2, r1, r6
 8015634:	0c1e      	lsrs	r6, r3, #16
 8015636:	0c0b      	lsrs	r3, r1, #16
 8015638:	fb02 3306 	mla	r3, r2, r6, r3
 801563c:	b289      	uxth	r1, r1
 801563e:	3001      	adds	r0, #1
 8015640:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015644:	4285      	cmp	r5, r0
 8015646:	f84c 1b04 	str.w	r1, [ip], #4
 801564a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801564e:	dcec      	bgt.n	801562a <__multadd+0x12>
 8015650:	b30e      	cbz	r6, 8015696 <__multadd+0x7e>
 8015652:	68a3      	ldr	r3, [r4, #8]
 8015654:	42ab      	cmp	r3, r5
 8015656:	dc19      	bgt.n	801568c <__multadd+0x74>
 8015658:	6861      	ldr	r1, [r4, #4]
 801565a:	4638      	mov	r0, r7
 801565c:	3101      	adds	r1, #1
 801565e:	f7ff ff79 	bl	8015554 <_Balloc>
 8015662:	4680      	mov	r8, r0
 8015664:	b928      	cbnz	r0, 8015672 <__multadd+0x5a>
 8015666:	4602      	mov	r2, r0
 8015668:	4b0c      	ldr	r3, [pc, #48]	; (801569c <__multadd+0x84>)
 801566a:	480d      	ldr	r0, [pc, #52]	; (80156a0 <__multadd+0x88>)
 801566c:	21b5      	movs	r1, #181	; 0xb5
 801566e:	f000 fceb 	bl	8016048 <__assert_func>
 8015672:	6922      	ldr	r2, [r4, #16]
 8015674:	3202      	adds	r2, #2
 8015676:	f104 010c 	add.w	r1, r4, #12
 801567a:	0092      	lsls	r2, r2, #2
 801567c:	300c      	adds	r0, #12
 801567e:	f7fe f887 	bl	8013790 <memcpy>
 8015682:	4621      	mov	r1, r4
 8015684:	4638      	mov	r0, r7
 8015686:	f7ff ffa5 	bl	80155d4 <_Bfree>
 801568a:	4644      	mov	r4, r8
 801568c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015690:	3501      	adds	r5, #1
 8015692:	615e      	str	r6, [r3, #20]
 8015694:	6125      	str	r5, [r4, #16]
 8015696:	4620      	mov	r0, r4
 8015698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801569c:	080178df 	.word	0x080178df
 80156a0:	08017950 	.word	0x08017950

080156a4 <__hi0bits>:
 80156a4:	0c03      	lsrs	r3, r0, #16
 80156a6:	041b      	lsls	r3, r3, #16
 80156a8:	b9d3      	cbnz	r3, 80156e0 <__hi0bits+0x3c>
 80156aa:	0400      	lsls	r0, r0, #16
 80156ac:	2310      	movs	r3, #16
 80156ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80156b2:	bf04      	itt	eq
 80156b4:	0200      	lsleq	r0, r0, #8
 80156b6:	3308      	addeq	r3, #8
 80156b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80156bc:	bf04      	itt	eq
 80156be:	0100      	lsleq	r0, r0, #4
 80156c0:	3304      	addeq	r3, #4
 80156c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80156c6:	bf04      	itt	eq
 80156c8:	0080      	lsleq	r0, r0, #2
 80156ca:	3302      	addeq	r3, #2
 80156cc:	2800      	cmp	r0, #0
 80156ce:	db05      	blt.n	80156dc <__hi0bits+0x38>
 80156d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80156d4:	f103 0301 	add.w	r3, r3, #1
 80156d8:	bf08      	it	eq
 80156da:	2320      	moveq	r3, #32
 80156dc:	4618      	mov	r0, r3
 80156de:	4770      	bx	lr
 80156e0:	2300      	movs	r3, #0
 80156e2:	e7e4      	b.n	80156ae <__hi0bits+0xa>

080156e4 <__lo0bits>:
 80156e4:	6803      	ldr	r3, [r0, #0]
 80156e6:	f013 0207 	ands.w	r2, r3, #7
 80156ea:	4601      	mov	r1, r0
 80156ec:	d00b      	beq.n	8015706 <__lo0bits+0x22>
 80156ee:	07da      	lsls	r2, r3, #31
 80156f0:	d423      	bmi.n	801573a <__lo0bits+0x56>
 80156f2:	0798      	lsls	r0, r3, #30
 80156f4:	bf49      	itett	mi
 80156f6:	085b      	lsrmi	r3, r3, #1
 80156f8:	089b      	lsrpl	r3, r3, #2
 80156fa:	2001      	movmi	r0, #1
 80156fc:	600b      	strmi	r3, [r1, #0]
 80156fe:	bf5c      	itt	pl
 8015700:	600b      	strpl	r3, [r1, #0]
 8015702:	2002      	movpl	r0, #2
 8015704:	4770      	bx	lr
 8015706:	b298      	uxth	r0, r3
 8015708:	b9a8      	cbnz	r0, 8015736 <__lo0bits+0x52>
 801570a:	0c1b      	lsrs	r3, r3, #16
 801570c:	2010      	movs	r0, #16
 801570e:	b2da      	uxtb	r2, r3
 8015710:	b90a      	cbnz	r2, 8015716 <__lo0bits+0x32>
 8015712:	3008      	adds	r0, #8
 8015714:	0a1b      	lsrs	r3, r3, #8
 8015716:	071a      	lsls	r2, r3, #28
 8015718:	bf04      	itt	eq
 801571a:	091b      	lsreq	r3, r3, #4
 801571c:	3004      	addeq	r0, #4
 801571e:	079a      	lsls	r2, r3, #30
 8015720:	bf04      	itt	eq
 8015722:	089b      	lsreq	r3, r3, #2
 8015724:	3002      	addeq	r0, #2
 8015726:	07da      	lsls	r2, r3, #31
 8015728:	d403      	bmi.n	8015732 <__lo0bits+0x4e>
 801572a:	085b      	lsrs	r3, r3, #1
 801572c:	f100 0001 	add.w	r0, r0, #1
 8015730:	d005      	beq.n	801573e <__lo0bits+0x5a>
 8015732:	600b      	str	r3, [r1, #0]
 8015734:	4770      	bx	lr
 8015736:	4610      	mov	r0, r2
 8015738:	e7e9      	b.n	801570e <__lo0bits+0x2a>
 801573a:	2000      	movs	r0, #0
 801573c:	4770      	bx	lr
 801573e:	2020      	movs	r0, #32
 8015740:	4770      	bx	lr
	...

08015744 <__i2b>:
 8015744:	b510      	push	{r4, lr}
 8015746:	460c      	mov	r4, r1
 8015748:	2101      	movs	r1, #1
 801574a:	f7ff ff03 	bl	8015554 <_Balloc>
 801574e:	4602      	mov	r2, r0
 8015750:	b928      	cbnz	r0, 801575e <__i2b+0x1a>
 8015752:	4b05      	ldr	r3, [pc, #20]	; (8015768 <__i2b+0x24>)
 8015754:	4805      	ldr	r0, [pc, #20]	; (801576c <__i2b+0x28>)
 8015756:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801575a:	f000 fc75 	bl	8016048 <__assert_func>
 801575e:	2301      	movs	r3, #1
 8015760:	6144      	str	r4, [r0, #20]
 8015762:	6103      	str	r3, [r0, #16]
 8015764:	bd10      	pop	{r4, pc}
 8015766:	bf00      	nop
 8015768:	080178df 	.word	0x080178df
 801576c:	08017950 	.word	0x08017950

08015770 <__multiply>:
 8015770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015774:	4691      	mov	r9, r2
 8015776:	690a      	ldr	r2, [r1, #16]
 8015778:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801577c:	429a      	cmp	r2, r3
 801577e:	bfb8      	it	lt
 8015780:	460b      	movlt	r3, r1
 8015782:	460c      	mov	r4, r1
 8015784:	bfbc      	itt	lt
 8015786:	464c      	movlt	r4, r9
 8015788:	4699      	movlt	r9, r3
 801578a:	6927      	ldr	r7, [r4, #16]
 801578c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015790:	68a3      	ldr	r3, [r4, #8]
 8015792:	6861      	ldr	r1, [r4, #4]
 8015794:	eb07 060a 	add.w	r6, r7, sl
 8015798:	42b3      	cmp	r3, r6
 801579a:	b085      	sub	sp, #20
 801579c:	bfb8      	it	lt
 801579e:	3101      	addlt	r1, #1
 80157a0:	f7ff fed8 	bl	8015554 <_Balloc>
 80157a4:	b930      	cbnz	r0, 80157b4 <__multiply+0x44>
 80157a6:	4602      	mov	r2, r0
 80157a8:	4b44      	ldr	r3, [pc, #272]	; (80158bc <__multiply+0x14c>)
 80157aa:	4845      	ldr	r0, [pc, #276]	; (80158c0 <__multiply+0x150>)
 80157ac:	f240 115d 	movw	r1, #349	; 0x15d
 80157b0:	f000 fc4a 	bl	8016048 <__assert_func>
 80157b4:	f100 0514 	add.w	r5, r0, #20
 80157b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80157bc:	462b      	mov	r3, r5
 80157be:	2200      	movs	r2, #0
 80157c0:	4543      	cmp	r3, r8
 80157c2:	d321      	bcc.n	8015808 <__multiply+0x98>
 80157c4:	f104 0314 	add.w	r3, r4, #20
 80157c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80157cc:	f109 0314 	add.w	r3, r9, #20
 80157d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80157d4:	9202      	str	r2, [sp, #8]
 80157d6:	1b3a      	subs	r2, r7, r4
 80157d8:	3a15      	subs	r2, #21
 80157da:	f022 0203 	bic.w	r2, r2, #3
 80157de:	3204      	adds	r2, #4
 80157e0:	f104 0115 	add.w	r1, r4, #21
 80157e4:	428f      	cmp	r7, r1
 80157e6:	bf38      	it	cc
 80157e8:	2204      	movcc	r2, #4
 80157ea:	9201      	str	r2, [sp, #4]
 80157ec:	9a02      	ldr	r2, [sp, #8]
 80157ee:	9303      	str	r3, [sp, #12]
 80157f0:	429a      	cmp	r2, r3
 80157f2:	d80c      	bhi.n	801580e <__multiply+0x9e>
 80157f4:	2e00      	cmp	r6, #0
 80157f6:	dd03      	ble.n	8015800 <__multiply+0x90>
 80157f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d05a      	beq.n	80158b6 <__multiply+0x146>
 8015800:	6106      	str	r6, [r0, #16]
 8015802:	b005      	add	sp, #20
 8015804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015808:	f843 2b04 	str.w	r2, [r3], #4
 801580c:	e7d8      	b.n	80157c0 <__multiply+0x50>
 801580e:	f8b3 a000 	ldrh.w	sl, [r3]
 8015812:	f1ba 0f00 	cmp.w	sl, #0
 8015816:	d024      	beq.n	8015862 <__multiply+0xf2>
 8015818:	f104 0e14 	add.w	lr, r4, #20
 801581c:	46a9      	mov	r9, r5
 801581e:	f04f 0c00 	mov.w	ip, #0
 8015822:	f85e 2b04 	ldr.w	r2, [lr], #4
 8015826:	f8d9 1000 	ldr.w	r1, [r9]
 801582a:	fa1f fb82 	uxth.w	fp, r2
 801582e:	b289      	uxth	r1, r1
 8015830:	fb0a 110b 	mla	r1, sl, fp, r1
 8015834:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8015838:	f8d9 2000 	ldr.w	r2, [r9]
 801583c:	4461      	add	r1, ip
 801583e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015842:	fb0a c20b 	mla	r2, sl, fp, ip
 8015846:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801584a:	b289      	uxth	r1, r1
 801584c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015850:	4577      	cmp	r7, lr
 8015852:	f849 1b04 	str.w	r1, [r9], #4
 8015856:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801585a:	d8e2      	bhi.n	8015822 <__multiply+0xb2>
 801585c:	9a01      	ldr	r2, [sp, #4]
 801585e:	f845 c002 	str.w	ip, [r5, r2]
 8015862:	9a03      	ldr	r2, [sp, #12]
 8015864:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8015868:	3304      	adds	r3, #4
 801586a:	f1b9 0f00 	cmp.w	r9, #0
 801586e:	d020      	beq.n	80158b2 <__multiply+0x142>
 8015870:	6829      	ldr	r1, [r5, #0]
 8015872:	f104 0c14 	add.w	ip, r4, #20
 8015876:	46ae      	mov	lr, r5
 8015878:	f04f 0a00 	mov.w	sl, #0
 801587c:	f8bc b000 	ldrh.w	fp, [ip]
 8015880:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8015884:	fb09 220b 	mla	r2, r9, fp, r2
 8015888:	4492      	add	sl, r2
 801588a:	b289      	uxth	r1, r1
 801588c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8015890:	f84e 1b04 	str.w	r1, [lr], #4
 8015894:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015898:	f8be 1000 	ldrh.w	r1, [lr]
 801589c:	0c12      	lsrs	r2, r2, #16
 801589e:	fb09 1102 	mla	r1, r9, r2, r1
 80158a2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80158a6:	4567      	cmp	r7, ip
 80158a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80158ac:	d8e6      	bhi.n	801587c <__multiply+0x10c>
 80158ae:	9a01      	ldr	r2, [sp, #4]
 80158b0:	50a9      	str	r1, [r5, r2]
 80158b2:	3504      	adds	r5, #4
 80158b4:	e79a      	b.n	80157ec <__multiply+0x7c>
 80158b6:	3e01      	subs	r6, #1
 80158b8:	e79c      	b.n	80157f4 <__multiply+0x84>
 80158ba:	bf00      	nop
 80158bc:	080178df 	.word	0x080178df
 80158c0:	08017950 	.word	0x08017950

080158c4 <__pow5mult>:
 80158c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158c8:	4615      	mov	r5, r2
 80158ca:	f012 0203 	ands.w	r2, r2, #3
 80158ce:	4606      	mov	r6, r0
 80158d0:	460f      	mov	r7, r1
 80158d2:	d007      	beq.n	80158e4 <__pow5mult+0x20>
 80158d4:	4c25      	ldr	r4, [pc, #148]	; (801596c <__pow5mult+0xa8>)
 80158d6:	3a01      	subs	r2, #1
 80158d8:	2300      	movs	r3, #0
 80158da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80158de:	f7ff fe9b 	bl	8015618 <__multadd>
 80158e2:	4607      	mov	r7, r0
 80158e4:	10ad      	asrs	r5, r5, #2
 80158e6:	d03d      	beq.n	8015964 <__pow5mult+0xa0>
 80158e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80158ea:	b97c      	cbnz	r4, 801590c <__pow5mult+0x48>
 80158ec:	2010      	movs	r0, #16
 80158ee:	f7fd ff3f 	bl	8013770 <malloc>
 80158f2:	4602      	mov	r2, r0
 80158f4:	6270      	str	r0, [r6, #36]	; 0x24
 80158f6:	b928      	cbnz	r0, 8015904 <__pow5mult+0x40>
 80158f8:	4b1d      	ldr	r3, [pc, #116]	; (8015970 <__pow5mult+0xac>)
 80158fa:	481e      	ldr	r0, [pc, #120]	; (8015974 <__pow5mult+0xb0>)
 80158fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8015900:	f000 fba2 	bl	8016048 <__assert_func>
 8015904:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015908:	6004      	str	r4, [r0, #0]
 801590a:	60c4      	str	r4, [r0, #12]
 801590c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015910:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015914:	b94c      	cbnz	r4, 801592a <__pow5mult+0x66>
 8015916:	f240 2171 	movw	r1, #625	; 0x271
 801591a:	4630      	mov	r0, r6
 801591c:	f7ff ff12 	bl	8015744 <__i2b>
 8015920:	2300      	movs	r3, #0
 8015922:	f8c8 0008 	str.w	r0, [r8, #8]
 8015926:	4604      	mov	r4, r0
 8015928:	6003      	str	r3, [r0, #0]
 801592a:	f04f 0900 	mov.w	r9, #0
 801592e:	07eb      	lsls	r3, r5, #31
 8015930:	d50a      	bpl.n	8015948 <__pow5mult+0x84>
 8015932:	4639      	mov	r1, r7
 8015934:	4622      	mov	r2, r4
 8015936:	4630      	mov	r0, r6
 8015938:	f7ff ff1a 	bl	8015770 <__multiply>
 801593c:	4639      	mov	r1, r7
 801593e:	4680      	mov	r8, r0
 8015940:	4630      	mov	r0, r6
 8015942:	f7ff fe47 	bl	80155d4 <_Bfree>
 8015946:	4647      	mov	r7, r8
 8015948:	106d      	asrs	r5, r5, #1
 801594a:	d00b      	beq.n	8015964 <__pow5mult+0xa0>
 801594c:	6820      	ldr	r0, [r4, #0]
 801594e:	b938      	cbnz	r0, 8015960 <__pow5mult+0x9c>
 8015950:	4622      	mov	r2, r4
 8015952:	4621      	mov	r1, r4
 8015954:	4630      	mov	r0, r6
 8015956:	f7ff ff0b 	bl	8015770 <__multiply>
 801595a:	6020      	str	r0, [r4, #0]
 801595c:	f8c0 9000 	str.w	r9, [r0]
 8015960:	4604      	mov	r4, r0
 8015962:	e7e4      	b.n	801592e <__pow5mult+0x6a>
 8015964:	4638      	mov	r0, r7
 8015966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801596a:	bf00      	nop
 801596c:	08017aa0 	.word	0x08017aa0
 8015970:	0801786d 	.word	0x0801786d
 8015974:	08017950 	.word	0x08017950

08015978 <__lshift>:
 8015978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801597c:	460c      	mov	r4, r1
 801597e:	6849      	ldr	r1, [r1, #4]
 8015980:	6923      	ldr	r3, [r4, #16]
 8015982:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015986:	68a3      	ldr	r3, [r4, #8]
 8015988:	4607      	mov	r7, r0
 801598a:	4691      	mov	r9, r2
 801598c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015990:	f108 0601 	add.w	r6, r8, #1
 8015994:	42b3      	cmp	r3, r6
 8015996:	db0b      	blt.n	80159b0 <__lshift+0x38>
 8015998:	4638      	mov	r0, r7
 801599a:	f7ff fddb 	bl	8015554 <_Balloc>
 801599e:	4605      	mov	r5, r0
 80159a0:	b948      	cbnz	r0, 80159b6 <__lshift+0x3e>
 80159a2:	4602      	mov	r2, r0
 80159a4:	4b2a      	ldr	r3, [pc, #168]	; (8015a50 <__lshift+0xd8>)
 80159a6:	482b      	ldr	r0, [pc, #172]	; (8015a54 <__lshift+0xdc>)
 80159a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80159ac:	f000 fb4c 	bl	8016048 <__assert_func>
 80159b0:	3101      	adds	r1, #1
 80159b2:	005b      	lsls	r3, r3, #1
 80159b4:	e7ee      	b.n	8015994 <__lshift+0x1c>
 80159b6:	2300      	movs	r3, #0
 80159b8:	f100 0114 	add.w	r1, r0, #20
 80159bc:	f100 0210 	add.w	r2, r0, #16
 80159c0:	4618      	mov	r0, r3
 80159c2:	4553      	cmp	r3, sl
 80159c4:	db37      	blt.n	8015a36 <__lshift+0xbe>
 80159c6:	6920      	ldr	r0, [r4, #16]
 80159c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80159cc:	f104 0314 	add.w	r3, r4, #20
 80159d0:	f019 091f 	ands.w	r9, r9, #31
 80159d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80159d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80159dc:	d02f      	beq.n	8015a3e <__lshift+0xc6>
 80159de:	f1c9 0e20 	rsb	lr, r9, #32
 80159e2:	468a      	mov	sl, r1
 80159e4:	f04f 0c00 	mov.w	ip, #0
 80159e8:	681a      	ldr	r2, [r3, #0]
 80159ea:	fa02 f209 	lsl.w	r2, r2, r9
 80159ee:	ea42 020c 	orr.w	r2, r2, ip
 80159f2:	f84a 2b04 	str.w	r2, [sl], #4
 80159f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80159fa:	4298      	cmp	r0, r3
 80159fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8015a00:	d8f2      	bhi.n	80159e8 <__lshift+0x70>
 8015a02:	1b03      	subs	r3, r0, r4
 8015a04:	3b15      	subs	r3, #21
 8015a06:	f023 0303 	bic.w	r3, r3, #3
 8015a0a:	3304      	adds	r3, #4
 8015a0c:	f104 0215 	add.w	r2, r4, #21
 8015a10:	4290      	cmp	r0, r2
 8015a12:	bf38      	it	cc
 8015a14:	2304      	movcc	r3, #4
 8015a16:	f841 c003 	str.w	ip, [r1, r3]
 8015a1a:	f1bc 0f00 	cmp.w	ip, #0
 8015a1e:	d001      	beq.n	8015a24 <__lshift+0xac>
 8015a20:	f108 0602 	add.w	r6, r8, #2
 8015a24:	3e01      	subs	r6, #1
 8015a26:	4638      	mov	r0, r7
 8015a28:	612e      	str	r6, [r5, #16]
 8015a2a:	4621      	mov	r1, r4
 8015a2c:	f7ff fdd2 	bl	80155d4 <_Bfree>
 8015a30:	4628      	mov	r0, r5
 8015a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a36:	f842 0f04 	str.w	r0, [r2, #4]!
 8015a3a:	3301      	adds	r3, #1
 8015a3c:	e7c1      	b.n	80159c2 <__lshift+0x4a>
 8015a3e:	3904      	subs	r1, #4
 8015a40:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a44:	f841 2f04 	str.w	r2, [r1, #4]!
 8015a48:	4298      	cmp	r0, r3
 8015a4a:	d8f9      	bhi.n	8015a40 <__lshift+0xc8>
 8015a4c:	e7ea      	b.n	8015a24 <__lshift+0xac>
 8015a4e:	bf00      	nop
 8015a50:	080178df 	.word	0x080178df
 8015a54:	08017950 	.word	0x08017950

08015a58 <__mcmp>:
 8015a58:	b530      	push	{r4, r5, lr}
 8015a5a:	6902      	ldr	r2, [r0, #16]
 8015a5c:	690c      	ldr	r4, [r1, #16]
 8015a5e:	1b12      	subs	r2, r2, r4
 8015a60:	d10e      	bne.n	8015a80 <__mcmp+0x28>
 8015a62:	f100 0314 	add.w	r3, r0, #20
 8015a66:	3114      	adds	r1, #20
 8015a68:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015a6c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015a70:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015a74:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015a78:	42a5      	cmp	r5, r4
 8015a7a:	d003      	beq.n	8015a84 <__mcmp+0x2c>
 8015a7c:	d305      	bcc.n	8015a8a <__mcmp+0x32>
 8015a7e:	2201      	movs	r2, #1
 8015a80:	4610      	mov	r0, r2
 8015a82:	bd30      	pop	{r4, r5, pc}
 8015a84:	4283      	cmp	r3, r0
 8015a86:	d3f3      	bcc.n	8015a70 <__mcmp+0x18>
 8015a88:	e7fa      	b.n	8015a80 <__mcmp+0x28>
 8015a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8015a8e:	e7f7      	b.n	8015a80 <__mcmp+0x28>

08015a90 <__mdiff>:
 8015a90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a94:	460c      	mov	r4, r1
 8015a96:	4606      	mov	r6, r0
 8015a98:	4611      	mov	r1, r2
 8015a9a:	4620      	mov	r0, r4
 8015a9c:	4690      	mov	r8, r2
 8015a9e:	f7ff ffdb 	bl	8015a58 <__mcmp>
 8015aa2:	1e05      	subs	r5, r0, #0
 8015aa4:	d110      	bne.n	8015ac8 <__mdiff+0x38>
 8015aa6:	4629      	mov	r1, r5
 8015aa8:	4630      	mov	r0, r6
 8015aaa:	f7ff fd53 	bl	8015554 <_Balloc>
 8015aae:	b930      	cbnz	r0, 8015abe <__mdiff+0x2e>
 8015ab0:	4b3a      	ldr	r3, [pc, #232]	; (8015b9c <__mdiff+0x10c>)
 8015ab2:	4602      	mov	r2, r0
 8015ab4:	f240 2132 	movw	r1, #562	; 0x232
 8015ab8:	4839      	ldr	r0, [pc, #228]	; (8015ba0 <__mdiff+0x110>)
 8015aba:	f000 fac5 	bl	8016048 <__assert_func>
 8015abe:	2301      	movs	r3, #1
 8015ac0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015ac4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ac8:	bfa4      	itt	ge
 8015aca:	4643      	movge	r3, r8
 8015acc:	46a0      	movge	r8, r4
 8015ace:	4630      	mov	r0, r6
 8015ad0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015ad4:	bfa6      	itte	ge
 8015ad6:	461c      	movge	r4, r3
 8015ad8:	2500      	movge	r5, #0
 8015ada:	2501      	movlt	r5, #1
 8015adc:	f7ff fd3a 	bl	8015554 <_Balloc>
 8015ae0:	b920      	cbnz	r0, 8015aec <__mdiff+0x5c>
 8015ae2:	4b2e      	ldr	r3, [pc, #184]	; (8015b9c <__mdiff+0x10c>)
 8015ae4:	4602      	mov	r2, r0
 8015ae6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8015aea:	e7e5      	b.n	8015ab8 <__mdiff+0x28>
 8015aec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015af0:	6926      	ldr	r6, [r4, #16]
 8015af2:	60c5      	str	r5, [r0, #12]
 8015af4:	f104 0914 	add.w	r9, r4, #20
 8015af8:	f108 0514 	add.w	r5, r8, #20
 8015afc:	f100 0e14 	add.w	lr, r0, #20
 8015b00:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015b04:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015b08:	f108 0210 	add.w	r2, r8, #16
 8015b0c:	46f2      	mov	sl, lr
 8015b0e:	2100      	movs	r1, #0
 8015b10:	f859 3b04 	ldr.w	r3, [r9], #4
 8015b14:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015b18:	fa1f f883 	uxth.w	r8, r3
 8015b1c:	fa11 f18b 	uxtah	r1, r1, fp
 8015b20:	0c1b      	lsrs	r3, r3, #16
 8015b22:	eba1 0808 	sub.w	r8, r1, r8
 8015b26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015b2a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015b2e:	fa1f f888 	uxth.w	r8, r8
 8015b32:	1419      	asrs	r1, r3, #16
 8015b34:	454e      	cmp	r6, r9
 8015b36:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015b3a:	f84a 3b04 	str.w	r3, [sl], #4
 8015b3e:	d8e7      	bhi.n	8015b10 <__mdiff+0x80>
 8015b40:	1b33      	subs	r3, r6, r4
 8015b42:	3b15      	subs	r3, #21
 8015b44:	f023 0303 	bic.w	r3, r3, #3
 8015b48:	3304      	adds	r3, #4
 8015b4a:	3415      	adds	r4, #21
 8015b4c:	42a6      	cmp	r6, r4
 8015b4e:	bf38      	it	cc
 8015b50:	2304      	movcc	r3, #4
 8015b52:	441d      	add	r5, r3
 8015b54:	4473      	add	r3, lr
 8015b56:	469e      	mov	lr, r3
 8015b58:	462e      	mov	r6, r5
 8015b5a:	4566      	cmp	r6, ip
 8015b5c:	d30e      	bcc.n	8015b7c <__mdiff+0xec>
 8015b5e:	f10c 0203 	add.w	r2, ip, #3
 8015b62:	1b52      	subs	r2, r2, r5
 8015b64:	f022 0203 	bic.w	r2, r2, #3
 8015b68:	3d03      	subs	r5, #3
 8015b6a:	45ac      	cmp	ip, r5
 8015b6c:	bf38      	it	cc
 8015b6e:	2200      	movcc	r2, #0
 8015b70:	441a      	add	r2, r3
 8015b72:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015b76:	b17b      	cbz	r3, 8015b98 <__mdiff+0x108>
 8015b78:	6107      	str	r7, [r0, #16]
 8015b7a:	e7a3      	b.n	8015ac4 <__mdiff+0x34>
 8015b7c:	f856 8b04 	ldr.w	r8, [r6], #4
 8015b80:	fa11 f288 	uxtah	r2, r1, r8
 8015b84:	1414      	asrs	r4, r2, #16
 8015b86:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015b8a:	b292      	uxth	r2, r2
 8015b8c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015b90:	f84e 2b04 	str.w	r2, [lr], #4
 8015b94:	1421      	asrs	r1, r4, #16
 8015b96:	e7e0      	b.n	8015b5a <__mdiff+0xca>
 8015b98:	3f01      	subs	r7, #1
 8015b9a:	e7ea      	b.n	8015b72 <__mdiff+0xe2>
 8015b9c:	080178df 	.word	0x080178df
 8015ba0:	08017950 	.word	0x08017950

08015ba4 <__d2b>:
 8015ba4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015ba8:	4689      	mov	r9, r1
 8015baa:	2101      	movs	r1, #1
 8015bac:	ec57 6b10 	vmov	r6, r7, d0
 8015bb0:	4690      	mov	r8, r2
 8015bb2:	f7ff fccf 	bl	8015554 <_Balloc>
 8015bb6:	4604      	mov	r4, r0
 8015bb8:	b930      	cbnz	r0, 8015bc8 <__d2b+0x24>
 8015bba:	4602      	mov	r2, r0
 8015bbc:	4b25      	ldr	r3, [pc, #148]	; (8015c54 <__d2b+0xb0>)
 8015bbe:	4826      	ldr	r0, [pc, #152]	; (8015c58 <__d2b+0xb4>)
 8015bc0:	f240 310a 	movw	r1, #778	; 0x30a
 8015bc4:	f000 fa40 	bl	8016048 <__assert_func>
 8015bc8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015bcc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015bd0:	bb35      	cbnz	r5, 8015c20 <__d2b+0x7c>
 8015bd2:	2e00      	cmp	r6, #0
 8015bd4:	9301      	str	r3, [sp, #4]
 8015bd6:	d028      	beq.n	8015c2a <__d2b+0x86>
 8015bd8:	4668      	mov	r0, sp
 8015bda:	9600      	str	r6, [sp, #0]
 8015bdc:	f7ff fd82 	bl	80156e4 <__lo0bits>
 8015be0:	9900      	ldr	r1, [sp, #0]
 8015be2:	b300      	cbz	r0, 8015c26 <__d2b+0x82>
 8015be4:	9a01      	ldr	r2, [sp, #4]
 8015be6:	f1c0 0320 	rsb	r3, r0, #32
 8015bea:	fa02 f303 	lsl.w	r3, r2, r3
 8015bee:	430b      	orrs	r3, r1
 8015bf0:	40c2      	lsrs	r2, r0
 8015bf2:	6163      	str	r3, [r4, #20]
 8015bf4:	9201      	str	r2, [sp, #4]
 8015bf6:	9b01      	ldr	r3, [sp, #4]
 8015bf8:	61a3      	str	r3, [r4, #24]
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	bf14      	ite	ne
 8015bfe:	2202      	movne	r2, #2
 8015c00:	2201      	moveq	r2, #1
 8015c02:	6122      	str	r2, [r4, #16]
 8015c04:	b1d5      	cbz	r5, 8015c3c <__d2b+0x98>
 8015c06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015c0a:	4405      	add	r5, r0
 8015c0c:	f8c9 5000 	str.w	r5, [r9]
 8015c10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015c14:	f8c8 0000 	str.w	r0, [r8]
 8015c18:	4620      	mov	r0, r4
 8015c1a:	b003      	add	sp, #12
 8015c1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015c24:	e7d5      	b.n	8015bd2 <__d2b+0x2e>
 8015c26:	6161      	str	r1, [r4, #20]
 8015c28:	e7e5      	b.n	8015bf6 <__d2b+0x52>
 8015c2a:	a801      	add	r0, sp, #4
 8015c2c:	f7ff fd5a 	bl	80156e4 <__lo0bits>
 8015c30:	9b01      	ldr	r3, [sp, #4]
 8015c32:	6163      	str	r3, [r4, #20]
 8015c34:	2201      	movs	r2, #1
 8015c36:	6122      	str	r2, [r4, #16]
 8015c38:	3020      	adds	r0, #32
 8015c3a:	e7e3      	b.n	8015c04 <__d2b+0x60>
 8015c3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015c40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c44:	f8c9 0000 	str.w	r0, [r9]
 8015c48:	6918      	ldr	r0, [r3, #16]
 8015c4a:	f7ff fd2b 	bl	80156a4 <__hi0bits>
 8015c4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015c52:	e7df      	b.n	8015c14 <__d2b+0x70>
 8015c54:	080178df 	.word	0x080178df
 8015c58:	08017950 	.word	0x08017950

08015c5c <_calloc_r>:
 8015c5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015c5e:	fba1 2402 	umull	r2, r4, r1, r2
 8015c62:	b94c      	cbnz	r4, 8015c78 <_calloc_r+0x1c>
 8015c64:	4611      	mov	r1, r2
 8015c66:	9201      	str	r2, [sp, #4]
 8015c68:	f7fd fe2e 	bl	80138c8 <_malloc_r>
 8015c6c:	9a01      	ldr	r2, [sp, #4]
 8015c6e:	4605      	mov	r5, r0
 8015c70:	b930      	cbnz	r0, 8015c80 <_calloc_r+0x24>
 8015c72:	4628      	mov	r0, r5
 8015c74:	b003      	add	sp, #12
 8015c76:	bd30      	pop	{r4, r5, pc}
 8015c78:	220c      	movs	r2, #12
 8015c7a:	6002      	str	r2, [r0, #0]
 8015c7c:	2500      	movs	r5, #0
 8015c7e:	e7f8      	b.n	8015c72 <_calloc_r+0x16>
 8015c80:	4621      	mov	r1, r4
 8015c82:	f7fd fdad 	bl	80137e0 <memset>
 8015c86:	e7f4      	b.n	8015c72 <_calloc_r+0x16>

08015c88 <_realloc_r>:
 8015c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c8c:	4680      	mov	r8, r0
 8015c8e:	4614      	mov	r4, r2
 8015c90:	460e      	mov	r6, r1
 8015c92:	b921      	cbnz	r1, 8015c9e <_realloc_r+0x16>
 8015c94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015c98:	4611      	mov	r1, r2
 8015c9a:	f7fd be15 	b.w	80138c8 <_malloc_r>
 8015c9e:	b92a      	cbnz	r2, 8015cac <_realloc_r+0x24>
 8015ca0:	f7fd fda6 	bl	80137f0 <_free_r>
 8015ca4:	4625      	mov	r5, r4
 8015ca6:	4628      	mov	r0, r5
 8015ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015cac:	f000 fa52 	bl	8016154 <_malloc_usable_size_r>
 8015cb0:	4284      	cmp	r4, r0
 8015cb2:	4607      	mov	r7, r0
 8015cb4:	d802      	bhi.n	8015cbc <_realloc_r+0x34>
 8015cb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015cba:	d812      	bhi.n	8015ce2 <_realloc_r+0x5a>
 8015cbc:	4621      	mov	r1, r4
 8015cbe:	4640      	mov	r0, r8
 8015cc0:	f7fd fe02 	bl	80138c8 <_malloc_r>
 8015cc4:	4605      	mov	r5, r0
 8015cc6:	2800      	cmp	r0, #0
 8015cc8:	d0ed      	beq.n	8015ca6 <_realloc_r+0x1e>
 8015cca:	42bc      	cmp	r4, r7
 8015ccc:	4622      	mov	r2, r4
 8015cce:	4631      	mov	r1, r6
 8015cd0:	bf28      	it	cs
 8015cd2:	463a      	movcs	r2, r7
 8015cd4:	f7fd fd5c 	bl	8013790 <memcpy>
 8015cd8:	4631      	mov	r1, r6
 8015cda:	4640      	mov	r0, r8
 8015cdc:	f7fd fd88 	bl	80137f0 <_free_r>
 8015ce0:	e7e1      	b.n	8015ca6 <_realloc_r+0x1e>
 8015ce2:	4635      	mov	r5, r6
 8015ce4:	e7df      	b.n	8015ca6 <_realloc_r+0x1e>

08015ce6 <__ssputs_r>:
 8015ce6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015cea:	688e      	ldr	r6, [r1, #8]
 8015cec:	429e      	cmp	r6, r3
 8015cee:	4682      	mov	sl, r0
 8015cf0:	460c      	mov	r4, r1
 8015cf2:	4690      	mov	r8, r2
 8015cf4:	461f      	mov	r7, r3
 8015cf6:	d838      	bhi.n	8015d6a <__ssputs_r+0x84>
 8015cf8:	898a      	ldrh	r2, [r1, #12]
 8015cfa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015cfe:	d032      	beq.n	8015d66 <__ssputs_r+0x80>
 8015d00:	6825      	ldr	r5, [r4, #0]
 8015d02:	6909      	ldr	r1, [r1, #16]
 8015d04:	eba5 0901 	sub.w	r9, r5, r1
 8015d08:	6965      	ldr	r5, [r4, #20]
 8015d0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015d12:	3301      	adds	r3, #1
 8015d14:	444b      	add	r3, r9
 8015d16:	106d      	asrs	r5, r5, #1
 8015d18:	429d      	cmp	r5, r3
 8015d1a:	bf38      	it	cc
 8015d1c:	461d      	movcc	r5, r3
 8015d1e:	0553      	lsls	r3, r2, #21
 8015d20:	d531      	bpl.n	8015d86 <__ssputs_r+0xa0>
 8015d22:	4629      	mov	r1, r5
 8015d24:	f7fd fdd0 	bl	80138c8 <_malloc_r>
 8015d28:	4606      	mov	r6, r0
 8015d2a:	b950      	cbnz	r0, 8015d42 <__ssputs_r+0x5c>
 8015d2c:	230c      	movs	r3, #12
 8015d2e:	f8ca 3000 	str.w	r3, [sl]
 8015d32:	89a3      	ldrh	r3, [r4, #12]
 8015d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d38:	81a3      	strh	r3, [r4, #12]
 8015d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8015d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d42:	6921      	ldr	r1, [r4, #16]
 8015d44:	464a      	mov	r2, r9
 8015d46:	f7fd fd23 	bl	8013790 <memcpy>
 8015d4a:	89a3      	ldrh	r3, [r4, #12]
 8015d4c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d54:	81a3      	strh	r3, [r4, #12]
 8015d56:	6126      	str	r6, [r4, #16]
 8015d58:	6165      	str	r5, [r4, #20]
 8015d5a:	444e      	add	r6, r9
 8015d5c:	eba5 0509 	sub.w	r5, r5, r9
 8015d60:	6026      	str	r6, [r4, #0]
 8015d62:	60a5      	str	r5, [r4, #8]
 8015d64:	463e      	mov	r6, r7
 8015d66:	42be      	cmp	r6, r7
 8015d68:	d900      	bls.n	8015d6c <__ssputs_r+0x86>
 8015d6a:	463e      	mov	r6, r7
 8015d6c:	6820      	ldr	r0, [r4, #0]
 8015d6e:	4632      	mov	r2, r6
 8015d70:	4641      	mov	r1, r8
 8015d72:	f7fd fd1b 	bl	80137ac <memmove>
 8015d76:	68a3      	ldr	r3, [r4, #8]
 8015d78:	1b9b      	subs	r3, r3, r6
 8015d7a:	60a3      	str	r3, [r4, #8]
 8015d7c:	6823      	ldr	r3, [r4, #0]
 8015d7e:	4433      	add	r3, r6
 8015d80:	6023      	str	r3, [r4, #0]
 8015d82:	2000      	movs	r0, #0
 8015d84:	e7db      	b.n	8015d3e <__ssputs_r+0x58>
 8015d86:	462a      	mov	r2, r5
 8015d88:	f7ff ff7e 	bl	8015c88 <_realloc_r>
 8015d8c:	4606      	mov	r6, r0
 8015d8e:	2800      	cmp	r0, #0
 8015d90:	d1e1      	bne.n	8015d56 <__ssputs_r+0x70>
 8015d92:	6921      	ldr	r1, [r4, #16]
 8015d94:	4650      	mov	r0, sl
 8015d96:	f7fd fd2b 	bl	80137f0 <_free_r>
 8015d9a:	e7c7      	b.n	8015d2c <__ssputs_r+0x46>

08015d9c <_svfiprintf_r>:
 8015d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015da0:	4698      	mov	r8, r3
 8015da2:	898b      	ldrh	r3, [r1, #12]
 8015da4:	061b      	lsls	r3, r3, #24
 8015da6:	b09d      	sub	sp, #116	; 0x74
 8015da8:	4607      	mov	r7, r0
 8015daa:	460d      	mov	r5, r1
 8015dac:	4614      	mov	r4, r2
 8015dae:	d50e      	bpl.n	8015dce <_svfiprintf_r+0x32>
 8015db0:	690b      	ldr	r3, [r1, #16]
 8015db2:	b963      	cbnz	r3, 8015dce <_svfiprintf_r+0x32>
 8015db4:	2140      	movs	r1, #64	; 0x40
 8015db6:	f7fd fd87 	bl	80138c8 <_malloc_r>
 8015dba:	6028      	str	r0, [r5, #0]
 8015dbc:	6128      	str	r0, [r5, #16]
 8015dbe:	b920      	cbnz	r0, 8015dca <_svfiprintf_r+0x2e>
 8015dc0:	230c      	movs	r3, #12
 8015dc2:	603b      	str	r3, [r7, #0]
 8015dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8015dc8:	e0d1      	b.n	8015f6e <_svfiprintf_r+0x1d2>
 8015dca:	2340      	movs	r3, #64	; 0x40
 8015dcc:	616b      	str	r3, [r5, #20]
 8015dce:	2300      	movs	r3, #0
 8015dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8015dd2:	2320      	movs	r3, #32
 8015dd4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015dd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8015ddc:	2330      	movs	r3, #48	; 0x30
 8015dde:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015f88 <_svfiprintf_r+0x1ec>
 8015de2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015de6:	f04f 0901 	mov.w	r9, #1
 8015dea:	4623      	mov	r3, r4
 8015dec:	469a      	mov	sl, r3
 8015dee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015df2:	b10a      	cbz	r2, 8015df8 <_svfiprintf_r+0x5c>
 8015df4:	2a25      	cmp	r2, #37	; 0x25
 8015df6:	d1f9      	bne.n	8015dec <_svfiprintf_r+0x50>
 8015df8:	ebba 0b04 	subs.w	fp, sl, r4
 8015dfc:	d00b      	beq.n	8015e16 <_svfiprintf_r+0x7a>
 8015dfe:	465b      	mov	r3, fp
 8015e00:	4622      	mov	r2, r4
 8015e02:	4629      	mov	r1, r5
 8015e04:	4638      	mov	r0, r7
 8015e06:	f7ff ff6e 	bl	8015ce6 <__ssputs_r>
 8015e0a:	3001      	adds	r0, #1
 8015e0c:	f000 80aa 	beq.w	8015f64 <_svfiprintf_r+0x1c8>
 8015e10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015e12:	445a      	add	r2, fp
 8015e14:	9209      	str	r2, [sp, #36]	; 0x24
 8015e16:	f89a 3000 	ldrb.w	r3, [sl]
 8015e1a:	2b00      	cmp	r3, #0
 8015e1c:	f000 80a2 	beq.w	8015f64 <_svfiprintf_r+0x1c8>
 8015e20:	2300      	movs	r3, #0
 8015e22:	f04f 32ff 	mov.w	r2, #4294967295
 8015e26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e2a:	f10a 0a01 	add.w	sl, sl, #1
 8015e2e:	9304      	str	r3, [sp, #16]
 8015e30:	9307      	str	r3, [sp, #28]
 8015e32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015e36:	931a      	str	r3, [sp, #104]	; 0x68
 8015e38:	4654      	mov	r4, sl
 8015e3a:	2205      	movs	r2, #5
 8015e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e40:	4851      	ldr	r0, [pc, #324]	; (8015f88 <_svfiprintf_r+0x1ec>)
 8015e42:	f7ea fa05 	bl	8000250 <memchr>
 8015e46:	9a04      	ldr	r2, [sp, #16]
 8015e48:	b9d8      	cbnz	r0, 8015e82 <_svfiprintf_r+0xe6>
 8015e4a:	06d0      	lsls	r0, r2, #27
 8015e4c:	bf44      	itt	mi
 8015e4e:	2320      	movmi	r3, #32
 8015e50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e54:	0711      	lsls	r1, r2, #28
 8015e56:	bf44      	itt	mi
 8015e58:	232b      	movmi	r3, #43	; 0x2b
 8015e5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8015e62:	2b2a      	cmp	r3, #42	; 0x2a
 8015e64:	d015      	beq.n	8015e92 <_svfiprintf_r+0xf6>
 8015e66:	9a07      	ldr	r2, [sp, #28]
 8015e68:	4654      	mov	r4, sl
 8015e6a:	2000      	movs	r0, #0
 8015e6c:	f04f 0c0a 	mov.w	ip, #10
 8015e70:	4621      	mov	r1, r4
 8015e72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e76:	3b30      	subs	r3, #48	; 0x30
 8015e78:	2b09      	cmp	r3, #9
 8015e7a:	d94e      	bls.n	8015f1a <_svfiprintf_r+0x17e>
 8015e7c:	b1b0      	cbz	r0, 8015eac <_svfiprintf_r+0x110>
 8015e7e:	9207      	str	r2, [sp, #28]
 8015e80:	e014      	b.n	8015eac <_svfiprintf_r+0x110>
 8015e82:	eba0 0308 	sub.w	r3, r0, r8
 8015e86:	fa09 f303 	lsl.w	r3, r9, r3
 8015e8a:	4313      	orrs	r3, r2
 8015e8c:	9304      	str	r3, [sp, #16]
 8015e8e:	46a2      	mov	sl, r4
 8015e90:	e7d2      	b.n	8015e38 <_svfiprintf_r+0x9c>
 8015e92:	9b03      	ldr	r3, [sp, #12]
 8015e94:	1d19      	adds	r1, r3, #4
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	9103      	str	r1, [sp, #12]
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	bfbb      	ittet	lt
 8015e9e:	425b      	neglt	r3, r3
 8015ea0:	f042 0202 	orrlt.w	r2, r2, #2
 8015ea4:	9307      	strge	r3, [sp, #28]
 8015ea6:	9307      	strlt	r3, [sp, #28]
 8015ea8:	bfb8      	it	lt
 8015eaa:	9204      	strlt	r2, [sp, #16]
 8015eac:	7823      	ldrb	r3, [r4, #0]
 8015eae:	2b2e      	cmp	r3, #46	; 0x2e
 8015eb0:	d10c      	bne.n	8015ecc <_svfiprintf_r+0x130>
 8015eb2:	7863      	ldrb	r3, [r4, #1]
 8015eb4:	2b2a      	cmp	r3, #42	; 0x2a
 8015eb6:	d135      	bne.n	8015f24 <_svfiprintf_r+0x188>
 8015eb8:	9b03      	ldr	r3, [sp, #12]
 8015eba:	1d1a      	adds	r2, r3, #4
 8015ebc:	681b      	ldr	r3, [r3, #0]
 8015ebe:	9203      	str	r2, [sp, #12]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	bfb8      	it	lt
 8015ec4:	f04f 33ff 	movlt.w	r3, #4294967295
 8015ec8:	3402      	adds	r4, #2
 8015eca:	9305      	str	r3, [sp, #20]
 8015ecc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015f98 <_svfiprintf_r+0x1fc>
 8015ed0:	7821      	ldrb	r1, [r4, #0]
 8015ed2:	2203      	movs	r2, #3
 8015ed4:	4650      	mov	r0, sl
 8015ed6:	f7ea f9bb 	bl	8000250 <memchr>
 8015eda:	b140      	cbz	r0, 8015eee <_svfiprintf_r+0x152>
 8015edc:	2340      	movs	r3, #64	; 0x40
 8015ede:	eba0 000a 	sub.w	r0, r0, sl
 8015ee2:	fa03 f000 	lsl.w	r0, r3, r0
 8015ee6:	9b04      	ldr	r3, [sp, #16]
 8015ee8:	4303      	orrs	r3, r0
 8015eea:	3401      	adds	r4, #1
 8015eec:	9304      	str	r3, [sp, #16]
 8015eee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ef2:	4826      	ldr	r0, [pc, #152]	; (8015f8c <_svfiprintf_r+0x1f0>)
 8015ef4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015ef8:	2206      	movs	r2, #6
 8015efa:	f7ea f9a9 	bl	8000250 <memchr>
 8015efe:	2800      	cmp	r0, #0
 8015f00:	d038      	beq.n	8015f74 <_svfiprintf_r+0x1d8>
 8015f02:	4b23      	ldr	r3, [pc, #140]	; (8015f90 <_svfiprintf_r+0x1f4>)
 8015f04:	bb1b      	cbnz	r3, 8015f4e <_svfiprintf_r+0x1b2>
 8015f06:	9b03      	ldr	r3, [sp, #12]
 8015f08:	3307      	adds	r3, #7
 8015f0a:	f023 0307 	bic.w	r3, r3, #7
 8015f0e:	3308      	adds	r3, #8
 8015f10:	9303      	str	r3, [sp, #12]
 8015f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f14:	4433      	add	r3, r6
 8015f16:	9309      	str	r3, [sp, #36]	; 0x24
 8015f18:	e767      	b.n	8015dea <_svfiprintf_r+0x4e>
 8015f1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f1e:	460c      	mov	r4, r1
 8015f20:	2001      	movs	r0, #1
 8015f22:	e7a5      	b.n	8015e70 <_svfiprintf_r+0xd4>
 8015f24:	2300      	movs	r3, #0
 8015f26:	3401      	adds	r4, #1
 8015f28:	9305      	str	r3, [sp, #20]
 8015f2a:	4619      	mov	r1, r3
 8015f2c:	f04f 0c0a 	mov.w	ip, #10
 8015f30:	4620      	mov	r0, r4
 8015f32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f36:	3a30      	subs	r2, #48	; 0x30
 8015f38:	2a09      	cmp	r2, #9
 8015f3a:	d903      	bls.n	8015f44 <_svfiprintf_r+0x1a8>
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d0c5      	beq.n	8015ecc <_svfiprintf_r+0x130>
 8015f40:	9105      	str	r1, [sp, #20]
 8015f42:	e7c3      	b.n	8015ecc <_svfiprintf_r+0x130>
 8015f44:	fb0c 2101 	mla	r1, ip, r1, r2
 8015f48:	4604      	mov	r4, r0
 8015f4a:	2301      	movs	r3, #1
 8015f4c:	e7f0      	b.n	8015f30 <_svfiprintf_r+0x194>
 8015f4e:	ab03      	add	r3, sp, #12
 8015f50:	9300      	str	r3, [sp, #0]
 8015f52:	462a      	mov	r2, r5
 8015f54:	4b0f      	ldr	r3, [pc, #60]	; (8015f94 <_svfiprintf_r+0x1f8>)
 8015f56:	a904      	add	r1, sp, #16
 8015f58:	4638      	mov	r0, r7
 8015f5a:	f7fd fdb9 	bl	8013ad0 <_printf_float>
 8015f5e:	1c42      	adds	r2, r0, #1
 8015f60:	4606      	mov	r6, r0
 8015f62:	d1d6      	bne.n	8015f12 <_svfiprintf_r+0x176>
 8015f64:	89ab      	ldrh	r3, [r5, #12]
 8015f66:	065b      	lsls	r3, r3, #25
 8015f68:	f53f af2c 	bmi.w	8015dc4 <_svfiprintf_r+0x28>
 8015f6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f6e:	b01d      	add	sp, #116	; 0x74
 8015f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f74:	ab03      	add	r3, sp, #12
 8015f76:	9300      	str	r3, [sp, #0]
 8015f78:	462a      	mov	r2, r5
 8015f7a:	4b06      	ldr	r3, [pc, #24]	; (8015f94 <_svfiprintf_r+0x1f8>)
 8015f7c:	a904      	add	r1, sp, #16
 8015f7e:	4638      	mov	r0, r7
 8015f80:	f7fe f832 	bl	8013fe8 <_printf_i>
 8015f84:	e7eb      	b.n	8015f5e <_svfiprintf_r+0x1c2>
 8015f86:	bf00      	nop
 8015f88:	08017aac 	.word	0x08017aac
 8015f8c:	08017ab6 	.word	0x08017ab6
 8015f90:	08013ad1 	.word	0x08013ad1
 8015f94:	08015ce7 	.word	0x08015ce7
 8015f98:	08017ab2 	.word	0x08017ab2

08015f9c <__sread>:
 8015f9c:	b510      	push	{r4, lr}
 8015f9e:	460c      	mov	r4, r1
 8015fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015fa4:	f000 fa38 	bl	8016418 <_read_r>
 8015fa8:	2800      	cmp	r0, #0
 8015faa:	bfab      	itete	ge
 8015fac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015fae:	89a3      	ldrhlt	r3, [r4, #12]
 8015fb0:	181b      	addge	r3, r3, r0
 8015fb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015fb6:	bfac      	ite	ge
 8015fb8:	6563      	strge	r3, [r4, #84]	; 0x54
 8015fba:	81a3      	strhlt	r3, [r4, #12]
 8015fbc:	bd10      	pop	{r4, pc}

08015fbe <__swrite>:
 8015fbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fc2:	461f      	mov	r7, r3
 8015fc4:	898b      	ldrh	r3, [r1, #12]
 8015fc6:	05db      	lsls	r3, r3, #23
 8015fc8:	4605      	mov	r5, r0
 8015fca:	460c      	mov	r4, r1
 8015fcc:	4616      	mov	r6, r2
 8015fce:	d505      	bpl.n	8015fdc <__swrite+0x1e>
 8015fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015fd4:	2302      	movs	r3, #2
 8015fd6:	2200      	movs	r2, #0
 8015fd8:	f000 f898 	bl	801610c <_lseek_r>
 8015fdc:	89a3      	ldrh	r3, [r4, #12]
 8015fde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015fe2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015fe6:	81a3      	strh	r3, [r4, #12]
 8015fe8:	4632      	mov	r2, r6
 8015fea:	463b      	mov	r3, r7
 8015fec:	4628      	mov	r0, r5
 8015fee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015ff2:	f000 b817 	b.w	8016024 <_write_r>

08015ff6 <__sseek>:
 8015ff6:	b510      	push	{r4, lr}
 8015ff8:	460c      	mov	r4, r1
 8015ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ffe:	f000 f885 	bl	801610c <_lseek_r>
 8016002:	1c43      	adds	r3, r0, #1
 8016004:	89a3      	ldrh	r3, [r4, #12]
 8016006:	bf15      	itete	ne
 8016008:	6560      	strne	r0, [r4, #84]	; 0x54
 801600a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801600e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016012:	81a3      	strheq	r3, [r4, #12]
 8016014:	bf18      	it	ne
 8016016:	81a3      	strhne	r3, [r4, #12]
 8016018:	bd10      	pop	{r4, pc}

0801601a <__sclose>:
 801601a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801601e:	f000 b831 	b.w	8016084 <_close_r>
	...

08016024 <_write_r>:
 8016024:	b538      	push	{r3, r4, r5, lr}
 8016026:	4d07      	ldr	r5, [pc, #28]	; (8016044 <_write_r+0x20>)
 8016028:	4604      	mov	r4, r0
 801602a:	4608      	mov	r0, r1
 801602c:	4611      	mov	r1, r2
 801602e:	2200      	movs	r2, #0
 8016030:	602a      	str	r2, [r5, #0]
 8016032:	461a      	mov	r2, r3
 8016034:	f000 fa92 	bl	801655c <_write>
 8016038:	1c43      	adds	r3, r0, #1
 801603a:	d102      	bne.n	8016042 <_write_r+0x1e>
 801603c:	682b      	ldr	r3, [r5, #0]
 801603e:	b103      	cbz	r3, 8016042 <_write_r+0x1e>
 8016040:	6023      	str	r3, [r4, #0]
 8016042:	bd38      	pop	{r3, r4, r5, pc}
 8016044:	200015dc 	.word	0x200015dc

08016048 <__assert_func>:
 8016048:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801604a:	4614      	mov	r4, r2
 801604c:	461a      	mov	r2, r3
 801604e:	4b09      	ldr	r3, [pc, #36]	; (8016074 <__assert_func+0x2c>)
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	4605      	mov	r5, r0
 8016054:	68d8      	ldr	r0, [r3, #12]
 8016056:	b14c      	cbz	r4, 801606c <__assert_func+0x24>
 8016058:	4b07      	ldr	r3, [pc, #28]	; (8016078 <__assert_func+0x30>)
 801605a:	9100      	str	r1, [sp, #0]
 801605c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016060:	4906      	ldr	r1, [pc, #24]	; (801607c <__assert_func+0x34>)
 8016062:	462b      	mov	r3, r5
 8016064:	f000 f81e 	bl	80160a4 <fiprintf>
 8016068:	f000 f9f5 	bl	8016456 <abort>
 801606c:	4b04      	ldr	r3, [pc, #16]	; (8016080 <__assert_func+0x38>)
 801606e:	461c      	mov	r4, r3
 8016070:	e7f3      	b.n	801605a <__assert_func+0x12>
 8016072:	bf00      	nop
 8016074:	20000e8c 	.word	0x20000e8c
 8016078:	08017abd 	.word	0x08017abd
 801607c:	08017aca 	.word	0x08017aca
 8016080:	08017af8 	.word	0x08017af8

08016084 <_close_r>:
 8016084:	b538      	push	{r3, r4, r5, lr}
 8016086:	4d06      	ldr	r5, [pc, #24]	; (80160a0 <_close_r+0x1c>)
 8016088:	2300      	movs	r3, #0
 801608a:	4604      	mov	r4, r0
 801608c:	4608      	mov	r0, r1
 801608e:	602b      	str	r3, [r5, #0]
 8016090:	f000 fa2c 	bl	80164ec <_close>
 8016094:	1c43      	adds	r3, r0, #1
 8016096:	d102      	bne.n	801609e <_close_r+0x1a>
 8016098:	682b      	ldr	r3, [r5, #0]
 801609a:	b103      	cbz	r3, 801609e <_close_r+0x1a>
 801609c:	6023      	str	r3, [r4, #0]
 801609e:	bd38      	pop	{r3, r4, r5, pc}
 80160a0:	200015dc 	.word	0x200015dc

080160a4 <fiprintf>:
 80160a4:	b40e      	push	{r1, r2, r3}
 80160a6:	b503      	push	{r0, r1, lr}
 80160a8:	4601      	mov	r1, r0
 80160aa:	ab03      	add	r3, sp, #12
 80160ac:	4805      	ldr	r0, [pc, #20]	; (80160c4 <fiprintf+0x20>)
 80160ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80160b2:	6800      	ldr	r0, [r0, #0]
 80160b4:	9301      	str	r3, [sp, #4]
 80160b6:	f000 f87f 	bl	80161b8 <_vfiprintf_r>
 80160ba:	b002      	add	sp, #8
 80160bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80160c0:	b003      	add	sp, #12
 80160c2:	4770      	bx	lr
 80160c4:	20000e8c 	.word	0x20000e8c

080160c8 <_fstat_r>:
 80160c8:	b538      	push	{r3, r4, r5, lr}
 80160ca:	4d07      	ldr	r5, [pc, #28]	; (80160e8 <_fstat_r+0x20>)
 80160cc:	2300      	movs	r3, #0
 80160ce:	4604      	mov	r4, r0
 80160d0:	4608      	mov	r0, r1
 80160d2:	4611      	mov	r1, r2
 80160d4:	602b      	str	r3, [r5, #0]
 80160d6:	f000 fa11 	bl	80164fc <_fstat>
 80160da:	1c43      	adds	r3, r0, #1
 80160dc:	d102      	bne.n	80160e4 <_fstat_r+0x1c>
 80160de:	682b      	ldr	r3, [r5, #0]
 80160e0:	b103      	cbz	r3, 80160e4 <_fstat_r+0x1c>
 80160e2:	6023      	str	r3, [r4, #0]
 80160e4:	bd38      	pop	{r3, r4, r5, pc}
 80160e6:	bf00      	nop
 80160e8:	200015dc 	.word	0x200015dc

080160ec <_isatty_r>:
 80160ec:	b538      	push	{r3, r4, r5, lr}
 80160ee:	4d06      	ldr	r5, [pc, #24]	; (8016108 <_isatty_r+0x1c>)
 80160f0:	2300      	movs	r3, #0
 80160f2:	4604      	mov	r4, r0
 80160f4:	4608      	mov	r0, r1
 80160f6:	602b      	str	r3, [r5, #0]
 80160f8:	f000 fa10 	bl	801651c <_isatty>
 80160fc:	1c43      	adds	r3, r0, #1
 80160fe:	d102      	bne.n	8016106 <_isatty_r+0x1a>
 8016100:	682b      	ldr	r3, [r5, #0]
 8016102:	b103      	cbz	r3, 8016106 <_isatty_r+0x1a>
 8016104:	6023      	str	r3, [r4, #0]
 8016106:	bd38      	pop	{r3, r4, r5, pc}
 8016108:	200015dc 	.word	0x200015dc

0801610c <_lseek_r>:
 801610c:	b538      	push	{r3, r4, r5, lr}
 801610e:	4d07      	ldr	r5, [pc, #28]	; (801612c <_lseek_r+0x20>)
 8016110:	4604      	mov	r4, r0
 8016112:	4608      	mov	r0, r1
 8016114:	4611      	mov	r1, r2
 8016116:	2200      	movs	r2, #0
 8016118:	602a      	str	r2, [r5, #0]
 801611a:	461a      	mov	r2, r3
 801611c:	f000 fa0e 	bl	801653c <_lseek>
 8016120:	1c43      	adds	r3, r0, #1
 8016122:	d102      	bne.n	801612a <_lseek_r+0x1e>
 8016124:	682b      	ldr	r3, [r5, #0]
 8016126:	b103      	cbz	r3, 801612a <_lseek_r+0x1e>
 8016128:	6023      	str	r3, [r4, #0]
 801612a:	bd38      	pop	{r3, r4, r5, pc}
 801612c:	200015dc 	.word	0x200015dc

08016130 <__ascii_mbtowc>:
 8016130:	b082      	sub	sp, #8
 8016132:	b901      	cbnz	r1, 8016136 <__ascii_mbtowc+0x6>
 8016134:	a901      	add	r1, sp, #4
 8016136:	b142      	cbz	r2, 801614a <__ascii_mbtowc+0x1a>
 8016138:	b14b      	cbz	r3, 801614e <__ascii_mbtowc+0x1e>
 801613a:	7813      	ldrb	r3, [r2, #0]
 801613c:	600b      	str	r3, [r1, #0]
 801613e:	7812      	ldrb	r2, [r2, #0]
 8016140:	1e10      	subs	r0, r2, #0
 8016142:	bf18      	it	ne
 8016144:	2001      	movne	r0, #1
 8016146:	b002      	add	sp, #8
 8016148:	4770      	bx	lr
 801614a:	4610      	mov	r0, r2
 801614c:	e7fb      	b.n	8016146 <__ascii_mbtowc+0x16>
 801614e:	f06f 0001 	mvn.w	r0, #1
 8016152:	e7f8      	b.n	8016146 <__ascii_mbtowc+0x16>

08016154 <_malloc_usable_size_r>:
 8016154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016158:	1f18      	subs	r0, r3, #4
 801615a:	2b00      	cmp	r3, #0
 801615c:	bfbc      	itt	lt
 801615e:	580b      	ldrlt	r3, [r1, r0]
 8016160:	18c0      	addlt	r0, r0, r3
 8016162:	4770      	bx	lr

08016164 <__sfputc_r>:
 8016164:	6893      	ldr	r3, [r2, #8]
 8016166:	3b01      	subs	r3, #1
 8016168:	2b00      	cmp	r3, #0
 801616a:	b410      	push	{r4}
 801616c:	6093      	str	r3, [r2, #8]
 801616e:	da08      	bge.n	8016182 <__sfputc_r+0x1e>
 8016170:	6994      	ldr	r4, [r2, #24]
 8016172:	42a3      	cmp	r3, r4
 8016174:	db01      	blt.n	801617a <__sfputc_r+0x16>
 8016176:	290a      	cmp	r1, #10
 8016178:	d103      	bne.n	8016182 <__sfputc_r+0x1e>
 801617a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801617e:	f7fe b8ff 	b.w	8014380 <__swbuf_r>
 8016182:	6813      	ldr	r3, [r2, #0]
 8016184:	1c58      	adds	r0, r3, #1
 8016186:	6010      	str	r0, [r2, #0]
 8016188:	7019      	strb	r1, [r3, #0]
 801618a:	4608      	mov	r0, r1
 801618c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016190:	4770      	bx	lr

08016192 <__sfputs_r>:
 8016192:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016194:	4606      	mov	r6, r0
 8016196:	460f      	mov	r7, r1
 8016198:	4614      	mov	r4, r2
 801619a:	18d5      	adds	r5, r2, r3
 801619c:	42ac      	cmp	r4, r5
 801619e:	d101      	bne.n	80161a4 <__sfputs_r+0x12>
 80161a0:	2000      	movs	r0, #0
 80161a2:	e007      	b.n	80161b4 <__sfputs_r+0x22>
 80161a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80161a8:	463a      	mov	r2, r7
 80161aa:	4630      	mov	r0, r6
 80161ac:	f7ff ffda 	bl	8016164 <__sfputc_r>
 80161b0:	1c43      	adds	r3, r0, #1
 80161b2:	d1f3      	bne.n	801619c <__sfputs_r+0xa>
 80161b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080161b8 <_vfiprintf_r>:
 80161b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161bc:	460d      	mov	r5, r1
 80161be:	b09d      	sub	sp, #116	; 0x74
 80161c0:	4614      	mov	r4, r2
 80161c2:	4698      	mov	r8, r3
 80161c4:	4606      	mov	r6, r0
 80161c6:	b118      	cbz	r0, 80161d0 <_vfiprintf_r+0x18>
 80161c8:	6983      	ldr	r3, [r0, #24]
 80161ca:	b90b      	cbnz	r3, 80161d0 <_vfiprintf_r+0x18>
 80161cc:	f7ff f8ac 	bl	8015328 <__sinit>
 80161d0:	4b89      	ldr	r3, [pc, #548]	; (80163f8 <_vfiprintf_r+0x240>)
 80161d2:	429d      	cmp	r5, r3
 80161d4:	d11b      	bne.n	801620e <_vfiprintf_r+0x56>
 80161d6:	6875      	ldr	r5, [r6, #4]
 80161d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80161da:	07d9      	lsls	r1, r3, #31
 80161dc:	d405      	bmi.n	80161ea <_vfiprintf_r+0x32>
 80161de:	89ab      	ldrh	r3, [r5, #12]
 80161e0:	059a      	lsls	r2, r3, #22
 80161e2:	d402      	bmi.n	80161ea <_vfiprintf_r+0x32>
 80161e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80161e6:	f7ff f942 	bl	801546e <__retarget_lock_acquire_recursive>
 80161ea:	89ab      	ldrh	r3, [r5, #12]
 80161ec:	071b      	lsls	r3, r3, #28
 80161ee:	d501      	bpl.n	80161f4 <_vfiprintf_r+0x3c>
 80161f0:	692b      	ldr	r3, [r5, #16]
 80161f2:	b9eb      	cbnz	r3, 8016230 <_vfiprintf_r+0x78>
 80161f4:	4629      	mov	r1, r5
 80161f6:	4630      	mov	r0, r6
 80161f8:	f7fe f914 	bl	8014424 <__swsetup_r>
 80161fc:	b1c0      	cbz	r0, 8016230 <_vfiprintf_r+0x78>
 80161fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016200:	07dc      	lsls	r4, r3, #31
 8016202:	d50e      	bpl.n	8016222 <_vfiprintf_r+0x6a>
 8016204:	f04f 30ff 	mov.w	r0, #4294967295
 8016208:	b01d      	add	sp, #116	; 0x74
 801620a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801620e:	4b7b      	ldr	r3, [pc, #492]	; (80163fc <_vfiprintf_r+0x244>)
 8016210:	429d      	cmp	r5, r3
 8016212:	d101      	bne.n	8016218 <_vfiprintf_r+0x60>
 8016214:	68b5      	ldr	r5, [r6, #8]
 8016216:	e7df      	b.n	80161d8 <_vfiprintf_r+0x20>
 8016218:	4b79      	ldr	r3, [pc, #484]	; (8016400 <_vfiprintf_r+0x248>)
 801621a:	429d      	cmp	r5, r3
 801621c:	bf08      	it	eq
 801621e:	68f5      	ldreq	r5, [r6, #12]
 8016220:	e7da      	b.n	80161d8 <_vfiprintf_r+0x20>
 8016222:	89ab      	ldrh	r3, [r5, #12]
 8016224:	0598      	lsls	r0, r3, #22
 8016226:	d4ed      	bmi.n	8016204 <_vfiprintf_r+0x4c>
 8016228:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801622a:	f7ff f921 	bl	8015470 <__retarget_lock_release_recursive>
 801622e:	e7e9      	b.n	8016204 <_vfiprintf_r+0x4c>
 8016230:	2300      	movs	r3, #0
 8016232:	9309      	str	r3, [sp, #36]	; 0x24
 8016234:	2320      	movs	r3, #32
 8016236:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801623a:	f8cd 800c 	str.w	r8, [sp, #12]
 801623e:	2330      	movs	r3, #48	; 0x30
 8016240:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8016404 <_vfiprintf_r+0x24c>
 8016244:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016248:	f04f 0901 	mov.w	r9, #1
 801624c:	4623      	mov	r3, r4
 801624e:	469a      	mov	sl, r3
 8016250:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016254:	b10a      	cbz	r2, 801625a <_vfiprintf_r+0xa2>
 8016256:	2a25      	cmp	r2, #37	; 0x25
 8016258:	d1f9      	bne.n	801624e <_vfiprintf_r+0x96>
 801625a:	ebba 0b04 	subs.w	fp, sl, r4
 801625e:	d00b      	beq.n	8016278 <_vfiprintf_r+0xc0>
 8016260:	465b      	mov	r3, fp
 8016262:	4622      	mov	r2, r4
 8016264:	4629      	mov	r1, r5
 8016266:	4630      	mov	r0, r6
 8016268:	f7ff ff93 	bl	8016192 <__sfputs_r>
 801626c:	3001      	adds	r0, #1
 801626e:	f000 80aa 	beq.w	80163c6 <_vfiprintf_r+0x20e>
 8016272:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016274:	445a      	add	r2, fp
 8016276:	9209      	str	r2, [sp, #36]	; 0x24
 8016278:	f89a 3000 	ldrb.w	r3, [sl]
 801627c:	2b00      	cmp	r3, #0
 801627e:	f000 80a2 	beq.w	80163c6 <_vfiprintf_r+0x20e>
 8016282:	2300      	movs	r3, #0
 8016284:	f04f 32ff 	mov.w	r2, #4294967295
 8016288:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801628c:	f10a 0a01 	add.w	sl, sl, #1
 8016290:	9304      	str	r3, [sp, #16]
 8016292:	9307      	str	r3, [sp, #28]
 8016294:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016298:	931a      	str	r3, [sp, #104]	; 0x68
 801629a:	4654      	mov	r4, sl
 801629c:	2205      	movs	r2, #5
 801629e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80162a2:	4858      	ldr	r0, [pc, #352]	; (8016404 <_vfiprintf_r+0x24c>)
 80162a4:	f7e9 ffd4 	bl	8000250 <memchr>
 80162a8:	9a04      	ldr	r2, [sp, #16]
 80162aa:	b9d8      	cbnz	r0, 80162e4 <_vfiprintf_r+0x12c>
 80162ac:	06d1      	lsls	r1, r2, #27
 80162ae:	bf44      	itt	mi
 80162b0:	2320      	movmi	r3, #32
 80162b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80162b6:	0713      	lsls	r3, r2, #28
 80162b8:	bf44      	itt	mi
 80162ba:	232b      	movmi	r3, #43	; 0x2b
 80162bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80162c0:	f89a 3000 	ldrb.w	r3, [sl]
 80162c4:	2b2a      	cmp	r3, #42	; 0x2a
 80162c6:	d015      	beq.n	80162f4 <_vfiprintf_r+0x13c>
 80162c8:	9a07      	ldr	r2, [sp, #28]
 80162ca:	4654      	mov	r4, sl
 80162cc:	2000      	movs	r0, #0
 80162ce:	f04f 0c0a 	mov.w	ip, #10
 80162d2:	4621      	mov	r1, r4
 80162d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80162d8:	3b30      	subs	r3, #48	; 0x30
 80162da:	2b09      	cmp	r3, #9
 80162dc:	d94e      	bls.n	801637c <_vfiprintf_r+0x1c4>
 80162de:	b1b0      	cbz	r0, 801630e <_vfiprintf_r+0x156>
 80162e0:	9207      	str	r2, [sp, #28]
 80162e2:	e014      	b.n	801630e <_vfiprintf_r+0x156>
 80162e4:	eba0 0308 	sub.w	r3, r0, r8
 80162e8:	fa09 f303 	lsl.w	r3, r9, r3
 80162ec:	4313      	orrs	r3, r2
 80162ee:	9304      	str	r3, [sp, #16]
 80162f0:	46a2      	mov	sl, r4
 80162f2:	e7d2      	b.n	801629a <_vfiprintf_r+0xe2>
 80162f4:	9b03      	ldr	r3, [sp, #12]
 80162f6:	1d19      	adds	r1, r3, #4
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	9103      	str	r1, [sp, #12]
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	bfbb      	ittet	lt
 8016300:	425b      	neglt	r3, r3
 8016302:	f042 0202 	orrlt.w	r2, r2, #2
 8016306:	9307      	strge	r3, [sp, #28]
 8016308:	9307      	strlt	r3, [sp, #28]
 801630a:	bfb8      	it	lt
 801630c:	9204      	strlt	r2, [sp, #16]
 801630e:	7823      	ldrb	r3, [r4, #0]
 8016310:	2b2e      	cmp	r3, #46	; 0x2e
 8016312:	d10c      	bne.n	801632e <_vfiprintf_r+0x176>
 8016314:	7863      	ldrb	r3, [r4, #1]
 8016316:	2b2a      	cmp	r3, #42	; 0x2a
 8016318:	d135      	bne.n	8016386 <_vfiprintf_r+0x1ce>
 801631a:	9b03      	ldr	r3, [sp, #12]
 801631c:	1d1a      	adds	r2, r3, #4
 801631e:	681b      	ldr	r3, [r3, #0]
 8016320:	9203      	str	r2, [sp, #12]
 8016322:	2b00      	cmp	r3, #0
 8016324:	bfb8      	it	lt
 8016326:	f04f 33ff 	movlt.w	r3, #4294967295
 801632a:	3402      	adds	r4, #2
 801632c:	9305      	str	r3, [sp, #20]
 801632e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8016414 <_vfiprintf_r+0x25c>
 8016332:	7821      	ldrb	r1, [r4, #0]
 8016334:	2203      	movs	r2, #3
 8016336:	4650      	mov	r0, sl
 8016338:	f7e9 ff8a 	bl	8000250 <memchr>
 801633c:	b140      	cbz	r0, 8016350 <_vfiprintf_r+0x198>
 801633e:	2340      	movs	r3, #64	; 0x40
 8016340:	eba0 000a 	sub.w	r0, r0, sl
 8016344:	fa03 f000 	lsl.w	r0, r3, r0
 8016348:	9b04      	ldr	r3, [sp, #16]
 801634a:	4303      	orrs	r3, r0
 801634c:	3401      	adds	r4, #1
 801634e:	9304      	str	r3, [sp, #16]
 8016350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016354:	482c      	ldr	r0, [pc, #176]	; (8016408 <_vfiprintf_r+0x250>)
 8016356:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801635a:	2206      	movs	r2, #6
 801635c:	f7e9 ff78 	bl	8000250 <memchr>
 8016360:	2800      	cmp	r0, #0
 8016362:	d03f      	beq.n	80163e4 <_vfiprintf_r+0x22c>
 8016364:	4b29      	ldr	r3, [pc, #164]	; (801640c <_vfiprintf_r+0x254>)
 8016366:	bb1b      	cbnz	r3, 80163b0 <_vfiprintf_r+0x1f8>
 8016368:	9b03      	ldr	r3, [sp, #12]
 801636a:	3307      	adds	r3, #7
 801636c:	f023 0307 	bic.w	r3, r3, #7
 8016370:	3308      	adds	r3, #8
 8016372:	9303      	str	r3, [sp, #12]
 8016374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016376:	443b      	add	r3, r7
 8016378:	9309      	str	r3, [sp, #36]	; 0x24
 801637a:	e767      	b.n	801624c <_vfiprintf_r+0x94>
 801637c:	fb0c 3202 	mla	r2, ip, r2, r3
 8016380:	460c      	mov	r4, r1
 8016382:	2001      	movs	r0, #1
 8016384:	e7a5      	b.n	80162d2 <_vfiprintf_r+0x11a>
 8016386:	2300      	movs	r3, #0
 8016388:	3401      	adds	r4, #1
 801638a:	9305      	str	r3, [sp, #20]
 801638c:	4619      	mov	r1, r3
 801638e:	f04f 0c0a 	mov.w	ip, #10
 8016392:	4620      	mov	r0, r4
 8016394:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016398:	3a30      	subs	r2, #48	; 0x30
 801639a:	2a09      	cmp	r2, #9
 801639c:	d903      	bls.n	80163a6 <_vfiprintf_r+0x1ee>
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d0c5      	beq.n	801632e <_vfiprintf_r+0x176>
 80163a2:	9105      	str	r1, [sp, #20]
 80163a4:	e7c3      	b.n	801632e <_vfiprintf_r+0x176>
 80163a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80163aa:	4604      	mov	r4, r0
 80163ac:	2301      	movs	r3, #1
 80163ae:	e7f0      	b.n	8016392 <_vfiprintf_r+0x1da>
 80163b0:	ab03      	add	r3, sp, #12
 80163b2:	9300      	str	r3, [sp, #0]
 80163b4:	462a      	mov	r2, r5
 80163b6:	4b16      	ldr	r3, [pc, #88]	; (8016410 <_vfiprintf_r+0x258>)
 80163b8:	a904      	add	r1, sp, #16
 80163ba:	4630      	mov	r0, r6
 80163bc:	f7fd fb88 	bl	8013ad0 <_printf_float>
 80163c0:	4607      	mov	r7, r0
 80163c2:	1c78      	adds	r0, r7, #1
 80163c4:	d1d6      	bne.n	8016374 <_vfiprintf_r+0x1bc>
 80163c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80163c8:	07d9      	lsls	r1, r3, #31
 80163ca:	d405      	bmi.n	80163d8 <_vfiprintf_r+0x220>
 80163cc:	89ab      	ldrh	r3, [r5, #12]
 80163ce:	059a      	lsls	r2, r3, #22
 80163d0:	d402      	bmi.n	80163d8 <_vfiprintf_r+0x220>
 80163d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80163d4:	f7ff f84c 	bl	8015470 <__retarget_lock_release_recursive>
 80163d8:	89ab      	ldrh	r3, [r5, #12]
 80163da:	065b      	lsls	r3, r3, #25
 80163dc:	f53f af12 	bmi.w	8016204 <_vfiprintf_r+0x4c>
 80163e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80163e2:	e711      	b.n	8016208 <_vfiprintf_r+0x50>
 80163e4:	ab03      	add	r3, sp, #12
 80163e6:	9300      	str	r3, [sp, #0]
 80163e8:	462a      	mov	r2, r5
 80163ea:	4b09      	ldr	r3, [pc, #36]	; (8016410 <_vfiprintf_r+0x258>)
 80163ec:	a904      	add	r1, sp, #16
 80163ee:	4630      	mov	r0, r6
 80163f0:	f7fd fdfa 	bl	8013fe8 <_printf_i>
 80163f4:	e7e4      	b.n	80163c0 <_vfiprintf_r+0x208>
 80163f6:	bf00      	nop
 80163f8:	08017910 	.word	0x08017910
 80163fc:	08017930 	.word	0x08017930
 8016400:	080178f0 	.word	0x080178f0
 8016404:	08017aac 	.word	0x08017aac
 8016408:	08017ab6 	.word	0x08017ab6
 801640c:	08013ad1 	.word	0x08013ad1
 8016410:	08016193 	.word	0x08016193
 8016414:	08017ab2 	.word	0x08017ab2

08016418 <_read_r>:
 8016418:	b538      	push	{r3, r4, r5, lr}
 801641a:	4d07      	ldr	r5, [pc, #28]	; (8016438 <_read_r+0x20>)
 801641c:	4604      	mov	r4, r0
 801641e:	4608      	mov	r0, r1
 8016420:	4611      	mov	r1, r2
 8016422:	2200      	movs	r2, #0
 8016424:	602a      	str	r2, [r5, #0]
 8016426:	461a      	mov	r2, r3
 8016428:	f000 f890 	bl	801654c <_read>
 801642c:	1c43      	adds	r3, r0, #1
 801642e:	d102      	bne.n	8016436 <_read_r+0x1e>
 8016430:	682b      	ldr	r3, [r5, #0]
 8016432:	b103      	cbz	r3, 8016436 <_read_r+0x1e>
 8016434:	6023      	str	r3, [r4, #0]
 8016436:	bd38      	pop	{r3, r4, r5, pc}
 8016438:	200015dc 	.word	0x200015dc

0801643c <__ascii_wctomb>:
 801643c:	b149      	cbz	r1, 8016452 <__ascii_wctomb+0x16>
 801643e:	2aff      	cmp	r2, #255	; 0xff
 8016440:	bf85      	ittet	hi
 8016442:	238a      	movhi	r3, #138	; 0x8a
 8016444:	6003      	strhi	r3, [r0, #0]
 8016446:	700a      	strbls	r2, [r1, #0]
 8016448:	f04f 30ff 	movhi.w	r0, #4294967295
 801644c:	bf98      	it	ls
 801644e:	2001      	movls	r0, #1
 8016450:	4770      	bx	lr
 8016452:	4608      	mov	r0, r1
 8016454:	4770      	bx	lr

08016456 <abort>:
 8016456:	b508      	push	{r3, lr}
 8016458:	2006      	movs	r0, #6
 801645a:	f000 f82b 	bl	80164b4 <raise>
 801645e:	2001      	movs	r0, #1
 8016460:	f000 f884 	bl	801656c <_exit>

08016464 <_raise_r>:
 8016464:	291f      	cmp	r1, #31
 8016466:	b538      	push	{r3, r4, r5, lr}
 8016468:	4604      	mov	r4, r0
 801646a:	460d      	mov	r5, r1
 801646c:	d904      	bls.n	8016478 <_raise_r+0x14>
 801646e:	2316      	movs	r3, #22
 8016470:	6003      	str	r3, [r0, #0]
 8016472:	f04f 30ff 	mov.w	r0, #4294967295
 8016476:	bd38      	pop	{r3, r4, r5, pc}
 8016478:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801647a:	b112      	cbz	r2, 8016482 <_raise_r+0x1e>
 801647c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016480:	b94b      	cbnz	r3, 8016496 <_raise_r+0x32>
 8016482:	4620      	mov	r0, r4
 8016484:	f000 f830 	bl	80164e8 <_getpid_r>
 8016488:	462a      	mov	r2, r5
 801648a:	4601      	mov	r1, r0
 801648c:	4620      	mov	r0, r4
 801648e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016492:	f000 b817 	b.w	80164c4 <_kill_r>
 8016496:	2b01      	cmp	r3, #1
 8016498:	d00a      	beq.n	80164b0 <_raise_r+0x4c>
 801649a:	1c59      	adds	r1, r3, #1
 801649c:	d103      	bne.n	80164a6 <_raise_r+0x42>
 801649e:	2316      	movs	r3, #22
 80164a0:	6003      	str	r3, [r0, #0]
 80164a2:	2001      	movs	r0, #1
 80164a4:	e7e7      	b.n	8016476 <_raise_r+0x12>
 80164a6:	2400      	movs	r4, #0
 80164a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80164ac:	4628      	mov	r0, r5
 80164ae:	4798      	blx	r3
 80164b0:	2000      	movs	r0, #0
 80164b2:	e7e0      	b.n	8016476 <_raise_r+0x12>

080164b4 <raise>:
 80164b4:	4b02      	ldr	r3, [pc, #8]	; (80164c0 <raise+0xc>)
 80164b6:	4601      	mov	r1, r0
 80164b8:	6818      	ldr	r0, [r3, #0]
 80164ba:	f7ff bfd3 	b.w	8016464 <_raise_r>
 80164be:	bf00      	nop
 80164c0:	20000e8c 	.word	0x20000e8c

080164c4 <_kill_r>:
 80164c4:	b538      	push	{r3, r4, r5, lr}
 80164c6:	4d07      	ldr	r5, [pc, #28]	; (80164e4 <_kill_r+0x20>)
 80164c8:	2300      	movs	r3, #0
 80164ca:	4604      	mov	r4, r0
 80164cc:	4608      	mov	r0, r1
 80164ce:	4611      	mov	r1, r2
 80164d0:	602b      	str	r3, [r5, #0]
 80164d2:	f000 f82b 	bl	801652c <_kill>
 80164d6:	1c43      	adds	r3, r0, #1
 80164d8:	d102      	bne.n	80164e0 <_kill_r+0x1c>
 80164da:	682b      	ldr	r3, [r5, #0]
 80164dc:	b103      	cbz	r3, 80164e0 <_kill_r+0x1c>
 80164de:	6023      	str	r3, [r4, #0]
 80164e0:	bd38      	pop	{r3, r4, r5, pc}
 80164e2:	bf00      	nop
 80164e4:	200015dc 	.word	0x200015dc

080164e8 <_getpid_r>:
 80164e8:	f000 b810 	b.w	801650c <_getpid>

080164ec <_close>:
 80164ec:	4b02      	ldr	r3, [pc, #8]	; (80164f8 <_close+0xc>)
 80164ee:	2258      	movs	r2, #88	; 0x58
 80164f0:	601a      	str	r2, [r3, #0]
 80164f2:	f04f 30ff 	mov.w	r0, #4294967295
 80164f6:	4770      	bx	lr
 80164f8:	200015dc 	.word	0x200015dc

080164fc <_fstat>:
 80164fc:	4b02      	ldr	r3, [pc, #8]	; (8016508 <_fstat+0xc>)
 80164fe:	2258      	movs	r2, #88	; 0x58
 8016500:	601a      	str	r2, [r3, #0]
 8016502:	f04f 30ff 	mov.w	r0, #4294967295
 8016506:	4770      	bx	lr
 8016508:	200015dc 	.word	0x200015dc

0801650c <_getpid>:
 801650c:	4b02      	ldr	r3, [pc, #8]	; (8016518 <_getpid+0xc>)
 801650e:	2258      	movs	r2, #88	; 0x58
 8016510:	601a      	str	r2, [r3, #0]
 8016512:	f04f 30ff 	mov.w	r0, #4294967295
 8016516:	4770      	bx	lr
 8016518:	200015dc 	.word	0x200015dc

0801651c <_isatty>:
 801651c:	4b02      	ldr	r3, [pc, #8]	; (8016528 <_isatty+0xc>)
 801651e:	2258      	movs	r2, #88	; 0x58
 8016520:	601a      	str	r2, [r3, #0]
 8016522:	2000      	movs	r0, #0
 8016524:	4770      	bx	lr
 8016526:	bf00      	nop
 8016528:	200015dc 	.word	0x200015dc

0801652c <_kill>:
 801652c:	4b02      	ldr	r3, [pc, #8]	; (8016538 <_kill+0xc>)
 801652e:	2258      	movs	r2, #88	; 0x58
 8016530:	601a      	str	r2, [r3, #0]
 8016532:	f04f 30ff 	mov.w	r0, #4294967295
 8016536:	4770      	bx	lr
 8016538:	200015dc 	.word	0x200015dc

0801653c <_lseek>:
 801653c:	4b02      	ldr	r3, [pc, #8]	; (8016548 <_lseek+0xc>)
 801653e:	2258      	movs	r2, #88	; 0x58
 8016540:	601a      	str	r2, [r3, #0]
 8016542:	f04f 30ff 	mov.w	r0, #4294967295
 8016546:	4770      	bx	lr
 8016548:	200015dc 	.word	0x200015dc

0801654c <_read>:
 801654c:	4b02      	ldr	r3, [pc, #8]	; (8016558 <_read+0xc>)
 801654e:	2258      	movs	r2, #88	; 0x58
 8016550:	601a      	str	r2, [r3, #0]
 8016552:	f04f 30ff 	mov.w	r0, #4294967295
 8016556:	4770      	bx	lr
 8016558:	200015dc 	.word	0x200015dc

0801655c <_write>:
 801655c:	4b02      	ldr	r3, [pc, #8]	; (8016568 <_write+0xc>)
 801655e:	2258      	movs	r2, #88	; 0x58
 8016560:	601a      	str	r2, [r3, #0]
 8016562:	f04f 30ff 	mov.w	r0, #4294967295
 8016566:	4770      	bx	lr
 8016568:	200015dc 	.word	0x200015dc

0801656c <_exit>:
 801656c:	e7fe      	b.n	801656c <_exit>
	...

08016570 <_init>:
 8016570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016572:	bf00      	nop
 8016574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016576:	bc08      	pop	{r3}
 8016578:	469e      	mov	lr, r3
 801657a:	4770      	bx	lr

0801657c <_fini>:
 801657c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801657e:	bf00      	nop
 8016580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016582:	bc08      	pop	{r3}
 8016584:	469e      	mov	lr, r3
 8016586:	4770      	bx	lr
