// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tracking_backward_pass_1_Pipeline_VITIS_LOOP_133_131 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_col_3,
        d_col_2,
        d_col_1,
        d_col_0,
        u2_0_load,
        u2_1_load,
        u2_2_load,
        u2_3_load,
        d_col_3_0_out,
        d_col_3_0_out_ap_vld,
        d_col_2_0_out,
        d_col_2_0_out_ap_vld,
        d_col_1_0_out,
        d_col_1_0_out_ap_vld,
        d_col_0_0_out,
        d_col_0_0_out_ap_vld,
        Quu_inv_1_address0,
        Quu_inv_1_ce0,
        Quu_inv_1_q0,
        Quu_inv_1_address1,
        Quu_inv_1_ce1,
        Quu_inv_1_q1,
        grp_fu_770_p_din0,
        grp_fu_770_p_din1,
        grp_fu_770_p_opcode,
        grp_fu_770_p_dout0,
        grp_fu_770_p_ce,
        grp_fu_774_p_din0,
        grp_fu_774_p_din1,
        grp_fu_774_p_opcode,
        grp_fu_774_p_dout0,
        grp_fu_774_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] d_col_3;
input  [31:0] d_col_2;
input  [31:0] d_col_1;
input  [31:0] d_col_0;
input  [31:0] u2_0_load;
input  [31:0] u2_1_load;
input  [31:0] u2_2_load;
input  [31:0] u2_3_load;
output  [31:0] d_col_3_0_out;
output   d_col_3_0_out_ap_vld;
output  [31:0] d_col_2_0_out;
output   d_col_2_0_out_ap_vld;
output  [31:0] d_col_1_0_out;
output   d_col_1_0_out_ap_vld;
output  [31:0] d_col_0_0_out;
output   d_col_0_0_out_ap_vld;
output  [3:0] Quu_inv_1_address0;
output   Quu_inv_1_ce0;
input  [31:0] Quu_inv_1_q0;
output  [3:0] Quu_inv_1_address1;
output   Quu_inv_1_ce1;
input  [31:0] Quu_inv_1_q1;
output  [31:0] grp_fu_770_p_din0;
output  [31:0] grp_fu_770_p_din1;
output  [0:0] grp_fu_770_p_opcode;
input  [31:0] grp_fu_770_p_dout0;
output   grp_fu_770_p_ce;
output  [31:0] grp_fu_774_p_din0;
output  [31:0] grp_fu_774_p_din1;
output  [0:0] grp_fu_774_p_opcode;
input  [31:0] grp_fu_774_p_dout0;
output   grp_fu_774_p_ce;

reg ap_idle;
reg d_col_3_0_out_ap_vld;
reg d_col_2_0_out_ap_vld;
reg d_col_1_0_out_ap_vld;
reg d_col_0_0_out_ap_vld;
reg[3:0] Quu_inv_1_address0;
reg Quu_inv_1_ce0;
reg[3:0] Quu_inv_1_address1;
reg Quu_inv_1_ce1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln133_reg_421;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln133_fu_265_p2;
reg   [0:0] icmp_ln133_reg_421_pp0_iter1_reg;
wire   [1:0] trunc_ln134_fu_277_p1;
reg   [1:0] trunc_ln134_reg_425;
reg   [1:0] trunc_ln134_reg_425_pp0_iter1_reg;
reg   [1:0] trunc_ln134_reg_425_pp0_iter2_reg;
wire   [3:0] tmp_s_fu_281_p3;
reg   [3:0] tmp_s_reg_429;
wire   [31:0] grp_fu_221_p2;
reg   [31:0] mul9_i3_reg_445;
wire   [31:0] grp_fu_226_p2;
reg   [31:0] mul9_i3_1_reg_450;
reg   [31:0] mul9_i3_2_reg_465;
reg   [31:0] mul9_i3_3_reg_470;
reg   [31:0] mul9_i3_3_reg_470_pp0_iter2_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln136_fu_289_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln136_38_fu_300_p1;
wire   [63:0] zext_ln136_39_fu_315_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln136_40_fu_325_p1;
reg   [2:0] i_fu_72;
wire   [2:0] add_ln133_fu_271_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_i_58;
reg   [31:0] d_col_1_1_fu_76;
reg   [31:0] d_col_1_2_fu_80;
reg   [31:0] d_col_1_3_fu_84;
reg   [31:0] d_col_1_4_fu_88;
wire    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_209_p0;
reg   [31:0] grp_fu_209_p1;
reg   [31:0] grp_fu_215_p0;
reg   [31:0] grp_fu_215_p1;
reg   [31:0] grp_fu_221_p1;
reg   [31:0] grp_fu_226_p1;
wire   [3:0] or_ln136_fu_294_p2;
wire   [3:0] or_ln136_9_fu_310_p2;
wire   [3:0] or_ln136_10_fu_320_p2;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage0;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

tracking_fmul_32ns_32ns_32_1_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_max_dsp_1_U271(
    .din0(Quu_inv_1_q1),
    .din1(grp_fu_221_p1),
    .dout(grp_fu_221_p2)
);

tracking_fmul_32ns_32ns_32_1_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_max_dsp_1_U272(
    .din0(Quu_inv_1_q0),
    .din1(grp_fu_226_p1),
    .dout(grp_fu_226_p2)
);

tracking_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            d_col_1_1_fu_76 <= d_col_0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln134_reg_425_pp0_iter2_reg == 2'd0))) begin
            d_col_1_1_fu_76 <= grp_fu_774_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            d_col_1_2_fu_80 <= d_col_1;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln134_reg_425_pp0_iter2_reg == 2'd1))) begin
            d_col_1_2_fu_80 <= grp_fu_774_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            d_col_1_3_fu_84 <= d_col_2;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln134_reg_425_pp0_iter2_reg == 2'd2))) begin
            d_col_1_3_fu_84 <= grp_fu_774_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            d_col_1_4_fu_88 <= d_col_3;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln134_reg_425_pp0_iter2_reg == 2'd3))) begin
            d_col_1_4_fu_88 <= grp_fu_774_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln133_fu_265_p2 == 1'd0))) begin
            i_fu_72 <= add_ln133_fu_271_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_72 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln133_reg_421 <= icmp_ln133_fu_265_p2;
        icmp_ln133_reg_421_pp0_iter1_reg <= icmp_ln133_reg_421;
        mul9_i3_3_reg_470_pp0_iter2_reg <= mul9_i3_3_reg_470;
        trunc_ln134_reg_425_pp0_iter1_reg <= trunc_ln134_reg_425;
        trunc_ln134_reg_425_pp0_iter2_reg <= trunc_ln134_reg_425_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_reg_421 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul9_i3_1_reg_450 <= grp_fu_226_p2;
        mul9_i3_reg_445 <= grp_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul9_i3_2_reg_465 <= grp_fu_221_p2;
        mul9_i3_3_reg_470 <= grp_fu_226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln133_fu_265_p2 == 1'd0))) begin
        tmp_s_reg_429[3 : 2] <= tmp_s_fu_281_p3[3 : 2];
        trunc_ln134_reg_425 <= trunc_ln134_fu_277_p1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Quu_inv_1_address0 = zext_ln136_40_fu_325_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Quu_inv_1_address0 = zext_ln136_38_fu_300_p1;
        end else begin
            Quu_inv_1_address0 = 'bx;
        end
    end else begin
        Quu_inv_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Quu_inv_1_address1 = zext_ln136_39_fu_315_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Quu_inv_1_address1 = zext_ln136_fu_289_p1;
        end else begin
            Quu_inv_1_address1 = 'bx;
        end
    end else begin
        Quu_inv_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Quu_inv_1_ce0 = 1'b1;
    end else begin
        Quu_inv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Quu_inv_1_ce1 = 1'b1;
    end else begin
        Quu_inv_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln133_reg_421 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln133_reg_421_pp0_iter1_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_58 = 3'd0;
    end else begin
        ap_sig_allocacmp_i_58 = i_fu_72;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln133_reg_421_pp0_iter1_reg == 1'd1))) begin
        d_col_0_0_out_ap_vld = 1'b1;
    end else begin
        d_col_0_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln133_reg_421_pp0_iter1_reg == 1'd1))) begin
        d_col_1_0_out_ap_vld = 1'b1;
    end else begin
        d_col_1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln133_reg_421_pp0_iter1_reg == 1'd1))) begin
        d_col_2_0_out_ap_vld = 1'b1;
    end else begin
        d_col_2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln133_reg_421_pp0_iter1_reg == 1'd1))) begin
        d_col_3_0_out_ap_vld = 1'b1;
    end else begin
        d_col_3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_209_p0 = grp_fu_770_p_dout0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_209_p0 = mul9_i3_reg_445;
        end else begin
            grp_fu_209_p0 = 'bx;
        end
    end else begin
        grp_fu_209_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_209_p1 = mul9_i3_1_reg_450;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_209_p1 = 32'd0;
        end else begin
            grp_fu_209_p1 = 'bx;
        end
    end else begin
        grp_fu_209_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_215_p0 = grp_fu_774_p_dout0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_215_p0 = grp_fu_770_p_dout0;
        end else begin
            grp_fu_215_p0 = 'bx;
        end
    end else begin
        grp_fu_215_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_215_p1 = mul9_i3_3_reg_470_pp0_iter2_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_215_p1 = mul9_i3_2_reg_465;
        end else begin
            grp_fu_215_p1 = 'bx;
        end
    end else begin
        grp_fu_215_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_221_p1 = u2_2_load;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_221_p1 = u2_0_load;
    end else begin
        grp_fu_221_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_226_p1 = u2_3_load;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_226_p1 = u2_1_load;
    end else begin
        grp_fu_226_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln133_fu_271_p2 = (ap_sig_allocacmp_i_58 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign d_col_0_0_out = d_col_1_1_fu_76;

assign d_col_1_0_out = d_col_1_2_fu_80;

assign d_col_2_0_out = d_col_1_3_fu_84;

assign d_col_3_0_out = d_col_1_4_fu_88;

assign grp_fu_770_p_ce = 1'b1;

assign grp_fu_770_p_din0 = grp_fu_209_p0;

assign grp_fu_770_p_din1 = grp_fu_209_p1;

assign grp_fu_770_p_opcode = 2'd0;

assign grp_fu_774_p_ce = 1'b1;

assign grp_fu_774_p_din0 = grp_fu_215_p0;

assign grp_fu_774_p_din1 = grp_fu_215_p1;

assign grp_fu_774_p_opcode = 2'd0;

assign icmp_ln133_fu_265_p2 = ((ap_sig_allocacmp_i_58 == 3'd4) ? 1'b1 : 1'b0);

assign or_ln136_10_fu_320_p2 = (tmp_s_reg_429 | 4'd3);

assign or_ln136_9_fu_310_p2 = (tmp_s_reg_429 | 4'd2);

assign or_ln136_fu_294_p2 = (tmp_s_fu_281_p3 | 4'd1);

assign tmp_s_fu_281_p3 = {{trunc_ln134_fu_277_p1}, {2'd0}};

assign trunc_ln134_fu_277_p1 = ap_sig_allocacmp_i_58[1:0];

assign zext_ln136_38_fu_300_p1 = or_ln136_fu_294_p2;

assign zext_ln136_39_fu_315_p1 = or_ln136_9_fu_310_p2;

assign zext_ln136_40_fu_325_p1 = or_ln136_10_fu_320_p2;

assign zext_ln136_fu_289_p1 = tmp_s_fu_281_p3;

always @ (posedge ap_clk) begin
    tmp_s_reg_429[1:0] <= 2'b00;
end

endmodule //tracking_backward_pass_1_Pipeline_VITIS_LOOP_133_131
