{"vcs1":{"timestamp_begin":1700055828.422527933, "rt":9.51, "ut":8.43, "st":0.70}}
{"vcselab":{"timestamp_begin":1700055838.020306943, "rt":1.99, "ut":0.33, "st":0.19}}
{"link":{"timestamp_begin":1700055840.085918535, "rt":0.44, "ut":0.20, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700055827.771656721}
{"VCS_COMP_START_TIME": 1700055827.771656721}
{"VCS_COMP_END_TIME": 1700055848.309748378}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 369300}}
{"stitch_vcselab": {"peak_mem": 239972}}
