

================================================================
== Vivado HLS Report for 'exp_40_24_s'
================================================================
* Date:           Fri Nov 29 11:37:43 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i40 %x_V_read to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:269]   --->   Operation 10 'zext' 'zext_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_27 = call i5 @_ssdm_op_PartSelect.i5.i40.i32.i32(i40 %x_V_read, i32 16, i32 20)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:272]   --->   Operation 11 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i40 %x_V_read to i16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 12 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_28 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %trunc_ln612, i7 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 13 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x_V_read, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 20)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 15 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278 = xor i1 %tmp, %p_Result_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 16 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 17 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%xor_ln278_1 = xor i1 %tmp, %p_Result_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 18 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 19 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_2 = xor i1 %tmp, %p_Result_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 20 'xor' 'xor_ln278_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 23)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 21 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_3 = xor i1 %tmp, %p_Result_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 22 'xor' 'xor_ln278_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 23 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%xor_ln278_4 = xor i1 %tmp, %p_Result_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 24 'xor' 'xor_ln278_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 25)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 25 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_5 = xor i1 %tmp, %p_Result_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 26 'xor' 'xor_ln278_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 26)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 27 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%xor_ln278_6 = xor i1 %tmp, %p_Result_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 28 'xor' 'xor_ln278_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 27)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 29 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_7 = xor i1 %tmp, %p_Result_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 30 'xor' 'xor_ln278_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 28)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 31 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_8 = xor i1 %tmp, %p_Result_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 32 'xor' 'xor_ln278_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 29)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 33 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%xor_ln278_9 = xor i1 %tmp, %p_Result_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 34 'xor' 'xor_ln278_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_s_98 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 35 'bitselect' 'p_Result_s_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_10 = xor i1 %tmp, %p_Result_s_98" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 36 'xor' 'xor_ln278_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 31)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 37 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%xor_ln278_11 = xor i1 %tmp, %p_Result_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 38 'xor' 'xor_ln278_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 32)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 39 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_12 = xor i1 %tmp, %p_Result_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 40 'xor' 'xor_ln278_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 41 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_13 = xor i1 %tmp, %p_Result_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 42 'xor' 'xor_ln278_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 34)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 43 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%xor_ln278_14 = xor i1 %tmp, %p_Result_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 44 'xor' 'xor_ln278_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 35)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 45 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_15 = xor i1 %tmp, %p_Result_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 46 'xor' 'xor_ln278_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 36)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 47 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%xor_ln278_16 = xor i1 %tmp, %p_Result_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 48 'xor' 'xor_ln278_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 49 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_17 = xor i1 %tmp, %p_Result_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 50 'xor' 'xor_ln278_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %zext_ln727, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 51 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%xor_ln278_18 = xor i1 %tmp, %p_Result_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:278]   --->   Operation 52 'xor' 'xor_ln278_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_18 = call i7 @_ssdm_op_PartSelect.i7.i40.i32.i32(i40 %x_V_read, i32 13, i32 19)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 53 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %x_V_read, i32 5, i32 12)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:291]   --->   Operation 54 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i40 %x_V_read to i5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:293]   --->   Operation 55 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %tmp_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 56 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [32 x i32]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 57 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 58 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %tmp_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 59 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i46]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 60 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 61 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln281 = icmp eq i5 %p_Result_27, 15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 62 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.44ns)   --->   "%icmp_ln281_1 = icmp ugt i23 %p_Result_28, -483309" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 63 'icmp' 'icmp_ln281_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%and_ln281 = and i1 %icmp_ln281_1, %icmp_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 64 'and' 'and_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_3)   --->   "%or_ln281 = or i1 %xor_ln278, %xor_ln278_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 65 'or' 'or_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_2)   --->   "%or_ln281_1 = or i1 %xor_ln278_3, %xor_ln278_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 66 'or' 'or_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_2 = or i1 %or_ln281_1, %xor_ln278_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 67 'or' 'or_ln281_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_3 = or i1 %or_ln281_2, %or_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 68 'or' 'or_ln281_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_4 = or i1 %xor_ln278_5, %xor_ln278_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 69 'or' 'or_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_6)   --->   "%or_ln281_5 = or i1 %xor_ln278_8, %xor_ln278_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 70 'or' 'or_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_6 = or i1 %or_ln281_5, %xor_ln278_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 71 'or' 'or_ln281_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_8)   --->   "%or_ln281_7 = or i1 %or_ln281_6, %or_ln281_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 72 'or' 'or_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_8 = or i1 %or_ln281_7, %or_ln281_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 73 'or' 'or_ln281_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_12)   --->   "%or_ln281_9 = or i1 %xor_ln278_10, %xor_ln278_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 74 'or' 'or_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_11)   --->   "%or_ln281_10 = or i1 %xor_ln278_13, %xor_ln278_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 75 'or' 'or_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_11 = or i1 %or_ln281_10, %xor_ln278_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 76 'or' 'or_ln281_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_12 = or i1 %or_ln281_11, %or_ln281_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 77 'or' 'or_ln281_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_13 = or i1 %xor_ln278_15, %xor_ln278_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 78 'or' 'or_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_15)   --->   "%or_ln281_14 = or i1 %xor_ln278_18, %and_ln281" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 79 'or' 'or_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_15 = or i1 %or_ln281_14, %xor_ln278_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 80 'or' 'or_ln281_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln281_17)   --->   "%or_ln281_16 = or i1 %or_ln281_15, %or_ln281_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 81 'or' 'or_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln281_17 = or i1 %or_ln281_16, %or_ln281_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 82 'or' 'or_ln281_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:348]   --->   Operation 83 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368]   --->   Operation 84 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_30 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:370]   --->   Operation 85 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = zext i5 %p_Result_30 to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 86 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %tmp_V to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 87 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.91ns)   --->   "%ret_V = add i9 %rhs_V, %lhs_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371]   --->   Operation 88 'add' 'ret_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln612_2 = trunc i46 %f_x_msb_2_V to i41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 89 'trunc' 'trunc_ln612_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V, i3 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:355]   --->   Operation 90 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_31 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %ret_V, i41 %trunc_ln612_2)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:374]   --->   Operation 91 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i50 %p_Result_31 to i97" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 92 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i47 %rhs_V_3 to i97" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 93 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (8.62ns)   --->   "%r_V_4 = mul i97 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 94 'mul' 'r_V_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_29 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:289]   --->   Operation 95 'bitconcatenate' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (8.62ns)   --->   "%r_V_4 = mul i97 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376]   --->   Operation 96 'mul' 'r_V_4' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = call i45 @_ssdm_op_PartSelect.i45.i97.i32.i32(i97 %r_V_4, i32 52, i32 96)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:377]   --->   Operation 97 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %p_Result_29 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 98 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i50]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 99 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 100 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 5.13>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i45 %tmp_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 101 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6(i9 %ret_V, i41 %trunc_ln612_2, i6 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 102 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i56 %rhs_V_1 to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 103 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = add i57 %zext_ln728, %lhs_V_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 104 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i47 %rhs_V_3 to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 105 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (5.13ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i57 %ret_V_4, %zext_ln703" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 106 'add' 'ret_V_5' <Predicate = true> <Delay = 5.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_s = call i50 @_ssdm_op_PartSelect.i50.i57.i32.i32(i57 %ret_V_5, i32 6, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378]   --->   Operation 107 'partselect' 'exp_x_msb_2_3_4_lsb_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:446]   --->   Operation 108 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 8.62>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%r_V = zext i50 %exp_x_msb_1_V to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 109 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i50 %exp_x_msb_2_3_4_lsb_s to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 110 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (8.62ns)   --->   "%r_V_5 = mul i100 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 111 'mul' 'r_V_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 112 [1/2] (8.62ns)   --->   "%r_V_5 = mul i100 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447]   --->   Operation 112 'mul' 'r_V_5' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_5, i32 52, i32 99)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:448]   --->   Operation 113 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.72>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str34) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 114 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i48 %y_lo_s_V to i50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 115 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, %zext_ln703_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:449]   --->   Operation 116 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%or_ln281_18 = or i1 %or_ln281_17, %or_ln281_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 117 'or' 'or_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%and_ln = call i40 @_ssdm_op_BitConcatenate.i40.i1.i38.i1(i1 %tmp, i38 0, i1 %tmp)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 118 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (2.87ns)   --->   "%add_ln282 = add i40 549755813887, %and_ln" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:282]   --->   Operation 119 'add' 'add_ln282' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_59 = call i39 @_ssdm_op_PartSelect.i39.i50.i32.i32(i50 %y_l_V, i32 11, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 120 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%zext_ln708 = zext i39 %tmp_59 to i40" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:468]   --->   Operation 121 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.56ns) (out node of the LUT)   --->   "%r_V_3 = select i1 %or_ln281_18, i40 %add_ln282, i40 %zext_ln708" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281]   --->   Operation 122 'select' 'r_V_3' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "ret i40 %r_V_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.4ns
The critical path consists of the following:
	wire read on port 'x_V' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:269) [9]  (0 ns)
	'icmp' operation ('icmp_ln281_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281) [91]  (2.45 ns)
	'and' operation ('and_ln281', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281) [92]  (0 ns)
	'or' operation ('or_ln281_14', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281) [107]  (0 ns)
	'or' operation ('or_ln281_15', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281) [108]  (0.978 ns)
	'or' operation ('or_ln281_16', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281) [109]  (0 ns)
	'or' operation ('or_ln281_17', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281) [110]  (0.978 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'load' operation ('f_x_msb_2.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:368) on array 'f_x_msb_2_table_V' [63]  (3.25 ns)
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:371) [67]  (1.92 ns)

 <State 3>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376) [72]  (8.62 ns)

 <State 4>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:376) [72]  (8.62 ns)

 <State 5>: 5.13ns
The critical path consists of the following:
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378) [77]  (0 ns)
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:378) [79]  (5.13 ns)

 <State 6>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447) [86]  (8.62 ns)

 <State 7>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:447) [86]  (8.62 ns)

 <State 8>: 4.72ns
The critical path consists of the following:
	'add' operation ('y_l.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:449) [89]  (3.16 ns)
	'select' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:281) [116]  (1.56 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
