// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vpower_pstates_pkg.h for the primary calling header

#include "Vpower_pstates_pkg__pch.h"
#include "Vpower_pstates_pkg___024root.h"

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__11(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__11\n"); );
    // Body
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2eU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2eU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__23__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x2fU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x2fU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x30U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x30U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__24__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x31U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x31U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x32U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x32U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__25__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x33U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x33U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x34U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x34U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__26__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x35U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x35U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x36U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x36U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__27__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x37U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x37U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x38U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x38U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__28__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x39U] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x39U] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3aU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3aU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__29__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3bU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3bU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3cU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3cU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__30__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3dU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3dU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3eU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3eU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
              & (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                 & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 1U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 1U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 2U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 2U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 3U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 3U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 4U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 4U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 5U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 5U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 6U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 6U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 7U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 7U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 8U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 8U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 9U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                          >> 9U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xaU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xaU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xbU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xbU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xcU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xcU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xdU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xdU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xeU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xeU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0xfU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                            >> 0xfU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x10U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x10U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x11U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x11U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x12U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x12U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x13U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x13U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x14U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x14U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x15U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x15U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x16U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x16U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x17U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x17U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x18U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x18U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x19U) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x19U) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1aU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1aU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1bU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1bU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1cU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1cU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1dU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1dU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1eU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1eU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__31__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__gated_clk 
        = ((IData)(vlSelf->neuraedge_npu_50tops__02Eclk) 
           & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_clock_enable[0x3fU] 
               >> 0x1fU) & ((vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_power_enable[0x3fU] 
                             >> 0x1fU) & (IData)(vlSelf->data_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__in_flit[4U] 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_flit_l;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__in_valid 
        = (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_l) 
            << 4U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_w) 
                       << 3U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_e) 
                                  << 2U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_s) 
                                             << 1U) 
                                            | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_n)))));
    if (vlSelf->reset) {
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg = 0U;
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg = 0U;
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg = 0U;
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg = 0U;
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg = 0U;
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg = 0U;
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg = 0U;
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg = 0U;
    } else {
        if ((0U < (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg))) {
            vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg 
                = (0xffffU & VL_DIV_III(16, (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg), (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg)));
        }
        if ((0U < (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg))) {
            vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg 
                = (0xffffU & VL_DIV_III(16, (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg), (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg)));
        }
        if ((0U < (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg))) {
            vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg 
                = (0xffffU & VL_DIV_III(16, (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg), (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg)));
        }
        if ((0U < (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg))) {
            vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg 
                = (0xffffU & VL_DIV_III(16, (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg), (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_power_reg)));
        }
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
            = VL_SHIFTL_III(32,32,32, ((0U == (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__scaled_ops_product 
                                               >> 0x10U))
                                        ? (0xffffU 
                                           & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__scaled_ops_product)
                                        : 0xffffU), 1U);
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_table_mhz
            [vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__frequency_setting];
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp 
            = VL_DIV_III(32, (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
                              * vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz), (IData)(0x3e8U));
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg 
            = (0xffffU & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp);
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
            = VL_SHIFTL_III(32,32,32, ((0U == (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__scaled_ops_product 
                                               >> 0x10U))
                                        ? (0xffffU 
                                           & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__scaled_ops_product)
                                        : 0xffffU), 1U);
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_table_mhz
            [vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__frequency_setting];
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp 
            = VL_DIV_III(32, (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
                              * vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz), (IData)(0x3e8U));
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg 
            = (0xffffU & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp);
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
            = VL_SHIFTL_III(32,32,32, ((0U == (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__scaled_ops_product 
                                               >> 0x10U))
                                        ? (0xffffU 
                                           & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__scaled_ops_product)
                                        : 0xffffU), 1U);
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_table_mhz
            [vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__frequency_setting];
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp 
            = VL_DIV_III(32, (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
                              * vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz), (IData)(0x3e8U));
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg 
            = (0xffffU & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp);
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
            = VL_SHIFTL_III(32,32,32, ((0U == (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__scaled_ops_product 
                                               >> 0x10U))
                                        ? (0xffffU 
                                           & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__scaled_ops_product)
                                        : 0xffffU), 1U);
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_table_mhz
            [vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__frequency_setting];
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp 
            = VL_DIV_III(32, (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__eff_ops_per_cycle 
                              * vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__freq_mhz), (IData)(0x3e8U));
        vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__current_tops_reg 
            = (0xffffU & vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__tops_milli_tmp);
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__in_flit[4U] 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_flit_l;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__in_valid 
        = (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_l) 
            << 4U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_w) 
                       << 3U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_e) 
                                  << 2U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_s) 
                                             << 1U) 
                                            | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_n)))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__in_flit[4U] 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_flit_l;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__in_valid 
        = (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_l) 
            << 4U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_w) 
                       << 3U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_e) 
                                  << 2U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_s) 
                                             << 1U) 
                                            | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_n)))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__in_flit[4U] 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_flit_l;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__in_valid 
        = (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_l) 
            << 4U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_w) 
                       << 3U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_e) 
                                  << 2U) | (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_s) 
                                             << 1U) 
                                            | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__buf_valid_n)))));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__window_end 
        = ((0xffU == (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sample_counter)) 
           & (IData)(vlSelf->data_valid));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__window_end 
        = ((0xffU == (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sample_counter)) 
           & (IData)(vlSelf->data_valid));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__window_end 
        = ((0xffU == (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sample_counter)) 
           & (IData)(vlSelf->data_valid));
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_nonzero;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total 
        = vlSelf->__Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sum_total;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__window_end 
        = ((0xffU == (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__adapt_fsm__DOT__sample_counter)) 
           & (IData)(vlSelf->data_valid));
    vlSelf->system_ready = ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__noc_router__DOT__inj_valid) 
                            & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__noc_router__DOT__inj_valid) 
                               & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__noc_router__DOT__inj_valid) 
                                  & (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__noc_router__DOT__inj_valid))));
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[3U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__3__KET____DOT__tile_inst__noc_valid_out_w;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[3U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__3__KET____DOT__tile_inst__noc_valid_out_e;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[3U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__3__KET____DOT__tile_inst__noc_valid_out_s;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[3U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__3__KET____DOT__tile_inst__noc_valid_out_n;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[2U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__2__KET____DOT__tile_inst__noc_valid_out_w;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[2U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__2__KET____DOT__tile_inst__noc_valid_out_e;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[2U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__2__KET____DOT__tile_inst__noc_valid_out_s;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[2U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__2__KET____DOT__tile_inst__noc_valid_out_n;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[1U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__1__KET____DOT__tile_inst__noc_valid_out_w;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[1U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__1__KET____DOT__tile_inst__noc_valid_out_e;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[1U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__1__KET____DOT__tile_inst__noc_valid_out_s;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[1U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__1__KET____DOT__tile_inst__noc_valid_out_n;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[0U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__0__KET____DOT__tile_inst__noc_valid_out_w;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_h[0U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__0__KET____DOT__tile_inst__noc_valid_out_e;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[0U][1U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__0__KET____DOT__tile_inst__noc_valid_out_s;
    vlSelf->neuraedge_npu_50tops__DOT__noc_valid_v[0U][0U] 
        = vlSelf->neuraedge_npu_50tops__DOT____Vcellout__tiles__BRA__0__KET____DOT__tile_inst__noc_valid_out_n;
    vlSelf->tile_efficiency_flat = (((QData)((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__3__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg)) 
                                     << 0x30U) | (((QData)((IData)(
                                                                   (((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__2__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg) 
                                                                     << 0x10U) 
                                                                    | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__1__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg)))) 
                                                   << 0x10U) 
                                                  | (QData)((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__power_mgr__DOT__efficiency_reg))));
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__14(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__14\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__15(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__15\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__16(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__16\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__17(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__17\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__18(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__18\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__19(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__19\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__20(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__20\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__21(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__21\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__22(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__22\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__23(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__23\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__24(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__24\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__25(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__25\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__26(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__26\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__27(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__27\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__28(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__28\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__29(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__29\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__30(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__30\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__31(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__31\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__32(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__32\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__33(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__33\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__34(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__34\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__35(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__35\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__36(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__36\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__37(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__37\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__38(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__38\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__39(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__39\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__40(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__40\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__41(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__41\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__42(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__42\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__43(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__43\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__44(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__44\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__45(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__45\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__46(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__46\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__47(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__47\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__48(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__48\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__49(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__49\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__50(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__50\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__51(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__51\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__52(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__52\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__53(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__53\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__54(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__54\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__55(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__55\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__56(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__56\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__57(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__57\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__58(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__58\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__59(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__59\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__60(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__60\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__61(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__61\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__62(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__62\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__63(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__63\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__64(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__64\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__65(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__65\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__66(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__66\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__67(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__67\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__68(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__68\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__69(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__69\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__70(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__70\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__71(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__71\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__72(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__72\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__73(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__73\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__74(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__74\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__75(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__75\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__76(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__76\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__77(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__77\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__78(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__78\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__79(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__79\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__80(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__80\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__81(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__81\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__82(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__82\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__83(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__83\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__84(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__84\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__85(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__85\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__86(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__86\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__87(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__87\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__88(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__88\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__89(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__89\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__90(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__90\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__91(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__91\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__92(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__92\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__93(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__93\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__94(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__94\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__95(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__95\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__96(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__96\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__97(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__97\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__98(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__98\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__99(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__99\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__100(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__100\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__101(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__101\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__102(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__102\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__103(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__103\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__104(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__104\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__105(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__105\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__106(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__106\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__107(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__107\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__108(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__108\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__109(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__109\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__110(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__110\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__111(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__111\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__112(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__112\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__113(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__113\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__114(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__114\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__115(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__115\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__116(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__116\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__117(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__117\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__118(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__118\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__119(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__119\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__120(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__120\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__121(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__121\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__122(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__122\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__123(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__123\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__124(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__124\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__125(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__125\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__126(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__126\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__127(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__127\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__128(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__128\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__129(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__129\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__130(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__130\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__52__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__131(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__131\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__53__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__132(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__132\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__54__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__133(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__133\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__55__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__134(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__134\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__56__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__135(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__135\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__57__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__136(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__136\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__58__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__137(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__137\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__59__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__138(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__138\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__60__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__139(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__139\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__61__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__140(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__140\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__62__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__141(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__141\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__1__KET____DOT__pe_col__BRA__63__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__142(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__142\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__143(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__143\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__1__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__144(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__144\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__2__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__145(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__145\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__3__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__146(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__146\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__4__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__147(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__147\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__5__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__148(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__148\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__6__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__149(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__149\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__7__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__150(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__150\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__8__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__151(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__151\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__9__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__152(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__152\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__10__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__153(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__153\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__11__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__154(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__154\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__12__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__155(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__155\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__13__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__156(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__156\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__14__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__157(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__157\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__15__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__158(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__158\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__16__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__159(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__159\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__17__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__160(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__160\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__18__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__161(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__161\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__19__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__162(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__162\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__20__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__163(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__163\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__21__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__164(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__164\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__22__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__165(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__165\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__23__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__166(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__166\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__24__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__167(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__167\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__25__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__168(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__168\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__26__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__169(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__169\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__27__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__170(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__170\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__28__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__171(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__171\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__29__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__172(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__172\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__30__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__173(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__173\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__31__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__174(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__174\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__32__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__175(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__175\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__33__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__176(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__176\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__34__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__177(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__177\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__35__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__178(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__178\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__36__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__179(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__179\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__37__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__180(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__180\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__38__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__181(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__181\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__39__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__182(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__182\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__40__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__183(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__183\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__41__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__184(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__184\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__42__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__185(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__185\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__43__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__186(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__186\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__44__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__187(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__187\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__45__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__188(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__188\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__46__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__189(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__189\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__47__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__190(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__190\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__48__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__191(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__191\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__49__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__192(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__192\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__50__KET____DOT__pe_inst__DOT__accumulator_backup;
}

VL_INLINE_OPT void Vpower_pstates_pkg___024root___nba_sequent__TOP__193(Vpower_pstates_pkg___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vpower_pstates_pkg__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vpower_pstates_pkg___024root___nba_sequent__TOP__193\n"); );
    // Init
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator = 0;
    IData/*31:0*/ __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup = 0;
    // Body
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
        = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    if (vlSelf->reset) {
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator = 0U;
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup = 0U;
    } else {
        if (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__0__KET____DOT__pe_col__BRA__0__KET____DOT__pe_inst__DOT__mac_enable_global) {
            __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
                = (vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
                   + (((- (IData)((1U & ((IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__combined_mult) 
                                         >> 0xfU)))) 
                       << 0x10U) | (IData)(vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__combined_mult)));
        }
        __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
            = vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
    }
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator;
    vlSelf->neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup 
        = __Vdly__neuraedge_npu_50tops__DOT__tiles__BRA__0__KET____DOT__tile_inst__DOT__pe_row__BRA__2__KET____DOT__pe_col__BRA__51__KET____DOT__pe_inst__DOT__accumulator_backup;
}
