#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5568cd14ad80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x5568cd14dfd0_0 .var/i "__vunit_check_count", 31 0;
v0x5568cd14e220_0 .var/str "__vunit_current_test";
v0x5568cd14efd0_0 .var/i "__vunit_fail_count", 31 0;
v0x5568cd154d00_0 .var/i "__vunit_test_done", 31 0;
S_0x5568cd135fa0 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x5568cd14ad80;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x5568cd14dfd0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x5568cd14efd0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x5568cd1348c0 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x5568cd14ad80;
 .timescale 0 0;
v0x5568cd14d9d0_0 .var/i "failed", 31 0;
v0x5568cd14dcc0_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x5568cd14dcc0_0, 0, 32;
    %load/vec4 v0x5568cd14dcc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5568cd14d9d0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x5568cd14dcc0_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x5568cd14dcc0_0 {0 0 0};
T_1.2 ;
    %end;
S_0x5568cd1353d0 .scope module, "async_fifo_single_entry_tb" "async_fifo_single_entry_tb" 4 13;
 .timescale -12 -12;
P_0x5568cd1611a0 .param/l "ADDR_WIDTH" 1 4 17, +C4<00000000000000000000000000000100>;
P_0x5568cd1611e0 .param/l "DATA_WIDTH" 1 4 16, +C4<00000000000000000000000000001000>;
P_0x5568cd161220 .param/l "DEPTH" 1 4 18, +C4<00000000000000000000000000010000>;
v0x5568cd1b50f0_0 .var "data_valid_time", 63 0;
v0x5568cd1b51d0_0 .net "empty", 0 0, L_0x5568cd1c8170;  1 drivers
v0x5568cd1b52c0_0 .net "full", 0 0, L_0x5568cd1c7810;  1 drivers
v0x5568cd1b53e0_0 .net "has_data", 0 0, L_0x5568cd1c8060;  1 drivers
v0x5568cd1b5480_0 .var/i "latency_cycles", 31 0;
v0x5568cd1b5570_0 .var "rd_clk", 0 0;
v0x5568cd1b5610_0 .net "rd_data", 7 0, L_0x5568cd1c8270;  1 drivers
v0x5568cd1b56b0_0 .var "rd_en", 0 0;
v0x5568cd1b5780_0 .var "read_val", 7 0;
v0x5568cd1b5820_0 .var "rst", 0 0;
v0x5568cd1b58c0_0 .var "wr_clk", 0 0;
v0x5568cd1b5960_0 .var "wr_data", 7 0;
v0x5568cd1b5a00_0 .var "wr_en", 0 0;
v0x5568cd1b5af0_0 .var "write_time", 63 0;
S_0x5568cd19c080 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 138, 4 138 0, S_0x5568cd1353d0;
 .timescale -12 -12;
v0x5568cd155010_0 .var/2s "trial", 31 0;
E_0x5568cd0b73f0 .event posedge, v0x5568cd19e290_0;
E_0x5568cd0b8ec0 .event posedge, v0x5568cd19ec30_0;
S_0x5568cd19c340 .scope begin, "$unm_blk_50" "$unm_blk_50" 4 73, 4 73 0, S_0x5568cd1353d0;
 .timescale -12 -12;
v0x5568cd19c820_0 .var/i "count", 31 0;
S_0x5568cd19c540 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 86, 4 86 0, S_0x5568cd19c340;
 .timescale -12 -12;
v0x5568cd19c720_0 .var/2s "i", 31 0;
S_0x5568cd19c920 .scope begin, "$unm_blk_89" "$unm_blk_89" 4 239, 4 239 0, S_0x5568cd1353d0;
 .timescale -12 -12;
v0x5568cd19cde0_0 .var/i "count", 31 0;
S_0x5568cd19cb00 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 253, 4 253 0, S_0x5568cd19c920;
 .timescale -12 -12;
v0x5568cd19cce0_0 .var/2s "i", 31 0;
S_0x5568cd19cee0 .scope begin, "$unm_blk_93" "$unm_blk_93" 4 284, 4 284 0, S_0x5568cd1353d0;
 .timescale -12 -12;
v0x5568cd19d3c0_0 .var "pattern", 7 0;
S_0x5568cd19d0c0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 298, 4 298 0, S_0x5568cd19cee0;
 .timescale -12 -12;
v0x5568cd19d2c0_0 .var/2s "p", 31 0;
S_0x5568cd19d4c0 .scope module, "DUT" "async_fifo_fwft" 4 43, 5 12 0, S_0x5568cd1353d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /OUTPUT 1 "full";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "has_data";
    .port_info 9 /OUTPUT 8 "rd_data";
P_0x5568cd130400 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x5568cd130440 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x5568cd130480 .param/l "RESERVE" 0 5 15, C4<000000000000>;
L_0x5568cd1c7cf0 .functor NOT 1, v0x5568cd1b3b40_0, C4<0>, C4<0>, C4<0>;
L_0x5568cd1c7d60 .functor AND 1, L_0x5568cd1b6420, L_0x5568cd1c7cf0, C4<1>, C4<1>;
L_0x5568cd1c7e20 .functor AND 1, L_0x5568cd1b6420, v0x5568cd1b56b0_0, C4<1>, C4<1>;
L_0x5568cd1c7f20 .functor OR 1, L_0x5568cd1c7d60, L_0x5568cd1c7e20, C4<0>, C4<0>;
L_0x5568cd1c8060 .functor BUFZ 1, v0x5568cd1b3b40_0, C4<0>, C4<0>, C4<0>;
L_0x5568cd1c8170 .functor NOT 1, v0x5568cd1b3b40_0, C4<0>, C4<0>, C4<0>;
L_0x5568cd1c8270 .functor BUFZ 8, v0x5568cd1b1b10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5568cd1b3870_0 .net *"_ivl_0", 0 0, L_0x5568cd1c7cf0;  1 drivers
v0x5568cd1b3970_0 .net *"_ivl_2", 0 0, L_0x5568cd1c7d60;  1 drivers
v0x5568cd1b3a50_0 .net *"_ivl_4", 0 0, L_0x5568cd1c7e20;  1 drivers
v0x5568cd1b3b40_0 .var "data_in_reg", 0 0;
v0x5568cd1b3c00_0 .net "empty", 0 0, L_0x5568cd1c8170;  alias, 1 drivers
v0x5568cd1b3cc0_0 .net "empty_i", 0 0, L_0x5568cd1b6110;  1 drivers
v0x5568cd1b3d60_0 .net "full", 0 0, L_0x5568cd1c7810;  alias, 1 drivers
v0x5568cd1b3e30_0 .net "has_data", 0 0, L_0x5568cd1c8060;  alias, 1 drivers
v0x5568cd1b3ed0_0 .net "has_data_i", 0 0, L_0x5568cd1b6420;  1 drivers
v0x5568cd1b4030_0 .net "rd_clk", 0 0, v0x5568cd1b5570_0;  1 drivers
v0x5568cd1b40d0_0 .net "rd_data", 7 0, L_0x5568cd1c8270;  alias, 1 drivers
v0x5568cd1b4170_0 .net "rd_data_i", 7 0, v0x5568cd1b1b10_0;  1 drivers
v0x5568cd1b4230_0 .net "rd_en", 0 0, v0x5568cd1b56b0_0;  1 drivers
v0x5568cd1b42d0_0 .net "rd_en_i", 0 0, L_0x5568cd1c7f20;  1 drivers
v0x5568cd1b43a0_0 .var "rd_rst", 0 0;
v0x5568cd1b4440_0 .var "rd_rst_cnt", 2 0;
v0x5568cd1b4520_0 .net "rst", 0 0, v0x5568cd1b5820_0;  1 drivers
v0x5568cd1b45c0_0 .net "wr_clk", 0 0, v0x5568cd1b58c0_0;  1 drivers
v0x5568cd1b4660_0 .net "wr_data", 7 0, v0x5568cd1b5960_0;  1 drivers
v0x5568cd1b4720_0 .net "wr_en", 0 0, v0x5568cd1b5a00_0;  1 drivers
S_0x5568cd19d930 .scope module, "FIFO_INST" "async_fifo" 5 40, 6 11 0, S_0x5568cd19d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x5568cd13b8b0 .param/l "ADDR_WIDTH" 0 6 13, +C4<00000000000000000000000000000100>;
P_0x5568cd13b8f0 .param/l "DATA_WIDTH" 0 6 12, +C4<00000000000000000000000000001000>;
P_0x5568cd13b930 .param/l "DEPTH" 1 6 43, +C4<00000000000000000000000000010000>;
P_0x5568cd13b970 .param/str "RAM_TYPE" 1 6 45, "DISTRIBUTED";
P_0x5568cd13b9b0 .param/l "RESERVE" 0 6 14, C4<000000000000>;
L_0x5568cd14de70 .functor NOT 1, v0x5568cd1b2370_0, C4<0>, C4<0>, C4<0>;
L_0x5568cd1c6b70 .functor XOR 1, L_0x5568cd1c70b0, L_0x5568cd1c71e0, C4<0>, C4<0>;
L_0x5568cd14e0c0 .functor AND 1, L_0x5568cd1c6ee0, L_0x5568cd1c6b70, C4<1>, C4<1>;
L_0x5568cd14ee30 .functor OR 1, v0x5568cd1a15b0_0, v0x5568cd1b3120_0, C4<0>, C4<0>;
L_0x5568cd154b60 .functor NOT 1, L_0x5568cd1c7410, C4<0>, C4<0>, C4<0>;
L_0x5568cd154eb0 .functor AND 1, v0x5568cd1b5a00_0, L_0x5568cd154b60, C4<1>, C4<1>;
L_0x5568cd1c7be0 .functor AND 1, L_0x5568cd1c7f20, L_0x5568cd1c7b40, C4<1>, C4<1>;
L_0x7fec9a298018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5568cd19fb50_0 .net/2u *"_ivl_10", 0 0, L_0x7fec9a298018;  1 drivers
v0x5568cd19fc50_0 .net *"_ivl_14", 0 0, L_0x5568cd1b62e0;  1 drivers
L_0x7fec9a298060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568cd19fd10_0 .net/2u *"_ivl_16", 0 0, L_0x7fec9a298060;  1 drivers
v0x5568cd19fe00_0 .net *"_ivl_18", 0 0, L_0x5568cd14de70;  1 drivers
L_0x7fec9a2980a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5568cd19fee0_0 .net/2u *"_ivl_24", 31 0, L_0x7fec9a2980a8;  1 drivers
L_0x7fec9a2980f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568cd1a0010_0 .net/2u *"_ivl_26", 0 0, L_0x7fec9a2980f0;  1 drivers
v0x5568cd1a00f0_0 .net *"_ivl_28", 5 0, L_0x5568cd1c6750;  1 drivers
v0x5568cd1a01d0_0 .net *"_ivl_30", 31 0, L_0x5568cd1c68f0;  1 drivers
L_0x7fec9a298138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568cd1a02b0_0 .net *"_ivl_33", 25 0, L_0x7fec9a298138;  1 drivers
v0x5568cd1a0390_0 .net *"_ivl_34", 31 0, L_0x5568cd1c6a30;  1 drivers
v0x5568cd1a0470_0 .net *"_ivl_39", 3 0, L_0x5568cd1c6cd0;  1 drivers
v0x5568cd1a0550_0 .net *"_ivl_41", 3 0, L_0x5568cd1c6df0;  1 drivers
v0x5568cd1a0630_0 .net *"_ivl_42", 0 0, L_0x5568cd1c6ee0;  1 drivers
v0x5568cd1a06f0_0 .net *"_ivl_45", 0 0, L_0x5568cd1c70b0;  1 drivers
v0x5568cd1a07d0_0 .net *"_ivl_47", 0 0, L_0x5568cd1c71e0;  1 drivers
v0x5568cd1a08b0_0 .net *"_ivl_48", 0 0, L_0x5568cd1c6b70;  1 drivers
v0x5568cd1a0970_0 .net *"_ivl_51", 0 0, L_0x5568cd14e0c0;  1 drivers
L_0x7fec9a298180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5568cd1a0a30_0 .net/2u *"_ivl_52", 0 0, L_0x7fec9a298180;  1 drivers
L_0x7fec9a2981c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568cd1a0b10_0 .net/2u *"_ivl_54", 0 0, L_0x7fec9a2981c8;  1 drivers
v0x5568cd1a0bf0_0 .net *"_ivl_58", 11 0, L_0x5568cd1c75a0;  1 drivers
L_0x7fec9a298210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5568cd1a0cd0_0 .net *"_ivl_61", 5 0, L_0x7fec9a298210;  1 drivers
L_0x7fec9a298258 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568cd1a0db0_0 .net/2u *"_ivl_62", 11 0, L_0x7fec9a298258;  1 drivers
v0x5568cd1a0e90_0 .net *"_ivl_64", 0 0, L_0x5568cd1c7280;  1 drivers
L_0x7fec9a2982a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5568cd1a0f50_0 .net/2u *"_ivl_66", 0 0, L_0x7fec9a2982a0;  1 drivers
v0x5568cd1a1030_0 .net *"_ivl_68", 0 0, L_0x5568cd14ee30;  1 drivers
v0x5568cd1a1110_0 .net *"_ivl_72", 0 0, L_0x5568cd154b60;  1 drivers
v0x5568cd1a11f0_0 .net *"_ivl_77", 0 0, L_0x5568cd1c7b40;  1 drivers
v0x5568cd1a12b0_0 .net *"_ivl_8", 0 0, L_0x5568cd1b5fc0;  1 drivers
v0x5568cd1a1370_0 .net "empty", 0 0, L_0x5568cd1b6110;  alias, 1 drivers
v0x5568cd1a1430_0 .net "full", 0 0, L_0x5568cd1c7810;  alias, 1 drivers
v0x5568cd1a14f0_0 .net "full_i", 0 0, L_0x5568cd1c7410;  1 drivers
v0x5568cd1a15b0_0 .var "full_reg", 0 0;
v0x5568cd1a1670_0 .net "has_data", 0 0, L_0x5568cd1b6420;  alias, 1 drivers
v0x5568cd1a1730_0 .net "occup", 4 0, L_0x5568cd1b6650;  1 drivers
v0x5568cd1a1810 .array "ram", 0 15, 7 0;
v0x5568cd1b1a70_0 .net "rd_clk", 0 0, v0x5568cd1b5570_0;  alias, 1 drivers
v0x5568cd1b1b10_0 .var "rd_data", 7 0;
v0x5568cd1b1bd0_0 .net "rd_en", 0 0, L_0x5568cd1c7f20;  alias, 1 drivers
v0x5568cd1b1c90_0 .net "rd_en_i", 0 0, L_0x5568cd1c7be0;  1 drivers
v0x5568cd1b1d50_0 .var "rd_ptr", 4 0;
v0x5568cd1b1e30_0 .net "rd_ptr_dec", 4 0, L_0x5568cd1b5e90;  1 drivers
v0x5568cd1b1f10_0 .net "rd_ptr_gray", 4 0, L_0x5568cd1b5c90;  1 drivers
v0x5568cd1b1ff0_0 .var "rd_ptr_gray_r", 4 0;
v0x5568cd1b20d0_0 .var "rd_ptr_s1", 4 0;
v0x5568cd1b21b0_0 .var "rd_ptr_s2", 4 0;
v0x5568cd1b2290_0 .var "rd_ptr_sync", 4 0;
v0x5568cd1b2370_0 .var "rd_rst", 0 0;
v0x5568cd1b2430_0 .var "rd_rst_cnt", 2 0;
v0x5568cd1b2510_0 .net "rst", 0 0, v0x5568cd1b5820_0;  alias, 1 drivers
v0x5568cd1b25b0_0 .net "rst_sr", 0 0, v0x5568cd19e450_0;  1 drivers
v0x5568cd1b2680_0 .net "rst_sw", 0 0, v0x5568cd19ee20_0;  1 drivers
v0x5568cd1b2750_0 .net "space", 5 0, L_0x5568cd1c6be0;  1 drivers
v0x5568cd1b27f0_0 .net "wr_clk", 0 0, v0x5568cd1b58c0_0;  alias, 1 drivers
v0x5568cd1b28c0_0 .net "wr_data", 7 0, v0x5568cd1b5960_0;  alias, 1 drivers
v0x5568cd1b2980_0 .net "wr_en", 0 0, v0x5568cd1b5a00_0;  alias, 1 drivers
v0x5568cd1b2a40_0 .net "wr_en_i", 0 0, L_0x5568cd154eb0;  1 drivers
v0x5568cd1b2b00_0 .var "wr_ptr", 4 0;
v0x5568cd1b2be0_0 .net "wr_ptr_dec", 4 0, L_0x5568cd1b5d90;  1 drivers
v0x5568cd1b2cc0_0 .net "wr_ptr_gray", 4 0, L_0x5568cd1b5bd0;  1 drivers
v0x5568cd1b2da0_0 .var "wr_ptr_gray_r", 4 0;
v0x5568cd1b2e80_0 .var "wr_ptr_s1", 4 0;
v0x5568cd1b2f60_0 .var "wr_ptr_s2", 4 0;
v0x5568cd1b3040_0 .var "wr_ptr_sync", 4 0;
v0x5568cd1b3120_0 .var "wr_rst", 0 0;
v0x5568cd1b31e0_0 .var "wr_rst_cnt", 2 0;
L_0x5568cd1b5bd0 .ufunc/vec4 TD_async_fifo_single_entry_tb.DUT.FIFO_INST.binary2gray, 5, v0x5568cd1b2b00_0 (v0x5568cd19f5b0_0) S_0x5568cd19f210;
L_0x5568cd1b5c90 .ufunc/vec4 TD_async_fifo_single_entry_tb.DUT.FIFO_INST.binary2gray, 5, v0x5568cd1b1d50_0 (v0x5568cd19f5b0_0) S_0x5568cd19f210;
L_0x5568cd1b5d90 .ufunc/vec4 TD_async_fifo_single_entry_tb.DUT.FIFO_INST.gray2binary, 5, v0x5568cd1b2f60_0 (v0x5568cd19fa60_0) S_0x5568cd19f6a0;
L_0x5568cd1b5e90 .ufunc/vec4 TD_async_fifo_single_entry_tb.DUT.FIFO_INST.gray2binary, 5, v0x5568cd1b21b0_0 (v0x5568cd19fa60_0) S_0x5568cd19f6a0;
L_0x5568cd1b5fc0 .cmp/eq 5, v0x5568cd1b1d50_0, v0x5568cd1b3040_0;
L_0x5568cd1b6110 .functor MUXZ 1, v0x5568cd1b2370_0, L_0x7fec9a298018, L_0x5568cd1b5fc0, C4<>;
L_0x5568cd1b62e0 .cmp/eq 5, v0x5568cd1b1d50_0, v0x5568cd1b3040_0;
L_0x5568cd1b6420 .functor MUXZ 1, L_0x5568cd14de70, L_0x7fec9a298060, L_0x5568cd1b62e0, C4<>;
L_0x5568cd1b6650 .arith/sub 5, v0x5568cd1b2b00_0, v0x5568cd1b2290_0;
L_0x5568cd1c6750 .concat [ 5 1 0 0], L_0x5568cd1b6650, L_0x7fec9a2980f0;
L_0x5568cd1c68f0 .concat [ 6 26 0 0], L_0x5568cd1c6750, L_0x7fec9a298138;
L_0x5568cd1c6a30 .arith/sub 32, L_0x7fec9a2980a8, L_0x5568cd1c68f0;
L_0x5568cd1c6be0 .part L_0x5568cd1c6a30, 0, 6;
L_0x5568cd1c6cd0 .part v0x5568cd1b2b00_0, 0, 4;
L_0x5568cd1c6df0 .part v0x5568cd1b2290_0, 0, 4;
L_0x5568cd1c6ee0 .cmp/eq 4, L_0x5568cd1c6cd0, L_0x5568cd1c6df0;
L_0x5568cd1c70b0 .part v0x5568cd1b2b00_0, 4, 1;
L_0x5568cd1c71e0 .part v0x5568cd1b2290_0, 4, 1;
L_0x5568cd1c7410 .functor MUXZ 1, L_0x7fec9a2981c8, L_0x7fec9a298180, L_0x5568cd14e0c0, C4<>;
L_0x5568cd1c75a0 .concat [ 6 6 0 0], L_0x5568cd1c6be0, L_0x7fec9a298210;
L_0x5568cd1c7280 .cmp/ge 12, L_0x7fec9a298258, L_0x5568cd1c75a0;
L_0x5568cd1c7810 .functor MUXZ 1, L_0x5568cd14ee30, L_0x7fec9a2982a0, L_0x5568cd1c7280, C4<>;
L_0x5568cd1c7b40 .reduce/nor L_0x5568cd1b6110;
S_0x5568cd19de90 .scope module, "SYNC_RR" "sync_reg" 6 38, 7 7 0, S_0x5568cd19d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x5568cd178a20 .param/l "RST_ST" 0 7 9, +C4<00000000000000000000000000000001>;
P_0x5568cd178a60 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000001>;
v0x5568cd19e290_0 .net "clk", 0 0, v0x5568cd1b5570_0;  alias, 1 drivers
v0x5568cd19e370_0 .net "din", 0 0, v0x5568cd1b5820_0;  alias, 1 drivers
v0x5568cd19e450_0 .var "dout", 0 0;
v0x5568cd19e540_0 .net "rst", 0 0, v0x5568cd1b5820_0;  alias, 1 drivers
v0x5568cd19e610_0 .var "sync_r1", 0 0;
v0x5568cd19e720_0 .var "sync_r2", 0 0;
E_0x5568cd0b8930 .event posedge, v0x5568cd19e370_0, v0x5568cd19e290_0;
S_0x5568cd19e880 .scope module, "SYNC_WR" "sync_reg" 6 32, 7 7 0, S_0x5568cd19d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x5568cd19e0e0 .param/l "RST_ST" 0 7 9, +C4<00000000000000000000000000000001>;
P_0x5568cd19e120 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000000001>;
v0x5568cd19ec30_0 .net "clk", 0 0, v0x5568cd1b58c0_0;  alias, 1 drivers
v0x5568cd19ed10_0 .net "din", 0 0, v0x5568cd1b5820_0;  alias, 1 drivers
v0x5568cd19ee20_0 .var "dout", 0 0;
v0x5568cd19eee0_0 .net "rst", 0 0, v0x5568cd1b5820_0;  alias, 1 drivers
v0x5568cd19ef80_0 .var "sync_r1", 0 0;
v0x5568cd19f0b0_0 .var "sync_r2", 0 0;
E_0x5568cd0b9920 .event posedge, v0x5568cd19e370_0, v0x5568cd19ec30_0;
S_0x5568cd19f210 .scope function.vec4.s5, "binary2gray" "binary2gray" 6 83, 6 83 0, S_0x5568cd19d930;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x5568cd19f210
v0x5568cd19f4d0_0 .var/i "i", 31 0;
v0x5568cd19f5b0_0 .var "input_value", 4 0;
TD_async_fifo_single_entry_tb.DUT.FIFO_INST.binary2gray ;
    %load/vec4 v0x5568cd19f5b0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd19f4d0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5568cd19f4d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x5568cd19f5b0_0;
    %load/vec4 v0x5568cd19f4d0_0;
    %part/s 1;
    %load/vec4 v0x5568cd19f5b0_0;
    %load/vec4 v0x5568cd19f4d0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5568cd19f4d0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x5568cd19f4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd19f4d0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x5568cd19f6a0 .scope function.vec4.s5, "gray2binary" "gray2binary" 6 93, 6 93 0, S_0x5568cd19d930;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x5568cd19f6a0
v0x5568cd19f980_0 .var/i "i", 31 0;
v0x5568cd19fa60_0 .var "input_value", 4 0;
TD_async_fifo_single_entry_tb.DUT.FIFO_INST.gray2binary ;
    %load/vec4 v0x5568cd19fa60_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5568cd19f980_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x5568cd19f980_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x5568cd19fa60_0;
    %load/vec4 v0x5568cd19f980_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x5568cd19f980_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x5568cd19f980_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x5568cd19f980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5568cd19f980_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x5568cd1b48f0 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 342, 4 342 0, S_0x5568cd1353d0;
 .timescale -12 -12;
S_0x5568cd1b4ad0 .scope begin, "completion_thread" "completion_thread" 4 357, 4 357 0, S_0x5568cd1b48f0;
 .timescale -12 -12;
E_0x5568cd0bb460 .event anyedge, v0x5568cd154d00_0;
S_0x5568cd1b4d10 .scope begin, "timeout_thread" "timeout_thread" 4 344, 4 344 0, S_0x5568cd1b48f0;
 .timescale -12 -12;
S_0x5568cd1b4f10 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 63, 4 63 0, S_0x5568cd1353d0;
 .timescale -12 -12;
TD_async_fifo_single_entry_tb.wait_reset_complete ;
T_4.10 ;
    %load/vec4 v0x5568cd1b3120_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x5568cd1b43a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz T_4.11, 8;
    %wait E_0x5568cd0b8ec0;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 5, 0, 32;
T_4.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.14, 5;
    %jmp/1 T_4.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b8ec0;
    %jmp T_4.13;
T_4.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5568cd14ad80;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd154d00_0, 0, 32;
    %pushi/str "";
    %store/str v0x5568cd14e220_0;
    %end;
    .thread T_5, $init;
    .scope S_0x5568cd19e880;
T_6 ;
    %wait E_0x5568cd0b9920;
    %load/vec4 v0x5568cd19eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd19ef80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd19f0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd19ee20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5568cd19ed10_0;
    %assign/vec4 v0x5568cd19ef80_0, 0;
    %load/vec4 v0x5568cd19ef80_0;
    %assign/vec4 v0x5568cd19f0b0_0, 0;
    %load/vec4 v0x5568cd19f0b0_0;
    %assign/vec4 v0x5568cd19ee20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5568cd19de90;
T_7 ;
    %wait E_0x5568cd0b8930;
    %load/vec4 v0x5568cd19e540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd19e610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd19e720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd19e450_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5568cd19e370_0;
    %assign/vec4 v0x5568cd19e610_0, 0;
    %load/vec4 v0x5568cd19e610_0;
    %assign/vec4 v0x5568cd19e720_0, 0;
    %load/vec4 v0x5568cd19e720_0;
    %assign/vec4 v0x5568cd19e450_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5568cd19d930;
T_8 ;
    %wait E_0x5568cd0b73f0;
    %load/vec4 v0x5568cd1b2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b2e80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b2f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b3040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b1ff0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5568cd1b1f10_0;
    %assign/vec4 v0x5568cd1b1ff0_0, 0;
    %load/vec4 v0x5568cd1b2da0_0;
    %assign/vec4 v0x5568cd1b2e80_0, 0;
    %load/vec4 v0x5568cd1b2e80_0;
    %assign/vec4 v0x5568cd1b2f60_0, 0;
    %load/vec4 v0x5568cd1b2be0_0;
    %assign/vec4 v0x5568cd1b3040_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5568cd19d930;
T_9 ;
    %wait E_0x5568cd0b8ec0;
    %load/vec4 v0x5568cd1b3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b20d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b21b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b2290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b2da0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5568cd1b2cc0_0;
    %assign/vec4 v0x5568cd1b2da0_0, 0;
    %load/vec4 v0x5568cd1b1ff0_0;
    %assign/vec4 v0x5568cd1b20d0_0, 0;
    %load/vec4 v0x5568cd1b20d0_0;
    %assign/vec4 v0x5568cd1b21b0_0, 0;
    %load/vec4 v0x5568cd1b1e30_0;
    %assign/vec4 v0x5568cd1b2290_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5568cd19d930;
T_10 ;
    %wait E_0x5568cd0b8ec0;
    %load/vec4 v0x5568cd1b3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1a15b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1a15b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5568cd19d930;
T_11 ;
    %wait E_0x5568cd0b8ec0;
    %load/vec4 v0x5568cd1b2680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5568cd1b31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b3120_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5568cd1b31e0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5568cd1b31e0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5568cd1b31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b3120_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b3120_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5568cd19d930;
T_12 ;
    %wait E_0x5568cd0b8ec0;
    %load/vec4 v0x5568cd1b3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b2b00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5568cd1b2980_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x5568cd1a14f0_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5568cd1b2b00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5568cd1b2b00_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5568cd19d930;
T_13 ;
    %wait E_0x5568cd0b8ec0;
    %load/vec4 v0x5568cd1b2a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5568cd1b28c0_0;
    %load/vec4 v0x5568cd1b2b00_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5568cd1a1810, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5568cd19d930;
T_14 ;
    %wait E_0x5568cd0b73f0;
    %load/vec4 v0x5568cd1b25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5568cd1b2430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b2370_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5568cd1b2430_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5568cd1b2430_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5568cd1b2430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b2370_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b2370_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5568cd19d930;
T_15 ;
    %wait E_0x5568cd0b73f0;
    %load/vec4 v0x5568cd1b2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568cd1b1d50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5568cd1b1bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x5568cd1a1370_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5568cd1b1d50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5568cd1b1d50_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5568cd19d930;
T_16 ;
    %wait E_0x5568cd0b73f0;
    %load/vec4 v0x5568cd1b1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5568cd1b1d50_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5568cd1a1810, 4;
    %assign/vec4 v0x5568cd1b1b10_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5568cd19d4c0;
T_17 ;
    %wait E_0x5568cd0b8930;
    %load/vec4 v0x5568cd1b4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5568cd1b4440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b43a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5568cd1b4440_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5568cd1b4440_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5568cd1b4440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b43a0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b43a0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5568cd19d4c0;
T_18 ;
    %wait E_0x5568cd0b73f0;
    %load/vec4 v0x5568cd1b43a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b3b40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5568cd1b4230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5568cd1b3ed0_0;
    %assign/vec4 v0x5568cd1b3b40_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5568cd1b42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b3b40_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5568cd1353d0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568cd1b58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568cd1b5570_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_0x5568cd1353d0;
T_20 ;
    %delay 10000, 0;
    %load/vec4 v0x5568cd1b58c0_0;
    %nor/r;
    %assign/vec4 v0x5568cd1b58c0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5568cd1353d0;
T_21 ;
    %delay 10000, 0;
    %load/vec4 v0x5568cd1b5570_0;
    %nor/r;
    %assign/vec4 v0x5568cd1b5570_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5568cd1353d0;
T_22 ;
    %vpi_call/w 4 58 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 59 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x5568cd19c340;
T_23 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x5568cd19c820_0, 0, 32;
    %end;
    .thread T_23, $init;
    .scope S_0x5568cd19c920;
T_24 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5568cd19cde0_0, 0, 32;
    %end;
    .thread T_24, $init;
    .scope S_0x5568cd1353d0;
T_25 ;
    %pushi/str "Single-Entry-Cycles";
    %store/str v0x5568cd14e220_0;
    %vpi_call/w 4 75 "$display", "\000" {0 0 0};
    %vpi_call/w 4 76 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 77 "$display", "  TEST CASE: %s", "Single-Entry-Cycles" {0 0 0};
    %vpi_call/w 4 78 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 79 "$display", "\000" {0 0 0};
    %fork t_1, S_0x5568cd19c340;
    %jmp t_0;
    .scope S_0x5568cd19c340;
t_1 ;
    %vpi_call/w 4 76 "$display", "Testing: Single entry write/read cycles (%0d iterations)", v0x5568cd19c820_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b8ec0;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %alloc S_0x5568cd1b4f10;
    %fork TD_async_fifo_single_entry_tb.wait_reset_complete, S_0x5568cd1b4f10;
    %join;
    %free S_0x5568cd1b4f10;
    %fork t_3, S_0x5568cd19c540;
    %jmp t_2;
    .scope S_0x5568cd19c540;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd19c720_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x5568cd19c720_0;
    %load/vec4 v0x5568cd19c820_0;
    %cmp/s;
    %jmp/0xz T_25.3, 5;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b51d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.4, 6;
    %vpi_call/w 4 92 "$display", "\000" {0 0 0};
    %vpi_call/w 4 93 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 94 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000001011000 {0 0 0};
    %vpi_call/w 4 95 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 96 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b51d0_0, v0x5568cd1b51d0_0 {0 0 0};
    %vpi_call/w 4 97 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 98 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b53e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.6, 6;
    %vpi_call/w 4 93 "$display", "\000" {0 0 0};
    %vpi_call/w 4 94 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 95 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000001011001 {0 0 0};
    %vpi_call/w 4 96 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 97 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b53e0_0, v0x5568cd1b53e0_0 {0 0 0};
    %vpi_call/w 4 98 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 99 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.6 ;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %load/vec4 v0x5568cd19c720_0;
    %pad/s 8;
    %assign/vec4 v0x5568cd1b5960_0, 0;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
T_25.8 ;
    %load/vec4 v0x5568cd1b51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_25.9, 8;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.8;
T_25.9 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b51d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.10, 6;
    %vpi_call/w 4 106 "$display", "\000" {0 0 0};
    %vpi_call/w 4 107 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 108 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000001100110 {0 0 0};
    %vpi_call/w 4 109 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 110 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b51d0_0, v0x5568cd1b51d0_0 {0 0 0};
    %vpi_call/w 4 111 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 112 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.10 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b53e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.12, 6;
    %vpi_call/w 4 107 "$display", "\000" {0 0 0};
    %vpi_call/w 4 108 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 109 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000001100111 {0 0 0};
    %vpi_call/w 4 110 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 111 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b53e0_0, v0x5568cd1b53e0_0 {0 0 0};
    %vpi_call/w 4 112 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 113 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.12 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b52c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.14, 6;
    %vpi_call/w 4 108 "$display", "\000" {0 0 0};
    %vpi_call/w 4 109 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 110 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000001101000 {0 0 0};
    %vpi_call/w 4 111 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 112 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b52c0_0, v0x5568cd1b52c0_0 {0 0 0};
    %vpi_call/w 4 113 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 114 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.14 ;
    %load/vec4 v0x5568cd1b5610_0;
    %store/vec4 v0x5568cd1b5780_0, 0, 8;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b5780_0;
    %pad/u 32;
    %load/vec4 v0x5568cd19c720_0;
    %cmp/ne;
    %jmp/0xz  T_25.16, 6;
    %vpi_call/w 4 112 "$display", "\000" {0 0 0};
    %vpi_call/w 4 113 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 114 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000001101100 {0 0 0};
    %vpi_call/w 4 115 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b5780_0, v0x5568cd1b5780_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "  Actual:   %0d (0x%0h)", v0x5568cd19c720_0, v0x5568cd19c720_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.16 ;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_25.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.19, 5;
    %jmp/1 T_25.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.18;
T_25.19 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5568cd19c720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5568cd19c720_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %end;
    .scope S_0x5568cd19c340;
t_2 %join;
    %vpi_call/w 4 120 "$display", "  PASS: Single entry cycles" {0 0 0};
    %end;
    .scope S_0x5568cd1353d0;
t_0 %join;
    %pushi/str "FWFT-Latency";
    %store/str v0x5568cd14e220_0;
    %vpi_call/w 4 128 "$display", "\000" {0 0 0};
    %vpi_call/w 4 129 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 130 "$display", "  TEST CASE: %s", "FWFT-Latency" {0 0 0};
    %vpi_call/w 4 131 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 132 "$display", "\000" {0 0 0};
    %vpi_call/w 4 127 "$display", "Testing: FWFT latency measurement" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_25.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.21, 5;
    %jmp/1 T_25.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b8ec0;
    %jmp T_25.20;
T_25.21 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %alloc S_0x5568cd1b4f10;
    %fork TD_async_fifo_single_entry_tb.wait_reset_complete, S_0x5568cd1b4f10;
    %join;
    %free S_0x5568cd1b4f10;
    %fork t_5, S_0x5568cd19c080;
    %jmp t_4;
    .scope S_0x5568cd19c080;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd155010_0, 0, 32;
T_25.22 ;
    %load/vec4 v0x5568cd155010_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_25.23, 5;
T_25.24 ;
    %load/vec4 v0x5568cd1b51d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_25.25, 8;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.24;
T_25.25 ;
    %wait E_0x5568cd0b8ec0;
    %vpi_func 4 150 "$time" 64 {0 0 0};
    %store/vec4 v0x5568cd1b5af0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %load/vec4 v0x5568cd155010_0;
    %addi 100, 0, 32;
    %pad/s 8;
    %assign/vec4 v0x5568cd1b5960_0, 0;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd1b5480_0, 0, 32;
T_25.26 ;
    %load/vec4 v0x5568cd1b53e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.28, 9;
    %load/vec4 v0x5568cd1b5480_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.28;
    %flag_set/vec4 8;
    %jmp/0xz T_25.27, 8;
    %wait E_0x5568cd0b73f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5568cd1b5480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5568cd1b5480_0, 0, 32;
    %jmp T_25.26;
T_25.27 ;
    %vpi_func 4 162 "$time" 64 {0 0 0};
    %store/vec4 v0x5568cd1b50f0_0, 0, 64;
    %vpi_call/w 4 164 "$display", "  Trial %0d: latency = %0d rd_clk cycles", v0x5568cd155010_0, v0x5568cd1b5480_0 {0 0 0};
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b5480_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_25.31, 5;
    %load/vec4 v0x5568cd1b5480_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.31;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %vpi_call/w 4 171 "$display", "\000" {0 0 0};
    %vpi_call/w 4 172 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 173 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000010100111 {0 0 0};
    %vpi_call/w 4 174 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 175 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 176 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.29 ;
    %load/vec4 v0x5568cd1b5610_0;
    %store/vec4 v0x5568cd1b5780_0, 0, 8;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b5780_0;
    %pad/u 32;
    %load/vec4 v0x5568cd155010_0;
    %addi 100, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_25.32, 6;
    %vpi_call/w 4 175 "$display", "\000" {0 0 0};
    %vpi_call/w 4 176 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 177 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000010101011 {0 0 0};
    %vpi_call/w 4 178 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 179 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b5780_0, v0x5568cd1b5780_0 {0 0 0};
    %load/vec4 v0x5568cd155010_0;
    %addi 100, 0, 32;
    %load/vec4 v0x5568cd155010_0;
    %addi 100, 0, 32;
    %vpi_call/w 4 180 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 4 181 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.32 ;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_25.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.35, 5;
    %jmp/1 T_25.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.34;
T_25.35 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5568cd155010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5568cd155010_0, 0, 32;
    %jmp T_25.22;
T_25.23 ;
    %end;
    .scope S_0x5568cd1353d0;
t_4 %join;
    %vpi_call/w 4 181 "$display", "  PASS: FWFT latency verified" {0 0 0};
    %pushi/str "Single-Entry-Flags";
    %store/str v0x5568cd14e220_0;
    %vpi_call/w 4 189 "$display", "\000" {0 0 0};
    %vpi_call/w 4 190 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 191 "$display", "  TEST CASE: %s", "Single-Entry-Flags" {0 0 0};
    %vpi_call/w 4 192 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 193 "$display", "\000" {0 0 0};
    %vpi_call/w 4 188 "$display", "Testing: Flag transitions for single entry" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_25.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.37, 5;
    %jmp/1 T_25.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b8ec0;
    %jmp T_25.36;
T_25.37 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %alloc S_0x5568cd1b4f10;
    %fork TD_async_fifo_single_entry_tb.wait_reset_complete, S_0x5568cd1b4f10;
    %join;
    %free S_0x5568cd1b4f10;
    %pushi/vec4 3, 0, 32;
T_25.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.39, 5;
    %jmp/1 T_25.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.38;
T_25.39 ;
    %pop/vec4 1;
    %vpi_call/w 4 200 "$display", "  Initial: empty=%b, has_data=%b, full=%b", v0x5568cd1b51d0_0, v0x5568cd1b53e0_0, v0x5568cd1b52c0_0 {0 0 0};
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b51d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.40, 6;
    %vpi_call/w 4 205 "$display", "\000" {0 0 0};
    %vpi_call/w 4 206 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 207 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011001001 {0 0 0};
    %vpi_call/w 4 208 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b51d0_0, v0x5568cd1b51d0_0 {0 0 0};
    %vpi_call/w 4 210 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 211 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.40 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b53e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.42, 6;
    %vpi_call/w 4 206 "$display", "\000" {0 0 0};
    %vpi_call/w 4 207 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 208 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011001010 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 210 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b53e0_0, v0x5568cd1b53e0_0 {0 0 0};
    %vpi_call/w 4 211 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 212 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.42 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b52c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.44, 6;
    %vpi_call/w 4 207 "$display", "\000" {0 0 0};
    %vpi_call/w 4 208 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 209 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011001011 {0 0 0};
    %vpi_call/w 4 210 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 211 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b52c0_0, v0x5568cd1b52c0_0 {0 0 0};
    %vpi_call/w 4 212 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 213 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.44 ;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x5568cd1b5960_0, 0;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
T_25.46 ;
    %load/vec4 v0x5568cd1b51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_25.47, 8;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.46;
T_25.47 ;
    %vpi_call/w 4 215 "$display", "  After write: empty=%b, has_data=%b, full=%b", v0x5568cd1b51d0_0, v0x5568cd1b53e0_0, v0x5568cd1b52c0_0 {0 0 0};
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b51d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.48, 6;
    %vpi_call/w 4 220 "$display", "\000" {0 0 0};
    %vpi_call/w 4 221 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 222 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011011000 {0 0 0};
    %vpi_call/w 4 223 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 224 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b51d0_0, v0x5568cd1b51d0_0 {0 0 0};
    %vpi_call/w 4 225 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 226 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.48 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b53e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.50, 6;
    %vpi_call/w 4 221 "$display", "\000" {0 0 0};
    %vpi_call/w 4 222 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 223 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011011001 {0 0 0};
    %vpi_call/w 4 224 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 225 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b53e0_0, v0x5568cd1b53e0_0 {0 0 0};
    %vpi_call/w 4 226 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 227 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.50 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b52c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.52, 6;
    %vpi_call/w 4 222 "$display", "\000" {0 0 0};
    %vpi_call/w 4 223 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 224 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011011010 {0 0 0};
    %vpi_call/w 4 225 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 226 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b52c0_0, v0x5568cd1b52c0_0 {0 0 0};
    %vpi_call/w 4 227 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 228 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.52 ;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 5, 0, 32;
T_25.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.55, 5;
    %jmp/1 T_25.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.54;
T_25.55 ;
    %pop/vec4 1;
    %vpi_call/w 4 229 "$display", "  After read: empty=%b, has_data=%b, full=%b", v0x5568cd1b51d0_0, v0x5568cd1b53e0_0, v0x5568cd1b52c0_0 {0 0 0};
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b51d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.56, 6;
    %vpi_call/w 4 234 "$display", "\000" {0 0 0};
    %vpi_call/w 4 235 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 236 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011100110 {0 0 0};
    %vpi_call/w 4 237 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 238 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b51d0_0, v0x5568cd1b51d0_0 {0 0 0};
    %vpi_call/w 4 239 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 240 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.56 ;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b53e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_25.58, 6;
    %vpi_call/w 4 235 "$display", "\000" {0 0 0};
    %vpi_call/w 4 236 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 237 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000011100111 {0 0 0};
    %vpi_call/w 4 238 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 239 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b53e0_0, v0x5568cd1b53e0_0 {0 0 0};
    %vpi_call/w 4 240 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 241 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.58 ;
    %vpi_call/w 4 233 "$display", "  PASS: Single entry flags" {0 0 0};
    %pushi/str "Rapid-Single-Entry";
    %store/str v0x5568cd14e220_0;
    %vpi_call/w 4 241 "$display", "\000" {0 0 0};
    %vpi_call/w 4 242 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 243 "$display", "  TEST CASE: %s", "Rapid-Single-Entry" {0 0 0};
    %vpi_call/w 4 244 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 245 "$display", "\000" {0 0 0};
    %fork t_7, S_0x5568cd19c920;
    %jmp t_6;
    .scope S_0x5568cd19c920;
t_7 ;
    %vpi_call/w 4 242 "$display", "Testing: Rapid single entry operations" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_25.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.61, 5;
    %jmp/1 T_25.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b8ec0;
    %jmp T_25.60;
T_25.61 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %alloc S_0x5568cd1b4f10;
    %fork TD_async_fifo_single_entry_tb.wait_reset_complete, S_0x5568cd1b4f10;
    %join;
    %free S_0x5568cd1b4f10;
    %fork t_9, S_0x5568cd19cb00;
    %jmp t_8;
    .scope S_0x5568cd19cb00;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd19cce0_0, 0, 32;
T_25.62 ;
    %load/vec4 v0x5568cd19cce0_0;
    %load/vec4 v0x5568cd19cde0_0;
    %cmp/s;
    %jmp/0xz T_25.63, 5;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %load/vec4 v0x5568cd19cce0_0;
    %pad/s 8;
    %assign/vec4 v0x5568cd1b5960_0, 0;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
T_25.64 ;
    %load/vec4 v0x5568cd1b51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_25.65, 8;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.64;
T_25.65 ;
    %load/vec4 v0x5568cd1b5610_0;
    %store/vec4 v0x5568cd1b5780_0, 0, 8;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b5780_0;
    %pad/u 32;
    %load/vec4 v0x5568cd19cce0_0;
    %cmp/ne;
    %jmp/0xz  T_25.66, 6;
    %vpi_call/w 4 270 "$display", "\000" {0 0 0};
    %vpi_call/w 4 271 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 272 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000100001010 {0 0 0};
    %vpi_call/w 4 273 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 274 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b5780_0, v0x5568cd1b5780_0 {0 0 0};
    %vpi_call/w 4 275 "$display", "  Actual:   %0d (0x%0h)", v0x5568cd19cce0_0, v0x5568cd19cce0_0 {0 0 0};
    %vpi_call/w 4 276 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.66 ;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5568cd19cce0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5568cd19cce0_0, 0, 32;
    %jmp T_25.62;
T_25.63 ;
    %end;
    .scope S_0x5568cd19c920;
t_8 %join;
    %vpi_call/w 4 278 "$display", "  PASS: Rapid single entry operations" {0 0 0};
    %end;
    .scope S_0x5568cd1353d0;
t_6 %join;
    %pushi/str "Single-Entry-Integrity";
    %store/str v0x5568cd14e220_0;
    %vpi_call/w 4 286 "$display", "\000" {0 0 0};
    %vpi_call/w 4 287 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 288 "$display", "  TEST CASE: %s", "Single-Entry-Integrity" {0 0 0};
    %vpi_call/w 4 289 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 290 "$display", "\000" {0 0 0};
    %fork t_11, S_0x5568cd19cee0;
    %jmp t_10;
    .scope S_0x5568cd19cee0;
t_11 ;
    %vpi_call/w 4 287 "$display", "Testing: Single entry data integrity" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_25.68 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.69, 5;
    %jmp/1 T_25.69, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b8ec0;
    %jmp T_25.68;
T_25.69 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5820_0, 0;
    %alloc S_0x5568cd1b4f10;
    %fork TD_async_fifo_single_entry_tb.wait_reset_complete, S_0x5568cd1b4f10;
    %join;
    %free S_0x5568cd1b4f10;
    %fork t_13, S_0x5568cd19d0c0;
    %jmp t_12;
    .scope S_0x5568cd19d0c0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568cd19d2c0_0, 0, 32;
T_25.70 ;
    %load/vec4 v0x5568cd19d2c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_25.71, 5;
    %load/vec4 v0x5568cd19d2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.72, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.73, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.74, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.75, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.76, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_25.77, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_25.78, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_25.79, 6;
    %jmp T_25.80;
T_25.72 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.73 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.74 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.75 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.76 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.77 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.78 ;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.79 ;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x5568cd19d3c0_0, 0, 8;
    %jmp T_25.80;
T_25.80 ;
    %pop/vec4 1;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
    %load/vec4 v0x5568cd19d3c0_0;
    %assign/vec4 v0x5568cd1b5960_0, 0;
    %wait E_0x5568cd0b8ec0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b5a00_0, 0;
T_25.81 ;
    %load/vec4 v0x5568cd1b51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_25.82, 8;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.81;
T_25.82 ;
    %load/vec4 v0x5568cd1b5610_0;
    %store/vec4 v0x5568cd1b5780_0, 0, 8;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b5780_0;
    %load/vec4 v0x5568cd19d3c0_0;
    %cmp/ne;
    %jmp/0xz  T_25.83, 6;
    %vpi_call/w 4 326 "$display", "\000" {0 0 0};
    %vpi_call/w 4 327 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 328 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000101000010 {0 0 0};
    %vpi_call/w 4 329 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 330 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b5780_0, v0x5568cd1b5780_0 {0 0 0};
    %vpi_call/w 4 331 "$display", "  Actual:   %0d (0x%0h)", v0x5568cd19d3c0_0, v0x5568cd19d3c0_0 {0 0 0};
    %vpi_call/w 4 332 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.83 ;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %wait E_0x5568cd0b73f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568cd1b56b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_25.85 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.86, 5;
    %jmp/1 T_25.86, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5568cd0b73f0;
    %jmp T_25.85;
T_25.86 ;
    %pop/vec4 1;
    %load/vec4 v0x5568cd14dfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14dfd0_0, 0, 32;
    %load/vec4 v0x5568cd1b51d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.87, 6;
    %vpi_call/w 4 336 "$display", "\000" {0 0 0};
    %vpi_call/w 4 337 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 338 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv", 32'sb00000000000000000000000101001100 {0 0 0};
    %vpi_call/w 4 339 "$display", "  Test: %s", v0x5568cd14e220_0 {0 0 0};
    %vpi_call/w 4 340 "$display", "  Expected: %0d (0x%0h)", v0x5568cd1b51d0_0, v0x5568cd1b51d0_0 {0 0 0};
    %vpi_call/w 4 341 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 342 "$display", "\000" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
T_25.87 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5568cd19d2c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5568cd19d2c0_0, 0, 32;
    %jmp T_25.70;
T_25.71 ;
    %end;
    .scope S_0x5568cd19cee0;
t_12 %join;
    %vpi_call/w 4 335 "$display", "  PASS: Single entry data integrity" {0 0 0};
    %end;
    .scope S_0x5568cd1353d0;
t_10 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5568cd154d00_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x5568cd1353d0;
T_26 ;
    %fork t_15, S_0x5568cd1b48f0;
    %jmp t_14;
    .scope S_0x5568cd1b48f0;
t_15 ;
    %fork t_17, S_0x5568cd1b48f0;
    %fork t_18, S_0x5568cd1b48f0;
    %join;
    %join;
    %jmp t_16;
t_17 ;
    %fork t_20, S_0x5568cd1b4d10;
    %jmp t_19;
    .scope S_0x5568cd1b4d10;
t_20 ;
    %delay 3000000000, 0;
    %load/vec4 v0x5568cd154d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 4 347 "$display", "\000" {0 0 0};
    %vpi_call/w 4 348 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 349 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 350 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x5568cd14efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568cd14efd0_0, 0, 32;
    %alloc S_0x5568cd135fa0;
    %fork TD_$unit.__vunit_print_summary, S_0x5568cd135fa0;
    %join;
    %free S_0x5568cd135fa0;
    %alloc S_0x5568cd1348c0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5568cd14d9d0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x5568cd1348c0;
    %join;
    %free S_0x5568cd1348c0;
    %vpi_call/w 4 354 "$finish" {0 0 0};
T_26.0 ;
    %end;
    .scope S_0x5568cd1b48f0;
t_19 %join;
    %end;
t_18 ;
    %fork t_22, S_0x5568cd1b4ad0;
    %jmp t_21;
    .scope S_0x5568cd1b4ad0;
t_22 ;
T_26.2 ;
    %load/vec4 v0x5568cd154d00_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_26.3, 6;
    %wait E_0x5568cd0bb460;
    %jmp T_26.2;
T_26.3 ;
    %disable S_0x5568cd1b4d10;
    %alloc S_0x5568cd135fa0;
    %fork TD_$unit.__vunit_print_summary, S_0x5568cd135fa0;
    %join;
    %free S_0x5568cd135fa0;
    %alloc S_0x5568cd1348c0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5568cd14efd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5568cd14d9d0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x5568cd1348c0;
    %join;
    %free S_0x5568cd1348c0;
    %vpi_call/w 4 362 "$finish" {0 0 0};
    %end;
    .scope S_0x5568cd1b48f0;
t_21 %join;
    %end;
    .scope S_0x5568cd1b48f0;
t_16 ;
    %end;
    .scope S_0x5568cd1353d0;
t_14 %join;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/single_entry/async_fifo_single_entry_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo_fwft.v";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
