[
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Top.Memory",
    "name":"Top.Memory.mem.v",
    "text":"module BindsTo_0_Memory(\n  input         clock,\n  input         reset,\n  input  [31:0] io_imem_addr,\n  output [31:0] io_imem_inst,\n  input  [31:0] io_dmem_addr,\n  output [31:0] io_dmem_rdata,\n  input         io_dmem_ren,\n  output        io_dmem_rvalid,\n  input  [1:0]  io_dmem_wen,\n  input  [31:0] io_dmem_wdata\n);\n\ninitial begin\n  $readmemh(\"src/riscv/rv32ui-p-addi.hex\", Memory.mem);\nend\n                      endmodule\n\nbind Memory BindsTo_0_Memory BindsTo_0_Memory_Inst(.*);"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.Memory.mem",
    "fileName":"src/riscv/rv32ui-p-addi.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/riscv"
  }
]