
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001256                       # Number of seconds simulated
sim_ticks                                  1255872697                       # Number of ticks simulated
final_tick                                 1255872697                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 223665                       # Simulator instruction rate (inst/s)
host_op_rate                                   223665                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123875810                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694700                       # Number of bytes of host memory used
host_seconds                                    10.14                       # Real time elapsed on the host
sim_insts                                     2267544                       # Number of instructions simulated
sim_ops                                       2267544                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             620864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        154368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        75648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           75648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         97640470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        301126062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9020023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5147018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1375936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5350861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          2191305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4790294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           458645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5147018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           407685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4076846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           152882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4382610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          2293226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4841255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           203842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          3567241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          1172093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4739334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          2904753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4331649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           917290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4331649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           152882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4229728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           968251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5197979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          1885541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5197979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1172093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4994137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             494368579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     97640470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9020023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1375936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      2191305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       458645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       407685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       152882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      2293226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       203842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      1172093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      2904753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       917290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       152882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       968251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      1885541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1172093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122916917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60235405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60235405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60235405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        97640470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       301126062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9020023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5147018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1375936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5350861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         2191305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4790294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          458645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5147018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          407685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4076846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          152882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4382610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         2293226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4841255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          203842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         3567241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         1172093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4739334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         2904753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4331649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          917290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4331649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          152882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4229728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          968251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5197979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         1885541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5197979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1172093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4994137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            554603983                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132470                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73770                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5674                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87885                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66374                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.523696                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26422                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               90                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3667                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2895                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            772                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          257                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182057                       # DTB read hits
system.cpu00.dtb.read_misses                      612                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 182669                       # DTB read accesses
system.cpu00.dtb.write_hits                    127875                       # DTB write hits
system.cpu00.dtb.write_misses                    1019                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128894                       # DTB write accesses
system.cpu00.dtb.data_hits                     309932                       # DTB hits
system.cpu00.dtb.data_misses                     1631                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 311563                       # DTB accesses
system.cpu00.itb.fetch_hits                    149138                       # ITB hits
system.cpu00.itb.fetch_misses                     159                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149297                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2296                       # Number of system calls
system.cpu00.numCycles                        1018205                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            77491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1189741                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132470                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95691                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      723679                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12720                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                746                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6126                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          688                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149138                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2597                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           815090                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.459644                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.724906                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 597285     73.28%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16279      2.00%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17596      2.16%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16981      2.08%     79.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38071      4.67%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15637      1.92%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18899      2.32%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11272      1.38%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83070     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             815090                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.130102                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.168469                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  86301                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              561739                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129113                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33314                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4623                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26435                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1787                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124426                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7268                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4623                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 102146                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 88137                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       219127                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146692                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              254365                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105236                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2979                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22786                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2161                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               219093                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757732                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1369172                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210985                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155900                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668701                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89031                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4034                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1659                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  149103                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179544                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135437                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32027                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12252                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2747                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952774                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1707                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          382                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       815090                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.168919                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.936378                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            516980     63.43%     63.43% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73695      9.04%     72.47% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60789      7.46%     79.93% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45222      5.55%     85.47% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43702      5.36%     90.84% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28574      3.51%     94.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26661      3.27%     97.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11545      1.42%     99.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7922      0.97%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        815090                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5009     16.02%     16.02% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.10%     29.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  74      0.24%     29.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5953     19.04%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9852     31.51%     79.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6281     20.09%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550797     57.81%     57.81% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12791      1.34%     59.15% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.15% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35715      3.75%     62.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37107      3.89%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             185898     19.51%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130442     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952774                       # Type of FU issued
system.cpu00.iq.rate                         0.935739                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31266                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032816                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2509791                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          949812                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813333                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243820                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123484                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116995                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858745                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125295                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21322                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18609                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15925                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          219                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11217                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4623                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22899                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               56317                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078827                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1396                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179544                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135437                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1577                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  124                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               56083                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1564                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3105                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4669                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              945257                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              182689                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7517                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107538                       # number of nop insts executed
system.cpu00.iew.exec_refs                     311591                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110243                       # Number of branches executed
system.cpu00.iew.exec_stores                   128902                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.928356                       # Inst execution rate
system.cpu00.iew.wb_sent                       933839                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930328                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545601                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777822                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.913694                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701447                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105930                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3937                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       798435                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.212739                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.309871                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       550427     68.94%     68.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51609      6.46%     75.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        50928      6.38%     81.78% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29916      3.75%     85.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35453      4.44%     89.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8936      1.12%     91.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12799      1.60%     92.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5142      0.64%     93.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53225      6.67%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       798435                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968293                       # Number of instructions committed
system.cpu00.commit.committedOps               968293                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280447                       # Number of memory references committed
system.cpu00.commit.loads                      160935                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100063                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791836                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22210                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98593     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503094     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161967     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119513     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968293                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53225                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1815442                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2165257                       # The number of ROB writes
system.cpu00.timesIdled                          1437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        203115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      65379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869700                       # Number of Instructions Simulated
system.cpu00.committedOps                      869700                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.170754                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.170754                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.854150                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.854150                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141633                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612440                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151828                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102908                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4721                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2247                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14930                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.147248                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            224053                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14994                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.942844                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26316254                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.147248                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.986676                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.986676                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1099165                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1099165                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       138878                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        138878                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        83076                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        83076                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          885                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          885                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1103                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1103                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       221954                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         221954                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       221954                       # number of overall hits
system.cpu00.dcache.overall_hits::total        221954                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11428                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11428                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35315                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35315                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          313                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          313                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           18                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46743                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46743                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46743                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46743                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    449817172                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    449817172                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5385291676                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5385291676                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2869684                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2869684                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       537776                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       537776                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5835108848                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5835108848                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5835108848                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5835108848                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150306                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150306                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118391                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118391                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268697                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268697                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268697                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268697                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.076032                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.076032                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.298291                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.298291                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.261269                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.261269                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016057                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016057                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.173962                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.173962                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.173962                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.173962                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 39360.970599                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 39360.970599                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 152493.039105                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 152493.039105                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9168.319489                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9168.319489                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 29876.444444                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 29876.444444                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 124833.854224                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 124833.854224                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 124833.854224                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 124833.854224                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       160046                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3261                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    49.078810                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10761                       # number of writebacks
system.cpu00.dcache.writebacks::total           10761                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3553                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3553                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28188                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28188                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          145                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31741                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31741                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31741                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31741                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7875                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7875                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7127                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7127                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          168                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          168                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           18                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        15002                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        15002                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        15002                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        15002                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    254099160                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    254099160                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1140567132                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1140567132                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1292285                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1292285                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       516914                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       516914                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1394666292                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1394666292                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1394666292                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1394666292                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052393                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052393                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060199                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060199                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.140234                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.140234                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016057                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016057                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055832                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055832                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055832                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055832                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 32266.560000                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 32266.560000                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 160034.675460                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 160034.675460                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  7692.172619                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7692.172619                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 28717.444444                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 28717.444444                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 92965.357419                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 92965.357419                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 92965.357419                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 92965.357419                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7430                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.385641                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140146                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7942                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.646185                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       777850101                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.385641                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.920675                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.920675                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          306198                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         306198                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140146                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140146                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140146                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140146                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140146                       # number of overall hits
system.cpu00.icache.overall_hits::total        140146                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8982                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8982                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8982                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8982                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8982                       # number of overall misses
system.cpu00.icache.overall_misses::total         8982                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    657381455                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    657381455                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    657381455                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    657381455                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    657381455                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    657381455                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149128                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149128                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149128                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149128                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149128                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149128                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060230                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060230                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060230                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060230                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060230                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060230                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 73188.761412                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 73188.761412                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 73188.761412                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 73188.761412                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 73188.761412                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 73188.761412                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1118                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    38.551724                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7430                       # number of writebacks
system.cpu00.icache.writebacks::total            7430                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1040                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1040                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1040                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1040                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1040                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1040                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7942                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7942                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7942                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7942                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7942                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7942                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    473807445                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    473807445                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    473807445                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    473807445                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    473807445                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    473807445                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053256                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053256                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053256                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053256                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053256                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053256                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 59658.454420                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 59658.454420                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 59658.454420                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 59658.454420                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 59658.454420                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 59658.454420                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 39819                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           32890                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1407                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              28365                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 21361                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           75.307597                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3018                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      28917                       # DTB read hits
system.cpu01.dtb.read_misses                      442                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  29359                       # DTB read accesses
system.cpu01.dtb.write_hits                      7423                       # DTB write hits
system.cpu01.dtb.write_misses                      33                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  7456                       # DTB write accesses
system.cpu01.dtb.data_hits                      36340                       # DTB hits
system.cpu01.dtb.data_misses                      475                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  36815                       # DTB accesses
system.cpu01.itb.fetch_hits                     36691                       # ITB hits
system.cpu01.itb.fetch_misses                      67                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 36758                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         153415                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       214599                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     39819                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            24385                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       63526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3097                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        47750                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1944                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   36691                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 587                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           126539                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.695912                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.631876                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  82500     65.20%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1797      1.42%     66.62% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2929      2.31%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8428      6.66%     75.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  11145      8.81%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    977      0.77%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   8067      6.38%     91.55% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1775      1.40%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8921      7.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             126539                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.259551                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.398814                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13291                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               25939                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   36280                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2226                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1053                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3179                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 516                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               197919                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2054                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1053                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  14747                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8783                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        14187                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   36957                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3062                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               193227                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  634                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1358                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  284                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            126897                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              229812                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         217052                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12753                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              102801                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  24096                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              418                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          397                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7495                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              29995                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              9158                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1911                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1376                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   165086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               683                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  159354                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             428                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         27032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        13079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          193                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       126539                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.259327                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.068336                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             83210     65.76%     65.76% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4662      3.68%     69.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             10498      8.30%     77.74% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              9038      7.14%     84.88% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3761      2.97%     87.85% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3750      2.96%     90.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              9494      7.50%     98.32% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1184      0.94%     99.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               942      0.74%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        126539                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1167     35.26%     35.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  82      2.48%     37.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     37.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     37.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                320      9.67%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     47.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1108     33.47%     80.88% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 633     19.12%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              116521     73.12%     73.12% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                182      0.11%     73.24% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     73.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2929      1.84%     75.08% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     75.08% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     75.08% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.21%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.29% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              29998     18.82%     95.11% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              7792      4.89%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               159354                       # Type of FU issued
system.cpu01.iq.rate                         1.038712                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3310                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.020771                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           425226                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          179348                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       145108                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23759                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13490                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10383                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               150451                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12209                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            733                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4812                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3041                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          910                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1053                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3717                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1526                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            187145                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             303                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               29995                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               9158                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              363                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1484                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          309                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          772                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1081                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              157595                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               29363                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1759                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       21376                       # number of nop insts executed
system.cpu01.iew.exec_refs                      36819                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  34127                       # Number of branches executed
system.cpu01.iew.exec_stores                     7456                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.027246                       # Inst execution rate
system.cpu01.iew.wb_sent                       156362                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      155491                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   91224                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  107788                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.013532                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.846328                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         28204                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           490                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             912                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        74580                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.111866                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.842000                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        38210     51.23%     51.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         9729     13.05%     64.28% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3382      4.53%     68.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1591      2.13%     70.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2052      2.75%     73.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         6868      9.21%     82.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          721      0.97%     83.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         6853      9.19%     93.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         5174      6.94%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        74580                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             157503                       # Number of instructions committed
system.cpu01.commit.committedOps               157503                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        31300                       # Number of memory references committed
system.cpu01.commit.loads                       25183                       # Number of loads committed
system.cpu01.commit.membars                       224                       # Number of memory barriers committed
system.cpu01.commit.branches                    30904                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  133725                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1799                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        18770     11.92%     11.92% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         102285     64.94%     76.86% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.07%     76.93% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     76.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.83%     78.76% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.76% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.22%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.98% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         25407     16.13%     96.11% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6128      3.89%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          157503                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                5174                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     253696                       # The number of ROB reads
system.cpu01.rob.rob_writes                    375617                       # The number of ROB writes
system.cpu01.timesIdled                           255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     930168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    138737                       # Number of Instructions Simulated
system.cpu01.committedOps                      138737                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.105797                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.105797                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.904325                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.904325                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 198836                       # number of integer regfile reads
system.cpu01.int_regfile_writes                108321                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11115                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8156                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   728                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  304                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             810                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.723400                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             30717                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             869                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           35.347526                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1123863756                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.723400                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.323803                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.323803                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          135142                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         135142                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        25165                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         25165                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5081                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5081                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           93                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           85                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        30246                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          30246                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        30246                       # number of overall hits
system.cpu01.dcache.overall_hits::total         30246                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2049                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2049                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          900                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          900                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           70                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           47                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2949                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2949                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2949                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2949                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    109614743                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    109614743                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     77178897                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     77178897                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1368779                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1368779                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       521550                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       521550                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       239913                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       239913                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    186793640                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    186793640                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    186793640                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    186793640                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        27214                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        27214                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         5981                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5981                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        33195                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        33195                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        33195                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        33195                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.075292                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.075292                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.150477                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.150477                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.429448                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.429448                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.356061                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.356061                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.088839                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.088839                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.088839                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.088839                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 53496.702294                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 53496.702294                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 85754.330000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 85754.330000                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 19553.985714                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 19553.985714                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 11096.808511                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 11096.808511                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 63341.349610                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 63341.349610                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 63341.349610                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 63341.349610                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2489                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             124                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.072581                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          412                       # number of writebacks
system.cpu01.dcache.writebacks::total             412                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1091                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1091                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          577                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          577                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           24                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1668                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1668                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1668                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1668                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          958                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          958                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          323                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           46                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           46                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1281                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1281                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1281                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1281                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     40311179                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     40311179                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     21470461                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     21470461                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       521550                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       521550                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       470554                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       470554                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       237595                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       237595                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     61781640                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     61781640                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     61781640                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     61781640                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.035202                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.035202                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.054004                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.054004                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.282209                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.282209                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.348485                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.348485                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.038590                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.038590                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.038590                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.038590                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 42078.474948                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 42078.474948                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 66472.015480                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 66472.015480                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 11338.043478                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11338.043478                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10229.434783                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10229.434783                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 48229.227166                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 48229.227166                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 48229.227166                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 48229.227166                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             492                       # number of replacements
system.cpu01.icache.tags.tagsinuse         119.824769                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             35494                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             985                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           36.034518                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   119.824769                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.234033                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.234033                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           74361                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          74361                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        35494                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         35494                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        35494                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          35494                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        35494                       # number of overall hits
system.cpu01.icache.overall_hits::total         35494                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1194                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1194                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1194                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1194                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1194                       # number of overall misses
system.cpu01.icache.overall_misses::total         1194                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     88636843                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     88636843                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     88636843                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     88636843                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     88636843                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     88636843                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        36688                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        36688                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        36688                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        36688                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        36688                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        36688                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.032545                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.032545                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.032545                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.032545                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.032545                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.032545                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 74235.211893                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 74235.211893                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 74235.211893                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 74235.211893                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 74235.211893                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 74235.211893                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          492                       # number of writebacks
system.cpu01.icache.writebacks::total             492                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          209                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          209                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          209                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          985                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          985                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          985                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          985                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          985                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          985                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     64485601                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     64485601                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     64485601                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     64485601                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     64485601                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     64485601                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.026848                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.026848                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.026848                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.026848                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.026848                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.026848                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 65467.615228                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 65467.615228                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 65467.615228                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 65467.615228                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 65467.615228                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 65467.615228                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 32801                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           26518                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1321                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              25455                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 16936                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           66.533098                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2677                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           130                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      24852                       # DTB read hits
system.cpu02.dtb.read_misses                      389                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  25241                       # DTB read accesses
system.cpu02.dtb.write_hits                      7037                       # DTB write hits
system.cpu02.dtb.write_misses                      41                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  7078                       # DTB write accesses
system.cpu02.dtb.data_hits                      31889                       # DTB hits
system.cpu02.dtb.data_misses                      430                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  32319                       # DTB accesses
system.cpu02.itb.fetch_hits                     29948                       # ITB hits
system.cpu02.itb.fetch_misses                      78                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 30026                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         124703                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             9368                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       181564                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     32801                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            19618                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       53085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2915                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48832                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2332                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   29948                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 536                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           115290                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.574846                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.617060                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  78743     68.30%     68.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1712      1.48%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2432      2.11%     71.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   6486      5.63%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   8836      7.66%     85.18% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    970      0.84%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   6143      5.33%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1266      1.10%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   8702      7.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             115290                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.263033                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.455971                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  11869                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               21923                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   29658                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2021                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  987                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               2892                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 489                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               166440                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2015                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  987                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  13195                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  7766                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10983                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   30250                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3277                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               162202                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  548                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1707                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  327                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            107500                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              194167                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         181381                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12779                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               85328                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  22172                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              347                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6755                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              25748                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              8528                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1685                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1294                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   139048                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               549                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  133974                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             343                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         24741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        11730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       115290                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.162061                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.039314                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             79322     68.80%     68.80% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              4104      3.56%     72.36% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              8325      7.22%     79.58% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              7188      6.23%     85.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3304      2.87%     88.68% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              3233      2.80%     91.49% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              7412      6.43%     97.92% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1413      1.23%     99.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               989      0.86%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        115290                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1118     36.16%     36.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     36.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     36.16% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  81      2.62%     38.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     38.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     38.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                317     10.25%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     49.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  988     31.95%     80.98% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 588     19.02%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               95724     71.45%     71.45% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                189      0.14%     71.59% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     71.59% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2934      2.19%     73.78% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.78% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.78% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1935      1.44%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.23% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              25813     19.27%     94.50% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              7375      5.50%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               133974                       # Type of FU issued
system.cpu02.iq.rate                         1.074345                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      3092                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.023079                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           362806                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          150866                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       119780                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23867                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13512                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10429                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               124786                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12276                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            776                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         4462                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         2739                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  987                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  3600                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 938                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            156633                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             305                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               25748                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               8528                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              292                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 904                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          283                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          724                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1007                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              132282                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               25241                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1692                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       17036                       # number of nop insts executed
system.cpu02.iew.exec_refs                      32319                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  27643                       # Number of branches executed
system.cpu02.iew.exec_stores                     7078                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.060776                       # Inst execution rate
system.cpu02.iew.wb_sent                       131019                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      130209                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   76136                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   91701                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.044153                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.830264                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         25499                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           391                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             851                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        62630                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.069072                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.866321                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        33229     53.06%     53.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         7482     11.95%     65.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3034      4.84%     69.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1434      2.29%     72.14% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1656      2.64%     74.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         5057      8.07%     82.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          589      0.94%     83.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         4901      7.83%     91.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         5248      8.38%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        62630                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             129586                       # Number of instructions committed
system.cpu02.commit.committedOps               129586                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        27075                       # Number of memory references committed
system.cpu02.commit.loads                       21286                       # Number of loads committed
system.cpu02.commit.membars                       177                       # Number of memory barriers committed
system.cpu02.commit.branches                    24703                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  109920                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1629                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        14734     11.37%     11.37% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          82678     63.80%     75.17% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.09%     75.26% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.26% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      2.22%     77.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     77.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     77.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.48%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         21463     16.56%     95.53% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5798      4.47%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          129586                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                5248                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     211154                       # The number of ROB reads
system.cpu02.rob.rob_writes                    313994                       # The number of ROB writes
system.cpu02.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          9413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     958880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    114856                       # Number of Instructions Simulated
system.cpu02.committedOps                      114856                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.085733                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.085733                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.921036                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.921036                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 165140                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 89582                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11162                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   561                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  245                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             810                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.617665                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             26325                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             869                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           30.293441                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       847679851                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.617665                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.306526                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.306526                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          117259                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         117259                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        21107                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         21107                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4808                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4808                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           93                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           73                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        25915                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          25915                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        25915                       # number of overall hits
system.cpu02.dcache.overall_hits::total         25915                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2007                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2007                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          870                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          870                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           44                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           37                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2877                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2877                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2877                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2877                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    121745996                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    121745996                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     85840104                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     85840104                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       869250                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       869250                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       428830                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       428830                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       222528                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       222528                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    207586100                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    207586100                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    207586100                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    207586100                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        23114                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        23114                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         5678                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         5678                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        28792                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        28792                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        28792                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        28792                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.086830                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.086830                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.153223                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.153223                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.321168                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.321168                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.336364                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.336364                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.099924                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.099924                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.099924                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.099924                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 60660.685600                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 60660.685600                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 98666.786207                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 98666.786207                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 19755.681818                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 19755.681818                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        11590                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        11590                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 72153.667014                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 72153.667014                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 72153.667014                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 72153.667014                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3602                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             136                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    26.485294                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          340                       # number of writebacks
system.cpu02.dcache.writebacks::total             340                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1106                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1106                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          584                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          584                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           18                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1690                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1690                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1690                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1690                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          901                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          901                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          286                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          286                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           26                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           37                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           37                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1187                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1187                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1187                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1187                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     37983907                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     37983907                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     22295666                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     22295666                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       248026                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       248026                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       387106                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       387106                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       221369                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       221369                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     60279573                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     60279573                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     60279573                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     60279573                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.038981                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.038981                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.050370                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.050370                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.189781                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.189781                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.336364                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.336364                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.041227                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.041227                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.041227                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.041227                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 42157.499445                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 42157.499445                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 77956.874126                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 77956.874126                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  9539.461538                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9539.461538                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10462.324324                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10462.324324                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 50783.128054                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 50783.128054                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 50783.128054                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 50783.128054                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             506                       # number of replacements
system.cpu02.icache.tags.tagsinuse         114.539535                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             28808                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             986                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           29.217039                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   114.539535                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.223710                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.223710                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           60870                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          60870                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        28808                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         28808                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        28808                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          28808                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        28808                       # number of overall hits
system.cpu02.icache.overall_hits::total         28808                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1134                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1134                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1134                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1134                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1134                       # number of overall misses
system.cpu02.icache.overall_misses::total         1134                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     42857496                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     42857496                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     42857496                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     42857496                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     42857496                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     42857496                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        29942                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        29942                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        29942                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        29942                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        29942                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        29942                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.037873                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.037873                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.037873                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.037873                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.037873                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.037873                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 37793.206349                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 37793.206349                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 37793.206349                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 37793.206349                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 37793.206349                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 37793.206349                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          506                       # number of writebacks
system.cpu02.icache.writebacks::total             506                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          148                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          148                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          148                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          986                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          986                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          986                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          986                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          986                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          986                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     32586438                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     32586438                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     32586438                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     32586438                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     32586438                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     32586438                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.032930                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.032930                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.032930                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.032930                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.032930                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.032930                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 33049.125761                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 33049.125761                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 33049.125761                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 33049.125761                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 33049.125761                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 33049.125761                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 19806                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           16539                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             880                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              15203                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  9493                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           62.441623                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  1382                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      16297                       # DTB read hits
system.cpu03.dtb.read_misses                      314                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  16611                       # DTB read accesses
system.cpu03.dtb.write_hits                      5647                       # DTB write hits
system.cpu03.dtb.write_misses                      39                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  5686                       # DTB write accesses
system.cpu03.dtb.data_hits                      21944                       # DTB hits
system.cpu03.dtb.data_misses                      353                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  22297                       # DTB accesses
system.cpu03.itb.fetch_hits                     17069                       # ITB hits
system.cpu03.itb.fetch_misses                      73                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 17142                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          62516                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             7426                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       119788                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     19806                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            10876                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       40402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1955                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2280                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   17069                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 398                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            51424                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.329418                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.008979                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  28515     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    922      1.79%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   1608      3.13%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   3742      7.28%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   5028      9.78%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    484      0.94%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   2829      5.50%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1450      2.82%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   6846     13.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              51424                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.316815                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.916117                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   9590                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               22059                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   17445                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1669                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  651                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1439                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 334                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               109563                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1347                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  651                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  10593                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6324                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        12832                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   18051                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2963                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               106898                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 247                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  750                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1473                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  261                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             72818                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              135913                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         123207                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12700                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               58998                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  13820                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              371                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          340                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    6110                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              16542                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              6498                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            1659                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1639                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    93506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               597                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   91023                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             264                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         15078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         7122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        51424                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.770049                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.332217                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             27772     54.01%     54.01% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              3060      5.95%     59.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              4116      8.00%     67.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              4439      8.63%     76.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              2883      5.61%     82.20% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              2366      4.60%     86.80% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5206     10.12%     96.92% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               840      1.63%     98.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               742      1.44%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         51424                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1007     30.75%     30.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     30.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     30.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  79      2.41%     33.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     33.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     33.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                318      9.71%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     42.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1287     39.30%     82.17% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 584     17.83%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               63102     69.33%     69.33% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                175      0.19%     69.52% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     69.52% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2928      3.22%     72.74% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.74% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.74% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1929      2.12%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.86% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              17093     18.78%     93.64% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              5792      6.36%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                91023                       # Type of FU issued
system.cpu03.iq.rate                         1.455995                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3275                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.035980                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           213180                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           95861                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        78015                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23829                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13342                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10425                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                82045                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12249                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            289                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2401                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1467                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          868                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  651                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1980                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1098                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            103516                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             205                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               16542                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               6498                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              332                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1082                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          154                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          521                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                675                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               90066                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               16611                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             957                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        9413                       # number of nop insts executed
system.cpu03.iew.exec_refs                      22297                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  16675                       # Number of branches executed
system.cpu03.iew.exec_stores                     5686                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.440687                       # Inst execution rate
system.cpu03.iew.wb_sent                        89017                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       88440                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   50499                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   63149                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.414678                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.799680                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         15287                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             554                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        49078                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.783732                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.708474                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        28675     58.43%     58.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         4986     10.16%     68.59% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         2283      4.65%     73.24% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1195      2.43%     75.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2175      4.43%     80.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2778      5.66%     85.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          520      1.06%     86.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3033      6.18%     93.01% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         3433      6.99%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        49078                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              87542                       # Number of instructions committed
system.cpu03.commit.committedOps                87542                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        19172                       # Number of memory references committed
system.cpu03.commit.loads                       14141                       # Number of loads committed
system.cpu03.commit.membars                       238                       # Number of memory barriers committed
system.cpu03.commit.branches                    14953                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   73926                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                890                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass         8521      9.73%      9.73% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          54696     62.48%     72.21% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.13%     72.34% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     72.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      3.29%     75.63% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.63% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.63% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      2.19%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.83% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         14379     16.43%     94.25% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5033      5.75%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           87542                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                3433                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     147447                       # The number of ROB reads
system.cpu03.rob.rob_writes                    207984                       # The number of ROB writes
system.cpu03.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                         11092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     972698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     79025                       # Number of Instructions Simulated
system.cpu03.committedOps                       79025                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.791091                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.791091                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.264076                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.264076                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 114790                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 58888                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11148                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   231                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   94                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             492                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.441094                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             18336                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           33.217391                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1105862168                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.441094                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.288142                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.288142                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           81683                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          81683                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        13782                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         13782                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4159                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4159                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           39                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           21                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        17941                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          17941                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        17941                       # number of overall hits
system.cpu03.dcache.overall_hits::total         17941                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1389                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1389                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          831                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          831                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           19                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           19                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2220                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2220                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2220                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2220                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    102942380                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    102942380                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     80176076                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     80176076                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       591090                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       591090                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       161101                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       161101                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       241072                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       241072                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    183118456                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    183118456                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    183118456                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    183118456                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        15171                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        15171                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         4990                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         4990                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        20161                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        20161                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        20161                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        20161                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.091556                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.091556                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.166533                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.166533                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.327586                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.327586                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.475000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.475000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.110114                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.110114                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.110114                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.110114                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 74112.584593                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 74112.584593                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 96481.439230                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 96481.439230                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        31110                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        31110                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         8479                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         8479                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 82485.790991                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 82485.790991                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 82485.790991                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 82485.790991                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         1960                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    18.846154                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          236                       # number of writebacks
system.cpu03.dcache.writebacks::total             236                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          883                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          883                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          534                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          534                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            9                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1417                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1417                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1417                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1417                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          506                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          506                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          297                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          297                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           10                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           19                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          803                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          803                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          803                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          803                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     29008611                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     29008611                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     21630399                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     21630399                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        90402                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        90402                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       141398                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       141398                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       238754                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       238754                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     50639010                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     50639010                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     50639010                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     50639010                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.033353                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.033353                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.059519                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.059519                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.172414                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.475000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.475000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.039829                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.039829                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.039829                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.039829                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 57329.270751                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 57329.270751                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 72829.626263                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 72829.626263                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  9040.200000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9040.200000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         7442                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         7442                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 63062.278954                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 63062.278954                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 63062.278954                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 63062.278954                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             240                       # number of replacements
system.cpu03.icache.tags.tagsinuse         107.875345                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             16237                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             699                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           23.228898                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   107.875345                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.210694                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.210694                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           34815                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          34815                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        16237                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         16237                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        16237                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          16237                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        16237                       # number of overall hits
system.cpu03.icache.overall_hits::total         16237                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          821                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          821                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          821                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          821                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          821                       # number of overall misses
system.cpu03.icache.overall_misses::total          821                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     46284660                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     46284660                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     46284660                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     46284660                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     46284660                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     46284660                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        17058                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        17058                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        17058                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        17058                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        17058                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        17058                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.048130                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.048130                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.048130                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.048130                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.048130                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.048130                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 56375.956151                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 56375.956151                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 56375.956151                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 56375.956151                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 56375.956151                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 56375.956151                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          240                       # number of writebacks
system.cpu03.icache.writebacks::total             240                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          122                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          122                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          122                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          699                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          699                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          699                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          699                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          699                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     33835841                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     33835841                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     33835841                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     33835841                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     33835841                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     33835841                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.040978                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.040978                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.040978                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.040978                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.040978                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.040978                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 48406.067239                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 48406.067239                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 48406.067239                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 48406.067239                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 48406.067239                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 48406.067239                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 30841                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           23632                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1290                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              22034                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 15425                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           70.005446                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  3162                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            97                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      24361                       # DTB read hits
system.cpu04.dtb.read_misses                      405                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  24766                       # DTB read accesses
system.cpu04.dtb.write_hits                      8178                       # DTB write hits
system.cpu04.dtb.write_misses                      34                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  8212                       # DTB write accesses
system.cpu04.dtb.data_hits                      32539                       # DTB hits
system.cpu04.dtb.data_misses                      439                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  32978                       # DTB accesses
system.cpu04.itb.fetch_hits                     27365                       # ITB hits
system.cpu04.itb.fetch_misses                      68                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 27433                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          77552                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             8435                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       178470                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     30841                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            18595                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       57617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2847                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2235                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   27365                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 480                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            69937                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.551868                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.990763                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  34522     49.36%     49.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1839      2.63%     51.99% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3017      4.31%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   5156      7.37%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   8383     11.99%     75.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1013      1.45%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   4817      6.89%     84.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1890      2.70%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   9300     13.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              69937                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.397682                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.301295                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  11120                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               28284                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   27168                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2395                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  960                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               3384                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 478                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               162132                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2020                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  960                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  12652                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9187                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        15374                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   27927                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3827                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               157602                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 332                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  989                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1800                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  391                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            105271                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              191778                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         179009                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12763                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               83016                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  22255                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              480                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          454                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    8666                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              25315                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              9733                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2384                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1834                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   135250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               799                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  130195                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             401                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         24843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        12018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          177                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        69937                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.861604                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.295102                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             34400     49.19%     49.19% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5237      7.49%     56.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              7225     10.33%     67.01% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              6049      8.65%     75.66% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4400      6.29%     81.95% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              4133      5.91%     87.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              6312      9.03%     96.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1224      1.75%     98.63% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               957      1.37%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         69937                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1155     30.58%     30.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  92      2.44%     33.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     33.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     33.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                333      8.82%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     41.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1403     37.15%     78.98% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 794     21.02%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               91199     70.05%     70.05% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                184      0.14%     70.19% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     70.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2922      2.24%     72.44% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.44% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.44% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1930      1.48%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.92% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              25455     19.55%     93.47% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              8501      6.53%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               130195                       # Type of FU issued
system.cpu04.iq.rate                         1.678809                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3777                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.029010                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           310832                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          147422                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       116133                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23673                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13512                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               121791                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12177                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            899                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4327                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         2792                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          902                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  960                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3463                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1409                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            151991                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             297                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               25315                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               9733                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              417                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1373                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          293                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          718                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1011                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              128535                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               24766                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1660                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       15942                       # number of nop insts executed
system.cpu04.iew.exec_refs                      32978                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  25435                       # Number of branches executed
system.cpu04.iew.exec_stores                     8212                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.657404                       # Inst execution rate
system.cpu04.iew.wb_sent                       127350                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      126533                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   71951                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   89617                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.631589                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.802872                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         25796                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           622                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             827                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        66078                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.887618                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.798653                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        37424     56.64%     56.64% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         6918     10.47%     67.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3638      5.51%     72.61% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1778      2.69%     75.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2349      3.55%     78.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         3620      5.48%     84.34% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          749      1.13%     85.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         3604      5.45%     90.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         5998      9.08%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        66078                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             124730                       # Number of instructions committed
system.cpu04.commit.committedOps               124730                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        27929                       # Number of memory references committed
system.cpu04.commit.loads                       20988                       # Number of loads committed
system.cpu04.commit.membars                       291                       # Number of memory barriers committed
system.cpu04.commit.branches                    22509                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  106072                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2116                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        13528     10.85%     10.85% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          78058     62.58%     73.43% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.09%     73.52% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     73.52% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      2.31%     75.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.54%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.37% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         21279     17.06%     94.43% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         6952      5.57%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          124730                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                5998                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     209358                       # The number of ROB reads
system.cpu04.rob.rob_writes                    304892                       # The number of ROB writes
system.cpu04.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     958112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    111206                       # Number of Instructions Simulated
system.cpu04.committedOps                      111206                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.697372                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.697372                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.433954                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.433954                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 162805                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 87519                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8147                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   760                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  293                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             882                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.615939                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             26493                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             941                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           28.154091                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1117697876                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.615939                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.275249                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.275249                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          119722                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         119722                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        20183                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         20183                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         5889                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         5889                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          107                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          107                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           83                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           83                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        26072                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          26072                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        26072                       # number of overall hits
system.cpu04.dcache.overall_hits::total         26072                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2323                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2323                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          921                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          921                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           56                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           44                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3244                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3244                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3244                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3244                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    137648635                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    137648635                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     86037133                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     86037133                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1098732                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1098732                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       497211                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       497211                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       244549                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       244549                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    223685768                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    223685768                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    223685768                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    223685768                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        22506                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        22506                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         6810                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         6810                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        29316                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        29316                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        29316                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        29316                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.103217                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.103217                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.135242                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.135242                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.343558                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.343558                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.346457                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.346457                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.110656                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.110656                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.110656                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.110656                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 59254.685751                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 59254.685751                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 93417.082519                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 93417.082519                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 19620.214286                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 19620.214286                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 11300.250000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 11300.250000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 68953.689273                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 68953.689273                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 68953.689273                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 68953.689273                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2543                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             118                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.550847                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          404                       # number of writebacks
system.cpu04.dcache.writebacks::total             404                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1248                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1248                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          619                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          619                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           19                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1867                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1867                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1867                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1867                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1075                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1075                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          302                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          302                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           37                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           43                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1377                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1377                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1377                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1377                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     40700603                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     40700603                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     22619026                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     22619026                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       440420                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       440420                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       450851                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       450851                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       241072                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       241072                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     63319629                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     63319629                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     63319629                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     63319629                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.047765                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.047765                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.044347                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.044347                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.226994                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.226994                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.338583                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.338583                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.046971                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.046971                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.046971                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.046971                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 37861.026047                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 37861.026047                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 74897.437086                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 74897.437086                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 11903.243243                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11903.243243                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 10484.906977                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 10484.906977                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 45983.753813                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 45983.753813                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 45983.753813                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 45983.753813                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             440                       # number of replacements
system.cpu04.icache.tags.tagsinuse         105.997774                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             26314                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             922                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           28.540130                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   105.997774                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.207027                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.207027                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           55646                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          55646                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        26314                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         26314                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        26314                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          26314                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        26314                       # number of overall hits
system.cpu04.icache.overall_hits::total         26314                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1048                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1048                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1048                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1048                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1048                       # number of overall misses
system.cpu04.icache.overall_misses::total         1048                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     31302269                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     31302269                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     31302269                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     31302269                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     31302269                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     31302269                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        27362                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        27362                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        27362                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        27362                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        27362                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        27362                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.038301                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.038301                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.038301                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.038301                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.038301                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.038301                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 29868.577290                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 29868.577290                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 29868.577290                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 29868.577290                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 29868.577290                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 29868.577290                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          440                       # number of writebacks
system.cpu04.icache.writebacks::total             440                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          126                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          126                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          126                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          922                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          922                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          922                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     25085393                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     25085393                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     25085393                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     25085393                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     25085393                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     25085393                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.033696                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.033696                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.033696                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.033696                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.033696                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.033696                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 27207.584599                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 27207.584599                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 27207.584599                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 27207.584599                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 27207.584599                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 27207.584599                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  8024                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6205                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             759                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               6548                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2098                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           32.040318                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   654                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           138                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            134                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6521                       # DTB read hits
system.cpu05.dtb.read_misses                      363                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6884                       # DTB read accesses
system.cpu05.dtb.write_hits                      3448                       # DTB write hits
system.cpu05.dtb.write_misses                      33                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3481                       # DTB write accesses
system.cpu05.dtb.data_hits                       9969                       # DTB hits
system.cpu05.dtb.data_misses                      396                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10365                       # DTB accesses
system.cpu05.itb.fetch_hits                      6564                       # ITB hits
system.cpu05.itb.fetch_misses                      90                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6654                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          85524                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        60250                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      8024                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2756                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       20740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1709                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        48229                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2599                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6564                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 310                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            78046                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.771981                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.196113                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  68007     87.14%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    597      0.76%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    726      0.93%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    826      1.06%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1230      1.58%     91.47% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    374      0.48%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    486      0.62%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    383      0.49%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5417      6.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              78046                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.093822                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.704481                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7710                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               13750                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    6544                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1228                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  585                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                725                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 282                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                51190                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1117                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  585                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8443                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6323                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         5093                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6974                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2399                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                48896                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 284                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  643                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1457                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   75                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             36161                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               69185                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          56228                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12948                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  13012                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              116                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4103                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6865                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4193                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             312                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            161                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    43753                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   40853                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             239                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        78046                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.523448                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.569508                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             67838     86.92%     86.92% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1912      2.45%     89.37% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1405      1.80%     91.17% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1148      1.47%     92.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1440      1.85%     94.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1016      1.30%     95.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1850      2.37%     98.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               749      0.96%     99.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               688      0.88%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         78046                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   968     49.74%     49.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     49.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     49.74% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  82      4.21%     53.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     53.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     53.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                322     16.55%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     70.50% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  436     22.40%     92.91% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 138      7.09%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               25060     61.34%     61.35% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                187      0.46%     61.81% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2952      7.23%     69.04% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 2      0.00%     69.04% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.04% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1930      4.72%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.76% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7147     17.49%     91.26% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3571      8.74%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                40853                       # Type of FU issued
system.cpu05.iq.rate                         0.477679                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1946                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.047634                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           138086                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           43906                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        27982                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23851                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13721                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10452                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                30533                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12262                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            234                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2103                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1226                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  585                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1783                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1011                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             45461                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             160                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6865                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4193                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               92                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 993                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          457                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                596                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               39922                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6884                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             931                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1584                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10365                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5265                       # Number of branches executed
system.cpu05.iew.exec_stores                     3481                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.466793                       # Inst execution rate
system.cpu05.iew.wb_sent                        39045                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       38434                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   22611                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   32036                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.449394                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.705800                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13702                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             490                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        27686                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.123564                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.431628                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        21084     76.15%     76.15% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         1004      3.63%     79.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1231      4.45%     84.23% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          636      2.30%     86.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          667      2.41%     88.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          244      0.88%     89.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          234      0.85%     90.66% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          247      0.89%     91.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2339      8.45%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        27686                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              31107                       # Number of instructions committed
system.cpu05.commit.committedOps                31107                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7729                       # Number of memory references committed
system.cpu05.commit.loads                        4762                       # Number of loads committed
system.cpu05.commit.membars                        23                       # Number of memory barriers committed
system.cpu05.commit.branches                     3759                       # Number of branches committed
system.cpu05.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                254                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          959      3.08%      3.08% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          17472     56.17%     59.25% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           114      0.37%     59.62% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.62% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2887      9.28%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            2      0.01%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1921      6.18%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4785     15.38%     90.46% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2967      9.54%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           31107                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2339                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      69194                       # The number of ROB reads
system.cpu05.rob.rob_writes                     91743                       # The number of ROB writes
system.cpu05.timesIdled                           130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     998059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu05.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.836429                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.836429                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.352556                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.352556                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  47110                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 21737                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11187                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8199                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   117                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             407                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.805029                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6912                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             466                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           14.832618                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       907204932                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.805029                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.262579                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.262579                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           34881                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          34881                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4416                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4416                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2408                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2408                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           26                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6824                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6824                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6824                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6824                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1177                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1177                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          532                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1709                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1709                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1709                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1709                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     99743540                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     99743540                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     71884589                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     71884589                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       544730                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       544730                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       156465                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       156465                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    171628129                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    171628129                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    171628129                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    171628129                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5593                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5593                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8533                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8533                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8533                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8533                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.210442                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.210442                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.180952                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.180952                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.200281                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.200281                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.200281                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.200281                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 84743.874257                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 84743.874257                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 135121.407895                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 135121.407895                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 60525.555556                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 60525.555556                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        17385                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        17385                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 100426.055588                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 100426.055588                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 100426.055588                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 100426.055588                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2285                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    23.556701                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          188                       # number of writebacks
system.cpu05.dcache.writebacks::total             188                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          786                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          786                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          403                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1189                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1189                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1189                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1189                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          391                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          129                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          520                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          520                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          520                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     28075616                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     28075616                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     16970060                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     16970060                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        15067                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        15067                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       146034                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       146034                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     45045676                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     45045676                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     45045676                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     45045676                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.069909                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.069909                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.043878                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.043878                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.060940                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.060940                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.060940                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.060940                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 71804.644501                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 71804.644501                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 131550.852713                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 131550.852713                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  7533.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7533.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data        16226                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total        16226                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 86626.300000                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 86626.300000                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 86626.300000                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 86626.300000                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             126                       # number of replacements
system.cpu05.icache.tags.tagsinuse          96.312700                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5923                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             558                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           10.614695                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    96.312700                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.188111                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.188111                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           13680                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          13680                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5923                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5923                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5923                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5923                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5923                       # number of overall hits
system.cpu05.icache.overall_hits::total          5923                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          638                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          638                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          638                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          638                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          638                       # number of overall misses
system.cpu05.icache.overall_misses::total          638                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     27237655                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     27237655                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     27237655                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     27237655                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     27237655                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     27237655                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6561                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6561                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6561                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6561                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6561                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6561                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.097241                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.097241                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.097241                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.097241                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.097241                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.097241                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 42692.249216                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 42692.249216                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 42692.249216                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 42692.249216                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 42692.249216                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 42692.249216                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          126                       # number of writebacks
system.cpu05.icache.writebacks::total             126                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           80                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           80                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          558                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          558                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          558                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          558                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          558                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          558                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     21749790                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     21749790                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     21749790                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     21749790                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     21749790                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     21749790                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.085048                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.085048                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.085048                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.085048                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.085048                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.085048                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 38978.118280                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 38978.118280                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 38978.118280                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 38978.118280                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 38978.118280                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 38978.118280                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 38698                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           30090                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1472                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              26865                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 19991                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           74.412805                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  3772                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            122                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      30668                       # DTB read hits
system.cpu06.dtb.read_misses                      428                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  31096                       # DTB read accesses
system.cpu06.dtb.write_hits                      9693                       # DTB write hits
system.cpu06.dtb.write_misses                      39                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  9732                       # DTB write accesses
system.cpu06.dtb.data_hits                      40361                       # DTB hits
system.cpu06.dtb.data_misses                      467                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  40828                       # DTB accesses
system.cpu06.itb.fetch_hits                     34792                       # ITB hits
system.cpu06.itb.fetch_misses                      78                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 34870                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         135462                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             9339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       218383                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     38698                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            23777                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       67185                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3243                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        47399                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2274                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   34792                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 527                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           127861                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.707972                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.697843                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  84022     65.71%     65.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2144      1.68%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3527      2.76%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   6934      5.42%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  10643      8.32%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1286      1.01%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   6436      5.03%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2187      1.71%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  10682      8.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             127861                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.285674                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.612135                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  12064                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               30442                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   34238                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2610                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1108                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               4006                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 534                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               199894                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2239                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1108                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  13784                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8595                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        18063                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   35028                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3884                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               194626                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 343                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  588                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1818                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  325                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            128890                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              233692                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         220840                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12845                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps              102750                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  26140                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              602                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          572                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    9200                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              31814                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             11507                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            3225                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2761                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   166622                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1033                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  160650                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             411                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         29342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        14114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          230                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       127861                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.256443                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.083879                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             84439     66.04%     66.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              5884      4.60%     70.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              8926      6.98%     77.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              7915      6.19%     83.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              5128      4.01%     87.82% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              4656      3.64%     91.46% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              8144      6.37%     97.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1639      1.28%     99.12% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1130      0.88%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        127861                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1189     26.80%     26.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    1      0.02%     26.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     26.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  83      1.87%     28.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     28.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     28.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                318      7.17%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     35.87% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1779     40.10%     75.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1066     24.03%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              113587     70.70%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                188      0.12%     70.82% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     70.82% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2942      1.83%     72.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1935      1.20%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.86% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              31917     19.87%     93.73% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             10077      6.27%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               160650                       # Type of FU issued
system.cpu06.iq.rate                         1.185941                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4436                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.027613                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           430129                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          183502                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       146038                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23879                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13544                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10436                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               152793                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12289                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            980                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         5277                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3396                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          976                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1108                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3949                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 909                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            188059                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             323                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               31814                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              11507                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              535                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 879                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          348                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          792                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1140                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              158767                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               31096                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1883                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       20404                       # number of nop insts executed
system.cpu06.iew.exec_refs                      40828                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  32343                       # Number of branches executed
system.cpu06.iew.exec_stores                     9732                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.172041                       # Inst execution rate
system.cpu06.iew.wb_sent                       157415                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      156474                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   88880                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  108714                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.155114                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.817558                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         30857                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           803                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             959                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        75920                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.053293                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.848161                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        39920     52.58%     52.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         9173     12.08%     64.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         4049      5.33%     70.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2044      2.69%     72.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2800      3.69%     76.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         5126      6.75%     83.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          837      1.10%     84.23% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         5137      6.77%     91.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         6834      9.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        75920                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             155886                       # Number of instructions committed
system.cpu06.commit.committedOps               155886                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        34648                       # Number of memory references committed
system.cpu06.commit.loads                       26537                       # Number of loads committed
system.cpu06.commit.membars                       379                       # Number of memory barriers committed
system.cpu06.commit.branches                    28908                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  133004                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2431                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        17577     11.28%     11.28% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          98355     63.09%     74.37% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.07%     74.44% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.44% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      1.85%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.23%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         26916     17.27%     94.79% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         8125      5.21%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          155886                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                6834                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     254438                       # The number of ROB reads
system.cpu06.rob.rob_writes                    378026                       # The number of ROB writes
system.cpu06.timesIdled                           135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     948121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    138313                       # Number of Instructions Simulated
system.cpu06.committedOps                      138313                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.979387                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.979387                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.021046                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.021046                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 201814                       # number of integer regfile reads
system.cpu06.int_regfile_writes                109591                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11168                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8190                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   906                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  354                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             850                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.946511                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             33880                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             910                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           37.230769                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       925827744                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.946511                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.249164                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.249164                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          149017                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         149017                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        26339                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         26339                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         6877                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         6877                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          141                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          105                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          105                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        33216                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          33216                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        33216                       # number of overall hits
system.cpu06.dcache.overall_hits::total         33216                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2277                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2277                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1072                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1072                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           56                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           56                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3349                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3349                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3349                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3349                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    109327311                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    109327311                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     88925357                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     88925357                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       900543                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       900543                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       651358                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       651358                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       268888                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       268888                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    198252668                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    198252668                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    198252668                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    198252668                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        28616                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        28616                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         7949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         7949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        36565                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        36565                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        36565                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        36565                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.079571                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.079571                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.134860                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.134860                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.284264                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.284264                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.347826                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.347826                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.091590                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.091590                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.091590                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.091590                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 48013.750988                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 48013.750988                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 82952.758396                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 82952.758396                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 16081.125000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 16081.125000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 11631.392857                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 11631.392857                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 59197.571812                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 59197.571812                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 59197.571812                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 59197.571812                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2724                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             131                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    20.793893                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          460                       # number of writebacks
system.cpu06.dcache.writebacks::total             460                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1181                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1181                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          678                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          678                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           16                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1859                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1859                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1859                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1859                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1096                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1096                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          394                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          394                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           40                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           56                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1490                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1490                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1490                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1490                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     38827659                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     38827659                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     23147532                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     23147532                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       361608                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       361608                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       591090                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       591090                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       264252                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       264252                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     61975191                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     61975191                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     61975191                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     61975191                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.038300                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.038300                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.049566                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.049566                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.203046                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.203046                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.347826                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.347826                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.040749                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.040749                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.040749                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.040749                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 35426.696168                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 35426.696168                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 58750.081218                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 58750.081218                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  9040.200000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9040.200000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10555.178571                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10555.178571                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 41594.087919                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 41594.087919                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 41594.087919                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 41594.087919                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             539                       # number of replacements
system.cpu06.icache.tags.tagsinuse          97.096192                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             33630                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1027                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           32.745862                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    97.096192                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.189641                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.189641                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           70611                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          70611                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        33630                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         33630                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        33630                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          33630                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        33630                       # number of overall hits
system.cpu06.icache.overall_hits::total         33630                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1162                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1162                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1162                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1162                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1162                       # number of overall misses
system.cpu06.icache.overall_misses::total         1162                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     32506472                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     32506472                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     32506472                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     32506472                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     32506472                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     32506472                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        34792                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        34792                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        34792                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        34792                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        34792                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        34792                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.033398                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.033398                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.033398                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.033398                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.033398                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.033398                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 27974.588640                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 27974.588640                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 27974.588640                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 27974.588640                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 27974.588640                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 27974.588640                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          539                       # number of writebacks
system.cpu06.icache.writebacks::total             539                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          135                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          135                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          135                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1027                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1027                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1027                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1027                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     25526974                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     25526974                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     25526974                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     25526974                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     25526974                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     25526974                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.029518                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.029518                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.029518                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.029518                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.029518                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.029518                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 24855.865628                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 24855.865628                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 24855.865628                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 24855.865628                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 24855.865628                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 24855.865628                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 25823                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           19397                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1242                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              18995                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 12328                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           64.901290                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  2820                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      19774                       # DTB read hits
system.cpu07.dtb.read_misses                      416                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  20190                       # DTB read accesses
system.cpu07.dtb.write_hits                      7047                       # DTB write hits
system.cpu07.dtb.write_misses                      31                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  7078                       # DTB write accesses
system.cpu07.dtb.data_hits                      26821                       # DTB hits
system.cpu07.dtb.data_misses                      447                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  27268                       # DTB accesses
system.cpu07.itb.fetch_hits                     22877                       # ITB hits
system.cpu07.itb.fetch_misses                      70                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 22947                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          74162                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       151471                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     25823                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            15152                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       48362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2751                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2058                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   22877                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 499                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            61290                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.471382                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.017909                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  31551     51.48%     51.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1814      2.96%     54.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   2571      4.19%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   3971      6.48%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   6659     10.86%     75.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    996      1.63%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   3623      5.91%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1592      2.60%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   8513     13.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              61290                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.348197                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.042434                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  11405                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               24246                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   22674                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2028                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  927                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               2947                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 461                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               136054                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1957                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  927                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  12754                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8799                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12535                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   23261                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3004                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               132027                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 336                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  688                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1169                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  413                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             88992                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              162695                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         149904                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12785                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               68607                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  20385                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              384                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          358                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    7369                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              20697                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              8441                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            1788                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1419                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   113732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               608                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  108974                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             312                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         22781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        11085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        61290                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.778006                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.295039                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             31782     51.86%     51.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              4308      7.03%     58.88% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              6131     10.00%     68.89% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              4694      7.66%     76.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3665      5.98%     82.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              3607      5.89%     88.41% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              5024      8.20%     96.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1149      1.87%     98.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               930      1.52%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         61290                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1149     36.14%     36.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     36.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     36.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  93      2.93%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                327     10.29%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     49.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1037     32.62%     81.98% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 573     18.02%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               75808     69.57%     69.57% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                185      0.17%     69.74% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2927      2.69%     72.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1929      1.77%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.19% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              20780     19.07%     93.26% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              7341      6.74%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               108974                       # Type of FU issued
system.cpu07.iq.rate                         1.469405                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3179                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.029172                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           259082                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          123642                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        95192                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23647                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13520                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                99985                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12164                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            804                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         3965                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         2509                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          818                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  927                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3706                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1825                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            126947                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             270                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               20697                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               8441                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              328                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1795                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          273                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          678                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                951                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              107461                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               20190                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1513                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       12607                       # number of nop insts executed
system.cpu07.iew.exec_refs                      27268                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  20832                       # Number of branches executed
system.cpu07.iew.exec_stores                     7078                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.449004                       # Inst execution rate
system.cpu07.iew.wb_sent                       106409                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      105589                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   60321                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   76296                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.423761                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.790618                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         23819                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           449                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             794                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        57732                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.766732                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.762089                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        34627     59.98%     59.98% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5119      8.87%     68.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3285      5.69%     74.54% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1477      2.56%     77.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2034      3.52%     80.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2607      4.52%     85.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          713      1.24%     86.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         2532      4.39%     90.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         5338      9.25%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        57732                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             101997                       # Number of instructions committed
system.cpu07.commit.committedOps               101997                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        22664                       # Number of memory references committed
system.cpu07.commit.loads                       16732                       # Number of loads committed
system.cpu07.commit.membars                       206                       # Number of memory barriers committed
system.cpu07.commit.branches                    18125                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   86590                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1818                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        10442     10.24%     10.24% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          63762     62.51%     72.75% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.11%     72.86% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     72.86% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      2.82%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.88%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         16938     16.61%     94.17% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         5942      5.83%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          101997                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                5338                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     176936                       # The number of ROB reads
system.cpu07.rob.rob_writes                    255176                       # The number of ROB writes
system.cpu07.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                         12872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     960903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     91559                       # Number of Instructions Simulated
system.cpu07.committedOps                       91559                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.809991                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.809991                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.234581                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.234581                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 134992                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 71938                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   617                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  260                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             797                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.822452                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             21441                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             856                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           25.047897                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1110758943                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.822452                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.231601                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.231601                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           97891                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          97891                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        16068                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         16068                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         4953                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         4953                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          100                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          100                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           73                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        21021                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          21021                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        21021                       # number of overall hits
system.cpu07.dcache.overall_hits::total         21021                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2045                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2045                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          863                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          863                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           48                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           42                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2908                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2908                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2908                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2908                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    114185839                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    114185839                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     83248584                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     83248584                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       961970                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       961970                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       409127                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       409127                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       100833                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       100833                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    197434423                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    197434423                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    197434423                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    197434423                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        18113                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        18113                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         5816                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5816                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        23929                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        23929                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        23929                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        23929                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.112902                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.112902                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.148384                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.148384                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.324324                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.324324                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.365217                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.365217                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.121526                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.121526                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.121526                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.121526                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 55836.596088                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 55836.596088                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 96464.176130                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 96464.176130                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 20041.041667                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 20041.041667                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9741.119048                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9741.119048                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 67893.542985                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 67893.542985                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 67893.542985                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 67893.542985                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2105                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    18.304348                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu07.dcache.writebacks::total             374                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1136                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1136                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          578                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          578                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           14                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1714                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1714                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1714                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1714                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          909                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          909                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          285                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          285                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           42                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           42                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1194                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1194                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1194                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1194                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     36178185                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     36178185                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     22264373                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     22264373                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       441579                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       441579                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       365085                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       365085                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        96197                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        96197                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     58442558                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     58442558                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     58442558                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     58442558                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.050185                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.050185                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.049003                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.049003                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.229730                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.229730                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.365217                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.365217                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.049898                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.049898                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.049898                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.049898                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 39799.983498                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 39799.983498                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 78120.607018                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 78120.607018                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 12987.617647                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12987.617647                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8692.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8692.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 48946.865997                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 48946.865997                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 48946.865997                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 48946.865997                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             432                       # number of replacements
system.cpu07.icache.tags.tagsinuse          92.312753                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             21814                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             908                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           24.024229                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    92.312753                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.180298                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.180298                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           46652                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          46652                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        21814                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         21814                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        21814                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          21814                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        21814                       # number of overall hits
system.cpu07.icache.overall_hits::total         21814                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1058                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1058                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1058                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1058                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1058                       # number of overall misses
system.cpu07.icache.overall_misses::total         1058                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     49452207                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     49452207                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     49452207                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     49452207                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     49452207                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     49452207                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        22872                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        22872                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        22872                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        22872                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        22872                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        22872                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.046257                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.046257                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.046257                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.046257                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.046257                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.046257                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 46741.216446                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 46741.216446                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 46741.216446                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 46741.216446                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 46741.216446                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 46741.216446                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          432                       # number of writebacks
system.cpu07.icache.writebacks::total             432                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          150                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          150                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          150                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          908                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          908                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          908                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          908                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          908                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     35960288                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     35960288                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     35960288                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     35960288                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     35960288                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     35960288                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.039699                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.039699                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.039699                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.039699                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.039699                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.039699                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 39603.841410                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 39603.841410                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 39603.841410                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 39603.841410                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 39603.841410                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 39603.841410                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  7179                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            5703                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             655                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               5822                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  1903                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           32.686362                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   558                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                       6136                       # DTB read hits
system.cpu08.dtb.read_misses                      312                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                   6448                       # DTB read accesses
system.cpu08.dtb.write_hits                      3216                       # DTB write hits
system.cpu08.dtb.write_misses                      26                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  3242                       # DTB write accesses
system.cpu08.dtb.data_hits                       9352                       # DTB hits
system.cpu08.dtb.data_misses                      338                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                   9690                       # DTB accesses
system.cpu08.itb.fetch_hits                      6037                       # ITB hits
system.cpu08.itb.fetch_misses                      73                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                  6110                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          83132                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             4606                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        55445                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      7179                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2461                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       18995                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1469                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        48079                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2421                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    6037                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 258                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            75014                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.739129                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.156663                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  65804     87.72%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    582      0.78%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    594      0.79%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    744      0.99%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   1168      1.56%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    313      0.42%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    464      0.62%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    338      0.45%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5007      6.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              75014                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.086357                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.666951                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   6894                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               12429                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    5961                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1148                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  503                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                600                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                47315                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 982                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  503                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   7572                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7120                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         3879                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    6362                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                1499                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                45290                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 314                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  448                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  455                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                   97                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             33561                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups               64791                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          52023                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12764                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               22153                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  11408                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    4216                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               6146                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              3926                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             257                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            215                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    40883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   38636                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             261                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         12194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         6116                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        75014                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.515051                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.563017                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             65447     87.25%     87.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1738      2.32%     89.56% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              1335      1.78%     91.34% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              1050      1.40%     92.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1365      1.82%     94.56% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5               891      1.19%     95.75% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              1799      2.40%     98.15% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               743      0.99%     99.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               646      0.86%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         75014                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                   962     49.13%     49.13% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  79      4.03%     53.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     53.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     53.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                357     18.23%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     71.40% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  444     22.68%     94.08% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 116      5.92%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               23571     61.01%     61.02% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                199      0.52%     61.53% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     61.53% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2930      7.58%     69.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     69.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     69.12% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1929      4.99%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.11% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               6678     17.28%     91.39% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              3325      8.61%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                38636                       # Type of FU issued
system.cpu08.iq.rate                         0.464755                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      1958                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.050678                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           130552                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           39706                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        25868                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23953                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13488                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                28251                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12339                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            217                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         1714                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1116                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  503                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  1764                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1915                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             42407                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             142                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                6146                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               3926                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1895                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          108                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          394                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                502                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               37814                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                6448                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             822                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        1426                       # number of nop insts executed
system.cpu08.iew.exec_refs                       9690                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4890                       # Number of branches executed
system.cpu08.iew.exec_stores                     3242                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.454867                       # Inst execution rate
system.cpu08.iew.wb_sent                        36784                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       36268                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   21470                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   30571                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.436270                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.702300                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         12269                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             424                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        25047                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.183495                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.494365                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        18880     75.38%     75.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1          882      3.52%     78.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1113      4.44%     83.34% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          594      2.37%     85.71% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          611      2.44%     88.15% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5          262      1.05%     89.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          202      0.81%     90.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          237      0.95%     90.95% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2266      9.05%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        25047                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              29643                       # Number of instructions committed
system.cpu08.commit.committedOps                29643                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         7242                       # Number of memory references committed
system.cpu08.commit.loads                        4432                       # Number of loads committed
system.cpu08.commit.membars                        16                       # Number of memory barriers committed
system.cpu08.commit.branches                     3512                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   24138                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                218                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          860      2.90%      2.90% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          16614     56.05%     58.95% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           113      0.38%     59.33% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     59.33% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      9.71%     69.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     69.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     69.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      6.48%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          4448     15.01%     90.52% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2810      9.48%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           29643                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2266                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      63861                       # The number of ROB reads
system.cpu08.rob.rob_writes                     85700                       # The number of ROB writes
system.cpu08.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    1000451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     28787                       # Number of Instructions Simulated
system.cpu08.committedOps                       28787                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.887831                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.887831                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.346281                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.346281                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  44414                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 20140                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8139                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                    90                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             391                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          13.946572                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              6067                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             448                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           13.542411                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1104487594                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    13.946572                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.217915                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.217915                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           32074                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          32074                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         3767                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          3767                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         2309                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2309                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           21                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           12                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data         6076                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6076                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         6076                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6076                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1296                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1296                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          481                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            4                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            8                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1777                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1777                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1777                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1777                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     92403593                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     92403593                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     67801436                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     67801436                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       344223                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       344223                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        56791                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        56791                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    160205029                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    160205029                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    160205029                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    160205029                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         5063                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5063                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         7853                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         7853                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         7853                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         7853                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.255975                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.255975                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.172401                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.172401                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.226283                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.226283                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.226283                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.226283                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 71299.068673                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 71299.068673                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 140959.326403                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 140959.326403                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 86055.750000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 86055.750000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  7098.875000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  7098.875000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 90154.771525                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 90154.771525                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 90154.771525                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 90154.771525                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2412                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    24.363636                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          231                       # number of writebacks
system.cpu08.dcache.writebacks::total             231                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          915                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          915                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          368                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            2                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1283                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1283                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1283                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1283                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          381                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          113                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            8                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          494                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          494                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     27488003                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     27488003                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     16691903                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     16691903                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        47519                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        47519                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     44179906                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     44179906                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     44179906                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     44179906                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.075252                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.075252                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.040502                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.040502                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.062906                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.062906                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.062906                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.062906                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 72146.989501                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 72146.989501                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 147715.955752                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 147715.955752                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  5939.875000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  5939.875000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 89433.008097                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 89433.008097                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 89433.008097                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 89433.008097                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              79                       # number of replacements
system.cpu08.icache.tags.tagsinuse          78.158102                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              5498                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           11.722814                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    78.158102                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.152653                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.152653                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           12537                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          12537                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         5498                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          5498                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         5498                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           5498                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         5498                       # number of overall hits
system.cpu08.icache.overall_hits::total          5498                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          536                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          536                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          536                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          536                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          536                       # number of overall misses
system.cpu08.icache.overall_misses::total          536                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     25493364                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     25493364                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     25493364                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     25493364                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     25493364                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     25493364                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         6034                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         6034                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         6034                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         6034                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         6034                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         6034                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.088830                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.088830                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.088830                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.088830                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.088830                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.088830                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 47562.246269                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 47562.246269                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 47562.246269                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 47562.246269                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 47562.246269                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 47562.246269                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu08.icache.writebacks::total              79                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           67                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           67                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           67                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          469                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          469                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          469                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     19340233                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     19340233                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     19340233                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     19340233                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     19340233                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     19340233                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.077726                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.077726                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.077726                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.077726                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.077726                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.077726                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 41237.170576                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 41237.170576                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 41237.170576                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 41237.170576                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 41237.170576                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 41237.170576                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 30864                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           23162                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1393                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              22287                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 15233                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           68.349262                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  3405                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            105                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      24619                       # DTB read hits
system.cpu09.dtb.read_misses                      429                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  25048                       # DTB read accesses
system.cpu09.dtb.write_hits                      8723                       # DTB write hits
system.cpu09.dtb.write_misses                      33                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  8756                       # DTB write accesses
system.cpu09.dtb.data_hits                      33342                       # DTB hits
system.cpu09.dtb.data_misses                      462                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  33804                       # DTB accesses
system.cpu09.itb.fetch_hits                     27230                       # ITB hits
system.cpu09.itb.fetch_misses                      66                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 27296                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         129489                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             9131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       181890                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     30864                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            18645                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       59634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3077                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        47221                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2237                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   27230                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 530                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           119950                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.516382                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.644185                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  84089     70.10%     70.10% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2054      1.71%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3327      2.77%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   4853      4.05%     78.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   7980      6.65%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1079      0.90%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   4479      3.73%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   2278      1.90%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   9811      8.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             119950                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.238352                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.404675                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  11904                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               30611                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   26627                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2528                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1059                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               3583                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 497                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               163879                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2088                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1059                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  13531                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8489                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        18459                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   27431                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                3760                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               159039                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 301                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  616                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1504                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  567                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            106595                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              194823                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         181861                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12956                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               82090                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  24505                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              577                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          553                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    9024                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              25700                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             10499                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            2843                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2456                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   136415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               977                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  130690                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             429                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         27416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        13456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          211                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       119950                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.089537                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.987133                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             84670     70.59%     70.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              5103      4.25%     74.84% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              6900      5.75%     80.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              5643      4.70%     85.30% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              4932      4.11%     89.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4243      3.54%     92.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6268      5.23%     98.17% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1221      1.02%     99.19% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               970      0.81%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        119950                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1215     29.03%     29.03% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     29.03% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     29.03% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  89      2.13%     31.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     31.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     31.16% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                328      7.84%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1626     38.85%     77.85% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 927     22.15%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               90698     69.40%     69.40% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                194      0.15%     69.55% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     69.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2939      2.25%     71.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     71.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     71.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1935      1.48%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.28% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              25815     19.75%     93.03% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              9105      6.97%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               130690                       # Type of FU issued
system.cpu09.iq.rate                         1.009275                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      4185                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.032022                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           361980                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          151041                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       116347                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23964                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13812                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10437                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               122535                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12336                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            857                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4719                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3009                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          933                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1059                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  3871                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1362                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            152964                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             296                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               25700                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              10499                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              517                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1332                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          344                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          772                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1116                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              128848                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               25048                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1842                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       15572                       # number of nop insts executed
system.cpu09.iew.exec_refs                      33804                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  24896                       # Number of branches executed
system.cpu09.iew.exec_stores                     8756                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.995050                       # Inst execution rate
system.cpu09.iew.wb_sent                       127633                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      126784                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   70824                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   89315                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.979110                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.792969                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         28650                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           766                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             914                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        68499                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.794099                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.745909                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        39909     58.26%     58.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         6821      9.96%     68.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3867      5.65%     73.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1957      2.86%     76.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2653      3.87%     80.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         3274      4.78%     85.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          739      1.08%     86.45% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         3180      4.64%     91.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         6099      8.90%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        68499                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             122894                       # Number of instructions committed
system.cpu09.commit.committedOps               122894                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        28471                       # Number of memory references committed
system.cpu09.commit.loads                       20981                       # Number of loads committed
system.cpu09.commit.membars                       355                       # Number of memory barriers committed
system.cpu09.commit.branches                    21627                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  104710                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               2199                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        12922     10.51%     10.51% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          76220     62.02%     72.54% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.09%     72.63% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     72.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.34%     74.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.56%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         21336     17.36%     93.89% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         7503      6.11%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          122894                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                6099                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     212566                       # The number of ROB reads
system.cpu09.rob.rob_writes                    307311                       # The number of ROB writes
system.cpu09.timesIdled                           165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          9539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     954094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    109976                       # Number of Instructions Simulated
system.cpu09.committedOps                      109976                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.177430                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.177430                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.849308                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.849308                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 163918                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 87908                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11164                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8184                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   787                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  329                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             867                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.118849                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             27458                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             926                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           29.652268                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1120430798                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.118849                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.204982                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.204982                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          122953                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         122953                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        20569                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         20569                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         6255                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         6255                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          111                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           93                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           93                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        26824                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          26824                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        26824                       # number of overall hits
system.cpu09.dcache.overall_hits::total         26824                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2179                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2179                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1088                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1088                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           76                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           52                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3267                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3267                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3267                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3267                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    106335932                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    106335932                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     88399172                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     88399172                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1366461                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1366461                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       486780                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       486780                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       363926                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       363926                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    194735104                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    194735104                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    194735104                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    194735104                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        22748                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        22748                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         7343                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         7343                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        30091                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        30091                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        30091                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        30091                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.095789                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.095789                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.148168                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.148168                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.406417                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.406417                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.358621                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.358621                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.108571                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.108571                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.108571                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.108571                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 48800.335934                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 48800.335934                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 81249.238971                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 81249.238971                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 17979.750000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 17979.750000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  9361.153846                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  9361.153846                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 59606.704622                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 59606.704622                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 59606.704622                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 59606.704622                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2460                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    19.370079                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          442                       # number of writebacks
system.cpu09.dcache.writebacks::total             442                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1172                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1172                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          678                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          678                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           23                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1850                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1850                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1850                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1850                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1007                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1007                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          410                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          410                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           53                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           50                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1417                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1417                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1417                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1417                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     35452651                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     35452651                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     25448147                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     25448147                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       566751                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       566751                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       435784                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       435784                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       356972                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       356972                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     60900798                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     60900798                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     60900798                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     60900798                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.044268                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.044268                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.055835                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.055835                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.283422                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.283422                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.344828                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047090                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047090                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047090                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047090                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 35206.207547                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 35206.207547                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 62068.651220                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 62068.651220                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10693.415094                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10693.415094                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  8715.680000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  8715.680000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 42978.685956                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 42978.685956                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 42978.685956                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 42978.685956                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             466                       # number of replacements
system.cpu09.icache.tags.tagsinuse          83.347013                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             26133                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             950                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           27.508421                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    83.347013                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.162787                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.162787                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           55404                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          55404                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        26133                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         26133                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        26133                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          26133                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        26133                       # number of overall hits
system.cpu09.icache.overall_hits::total         26133                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1094                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1094                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1094                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1094                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1094                       # number of overall misses
system.cpu09.icache.overall_misses::total         1094                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     37505238                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     37505238                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     37505238                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     37505238                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     37505238                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     37505238                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        27227                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        27227                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        27227                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        27227                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        27227                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        27227                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.040181                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.040181                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.040181                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.040181                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.040181                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.040181                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 34282.667276                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 34282.667276                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 34282.667276                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 34282.667276                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 34282.667276                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 34282.667276                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          466                       # number of writebacks
system.cpu09.icache.writebacks::total             466                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          144                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          144                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          144                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          950                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          950                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          950                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     29139576                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     29139576                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     29139576                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     29139576                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     29139576                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     29139576                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.034892                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.034892                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.034892                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.034892                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.034892                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.034892                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 30673.237895                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 30673.237895                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 30673.237895                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 30673.237895                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 30673.237895                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 30673.237895                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 18718                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           15931                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             854                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              14280                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  9005                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           63.060224                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1160                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      16086                       # DTB read hits
system.cpu10.dtb.read_misses                      353                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  16439                       # DTB read accesses
system.cpu10.dtb.write_hits                      5430                       # DTB write hits
system.cpu10.dtb.write_misses                      31                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  5461                       # DTB write accesses
system.cpu10.dtb.data_hits                      21516                       # DTB hits
system.cpu10.dtb.data_misses                      384                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  21900                       # DTB accesses
system.cpu10.itb.fetch_hits                     16679                       # ITB hits
system.cpu10.itb.fetch_misses                      67                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 16746                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          62243                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             6911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       115263                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     18718                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            10167                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       38108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1899                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2532                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   16679                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 381                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            48544                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.374403                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.028891                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  26693     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    804      1.66%     56.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1312      2.70%     59.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   3797      7.82%     67.17% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   4649      9.58%     76.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    473      0.97%     77.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3020      6.22%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1005      2.07%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   6791     13.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              48544                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.300725                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.851823                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   9196                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               20590                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   16439                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1681                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  628                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1201                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 334                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               104959                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1347                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  628                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  10210                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7055                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        11136                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   17022                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2483                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               102438                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 309                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  611                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  838                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  242                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             69749                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              129455                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         116636                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12813                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               56183                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  13566                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          313                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6352                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              16282                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              6319                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            1553                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1600                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    89410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               558                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   86969                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             288                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         14561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         7297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        48544                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.791550                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.347926                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             25894     53.34%     53.34% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3008      6.20%     59.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4017      8.27%     67.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              4437      9.14%     76.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              2543      5.24%     82.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              1829      3.77%     85.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              5102     10.51%     96.47% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1025      2.11%     98.58% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               689      1.42%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         48544                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1003     31.28%     31.28% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     31.28% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     31.28% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  81      2.53%     33.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     33.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     33.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                357     11.13%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     44.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1225     38.20%     83.13% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 541     16.87%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               59404     68.30%     68.31% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                187      0.22%     68.52% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     68.52% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2930      3.37%     71.89% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     71.89% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     71.89% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1929      2.22%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.11% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              16913     19.45%     93.56% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              5602      6.44%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                86969                       # Type of FU issued
system.cpu10.iq.rate                         1.397249                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3207                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.036875                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           201988                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           90982                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        73904                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23989                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13570                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10394                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                77814                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12358                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            274                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2253                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1435                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  628                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2218                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1247                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             98881                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             201                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               16282                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               6319                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              302                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1220                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          492                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                640                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               85987                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               16439                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             982                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        8913                       # number of nop insts executed
system.cpu10.iew.exec_refs                      21900                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  15760                       # Number of branches executed
system.cpu10.iew.exec_stores                     5461                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.381473                       # Inst execution rate
system.cpu10.iew.wb_sent                        84913                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       84298                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   48357                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   60072                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.354337                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.804984                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         14712                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             533                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        46268                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.805135                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.737700                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        26959     58.27%     58.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         4958     10.72%     68.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1849      4.00%     72.98% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1180      2.55%     75.53% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1703      3.68%     79.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2937      6.35%     85.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          338      0.73%     86.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2953      6.38%     92.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         3391      7.33%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        46268                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              83520                       # Number of instructions committed
system.cpu10.commit.committedOps                83520                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        18913                       # Number of memory references committed
system.cpu10.commit.loads                       14029                       # Number of loads committed
system.cpu10.commit.membars                       224                       # Number of memory barriers committed
system.cpu10.commit.branches                    14129                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   70351                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                688                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         8117      9.72%      9.72% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          51351     61.48%     71.20% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.14%     71.34% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     71.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      3.45%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      2.30%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         14253     17.07%     94.15% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         4886      5.85%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           83520                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                3391                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     140121                       # The number of ROB reads
system.cpu10.rob.rob_writes                    198718                       # The number of ROB writes
system.cpu10.timesIdled                           187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         13699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     972172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     75407                       # Number of Instructions Simulated
system.cpu10.committedOps                       75407                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.825427                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.825427                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.211494                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.211494                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 108060                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 55678                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8144                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   221                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   95                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             492                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.324421                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             17793                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             550                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           32.350909                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       999338478                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.324421                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.192569                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.192569                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           80104                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          80104                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        13423                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         13423                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         4259                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4259                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           37                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           29                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        17682                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          17682                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        17682                       # number of overall hits
system.cpu10.dcache.overall_hits::total         17682                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1509                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1509                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          581                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          581                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           15                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           15                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2090                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2090                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2090                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2090                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    100292906                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    100292906                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     82392076                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     82392076                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       432307                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       432307                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       175009                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       175009                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        49837                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        49837                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    182684982                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    182684982                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    182684982                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    182684982                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        14932                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        14932                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         4840                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4840                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        19772                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        19772                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        19772                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        19772                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.101058                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.101058                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.120041                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.120041                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.288462                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.288462                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.340909                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.340909                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.105705                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.105705                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.105705                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.105705                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 66463.158383                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 66463.158383                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 141810.802065                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 141810.802065                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 28820.466667                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 28820.466667                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 11667.266667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 11667.266667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 87409.082297                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 87409.082297                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 87409.082297                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 87409.082297                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2448                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    22.458716                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    60.500000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          303                       # number of writebacks
system.cpu10.dcache.writebacks::total             303                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1015                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1015                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          423                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            6                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1438                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1438                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1438                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1438                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          494                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          158                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           15                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          652                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          652                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          652                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          652                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     30026213                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     30026213                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     21087988                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     21087988                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        60268                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        60268                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       158783                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       158783                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        48678                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        48678                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     51114201                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     51114201                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     51114201                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     51114201                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.033083                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.033083                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.032645                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.032645                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.173077                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.340909                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.340909                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.032976                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.032976                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.032976                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.032976                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 60781.807692                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 60781.807692                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 133468.278481                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 133468.278481                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  6696.444444                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6696.444444                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 10585.533333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 10585.533333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 78396.013804                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 78396.013804                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 78396.013804                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 78396.013804                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             211                       # number of replacements
system.cpu10.icache.tags.tagsinuse          76.395688                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             15891                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             663                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           23.968326                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    76.395688                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.149210                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.149210                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           34021                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          34021                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        15891                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         15891                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        15891                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          15891                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        15891                       # number of overall hits
system.cpu10.icache.overall_hits::total         15891                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          788                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          788                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          788                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          788                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          788                       # number of overall misses
system.cpu10.icache.overall_misses::total          788                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     49091763                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     49091763                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     49091763                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     49091763                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     49091763                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     49091763                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        16679                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        16679                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        16679                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        16679                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        16679                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        16679                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.047245                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.047245                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.047245                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.047245                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.047245                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.047245                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 62299.191624                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 62299.191624                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 62299.191624                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 62299.191624                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 62299.191624                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 62299.191624                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          211                       # number of writebacks
system.cpu10.icache.writebacks::total             211                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          125                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          125                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          125                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          663                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          663                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          663                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          663                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          663                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          663                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     33814984                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     33814984                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     33814984                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     33814984                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     33814984                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     33814984                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.039751                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.039751                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.039751                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.039751                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.039751                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.039751                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 51002.992459                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 51002.992459                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 51002.992459                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 51002.992459                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 51002.992459                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 51002.992459                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 37631                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           29396                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1322                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              26879                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 19672                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           73.187247                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3675                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      28398                       # DTB read hits
system.cpu11.dtb.read_misses                      419                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  28817                       # DTB read accesses
system.cpu11.dtb.write_hits                      8467                       # DTB write hits
system.cpu11.dtb.write_misses                      33                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  8500                       # DTB write accesses
system.cpu11.dtb.data_hits                      36865                       # DTB hits
system.cpu11.dtb.data_misses                      452                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  37317                       # DTB accesses
system.cpu11.itb.fetch_hits                     34314                       # ITB hits
system.cpu11.itb.fetch_misses                      65                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 34379                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         131484                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             9175                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       208659                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     37631                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            23358                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       62843                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2939                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        47069                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2072                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   34314                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 466                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           122788                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.699344                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.661901                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  80256     65.36%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2118      1.72%     67.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3099      2.52%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7322      5.96%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  10568      8.61%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1288      1.05%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   6807      5.54%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1817      1.48%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   9513      7.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             122788                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.286202                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.586954                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  11499                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               26905                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   33919                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2393                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1003                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3823                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 483                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               191404                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2034                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1003                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  13069                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  9357                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        14941                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   34623                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2726                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               186606                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  516                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  777                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  359                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            123332                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              222674                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         209778                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12891                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               99162                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  24170                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              475                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          454                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8575                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              29453                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             10126                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2303                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1437                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   159333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               766                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  153767                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             414                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         26987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          191                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       122788                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.252297                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.075099                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             80991     65.96%     65.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5179      4.22%     70.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9450      7.70%     77.87% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              8165      6.65%     84.52% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4173      3.40%     87.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4096      3.34%     91.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8222      6.70%     97.95% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1407      1.15%     99.10% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1105      0.90%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        122788                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1240     33.97%     33.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     33.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     33.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  82      2.25%     36.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     36.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     36.22% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                360      9.86%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     46.08% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1210     33.15%     79.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 758     20.77%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              110340     71.76%     71.76% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                216      0.14%     71.90% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     71.90% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2947      1.92%     73.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     73.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     73.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1928      1.25%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.07% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              29480     19.17%     94.24% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              8852      5.76%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               153767                       # Type of FU issued
system.cpu11.iq.rate                         1.169473                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3650                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.023737                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           410498                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          173596                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       139504                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23888                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13540                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10423                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               145107                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12306                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1094                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4684                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3126                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1003                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3741                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1994                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            180413                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             278                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               29453                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              10126                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              418                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1959                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          309                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          726                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1035                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              151996                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               28817                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1771                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       20314                       # number of nop insts executed
system.cpu11.iew.exec_refs                      37317                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  31794                       # Number of branches executed
system.cpu11.iew.exec_stores                     8500                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.156004                       # Inst execution rate
system.cpu11.iew.wb_sent                       150831                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      149927                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   87096                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  105568                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.140268                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.825023                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         28363                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             856                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        71539                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.105872                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.870080                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        37175     51.96%     51.96% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8568     11.98%     63.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3775      5.28%     69.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1779      2.49%     71.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2314      3.23%     74.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5516      7.71%     82.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          796      1.11%     83.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5343      7.47%     91.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         6273      8.77%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        71539                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             150652                       # Number of instructions committed
system.cpu11.commit.committedOps               150652                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        31769                       # Number of memory references committed
system.cpu11.commit.loads                       24769                       # Number of loads committed
system.cpu11.commit.membars                       254                       # Number of memory barriers committed
system.cpu11.commit.branches                    28593                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  128056                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2390                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        17544     11.65%     11.65% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          96120     63.80%     75.45% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           153      0.10%     75.55% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.55% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.91%     77.46% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     77.46% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     77.46% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.27%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         25023     16.61%     95.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         7014      4.66%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          150652                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                6273                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     242942                       # The number of ROB reads
system.cpu11.rob.rob_writes                    362209                       # The number of ROB writes
system.cpu11.timesIdled                           139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     952099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    133112                       # Number of Instructions Simulated
system.cpu11.committedOps                      133112                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.987770                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.987770                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.012382                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.012382                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 191941                       # number of integer regfile reads
system.cpu11.int_regfile_writes                104772                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   766                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  354                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             881                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.440903                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             30004                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             941                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           31.885228                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1115815660                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.440903                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.178764                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.178764                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          135303                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         135303                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        24175                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         24175                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         5856                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         5856                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          128                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          105                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          105                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        30031                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          30031                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        30031                       # number of overall hits
system.cpu11.dcache.overall_hits::total         30031                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2152                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2152                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          982                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          982                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           62                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3134                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3134                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3134                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3134                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    104901090                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    104901090                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     80653574                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     80653574                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data      1141615                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total      1141615                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       668743                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       668743                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       236436                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       236436                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    185554664                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    185554664                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    185554664                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    185554664                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        26327                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        26327                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         6838                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         6838                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        33165                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        33165                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        33165                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        33165                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.081741                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.081741                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.143609                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.143609                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.326316                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.326316                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.343750                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.343750                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.094497                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.094497                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.094497                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.094497                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 48745.859665                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 48745.859665                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 82131.949084                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 82131.949084                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 18413.145161                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 18413.145161                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 12158.963636                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12158.963636                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 59206.976388                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 59206.976388                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 59206.976388                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 59206.976388                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2224                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    18.380165                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          416                       # number of writebacks
system.cpu11.dcache.writebacks::total             416                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1149                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1149                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          644                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          644                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           22                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1793                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1793                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1793                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1793                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1003                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1003                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          338                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           40                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           55                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1341                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1341                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1341                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1341                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     36159641                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     36159641                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     21281540                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     21281540                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       431148                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       431148                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       608475                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       608475                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       232959                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       232959                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     57441181                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     57441181                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     57441181                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     57441181                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.038098                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.038098                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.049430                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.049430                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.343750                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.343750                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.040434                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.040434                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.040434                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.040434                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 36051.486540                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 36051.486540                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 62963.136095                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 62963.136095                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 10778.700000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10778.700000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 11063.181818                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 11063.181818                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 42834.586875                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 42834.586875                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 42834.586875                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 42834.586875                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             445                       # number of replacements
system.cpu11.icache.tags.tagsinuse          72.794621                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             33288                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             905                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           36.782320                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    72.794621                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.142177                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.142177                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           69529                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          69529                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        33288                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         33288                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        33288                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          33288                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        33288                       # number of overall hits
system.cpu11.icache.overall_hits::total         33288                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1024                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1024                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1024                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1024                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1024                       # number of overall misses
system.cpu11.icache.overall_misses::total         1024                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     34515020                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     34515020                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     34515020                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     34515020                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     34515020                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     34515020                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        34312                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        34312                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        34312                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        34312                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        34312                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        34312                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.029844                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.029844                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.029844                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.029844                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.029844                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.029844                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 33706.074219                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 33706.074219                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 33706.074219                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 33706.074219                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 33706.074219                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 33706.074219                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          445                       # number of writebacks
system.cpu11.icache.writebacks::total             445                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          119                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          119                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          119                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          905                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          905                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          905                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          905                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     26779854                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     26779854                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     26779854                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     26779854                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     26779854                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     26779854                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.026376                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.026376                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.026376                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.026376                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.026376                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.026376                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 29590.998895                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 29590.998895                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 29590.998895                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 29590.998895                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 29590.998895                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 29590.998895                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7072                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5596                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             628                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               5711                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1898                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           33.234110                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   559                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       5998                       # DTB read hits
system.cpu12.dtb.read_misses                      287                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6285                       # DTB read accesses
system.cpu12.dtb.write_hits                      3202                       # DTB write hits
system.cpu12.dtb.write_misses                      25                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3227                       # DTB write accesses
system.cpu12.dtb.data_hits                       9200                       # DTB hits
system.cpu12.dtb.data_misses                      312                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                   9512                       # DTB accesses
system.cpu12.itb.fetch_hits                      6032                       # ITB hits
system.cpu12.itb.fetch_misses                      73                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6105                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          84343                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             4562                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        54455                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7072                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2457                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       20323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1413                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        49311                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2363                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    6032                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 246                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            77296                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.704500                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.109529                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  68213     88.25%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    600      0.78%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    585      0.76%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    749      0.97%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1135      1.47%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    307      0.40%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    483      0.62%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    327      0.42%     93.66% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   4897      6.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              77296                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.083848                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.645637                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   6665                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               13832                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    5848                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1155                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  485                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                594                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 229                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                46455                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 981                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  485                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   7343                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  6523                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         5170                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6256                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2208                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                44540                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 278                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  801                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1184                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             33039                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               63774                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          51194                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12576                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               22062                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  10977                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4394                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6055                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              3887                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             264                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            276                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    40272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   38126                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             241                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         11717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         5758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        77296                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.493247                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.528514                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             67770     87.68%     87.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1754      2.27%     89.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1366      1.77%     91.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1072      1.39%     93.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1351      1.75%     94.85% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               851      1.10%     95.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1777      2.30%     98.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               737      0.95%     99.20% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               618      0.80%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         77296                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   954     50.45%     50.45% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     50.45% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     50.45% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  84      4.44%     54.89% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     54.89% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     54.89% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                336     17.77%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  408     21.58%     94.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 109      5.76%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               23279     61.06%     61.07% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                187      0.49%     61.56% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2904      7.62%     69.18% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     69.18% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.18% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1927      5.05%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.23% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               6509     17.07%     91.30% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3316      8.70%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                38126                       # Type of FU issued
system.cpu12.iq.rate                         0.452035                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1891                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.049599                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           132033                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           38891                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        25548                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23647                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13216                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10366                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                27852                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12161                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            215                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1646                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1099                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          862                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  485                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2035                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1362                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             41733                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             153                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6055                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               3887                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1335                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          111                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          369                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                480                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               37348                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6285                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             778                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1363                       # number of nop insts executed
system.cpu12.iew.exec_refs                       9512                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   4821                       # Number of branches executed
system.cpu12.iew.exec_stores                     3227                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.442811                       # Inst execution rate
system.cpu12.iew.wb_sent                        36407                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       35914                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   21302                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   30232                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.425809                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.704618                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         11793                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             407                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        26196                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.125515                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.439192                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        20034     76.48%     76.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          866      3.31%     79.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1130      4.31%     84.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          613      2.34%     86.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          611      2.33%     88.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          260      0.99%     89.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          212      0.81%     90.57% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          257      0.98%     91.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2213      8.45%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        26196                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              29484                       # Number of instructions committed
system.cpu12.commit.committedOps                29484                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7197                       # Number of memory references committed
system.cpu12.commit.loads                        4409                       # Number of loads committed
system.cpu12.commit.membars                        17                       # Number of memory barriers committed
system.cpu12.commit.branches                     3488                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   24011                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                212                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          835      2.83%      2.83% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          16524     56.04%     58.88% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           113      0.38%     59.26% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.26% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      9.76%     69.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4426     15.01%     90.54% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2788      9.46%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           29484                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2213                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      64454                       # The number of ROB reads
system.cpu12.rob.rob_writes                     84336                       # The number of ROB writes
system.cpu12.timesIdled                           131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     999240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     28653                       # Number of Instructions Simulated
system.cpu12.committedOps                       28653                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.943601                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.943601                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.339720                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.339720                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  43833                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 19906                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11113                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8113                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                    89                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             399                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.585101                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6128                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           13.379913                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1100893535                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.585101                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.165392                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.165392                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           31701                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          31701                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3773                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3773                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2299                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2299                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           22                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6072                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6072                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6072                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6072                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1216                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1216                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          467                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          467                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            9                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1683                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1683                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1683                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1683                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    117805396                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    117805396                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     63749570                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     63749570                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       549366                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       549366                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       210938                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       210938                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    181554966                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    181554966                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    181554966                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    181554966                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         4989                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         4989                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2766                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2766                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         7755                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7755                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         7755                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7755                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.243736                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.243736                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.168836                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.168836                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.217021                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.217021                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.217021                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.217021                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 96879.437500                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 96879.437500                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 136508.715203                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 136508.715203                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 109873.200000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 109873.200000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 23437.555556                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 23437.555556                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 107875.796791                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 107875.796791                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 107875.796791                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 107875.796791                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2512                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.259259                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          256                       # number of writebacks
system.cpu12.dcache.writebacks::total             256                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          831                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          831                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          355                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          355                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1186                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1186                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1186                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1186                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          385                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          112                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          497                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          497                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     31655767                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     31655767                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     16926020                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     16926020                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       200507                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       200507                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     48581787                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     48581787                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     48581787                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     48581787                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.077170                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.077170                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.040492                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.040492                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.064088                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.064088                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.064088                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.064088                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 82222.771429                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 82222.771429                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 151125.178571                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 151125.178571                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 22278.555556                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 22278.555556                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 97750.074447                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 97750.074447                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 97750.074447                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 97750.074447                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              57                       # number of replacements
system.cpu12.icache.tags.tagsinuse          58.997428                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5531                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             437                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           12.656751                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    58.997428                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.115229                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.115229                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           12501                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          12501                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5531                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5531                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5531                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5531                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5531                       # number of overall hits
system.cpu12.icache.overall_hits::total          5531                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          501                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          501                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          501                       # number of overall misses
system.cpu12.icache.overall_misses::total          501                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     23236791                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     23236791                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     23236791                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     23236791                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     23236791                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     23236791                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6032                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6032                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6032                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6032                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6032                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6032                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.083057                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.083057                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.083057                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.083057                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.083057                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.083057                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 46380.820359                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 46380.820359                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 46380.820359                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 46380.820359                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 46380.820359                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 46380.820359                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu12.icache.writebacks::total              57                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           64                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           64                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           64                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          437                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          437                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          437                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     17510172                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     17510172                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     17510172                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     17510172                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     17510172                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     17510172                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.072447                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.072447                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.072447                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.072447                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.072447                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.072447                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 40069.043478                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 40069.043478                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 40069.043478                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 40069.043478                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 40069.043478                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 40069.043478                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 40413                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           31167                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1466                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              29492                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 21201                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           71.887291                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  4066                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           133                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               18                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            115                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      31494                       # DTB read hits
system.cpu13.dtb.read_misses                      421                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  31915                       # DTB read accesses
system.cpu13.dtb.write_hits                      9912                       # DTB write hits
system.cpu13.dtb.write_misses                      34                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  9946                       # DTB write accesses
system.cpu13.dtb.data_hits                      41406                       # DTB hits
system.cpu13.dtb.data_misses                      455                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  41861                       # DTB accesses
system.cpu13.itb.fetch_hits                     36823                       # ITB hits
system.cpu13.itb.fetch_misses                      69                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 36892                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         139160                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       225110                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     40413                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            25285                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       65452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3245                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        49312                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2012                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   36823                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 500                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           128853                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.747030                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.692627                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  83210     64.58%     64.58% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2224      1.73%     66.30% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3407      2.64%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   7595      5.89%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  11309      8.78%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1508      1.17%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   7283      5.65%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1723      1.34%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  10594      8.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             128853                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.290407                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.617634                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  12501                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               26873                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   36549                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2487                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1131                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               4358                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 510                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               206604                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2192                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1131                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  14181                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8354                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        14755                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   37261                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3859                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               201099                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 283                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  661                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1956                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  405                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            132483                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              238204                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         225312                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12886                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              106309                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  26174                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              524                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          504                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8397                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              32676                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             11677                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2832                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1770                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   171425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               900                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  165377                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             384                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         29231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        13903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       128853                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.283455                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.102832                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             84187     65.34%     65.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              5613      4.36%     69.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              9789      7.60%     77.29% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              8702      6.75%     84.04% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              4727      3.67%     87.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4271      3.31%     91.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              8430      6.54%     97.57% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1835      1.42%     98.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1299      1.01%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        128853                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1321     32.31%     32.31% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     32.31% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  82      2.01%     34.31% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     34.31% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     34.31% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                311      7.61%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     41.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1421     34.75%     76.67% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 954     23.33%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              117279     70.92%     70.92% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                181      0.11%     71.03% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     71.03% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2940      1.78%     72.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.81% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1941      1.17%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.98% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              32691     19.77%     93.75% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             10341      6.25%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               165377                       # Type of FU issued
system.cpu13.iq.rate                         1.188395                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4089                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.024725                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           440127                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          188038                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       150745                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23953                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13574                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10440                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               157134                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12328                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1335                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5151                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3512                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1131                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3718                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1104                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            194319                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             278                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               32676                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              11677                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              469                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1066                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          357                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          788                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1145                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              163370                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               31916                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2007                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       21994                       # number of nop insts executed
system.cpu13.iew.exec_refs                      41862                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  34013                       # Number of branches executed
system.cpu13.iew.exec_stores                     9946                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.173972                       # Inst execution rate
system.cpu13.iew.wb_sent                       162106                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      161185                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   92867                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  112799                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.158271                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.823296                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         30477                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             975                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        75062                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.159175                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.904455                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        38335     51.07%     51.07% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         9122     12.15%     63.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4066      5.42%     68.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1943      2.59%     71.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2432      3.24%     74.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         5648      7.52%     81.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          871      1.16%     83.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         5365      7.15%     90.30% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         7280      9.70%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        75062                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             162072                       # Number of instructions committed
system.cpu13.commit.committedOps               162072                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        35690                       # Number of memory references committed
system.cpu13.commit.loads                       27525                       # Number of loads committed
system.cpu13.commit.membars                       318                       # Number of memory barriers committed
system.cpu13.commit.branches                    30594                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  137964                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               2725                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        18982     11.71%     11.71% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         102157     63.03%     74.74% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.07%     74.81% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.81% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.78%     76.59% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.59% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.59% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.18%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         27843     17.18%     94.95% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         8179      5.05%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          162072                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                7280                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     258940                       # The number of ROB reads
system.cpu13.rob.rob_writes                    389582                       # The number of ROB writes
system.cpu13.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         10307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     944423                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    143094                       # Number of Instructions Simulated
system.cpu13.committedOps                      143094                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.972508                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.972508                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.028270                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.028270                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 205456                       # number of integer regfile reads
system.cpu13.int_regfile_writes                112745                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11181                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8184                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   932                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  438                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             935                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.605873                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             34481                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             995                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           34.654271                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1100921351                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.605873                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.150092                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.150092                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          151423                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         151423                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        26900                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         26900                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         6958                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         6958                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          173                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          140                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          140                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        33858                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          33858                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        33858                       # number of overall hits
system.cpu13.dcache.overall_hits::total         33858                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2213                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2213                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1003                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1003                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           72                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           63                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3216                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3216                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3216                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3216                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    112353460                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    112353460                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     85592075                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     85592075                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1073234                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1073234                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       625860                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       625860                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        18544                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        18544                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    197945535                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    197945535                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    197945535                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    197945535                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        29113                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        29113                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         7961                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         7961                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          203                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          203                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        37074                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        37074                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        37074                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        37074                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.076014                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.076014                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.125989                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.125989                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.293878                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.293878                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.310345                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.310345                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.086745                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.086745                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.086745                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.086745                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 50769.751469                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 50769.751469                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 85336.066800                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 85336.066800                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 14906.027778                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 14906.027778                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  9934.285714                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  9934.285714                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 61550.228545                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 61550.228545                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 61550.228545                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 61550.228545                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3234                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    27.641026                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          466                       # number of writebacks
system.cpu13.dcache.writebacks::total             466                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1123                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1123                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          678                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          678                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           18                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1801                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1801                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1801                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1801                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1090                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1090                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          325                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          325                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           54                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           59                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1415                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1415                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1415                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1415                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     38425486                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     38425486                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     21653582                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     21653582                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       585295                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       585295                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       558638                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       558638                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        17385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        17385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     60079068                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     60079068                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     60079068                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     60079068                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.037440                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.037440                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.040824                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.040824                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.220408                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.220408                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.290640                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.290640                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.038167                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.038167                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.038167                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.038167                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 35252.739450                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 35252.739450                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 66626.406154                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 66626.406154                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10838.796296                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10838.796296                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9468.440678                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9468.440678                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 42458.705300                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 42458.705300                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 42458.705300                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 42458.705300                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             526                       # number of replacements
system.cpu13.icache.tags.tagsinuse          64.103825                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             35667                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             991                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           35.990918                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    64.103825                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.125203                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.125203                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           74631                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          74631                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        35667                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         35667                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        35667                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          35667                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        35667                       # number of overall hits
system.cpu13.icache.overall_hits::total         35667                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1153                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1153                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1153                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1153                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1153                       # number of overall misses
system.cpu13.icache.overall_misses::total         1153                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     45490748                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     45490748                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     45490748                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     45490748                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     45490748                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     45490748                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        36820                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        36820                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        36820                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        36820                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        36820                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        36820                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.031315                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.031315                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.031315                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.031315                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.031315                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.031315                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 39454.248049                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 39454.248049                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 39454.248049                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 39454.248049                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 39454.248049                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 39454.248049                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          526                       # number of writebacks
system.cpu13.icache.writebacks::total             526                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          162                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          162                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          162                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          991                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          991                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          991                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          991                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          991                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          991                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     32195859                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     32195859                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     32195859                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     32195859                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     32195859                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     32195859                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.026915                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.026915                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.026915                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.026915                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.026915                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.026915                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 32488.253280                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 32488.253280                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 32488.253280                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 32488.253280                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 32488.253280                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 32488.253280                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 23556                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           18607                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1194                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              17193                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 11310                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           65.782586                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  2061                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           128                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            127                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      18898                       # DTB read hits
system.cpu14.dtb.read_misses                      373                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  19271                       # DTB read accesses
system.cpu14.dtb.write_hits                      6006                       # DTB write hits
system.cpu14.dtb.write_misses                      38                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  6044                       # DTB write accesses
system.cpu14.dtb.data_hits                      24904                       # DTB hits
system.cpu14.dtb.data_misses                      411                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  25315                       # DTB accesses
system.cpu14.itb.fetch_hits                     21529                       # ITB hits
system.cpu14.itb.fetch_misses                      77                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 21606                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         119421                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             9737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       137893                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     23556                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            13372                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       41456                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2641                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        48682                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2570                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   21529                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 494                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           103975                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.326213                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.524380                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  77020     74.08%     74.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1383      1.33%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   1928      1.85%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   4342      4.18%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   5919      5.69%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    817      0.79%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   3919      3.77%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    823      0.79%     92.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   7824      7.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             103975                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.197252                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.154680                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  11971                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               19621                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   21033                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1777                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  891                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               2222                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 454                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               124167                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1831                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  891                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  13150                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6948                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         9403                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   21538                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3363                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               120379                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  473                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1739                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  440                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             81170                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              147525                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         134826                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12692                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               61932                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  19238                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              297                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          273                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6022                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              19427                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              7300                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            1238                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            970                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   103782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               443                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   99726                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             335                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         21250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        10198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          129                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       103975                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.959134                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.921186                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             77258     74.30%     74.30% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              3649      3.51%     77.81% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              5728      5.51%     83.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              4798      4.61%     87.94% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              2794      2.69%     90.62% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              2477      2.38%     93.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              5114      4.92%     97.93% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1274      1.23%     99.15% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               883      0.85%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        103975                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1274     42.02%     42.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     42.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     42.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  81      2.67%     44.69% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     44.69% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     44.69% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                316     10.42%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     55.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  909     29.98%     85.09% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 452     14.91%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               68543     68.73%     68.74% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                179      0.18%     68.91% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     68.91% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2933      2.94%     71.86% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     71.86% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     71.86% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1927      1.93%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.79% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              19810     19.86%     93.65% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              6330      6.35%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                99726                       # Type of FU issued
system.cpu14.iq.rate                         0.835079                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3032                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.030403                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           282899                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          112171                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        85683                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23895                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13336                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                90459                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12295                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            598                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         3809                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         2292                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  891                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2745                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1064                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            115454                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             246                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               19427                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               7300                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              248                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1029                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          230                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          664                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                894                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               98180                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               19271                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1546                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       11229                       # number of nop insts executed
system.cpu14.iew.exec_refs                      25315                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  19052                       # Number of branches executed
system.cpu14.iew.exec_stores                     6044                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.822133                       # Inst execution rate
system.cpu14.iew.wb_sent                        96841                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       96099                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   55670                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   68933                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.804708                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.807596                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         21777                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             765                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        52023                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.775638                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.768597                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        31040     59.67%     59.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         5192      9.98%     69.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2518      4.84%     74.49% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1214      2.33%     76.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1244      2.39%     79.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         3105      5.97%     85.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          387      0.74%     85.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         2903      5.58%     91.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         4420      8.50%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        52023                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              92374                       # Number of instructions committed
system.cpu14.commit.committedOps                92374                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        20626                       # Number of memory references committed
system.cpu14.commit.loads                       15618                       # Number of loads committed
system.cpu14.commit.membars                       137                       # Number of memory barriers committed
system.cpu14.commit.branches                    16564                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   78100                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1171                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass         9403     10.18%     10.18% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          57288     62.02%     72.20% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.12%     72.32% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     72.32% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      3.12%     75.44% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.44% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      2.08%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         15755     17.06%     94.57% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         5015      5.43%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           92374                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                4420                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     160480                       # The number of ROB reads
system.cpu14.rob.rob_writes                    231563                       # The number of ROB writes
system.cpu14.timesIdled                           206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         15446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     964162                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     82975                       # Number of Instructions Simulated
system.cpu14.committedOps                       82975                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.439241                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.439241                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.694811                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.694811                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 120945                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 64472                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11156                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   454                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  186                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             742                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.828603                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             19823                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             802                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           24.716958                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1100963075                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.828603                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.137947                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.137947                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           90474                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          90474                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        15362                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         15362                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         4149                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         4149                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           65                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           55                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           55                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        19511                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          19511                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        19511                       # number of overall hits
system.cpu14.dcache.overall_hits::total         19511                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1900                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1900                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          775                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          775                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           40                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           28                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2675                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2675                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2675                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2675                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    117426403                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    117426403                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     83970634                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     83970634                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       734806                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       734806                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       309453                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       309453                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        20862                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        20862                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    201397037                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    201397037                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    201397037                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    201397037                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        17262                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        17262                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         4924                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         4924                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        22186                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        22186                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        22186                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        22186                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.110068                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.110068                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.157392                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.157392                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.380952                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.380952                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.337349                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.337349                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.120572                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.120572                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.120572                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.120572                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 61803.370000                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 61803.370000                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 108349.205161                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 108349.205161                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 18370.150000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 18370.150000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 11051.892857                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 11051.892857                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 75288.611963                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 75288.611963                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 75288.611963                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 75288.611963                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3618                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             143                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    25.300699                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          400                       # number of writebacks
system.cpu14.dcache.writebacks::total             400                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1103                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1103                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          534                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          534                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           16                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1637                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1637                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1637                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1637                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          797                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          797                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          241                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          241                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           24                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           28                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1038                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1038                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1038                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1038                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     37046276                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     37046276                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     21127394                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     21127394                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       248026                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       248026                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       278160                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       278160                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        19703                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        19703                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     58173670                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     58173670                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     58173670                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     58173670                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.046171                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.046171                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.048944                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.048944                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.228571                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.228571                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.337349                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.337349                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.046786                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.046786                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.046786                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.046786                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 46482.153074                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 46482.153074                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 87665.535270                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 87665.535270                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 10334.416667                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10334.416667                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  9934.285714                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  9934.285714                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 56043.998073                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 56043.998073                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 56043.998073                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 56043.998073                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             462                       # number of replacements
system.cpu14.icache.tags.tagsinuse          61.379945                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             20436                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             939                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           21.763578                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    61.379945                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.119883                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.119883                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           43985                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          43985                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        20436                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         20436                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        20436                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          20436                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        20436                       # number of overall hits
system.cpu14.icache.overall_hits::total         20436                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1087                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1087                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1087                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1087                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1087                       # number of overall misses
system.cpu14.icache.overall_misses::total         1087                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     53286176                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     53286176                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     53286176                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     53286176                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     53286176                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     53286176                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        21523                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        21523                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        21523                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        21523                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        21523                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        21523                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.050504                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.050504                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.050504                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.050504                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.050504                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.050504                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 49021.321067                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 49021.321067                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 49021.321067                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 49021.321067                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 49021.321067                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 49021.321067                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          462                       # number of writebacks
system.cpu14.icache.writebacks::total             462                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          148                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          148                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          148                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          939                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          939                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          939                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          939                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          939                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          939                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     38911099                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     38911099                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     38911099                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     38911099                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     38911099                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     38911099                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.043628                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.043628                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.043628                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.043628                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.043628                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.043628                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 41438.870075                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 41438.870075                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 41438.870075                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 41438.870075                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 41438.870075                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 41438.870075                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 26412                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           20585                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1239                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              19088                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 12780                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           66.953060                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  2510                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           108                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            108                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      20216                       # DTB read hits
system.cpu15.dtb.read_misses                      440                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  20656                       # DTB read accesses
system.cpu15.dtb.write_hits                      6594                       # DTB write hits
system.cpu15.dtb.write_misses                      33                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  6627                       # DTB write accesses
system.cpu15.dtb.data_hits                      26810                       # DTB hits
system.cpu15.dtb.data_misses                      473                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  27283                       # DTB accesses
system.cpu15.itb.fetch_hits                     23227                       # ITB hits
system.cpu15.itb.fetch_misses                      79                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 23306                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         115874                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             8443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       153728                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     26412                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            15290                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       47338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  2751                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                277                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        47573                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2141                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   23227                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 478                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           107295                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.432760                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.599794                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  77316     72.06%     72.06% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1505      1.40%     73.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2444      2.28%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   4394      4.10%     79.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   6742      6.28%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    839      0.78%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   4002      3.73%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1446      1.35%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   8607      8.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             107295                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.227937                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.326682                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  10949                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               22789                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   23062                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1988                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  934                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               2642                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 455                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               137982                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1884                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  934                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  12264                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8514                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        10955                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   23639                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3416                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               133669                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 314                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  521                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1622                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  431                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             89847                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              163990                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         151155                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12829                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               68687                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  21160                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              385                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          361                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    7213                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              21154                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              8097                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            1691                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1415                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   115195                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               592                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  110129                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             346                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         23795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        11603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          178                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       107295                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.026413                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.963090                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             77844     72.55%     72.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              4011      3.74%     76.29% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              6110      5.69%     81.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              5068      4.72%     86.71% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              3390      3.16%     89.87% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              3164      2.95%     92.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              5527      5.15%     97.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1296      1.21%     99.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               885      0.82%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        107295                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1100     34.72%     34.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     34.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     34.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  92      2.90%     37.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     37.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     37.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                331     10.45%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     48.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1092     34.47%     82.54% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 553     17.46%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               76984     69.90%     69.91% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                189      0.17%     70.08% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     70.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2928      2.66%     72.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1931      1.75%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.49% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              21213     19.26%     93.75% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              6880      6.25%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               110129                       # Type of FU issued
system.cpu15.iq.rate                         0.950420                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      3168                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.028766                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           307090                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          126062                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        96237                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23977                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13556                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               100946                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12347                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            625                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4203                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         2631                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          874                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  934                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3317                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1367                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            128664                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             263                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               21154                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               8097                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              326                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1337                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          261                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          682                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                943                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              108609                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               20656                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1520                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       12877                       # number of nop insts executed
system.cpu15.iew.exec_refs                      27283                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  21296                       # Number of branches executed
system.cpu15.iew.exec_stores                     6627                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.937303                       # Inst execution rate
system.cpu15.iew.wb_sent                       107480                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      106661                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   61376                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   76532                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.920491                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.801965                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         24832                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             798                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        56010                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.833191                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.787218                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        32618     58.24%     58.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         5679     10.14%     68.38% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         2864      5.11%     73.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1397      2.49%     75.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1734      3.10%     79.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3143      5.61%     84.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          545      0.97%     85.66% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         3082      5.50%     91.17% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         4948      8.83%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        56010                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             102677                       # Number of instructions committed
system.cpu15.commit.committedOps               102677                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        22417                       # Number of memory references committed
system.cpu15.commit.loads                       16951                       # Number of loads committed
system.cpu15.commit.membars                       188                       # Number of memory barriers committed
system.cpu15.commit.branches                    18533                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   87023                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1438                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        10689     10.41%     10.41% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          64464     62.78%     73.19% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.11%     73.31% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.80%     76.11% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.87%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.98% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         17139     16.69%     94.67% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         5472      5.33%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          102677                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                4948                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     177180                       # The number of ROB reads
system.cpu15.rob.rob_writes                    258725                       # The number of ROB writes
system.cpu15.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     967709                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     91992                       # Number of Instructions Simulated
system.cpu15.committedOps                       91992                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.259610                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.259610                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.793897                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.793897                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 136001                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 72595                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   492                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  186                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             754                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.829144                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             21597                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             814                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           26.531941                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1098920917                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.829144                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.122330                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.122330                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           98178                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          98178                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        16718                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         16718                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         4631                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         4631                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           73                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           53                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        21349                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          21349                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        21349                       # number of overall hits
system.cpu15.dcache.overall_hits::total         21349                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1990                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1990                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          752                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          752                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           36                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           29                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2742                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2742                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2742                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2742                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    114576422                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    114576422                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     79275526                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     79275526                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       866932                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       866932                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       268888                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       268888                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       208620                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       208620                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    193851948                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    193851948                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    193851948                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    193851948                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        18708                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        18708                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         5383                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         5383                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        24091                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        24091                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        24091                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        24091                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.106372                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.106372                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.139699                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.139699                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.330275                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.330275                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.353659                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.353659                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.113818                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.113818                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.113818                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.113818                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 57576.091457                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 57576.091457                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 105419.582447                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 105419.582447                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 24081.444444                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 24081.444444                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         9272                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         9272                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 70697.282276                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 70697.282276                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 70697.282276                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 70697.282276                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3018                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             122                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    24.737705                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          368                       # number of writebacks
system.cpu15.dcache.writebacks::total             368                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1138                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1138                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          510                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          510                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           12                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1648                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1648                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1648                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1648                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          852                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          242                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          242                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           24                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           28                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1094                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1094                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1094                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1094                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     37316323                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     37316323                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     20882840                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     20882840                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       251503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       251503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       207461                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       207461                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     58199163                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     58199163                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     58199163                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     58199163                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.045542                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.045542                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.044956                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.044956                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.220183                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.220183                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.341463                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.341463                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.045411                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.045411                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.045411                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.045411                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 43798.501174                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 43798.501174                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 86292.727273                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 86292.727273                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 10479.291667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10479.291667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  8485.535714                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  8485.535714                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 53198.503656                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 53198.503656                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 53198.503656                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 53198.503656                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             408                       # number of replacements
system.cpu15.icache.tags.tagsinuse          56.943520                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             22205                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             889                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           24.977503                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    56.943520                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.111218                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.111218                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           47331                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          47331                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        22205                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         22205                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        22205                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          22205                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        22205                       # number of overall hits
system.cpu15.icache.overall_hits::total         22205                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1016                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1016                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1016                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1016                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1016                       # number of overall misses
system.cpu15.icache.overall_misses::total         1016                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     36248878                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     36248878                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     36248878                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     36248878                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     36248878                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     36248878                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        23221                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        23221                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        23221                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        23221                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        23221                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        23221                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.043753                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.043753                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.043753                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.043753                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.043753                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.043753                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 35678.029528                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 35678.029528                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 35678.029528                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 35678.029528                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 35678.029528                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 35678.029528                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs    12.600000                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          408                       # number of writebacks
system.cpu15.icache.writebacks::total             408                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          127                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          127                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          127                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          889                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          889                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          889                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          889                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          889                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          889                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     28229757                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     28229757                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     28229757                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     28229757                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     28229757                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     28229757                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.038284                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.038284                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.038284                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.038284                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.038284                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.038284                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 31754.507312                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 31754.507312                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 31754.507312                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 31754.507312                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 31754.507312                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 31754.507312                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1545                       # number of replacements
system.l2.tags.tagsinuse                  4124.279030                       # Cycle average of tags in use
system.l2.tags.total_refs                       51484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.524034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2311.229293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1212.360481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      450.649676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       57.488957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.984705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.510325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.278232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        3.948666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.904836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.972486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.002387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.726957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.928286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.245076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.480248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        4.603827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.288348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.423514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.385370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.879669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.291431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        6.073109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        2.963184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.464366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        2.984890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.234673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.319402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.620383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.597865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        3.949991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.315139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        2.283514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.889745                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.141066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.251726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1713                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.474548                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2359930                       # Number of tag accesses
system.l2.tags.data_accesses                  2359930                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16055                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16055                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6778                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6778                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  119                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               98                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3232                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           874                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           559                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           831                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17010                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13220                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5999                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 753                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 629                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 896                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 542                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 592                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 319                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 855                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 626                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 503                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 271                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 987                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 652                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 802                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 562                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 415                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 874                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 559                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 838                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 603                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 388                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 321                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 898                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 664                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 820                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 563                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 831                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 514                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33462                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5999                       # number of overall hits
system.l2.overall_hits::cpu00.data               8898                       # number of overall hits
system.l2.overall_hits::cpu01.inst                753                       # number of overall hits
system.l2.overall_hits::cpu01.data                629                       # number of overall hits
system.l2.overall_hits::cpu02.inst                896                       # number of overall hits
system.l2.overall_hits::cpu02.data                542                       # number of overall hits
system.l2.overall_hits::cpu03.inst                592                       # number of overall hits
system.l2.overall_hits::cpu03.data                319                       # number of overall hits
system.l2.overall_hits::cpu04.inst                855                       # number of overall hits
system.l2.overall_hits::cpu04.data                626                       # number of overall hits
system.l2.overall_hits::cpu05.inst                503                       # number of overall hits
system.l2.overall_hits::cpu05.data                271                       # number of overall hits
system.l2.overall_hits::cpu06.inst                987                       # number of overall hits
system.l2.overall_hits::cpu06.data                652                       # number of overall hits
system.l2.overall_hits::cpu07.inst                802                       # number of overall hits
system.l2.overall_hits::cpu07.data                562                       # number of overall hits
system.l2.overall_hits::cpu08.inst                415                       # number of overall hits
system.l2.overall_hits::cpu08.data                282                       # number of overall hits
system.l2.overall_hits::cpu09.inst                874                       # number of overall hits
system.l2.overall_hits::cpu09.data                624                       # number of overall hits
system.l2.overall_hits::cpu10.inst                559                       # number of overall hits
system.l2.overall_hits::cpu10.data                382                       # number of overall hits
system.l2.overall_hits::cpu11.inst                838                       # number of overall hits
system.l2.overall_hits::cpu11.data                603                       # number of overall hits
system.l2.overall_hits::cpu12.inst                388                       # number of overall hits
system.l2.overall_hits::cpu12.data                321                       # number of overall hits
system.l2.overall_hits::cpu13.inst                898                       # number of overall hits
system.l2.overall_hits::cpu13.data                664                       # number of overall hits
system.l2.overall_hits::cpu14.inst                820                       # number of overall hits
system.l2.overall_hits::cpu14.data                563                       # number of overall hits
system.l2.overall_hits::cpu15.inst                831                       # number of overall hits
system.l2.overall_hits::cpu15.data                514                       # number of overall hits
system.l2.overall_hits::total                   33462                       # number of overall hits
system.l2.UpgradeReq_misses::cpu01.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                873                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               53                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5856                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst          107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst          106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst          119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3260                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1532                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1943                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5911                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               232                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               115                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst               119                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10648                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1943                       # number of overall misses
system.l2.overall_misses::cpu00.data             5911                       # number of overall misses
system.l2.overall_misses::cpu01.inst              232                       # number of overall misses
system.l2.overall_misses::cpu01.data              108                       # number of overall misses
system.l2.overall_misses::cpu02.inst               90                       # number of overall misses
system.l2.overall_misses::cpu02.data              115                       # number of overall misses
system.l2.overall_misses::cpu03.inst              107                       # number of overall misses
system.l2.overall_misses::cpu03.data              101                       # number of overall misses
system.l2.overall_misses::cpu04.inst               67                       # number of overall misses
system.l2.overall_misses::cpu04.data              109                       # number of overall misses
system.l2.overall_misses::cpu05.inst               55                       # number of overall misses
system.l2.overall_misses::cpu05.data               88                       # number of overall misses
system.l2.overall_misses::cpu06.inst               40                       # number of overall misses
system.l2.overall_misses::cpu06.data               89                       # number of overall misses
system.l2.overall_misses::cpu07.inst              106                       # number of overall misses
system.l2.overall_misses::cpu07.data              101                       # number of overall misses
system.l2.overall_misses::cpu08.inst               54                       # number of overall misses
system.l2.overall_misses::cpu08.data               77                       # number of overall misses
system.l2.overall_misses::cpu09.inst               76                       # number of overall misses
system.l2.overall_misses::cpu09.data               98                       # number of overall misses
system.l2.overall_misses::cpu10.inst              104                       # number of overall misses
system.l2.overall_misses::cpu10.data               91                       # number of overall misses
system.l2.overall_misses::cpu11.inst               67                       # number of overall misses
system.l2.overall_misses::cpu11.data               89                       # number of overall misses
system.l2.overall_misses::cpu12.inst               49                       # number of overall misses
system.l2.overall_misses::cpu12.data               87                       # number of overall misses
system.l2.overall_misses::cpu13.inst               93                       # number of overall misses
system.l2.overall_misses::cpu13.data              111                       # number of overall misses
system.l2.overall_misses::cpu14.inst              119                       # number of overall misses
system.l2.overall_misses::cpu14.data              110                       # number of overall misses
system.l2.overall_misses::cpu15.inst               58                       # number of overall misses
system.l2.overall_misses::cpu15.data              103                       # number of overall misses
system.l2.overall_misses::total                 10648                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        89243                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        45201                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        16226                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        31293                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        45201                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        31293                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        13908                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362767                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        44042                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        15067                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        13908                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        16226                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        31293                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        15067                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       135603                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1101671224                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10889964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10755520                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     10923068                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10935165                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      8962547                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10687139                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11363995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9198983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     12007240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11766323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     10699888                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      8913700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     10947914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10939801                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11731398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1262393869                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    418429134                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     47891039                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     16987463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     21057871                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     10974890                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      9604633                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      6619049                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     20539798                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      9082651                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     14335671                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     20661493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     12621510                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      8133862                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     18046205                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     23357327                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     10451862                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    668794458                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    179153584                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     11803256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     12977323                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     10375368                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     11907566                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9269682                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      8209197                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10169066                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      6906481                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8837375                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      7367763                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8300758                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9523503                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     12248312                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11781235                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data     10323213                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    329153682                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    418429134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1280824808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     47891039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     22693220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     16987463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     23732843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     21057871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     21298436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     10974890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     22842731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      9604633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     18232229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      6619049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     18896336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     20539798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     21533061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      9082651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     16105464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     14335671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     20844615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     20661493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19134086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     12621510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     19000646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      8133862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     18437203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     18046205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     23196226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     23357327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     22721036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     10451862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     22054611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2260342009                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    418429134                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1280824808                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     47891039                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     22693220                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     16987463                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     23732843                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     21057871                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     21298436                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     10974890                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     22842731                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      9604633                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     18232229                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      6619049                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     18896336                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     20539798                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     21533061                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      9082651                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     16105464                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     14335671                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     20844615                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     20661493                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19134086                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     12621510                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     19000646                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      8133862                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     18437203                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     18046205                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     23196226                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     23357327                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     22721036                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     10451862                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     22054611                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2260342009                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6778                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6778                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              992                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          908                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7942                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14809                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             985                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             737                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             699                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             420                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             922                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             735                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             558                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1027                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             741                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             908                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             663                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             950                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             722                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             663                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             473                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             692                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             408                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             775                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             939                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             673                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             889                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             617                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44110                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7942                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14809                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            985                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            737                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            699                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            420                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            922                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            735                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            558                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1027                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            741                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            908                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            663                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            950                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            722                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            663                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            473                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            692                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            408                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            775                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            939                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            673                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            889                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            617                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44110                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.879518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.965986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.934211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.928105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.922078                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.851351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880040                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.670886                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.720011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.373239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.367347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.444444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.346667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.423077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.346939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.350993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.448980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.360759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.466667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.312500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.443299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.355263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.400000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.369128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644366                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.244649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.235533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.091278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.153076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.072668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.098566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.038948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.116740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.115139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.080000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.156863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.074033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.112128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.093845                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.126731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.065242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.160829                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.106737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.092437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.119608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.161716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.097436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.172549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.063973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.093750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.126437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.072695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.099150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.073308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.141479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.091493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.104089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.102564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103850                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.244649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.399149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.235533                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.146540                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.091278                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.175038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.153076                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.240476                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.072668                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.148299                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.098566                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.245125                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.038948                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.120108                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.116740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.152338                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.115139                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.214485                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.080000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.135734                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.156863                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.192389                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.074033                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.128613                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.112128                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.213235                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.093845                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.143226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.126731                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.163447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.065242                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.166937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241397                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.244649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.399149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.235533                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.146540                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.091278                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.175038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.153076                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.240476                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.072668                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.148299                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.098566                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.245125                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.038948                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.120108                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.116740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.152338                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.115139                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.214485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.080000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.135734                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.156863                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.192389                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.074033                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.128613                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.112128                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.213235                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.093845                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.143226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.126731                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.163447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.065242                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.166937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241397                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  1222.506849                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   821.836364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   114.267606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   488.953125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   318.316901                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   295.431373                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data        15067                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   220.373239                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  2152.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   212.211268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   220.761905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   418.527778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   627.791667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   415.540664                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data 11010.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data  3013.400000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data        13908                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  2028.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  5215.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data  5022.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2558.547170                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216693.789142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 205471.018868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 199176.296296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       210059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 210291.634615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 203694.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 209551.745098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data       214415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 209067.795455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 210653.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 210112.910714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 213997.760000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 207295.348837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 202739.148148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 202588.907407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 213298.145455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215572.723531                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215352.101904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 206426.892241                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 188749.588889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 196802.532710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 163804.328358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 174629.690909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 165476.225000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 193771.679245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 168197.240741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 188627.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 198668.201923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 188380.746269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 165997.183673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 194045.215054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 196280.058824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 180204.517241                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 205151.674233                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216630.694075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 214604.654545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data       212743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 211742.204082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 208904.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 210674.590909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216031.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 211855.541667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 209287.303030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215545.731707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 210507.514286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 212839.948718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216443.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 214882.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 210379.196429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 215066.937500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 214852.272846                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215352.101904                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216684.961597                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 206426.892241                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 210122.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 188749.588889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 206372.547826                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 196802.532710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 210875.603960                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 163804.328358                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 209566.339450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 174629.690909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 207184.420455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 165476.225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 212318.382022                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 193771.679245                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 213198.623762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 168197.240741                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 209161.870130                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 188627.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 212700.153061                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 198668.201923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 210264.681319                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 188380.746269                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 213490.404494                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 165997.183673                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 211921.873563                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 194045.215054                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 208975.009009                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 196280.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 206554.872727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 180204.517241                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 214122.436893                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212278.550808                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215352.101904                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216684.961597                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 206426.892241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 210122.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 188749.588889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 206372.547826                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 196802.532710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 210875.603960                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 163804.328358                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 209566.339450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 174629.690909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 207184.420455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 165476.225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 212318.382022                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 193771.679245                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 213198.623762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 168197.240741                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 209161.870130                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 188627.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 212700.153061                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 198668.201923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 210264.681319                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 188380.746269                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 213490.404494                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 165997.183673                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 211921.873563                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 194045.215054                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 208975.009009                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 196280.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 206554.872727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 180204.517241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 214122.436893                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212278.550808                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 12                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             6021                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                      46                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             12                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   130.891304                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1182                       # number of writebacks
system.l2.writebacks::total                      1182                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           848                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           63                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 911                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                911                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           873                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5856                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          177                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           57                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2412                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1469                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9737                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9737                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       918100                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       691658                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      1815412                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       806334                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        26350                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1822658                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       655330                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        12389                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      1800810                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        88465                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       901500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       782734                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       453756                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       303216                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11078712                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        11854                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        76740                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        64928                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        62792                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        12916                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        99170                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        48807                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        63612                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        11497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       102468                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        76682                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        35856                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       667322                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1087050405                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10739802                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10598510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10775863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10786713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8836200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10540988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11211515                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      9067093                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11847763                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11604440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10557060                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      8790403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10791064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10783614                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11573784                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1245555217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    408597498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     37714619                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      5767973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      9174427                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1921125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1703316                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       642035                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      9595912                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       851085                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      4945980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     12193883                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      3835597                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       642787                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      4058371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      7893982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      4903167                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    514441757                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176435739                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     10901415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data     11998633                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      9394399                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     10911426                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8341337                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      7901913                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9183577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      5990263                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      8116317                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6618305                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7692483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      9013596                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data     11122822                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     11134764                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      9400247                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    314157236                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    408597498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1263486144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     37714619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     21641217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      5767973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     22597143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      9174427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     20170262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1921125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     21698139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1703316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     17177537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       642035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18442901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      9595912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     20395092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       851085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     15057356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      4945980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     19964080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     12193883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18222745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      3835597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     18249543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       642787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     17803999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      4058371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     21913886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      7893982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     21918378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      4903167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     20974031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2074154210                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    408597498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1263486144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     37714619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     21641217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      5767973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     22597143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      9174427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     20170262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1921125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     21698139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1703316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     17177537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       642035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18442901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      9595912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     20395092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       851085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     15057356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      4945980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     19964080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     12193883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18222745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      3835597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     18249543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       642787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     17803999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      4058371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     21913886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      7893982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     21918378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      4903167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     20974031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2074154210                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.879518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.965986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.934211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.928105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.922078                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.851351                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880040                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.670886                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.720011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.373239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.367347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.346667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.423077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.346939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.350993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.448980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.360759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.466667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.312500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.443299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.355263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.369128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.241249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.179695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.027383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.061516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.009761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.014337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.002921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.049559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.008529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.024211                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.085973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.019890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.006865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.019173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.039404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.025872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.118994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.106479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.085714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.109804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.145215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.087179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.152941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.062290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.083984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.107280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.067376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.087819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.067669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.135048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.083467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.096654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.094017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099580                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.241249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.399014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.179695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.141113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.027383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.167428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.061516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.228571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.009761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.140136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.014337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.231198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.002921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.118758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.049559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.144796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.008529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.200557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.024211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.131579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.085973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.183932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.019890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.124277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.006865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.208333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.019173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.136774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.039404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.157504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.025872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.160454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.220744                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.241249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.399014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.179695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.141113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.027383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.167428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.061516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.228571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.009761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.140136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.014337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.231198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.002921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.118758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.049559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.144796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.008529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.200557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.024211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.131579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.085973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.183932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.019890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.124277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.006865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.208333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.019173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.136774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.039404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.157504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.025872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.160454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.220744                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12576.712329                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12575.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12784.591549                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 12598.968750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        13175                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12835.619718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12849.607843                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        12389                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 12681.760563                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12637.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12697.183099                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 12424.349206                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12604.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        12634                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12690.391753                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        11854                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12790                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 12985.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 12558.400000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        12916                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 12396.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 12201.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 12722.400000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        11497                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 12808.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 12780.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        11952                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12590.981132                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213817.939614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 202637.773585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 196268.703704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 207228.134615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 207436.788462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 200822.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 206686.039216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 211538.018868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 206070.295455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 207855.491228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 207222.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 211141.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 204427.976744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 199834.518519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 199696.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 210432.436364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212697.270663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213255.479123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213076.943503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213628.629630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213358.767442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 213458.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 212914.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214011.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213242.488889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 212771.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215042.608696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 213927.771930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213088.722222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214262.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 213598.473684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213350.864865                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213181.173913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213284.310531                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213861.501818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213753.235294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214261.303571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213509.068182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213949.529412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213880.435897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213565.216216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213571.558140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213937.964286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213587.289474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213493.709677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213680.083333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214609.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213900.423077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214130.076923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213641.977273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213857.886998                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213255.479123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213824.021662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213076.943503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 208088.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213628.629630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 205428.572727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213358.767442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 210106.895833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 213458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 210661.543689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 212914.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 206958.277108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214011.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 209578.420455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213242.488889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 212448.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 212771.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 209129.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215042.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 210148.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 213927.771930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 209456.839080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213088.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 212203.988372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214262.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 209458.811765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 213598.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 206734.773585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213350.864865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 206777.150943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213181.173913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 211858.898990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213017.788847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213255.479123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213824.021662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213076.943503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 208088.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213628.629630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 205428.572727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213358.767442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 210106.895833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 213458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 210661.543689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 212914.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 206958.277108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214011.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 209578.420455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213242.488889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 212448.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 212771.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 209129.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215042.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 210148.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 213927.771930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 209456.839080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213088.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 212203.988372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214262.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 209458.811765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 213598.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 206734.773585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213350.864865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 206777.150943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213181.173913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 211858.898990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213017.788847                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3881                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1182                       # Transaction distribution
system.membus.trans_dist::CleanEvict              246                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1584                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            467                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5903                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5820                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3881                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       696512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  696512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1174                       # Total snoops (count)
system.membus.snoop_fanout::samples             15404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15404                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25018024                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48505000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        90516                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        28557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            118                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             40549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12859                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9745                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1667                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           493                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2160                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           29                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9438                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         3341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         2544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                135653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       983808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1636480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        94528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        73536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        95488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        63808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        60096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        41984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        87168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        72896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        43776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       100224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        76864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        85760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        66368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        35072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        37760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        90624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        74496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        55936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        49664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        86400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        70912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        31616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        42496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        97088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        79424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        89664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        83008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        62976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4673536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8540                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            53750                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.205526                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.794446                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30725     57.16%     57.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7261     13.51%     70.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2411      4.49%     75.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1509      2.81%     77.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1356      2.52%     80.49% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1278      2.38%     82.87% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1236      2.30%     85.16% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1209      2.25%     87.41% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1142      2.12%     89.54% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1062      1.98%     91.51% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   896      1.67%     93.18% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   881      1.64%     94.82% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   868      1.61%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   752      1.40%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   755      1.40%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   407      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53750                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          172002792                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27989052                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52934712                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3506874                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4471452                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3511948                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           4132572                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2521238                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           2572865                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3283105                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           4822333                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2016925                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1824192                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3623964                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5049390                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3248968                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          4185079                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1695234                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1754116                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3381254                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          4850249                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2382019                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2323751                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3219453                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4658287                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1578560                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1761160                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3544494                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          4997672                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3381674                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3650533                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3154164                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          3851306                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
