/** ==================================================================
 *  @file   hdmi_wp_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   HDMI_WP
 *
 *  @Filename:    hdmi_wp_cred.h
 *
 *  @Description: HDMI Wrapper 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __HDMI_WP_CRED_H
#define __HDMI_WP_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__HDMI__HDMI_WP of component HDMI_WP mapped in MONICA at address 0x48046000
     * Instance DSS_SS_FROM_L3__HDMI__HDMI_WP of component HDMI_WP mapped in MONICA at address 0x58006000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component HDMI_WP
     *
     */

    /* 
     *  List of bundle arrays for component HDMI_WP
     *
     */

    /* 
     *  List of bundles for component HDMI_WP
     *
     */

    /* 
     * List of registers for component HDMI_WP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_REVISION
 *
 * @BRIEF        IP Revision Identifier  
 *               This allows a PID showing X.Y.R in silicon to relate the RTL 
 *               release with a (close-to-correct) spec version X.Y.S. 
 *               A peripheral ID register must be included at address offset 
 *               0 of a peripherals control register MAP.  The purpose is to 
 *               let software read the peripheral to understand what type of 
 *               peripheral is there and what features are enabled as well as 
 *               what bugs or issues may exist in a particular version. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_REVISION                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_SYSCONFIG                         0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number (for H08 interrupt) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQ_EOI                           0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW
 *
 * @BRIEF        Per-end of group (31 down to 0) internal signaling raw 
 *               interrupt status vector, line #0.  
 *               Raw status is set even if end of group (31 down to 0) 
 *               interrupt is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW                     0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS
 *
 * @BRIEF        Per-end of group (31 down to 0) internal signaling "enabled" 
 *               interrupt status vector, line #0. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS                         0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET
 *
 * @BRIEF        Per-end of group (31 down to 0) internal event interrupt 
 *               enable bit vector, line #0.  
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET                     0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR
 *
 * @BRIEF        Per-end of group (31 down to 0) internal event interrupt 
 *               enable bit vector, line #0.  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR                     0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN
 *
 * @BRIEF        IRQ wake up register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN                         0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL
 *
 * @BRIEF        Power control 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL                          0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBOUNCE
 *
 * @BRIEF        glitch filter on Line 5Vshort and Rxdet 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBOUNCE                          0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG
 *
 * @BRIEF        Configuration of HDMI Wrapper video 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG                         0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_SIZE
 *
 * @BRIEF        The register configures the size of the active fields 
 *               (interlace), or frame (progressive). 
 *               In case of interlace mode, the register defines the number 
 *               of pixels for TOP and BOTTOM fields. 
 *               The PPL is the same for TOP and BOTTOM fields. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_SIZE                        0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_H
 *
 * @BRIEF        The register configures the timing logic for the HSYNC 
 *               signal. 
 *               It is used only when HDMI_WP_VIDEO_CFG.MODE=0x2, 0x3, or 
 *               0x4. 
 *               If HDMI_WP_VIDEO_CFG.MODE=0, the value is not used. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_H                    0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_V
 *
 * @BRIEF        The register configures the timing logic for the VSYNC 
 *               signal. 
 *               It is used only when HDMI_WP_VIDEO_CFG.MODE=0x2, 0x3, or 
 *               0x4. 
 *               If HDMI_WP_VIDEO_CFG.MODE=0, the value is not used. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_V                    0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_CLK
 *
 * @BRIEF        Configuration of clocks 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_CLK                               0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG
 *
 * @BRIEF        This register describe the sample format in the AUDIO FIFO 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG                         0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG2                        0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL
 *
 * @BRIEF        control the fifo behavior 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL                        0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_DATA
 *
 * @BRIEF        TX DATA of the FIFO. 
 *               Write Only register accessible in 32 bits mode only. 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_DATA                        0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_CFG
 *
 * @BRIEF        Debug configuration 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_CFG                         0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_DATA
 *
 * @BRIEF        Debug register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_DATA                        0x94ul

    /* 
     * List of register bitfields for component HDMI_WP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old Scheme and current.  
 *               Spare bit to encode future schemes. 
 *               Highlander 0.8 value: 0b01 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_REVISION__SCHEME             BITFIELD(31, 30)
#define HDMI_WP__HDMI_WP_REVISION__SCHEME__POS        30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence PID) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_REVISION__FUNC               BITFIELD(27, 16)
#define HDMI_WP__HDMI_WP_REVISION__FUNC__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_REVISION__RTL   
 *
 * @BRIEF        RTL Version.  
 *               R as described in PDR with additional 
 *               clarifications/definitions below.  Must be easily ECO-able 
 *               or controlled during fabrication.  Ideally through a top 
 *               level metal mask or e-fuse. This number is maintained/owned 
 *               by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_REVISION__RTL                BITFIELD(15, 11)
#define HDMI_WP__HDMI_WP_REVISION__RTL__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_REVISION__MAJOR   
 *
 * @BRIEF        Major Revision.   
 *               X as described in PDR with additional 
 *               clarifications/definitions below. This number is 
 *               owned/maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_REVISION__MAJOR              BITFIELD(10, 8)
#define HDMI_WP__HDMI_WP_REVISION__MAJOR__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device.  
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers.   
 *               0 if non-custom. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_REVISION__CUSTOM             BITFIELD(7, 6)
#define HDMI_WP__HDMI_WP_REVISION__CUSTOM__POS        6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_REVISION__MINOR   
 *
 * @BRIEF        Minor Revision.   
 *               Y as described in PDR with additional 
 *               clarifications/definitions below.  
 *               This number is owned/maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_REVISION__MINOR              BITFIELD(5, 0)
#define HDMI_WP__HDMI_WP_REVISION__MINOR__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. 
 *               By definition, target can handle read/write transaction as 
 *               long as it is out of IDLE state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE          BITFIELD(3, 2)
#define HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. (Optional) 
 *               Read 0:  Software reset done, no pending action  
 *               Write 0:  No action  
 *               Write 1:  Initiate software reset  
 *               Read 1:  Software reset ongoing - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_SYSCONFIG__SOFTRESET         BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_SYSCONFIG__SOFTRESET__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. 
 *               The IP has 1 interrupt compliant with H08. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQ_EOI__LINE_NUMBER         BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_IRQ_EOI__LINE_NUMBER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR   
 *
 * @BRIEF        Settable raw status for PLL recalibration status event - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR BITFIELD(31, 31)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR   
 *
 * @BRIEF        Settable raw status for PLL un-lock event (de-assertion of 
 *               PLL_LOCK signal from the HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR BITFIELD(30, 30)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR   
 *
 * @BRIEF        Settable raw status for PLL lock event (assertion of 
 *               PLL_LOCK signal from the HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR BITFIELD(29, 29)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR   
 *
 * @BRIEF        When the unplug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR BITFIELD(26, 26)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR   
 *
 * @BRIEF        When the plug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR BITFIELD(25, 25)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR   
 *
 * @BRIEF        The HDMI TX PHY is able to detect 5V short on its TMDS 
 *               lines, and sends an alert with IRQ - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR BITFIELD(24, 24)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR   
 *
 * @BRIEF        Settable raw status for video events 
 *               Write 0:  No action  
 *               Read 0:  No event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR BITFIELD(17, 17)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR   
 *
 * @BRIEF        Settable raw status for video events - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR BITFIELD(16, 16)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR   
 *
 * @BRIEF        Settable raw status for audio events - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR BITFIELD(10, 10)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR   
 *
 * @BRIEF        Settable raw status for audio events - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR BITFIELD(9, 9)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR   
 *
 * @BRIEF        Settable raw status for audio events - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR BITFIELD(8, 8)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR   
 *
 * @BRIEF        Settable raw status for OCP time Out interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR BITFIELD(4, 4)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR   
 *
 * @BRIEF        Settable raw status for Core interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR     BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR   
 *
 * @BRIEF        PLL recalibration status event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR    BITFIELD(31, 31)
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR   
 *
 * @BRIEF        PLL un-lock event (de-assertion of PLL_LOCK signal from the 
 *               HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR   BITFIELD(30, 30)
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR   
 *
 * @BRIEF        PLL lock event (assertion of PLL_LOCK signal from the HDMI 
 *               PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR     BITFIELD(29, 29)
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR   
 *
 * @BRIEF        When the unplug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR BITFIELD(26, 26)
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR   
 *
 * @BRIEF        When the plug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR BITFIELD(25, 25)
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR   
 *
 * @BRIEF        The HDMI TX PHY is able to detect 5V short on its TMDS 
 *               lines, and sends an alert with IRQ - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR BITFIELD(24, 24)
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR BITFIELD(17, 17)
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR  BITFIELD(16, 16)
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR BITFIELD(10, 10)
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR BITFIELD(9, 9)
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR BITFIELD(8, 8)
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR BITFIELD(4, 4)
#define HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR         BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR   
 *
 * @BRIEF        Enable for PLL recalibration event. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR BITFIELD(31, 31)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR   
 *
 * @BRIEF        Enable for PLL unlock event interrupt event (de-assertion of 
 *               PLL_LOCK signal from the HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR BITFIELD(30, 30)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR   
 *
 * @BRIEF        Enable for PLL lock event interrupt event (assertion of 
 *               PLL_LOCK signal from the HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR BITFIELD(29, 29)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR   
 *
 * @BRIEF        When the unplug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR BITFIELD(26, 26)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR   
 *
 * @BRIEF        When the plug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR BITFIELD(25, 25)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR   
 *
 * @BRIEF        The HDMI TX PHY is able to detect 5V short on its TMDS 
 *               lines, and sends an alert with IRQ - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR BITFIELD(24, 24)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR   
 *
 * @BRIEF        Enable for video interrupt events for Frame Done (when 
 *               ENABLE is reset to 0 and last frame is transferred to HDMI 
 *               Core) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR BITFIELD(17, 17)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR   
 *
 * @BRIEF        Enable for video interrupt events for Vertical Sync (VSYNC 
 *               assertion) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR BITFIELD(16, 16)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR   
 *
 * @BRIEF        Enable for audio interrupt events for sample request. 
 *               Generated only in IRQ mode (instead of DMA mode default 
 *               value) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR BITFIELD(10, 10)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR   
 *
 * @BRIEF        Enable for audio interrupt events for FIFO overflow - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR BITFIELD(9, 9)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR   
 *
 * @BRIEF        Enable for audio interrupt events for FIFO underflow - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR BITFIELD(8, 8)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR   
 *
 * @BRIEF        Enable for interrupt events for OCP time out Interrupt - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR BITFIELD(4, 4)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR   
 *
 * @BRIEF        Enable for audio interrupt events for Core Interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR   
 *
 * @BRIEF        PLL recalibration status event - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR BITFIELD(31, 31)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR   
 *
 * @BRIEF        PLL un-lock event (de-assertion of PLL_LOCK signal from the 
 *               HDMI PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR BITFIELD(30, 30)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR   
 *
 * @BRIEF        PLL lock event (assertion of PLL_LOCK signal from the HDMI 
 *               PLL) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR BITFIELD(29, 29)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR   
 *
 * @BRIEF        When the unplug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR BITFIELD(26, 26)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR   
 *
 * @BRIEF        When the plug of the cable is detected an interrupt is 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR BITFIELD(25, 25)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR   
 *
 * @BRIEF        The HDMI TX PHY is able to detect 5V short on its TMDS 
 *               lines, and sends an alert with IRQ - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR BITFIELD(24, 24)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR BITFIELD(17, 17)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR BITFIELD(16, 16)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR BITFIELD(10, 10)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR BITFIELD(9, 9)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR BITFIELD(8, 8)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR BITFIELD(4, 4)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_DISCONNECT_INTR   
 *
 * @BRIEF        Wake up due to the unplug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_DISCONNECT_INTR BITFIELD(26, 26)
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_DISCONNECT_INTR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_CONNECT_INTR   
 *
 * @BRIEF        Wake up due to the plug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_CONNECT_INTR BITFIELD(25, 25)
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_CONNECT_INTR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_CORE_INTR   
 *
 * @BRIEF        Wake up due to Core Interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_CORE_INTR BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_CORE_INTR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD   
 *
 * @BRIEF        Command for power control of HDMI PHY - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD        BITFIELD(7, 6)
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD__POS   6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS   
 *
 * @BRIEF        Status of the power control of HDMI PHY - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS     BITFIELD(5, 4)
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD   
 *
 * @BRIEF        Command for power control of the HDMI PLL Control module - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD        BITFIELD(3, 2)
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS   
 *
 * @BRIEF        Status of the power control of the HDMI PLL Control module - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS     BITFIELD(1, 0)
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBOUNCE__RXDET   
 *
 * @BRIEF        glitch filter for rxdet input: 
 *               if set to zero => means disabled  
 *               set from1 to 63 => size of the glich filtered based on OCP 
 *               clock frequency 
 *               default value is 20 in decimal - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBOUNCE__RXDET              BITFIELD(13, 8)
#define HDMI_WP__HDMI_WP_DEBOUNCE__RXDET__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBOUNCE__LINE5VSHORT   
 *
 * @BRIEF        glitch filter for line 5v short input: 
 *               if set to zero => means disabled  
 *               set from1 to 63 => size of the glitch filtered based on OCP 
 *               clock frequency 
 *               default value is 20 in decimal - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBOUNCE__LINE5VSHORT        BITFIELD(5, 0)
#define HDMI_WP__HDMI_WP_DEBOUNCE__LINE5VSHORT__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__ENABLE   
 *
 * @BRIEF        This field is used to enable the Video flow in master mode. 
 *               All the bit-fields for the configuration of video shall be 
 *               set prior to enabling the video by setting ENABLE=1. 
 *               When SW needs to change the bit-fields for the video 
 *               configuration, the ENABLE bit-field shall be reset first and 
 *               SW shall wait for VIDEO_FRAME_DONE interrupt, before 
 *               changing to new values for the video bit-fields. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__ENABLE            BITFIELD(31, 31)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__ENABLE__POS       31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__VIDEO_SLAVE_CLOCK_USED   
 *
 * @BRIEF        When 1, the Video slave clock is generating the video clock 
 *               to the HDMI CORE. 
 *               When 0, the Video slave clock is not used to generate the 
 *               video clock. 
 *               This is only a status bit. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__VIDEO_SLAVE_CLOCK_USED BITFIELD(17, 17)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__VIDEO_SLAVE_CLOCK_USED__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__TMDS_CLOCK_USED   
 *
 * @BRIEF        When 1, the TMDS  clock is generating the video clock to the 
 *               HDMI CORE. 
 *               When 0, the TMDS clock is not used to generate the video 
 *               clock. 
 *               This is only a status bit. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__TMDS_CLOCK_USED   BITFIELD(16, 16)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__TMDS_CLOCK_USED__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE      BITFIELD(10, 8)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__VSYNC_POL   
 *
 * @BRIEF        Defines the polarity of the VSYNC signal generated 
 *               internally and provided on the Master port. 
 *               It is used only if MODE=0x1 or 0x2 or 0x3. In case of 
 *               MODE=0x0 it is ignored. 
 *               In case of slave mode (MODE=0x0), the internal timing 
 *               generator is not used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__VSYNC_POL         BITFIELD(7, 7)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__VSYNC_POL__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__HSYNC_POL   
 *
 * @BRIEF        Defines the polarity of the HSYNC signal generated 
 *               internally and provided on the Master port. 
 *               It is used only if MODE=0x1 or 0x2 or 0x3. In case of 
 *               MODE=0x0 it is ignored. 
 *               In case of slave mode (MODE=0x0), the internal timing 
 *               generator is not used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__HSYNC_POL         BITFIELD(6, 6)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__HSYNC_POL__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PROGRESSIVE_INTERLACE   
 *
 * @BRIEF        Selects between progressive mode (480p, 720p, 1080p) and 
 *               interlace mode (480i, 576i, 1080i). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PROGRESSIVE_INTERLACE BITFIELD(3, 3)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PROGRESSIVE_INTERLACE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__MODE   
 *
 * @BRIEF        Selects between Slave mode and Master mode, deep color - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__MODE              BITFIELD(1, 0)
#define HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_SIZE__LPP   
 *
 * @BRIEF        Lines per panel 
 *               Encoded value (from 0 to 65535) to specify the number of 
 *               lines contained within each frame/field. The value 0 is 
 *               invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_SIZE__LPP              BITFIELD(31, 16)
#define HDMI_WP__HDMI_WP_VIDEO_SIZE__LPP__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_SIZE__PPL   
 *
 * @BRIEF        Pixels per line 
 *               Encoded value (from 0 to 65535) to specify the number of 
 *               pixels contained within each line. The value 0 is invalid. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_SIZE__PPL              BITFIELD(15, 0)
#define HDMI_WP__HDMI_WP_VIDEO_SIZE__PPL__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HBP   
 *
 * @BRIEF        Horizontal Back Porch. 
 *               Encoded value (from 0 to 4095) to specify the number of 
 *               pixel clock periods to add to the beginning of a line  
 *               transmission before the first set of pixels is output. The 
 *               value 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HBP          BITFIELD(31, 20)
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HBP__POS     20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HFP   
 *
 * @BRIEF        Horizontal front porch. 
 *               Encoded value (from 0 to 4095) to specify the number of 
 *               pixel clock periods to add to the end of a line transmission 
 *               before line clock is asserted. The value 0 is invalid. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HFP          BITFIELD(19, 8)
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HFP__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HSW   
 *
 * @BRIEF        Horizontal synchronization pulse width 
 *               Encoded value (from 0 to 255) to specify the number of pixel 
 *               clock periods to pulse the line clock at the end of each 
 *               line. The value 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HSW          BITFIELD(7, 0)
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_H__HSW__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VBP   
 *
 * @BRIEF        Vertical back porch 
 *               Encoded value (from 0 to 4095) to specify the number of line 
 *               clock periods to add to the beginning of a frame  
 *               before the first set of pixels is output. The value 0 is 
 *               invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VBP          BITFIELD(31, 20)
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VBP__POS     20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VFP   
 *
 * @BRIEF        Vertical front porch 
 *               Encoded value (from 0 to 4095) to specify the number of line 
 *               clock periods to add to the end of each frame. The value 0 
 *               is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VFP          BITFIELD(19, 8)
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VFP__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VSW   
 *
 * @BRIEF        Vertical synchronization pulse width 
 *               Encoded value (from 0 to 255) to specify the number of line 
 *               clock periods to pulse the frame clock (VSYNC) at the end of 
 *               each frame after the end of frame wait (VFP) period elapses. 
 *               Frame clock uses as VSYNC signal. The value 0 is invalid. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VSW          BITFIELD(7, 0)
#define HDMI_WP__HDMI_WP_VIDEO_TIMING_V__VSW__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_CLK__OCP_TIME_OUT_DIS   
 *
 * @BRIEF        Time out in case CEC_DDC_CLK not provided. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_CLK__OCP_TIME_OUT_DIS        BITFIELD(16, 16)
#define HDMI_WP__HDMI_WP_CLK__OCP_TIME_OUT_DIS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_CLK__SCP_PWR_DIV   
 *
 * @BRIEF        Defines the divisor value to be used for the generation of 
 *               the SCP_PWR clock (up to 50 MHz) from the input OCP clock 
 *               (up to 200 MHz). 
 *               0 means gated 
 *               1 means free-running 
 *               The valid values are from 0 to 7. 
 *               In case of OCP access to register through SCP interface, if 
 *               the SCP_PWR clock is gated, the HW automatically generates 
 *               the clock by using a divisor of 7 and updates the bit-field 
 *               with the value 7. It is then SW responsibility to change the 
 *               value at any time in order to improve SCP latency when 
 *               accessing the registers in the HDMI PHY and PLLCTRL by 
 *               reducing the value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_CLK__SCP_PWR_DIV             BITFIELD(10, 8)
#define HDMI_WP__HDMI_WP_CLK__SCP_PWR_DIV__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_CLK__CEC_DIV   
 *
 * @BRIEF        Defines the divisor value to be used for the generation of 
 *               the CEC clock (1MHz) from the input CEC_DDC clock (48 MHz). 
 *               0 means gated 
 *               1 means free-running 
 *               If 48MHz is provided, the division by 24 is required (0x18) 
 *               to get the expected CEC clock speed (2MHz) 
 *               The valid values are from 0 to 63. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_CLK__CEC_DIV                 BITFIELD(5, 0)
#define HDMI_WP__HDMI_WP_CLK__CEC_DIV__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE   
 *
 * @BRIEF        This field contains the number of stereo channels enabled in 
 *               the HDMI_CORE module 
 *               Must be set by the SW and aligned with the register set in 
 *               the HDMI_core - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE BITFIELD(26, 24)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__AUDIO_CHANNEL_LOCATION   
 *
 * @BRIEF        This field contains which channels are active. It is used 
 *               also to define which registers are stuffed with zero: 
 *               0 : means that the channel is disable and the fifo doesn't 
 *               contain data for this channel 
 *               1: means that the channel is enable and the fifo contains 
 *               data for this channel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__AUDIO_CHANNEL_LOCATION BITFIELD(23, 16)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__AUDIO_CHANNEL_LOCATION__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__BLOCK_START_END_DISABLE   
 *
 * @BRIEF        this field disables or not the block end start generation 
 *               When "0" the block signals are generated 
 *               When "1" the block signals are not generated 
 *               This field doesn't affect the pcm format. 
 *               When "1" the block start is set to high and the block end to 
 *               low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__BLOCK_START_END_DISABLE BITFIELD(5, 5)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__BLOCK_START_END_DISABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__IEC   
 *
 * @BRIEF        indicate if the format of the FIFO is compliant with the IEC 
 *                format 
 *               When "0" the audio format is L-PCM 
 *               When "1" the audio format is IEC 60 958/61937 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__IEC               BITFIELD(4, 4)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__IEC__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__JUSTIFY   
 *
 * @BRIEF        this field shows the justification 
 *               (not application if IEC format) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__JUSTIFY           BITFIELD(3, 3)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__JUSTIFY__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__LEFT_BEFORE   
 *
 * @BRIEF        DO NOT USED ? SW shall always uses LEFT_BEFORE = 0x1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__LEFT_BEFORE       BITFIELD(2, 2)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__LEFT_BEFORE__POS  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_NBR   
 *
 * @BRIEF        this field indicate the number of sample per word (32bits) 
 *               (not application if IEC format) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_NBR        BITFIELD(1, 1)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_NBR__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_SIZE   
 *
 * @BRIEF        audio sample size, 16 bits or 24 bits 
 *               (not application if IEC format) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_SIZE       BITFIELD(0, 0)
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_SIZE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG2__DMA_TRANSFER   
 *
 * @BRIEF        use to control the dma request. When the number of OCP dma 
 *               access is performed, 
 *                the DMA request signal is de-asserted (set to low) 
 *               All dma access are performed on 32 bit in HDMI_WP_AUDIO_DATA 
 *               register 
 *               Encoded value (from 0 to 255). The value 0 is invalid. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG2__DMA_TRANSFER     BITFIELD(15, 8)
#define HDMI_WP__HDMI_WP_AUDIO_CFG2__DMA_TRANSFER__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG2__BLOCK_SIZE   
 *
 * @BRIEF        Default value is 192 to match the IEC 60958 standard. 
 *               used for test (must be modulo 2) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG2__BLOCK_SIZE       BITFIELD(7, 0)
#define HDMI_WP__HDMI_WP_AUDIO_CFG2__BLOCK_SIZE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__WRAPPER_ENABLE   
 *
 * @BRIEF        This filed enable the audio wrapper.  
 *               when disable the audio path is under reset  
 *               Register setting are not affected by the enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__WRAPPER_ENABLE   BITFIELD(31, 31)
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__WRAPPER_ENABLE__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__CORE_REQ_ENABLE   
 *
 * @BRIEF        Enables the Audio data request generated by the core. 
 *               This is used to start the audio data transmission from the 
 *               wrapper to the core. 
 *               This must be enabledd only after the 5th VSYNC is generated 
 *               to ensure that the Audio and Video are in Sync. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__CORE_REQ_ENABLE  BITFIELD(30, 30)
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__CORE_REQ_ENABLE__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__NUMBER_OF_SAMPLE   
 *
 * @BRIEF        shows the number of valid sample (16 or 24 bits) in the FIFO 
 *               (depends of the fifo format setting) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__NUMBER_OF_SAMPLE BITFIELD(25, 16)
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__NUMBER_OF_SAMPLE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__DMA_OR_IRQ   
 *
 * @BRIEF        indicated if the threshold generates a DMA or an IRQ - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__DMA_OR_IRQ       BITFIELD(9, 9)
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__DMA_OR_IRQ__POS  9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__TRESHOLD_VALUE   
 *
 * @BRIEF        The DMA/IRQ is generated if the number of sample (24 or 16 
 *               bit) in the FIFO is less or equal to the threshold value. 
 *                The max threshold is 511 and min 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__TRESHOLD_VALUE   BITFIELD(8, 0)
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__TRESHOLD_VALUE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_DATA__FIFO_DAT   
 *
 * @BRIEF        Audio TX DATA. 
 *               Can be acccessed in 32-bit mode only. 
 *               Read returns 0x0 - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_DATA__FIFO_DAT         BITFIELD(31, 0)
#define HDMI_WP__HDMI_WP_AUDIO_DATA__FIFO_DAT__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_CFG__CFG   
 *
 * @BRIEF        Defines which set of signals to provide in the 
 *               HDMI_WP_DEBUG_DATA register. 
 *               Default is disabled (value 0). 
 *               Only values 1,2,3 and 4 can be used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_CFG__CFG               BITFIELD(2, 0)
#define HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_DATA__DATA   
 *
 * @BRIEF        All unspecified fields are '0's - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_DATA__DATA             BITFIELD(31, 0)
#define HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__POS        0

    /* 
     * List of register bitfields values for component HDMI_WP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X0
 *
 * @BRIEF        Force-idle mode: local target's idle state follows 
 *               (acknowledges) the system's idle requests unconditionally, 
 *               i.e. regardless of the IP module's internal requirements. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X0     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X1
 *
 * @BRIEF        No-idle mode: local target never enters idle state. 
 *               Backup mode, for debug only. 
 *               Expected to be used in case Audio is transfered (to avoid 
 *               OCP clock to be shut down) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X1     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X2
 *
 * @BRIEF        Smart-idle mode: local target's idle state eventually 
 *               follows (acknowledges) the system's idle requests, depending 
 *               on the IP module's internal requirements. 
 *               IP module shall not generate (IRQ- or DMA-request-related) 
 *               wakeup events. 
 *               Expected to be used if only Video is transmitted (since the 
 *               OCP clock is not required) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X2     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X3
 *
 * @BRIEF        Smart-idle wakeup-capable mode: local target's idle state 
 *               eventually follows (acknowledges) the system's idle 
 *               requests, depending on the IP module's internal 
 *               requirements. 
 *               IP module may generate (IRQ- or DMA-request-related) wakeup 
 *               events when in idle state. 
 *               Mode is only relevant if the appropriate IP module "swakeup" 
 *               output(s) is (are) implemented. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_SYSCONFIG__IDLEMODE__0X3     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt output line #0 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQ_EOI__LINE_NUMBER__EOI0   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQ_EOI__LINE_NUMBER__READ0  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_RECAL_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_UNLOCK_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PLL_LOCK_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_DISCONNECT_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINK_CONNECT_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__PHY_LINE5VSHORT_ASSERTED_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_END_FRAME_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__VIDEO_VSYNC_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_SAMPLE_REQ_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_OVERFLOW_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__AUDIO_FIFO_UNDERFLOW_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__OCP_TIME_OUT_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__SET_EVENT
 *
 * @BRIEF        Set event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__SET_EVENT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS_RAW__CORE_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_RECAL_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_UNLOCK_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PLL_LOCK_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_DISCONNECT_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINK_CONNECT_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__PHY_LINE5VSHORT_ASSERTED_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_FRAME_DONE_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__VIDEO_VSYNC_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_SAMPLE_REQ_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_OVERFLOW_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__AUDIO_FIFO_UNDERFLOW_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__OCP_TIME_OUT_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__NONE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__CLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQSTATUS__CORE_INTR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_RECAL_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_UNLOCK_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PLL_LOCK_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_DISCONNECT_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINK_CONNECT_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_PHY_LINE5VSHORT_ASSERTED_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_FRAME_DONE_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_VIDEO_VSYNC_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_OCP_TIME_OUT_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__ENABLE
 *
 * @BRIEF        enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_SET__ENABLE_SET_CORE_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_RECAL_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_UNLOCK_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PLL_LOCK_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_DISCONNECT_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINK_CONNECT_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_PHY_LINE5VSHORT_ASSERTED_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_FRAME_DONE_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__DISABLED
 *
 * @BRIEF        interrupt disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_VIDEO_VSYNC_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_OCP_TIME_OUT_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__DISABLED
 *
 * @BRIEF        interrupt  disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__DISABLE
 *
 * @BRIEF        disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__ENABLED
 *
 * @BRIEF        interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQENABLE_CLR__ENABLE_CLEAR_CORE_INTR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_DISCONNECT_INTR__DISABLE
 *
 * @BRIEF        disable the wake-up capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_DISCONNECT_INTR__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_DISCONNECT_INTR__ENABLE
 *
 * @BRIEF        enable the wake-up capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_DISCONNECT_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_CONNECT_INTR__DISABLE
 *
 * @BRIEF        disable the wake-up capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_CONNECT_INTR__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_CONNECT_INTR__ENABLE
 *
 * @BRIEF        enable the wake-up capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_PHY_LINK_CONNECT_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_CORE_INTR__DISABLE
 *
 * @BRIEF        disable the wake-up capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_CORE_INTR__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_CORE_INTR__ENABLE
 *
 * @BRIEF        enable the wake-up capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_IRQWAKEEN__WAKE_UP_CORE_INTR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD__STATE_OFF
 *
 * @BRIEF        Command to change to OFF state (PWRCMDOFF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD__STATE_ON
 *
 * @BRIEF        Command to change to ON state (PWRCMDLDOON) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD__STATE_ON 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD__STATE_TXON
 *
 * @BRIEF        Power Command to go to TXON power state (PWRCMDTXON) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_CMD__STATE_TXON 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS__STATE_OFF
 *
 * @BRIEF        HDMI PHY in OFF state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS__STATE_ON
 *
 * @BRIEF        HDMI PHY in ON state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS__STATE_ON 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS__STATE_ULP
 *
 * @BRIEF        HDMI PHY in Ultra Low Power state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PHY_PWR_STATUS__STATE_ULP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_OFF
 *
 * @BRIEF        Command to change to OFF state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_ON_HSCLK
 *
 * @BRIEF        Command to change to ON state for  PLL only (HSDIVISER is 
 *               OFF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_ON_HSCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_ON_ALL
 *
 * @BRIEF        Command to change to ON state for both PLL and HSDIVISER - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_ON_ALL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_ON_DIV
 *
 * @BRIEF        Command to change to ON state for both PLL and HSDIVISER (no 
 *               clock output to the DSI complex IO) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_CMD__STATE_ON_DIV 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_OFF
 *
 * @BRIEF        HDMI PLL Control module in OFF state - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_OFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_ON_HSCLK
 *
 * @BRIEF        DHDMI SI PLL Control module in ON state for  PLL only 
 *               (HSDIVISER is OFF) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_ON_HSCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_ON_ALL
 *
 * @BRIEF        HDMI PLL Control module in ON state for both PLL and 
 *               HSDIVISER - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_ON_ALL 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_ON_DIV
 *
 * @BRIEF        HDMI PLL Control module in ON state for both PLL and 
 *               HSDIVISER (no clock output to the DSI complex IO) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_PWR_CTRL__PLL_PWR_STATUS__STATE_ON_DIV 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__ENABLE__NEWENUM1
 *
 * @BRIEF        disable the flow - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__ENABLE__NEWENUM1  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__ENABLE__NEWENUM2
 *
 * @BRIEF        enable the flow - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__ENABLE__NEWENUM2  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__10BITS
 *
 * @BRIEF        Used to pack 10-bits RGB or YUV444 input data in case the 
 *               video input is not already packed. 
 *               The following video data will be packed: 
 *               - video_data[35:26] 
 *               - video_data[23:14] 
 *               - video_data[11:2] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__10BITS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__8BITS
 *
 * @BRIEF        Used to pack 24-bits RGB, 24-bit YUV444, 16-bit YUV422 or 
 *               24-bit YUV422  input data in case the video input is not 
 *               already packed. 
 *               The following video data will be packed: 
 *               - video_data[35:28] 
 *               - video_data[23:16] 
 *               - video_data[11:4] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__8BITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__10BITSYUV422
 *
 * @BRIEF        Used to pack 20-bits YUV422 input data in case the video 
 *               input is not already packed. 
 *               The following video data will be packed: 
 *               - video_data[35:28] 
 *               - video_data[23:16] 
 *               - video_data[11:10] 
 *               - video_data[7:6] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__10BITSYUV422 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__NOPACK
 *
 * @BRIEF        No change on input video_data lines. 
 *               The video_data[35:0] is provided to the core without any 
 *               change on it. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PACKING_MODE__NOPACK 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__VSYNC_POL__POLLOW
 *
 * @BRIEF        VSYNC is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__VSYNC_POL__POLLOW 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__VSYNC_POL__POLHIGH
 *
 * @BRIEF        VSYNC is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__VSYNC_POL__POLHIGH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__HSYNC_POL__POLLOW
 *
 * @BRIEF        HSYNC is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__HSYNC_POL__POLLOW 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__HSYNC_POL__POLHIGH
 *
 * @BRIEF        HSYNC is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__HSYNC_POL__POLHIGH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PROGRESSIVE_INTERLACE__PROGRESSIVE
 *
 * @BRIEF        Progressive mode selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PROGRESSIVE_INTERLACE__PROGRESSIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__PROGRESSIVE_INTERLACE__INTERLACE
 *
 * @BRIEF        Interlace mode selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__PROGRESSIVE_INTERLACE__INTERLACE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__SLAVEMODE
 *
 * @BRIEF        The internal wrapper timing generator is not used. The Slave 
 *               video port is used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__SLAVEMODE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__MASTERMODE
 *
 * @BRIEF        The internal wrapper timing generator is used. The Master 
 *               video port is used. 
 *               No deep color mode selected  
 *               TCLK=PCLK 
 *               (8bit) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__MASTERMODE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__MASTERMODE_DEEP_10
 *
 * @BRIEF        The internal wrapper timing generator is used. The Master 
 *               video port is used. 
 *               Deep color 10 bit selected  
 *               TCLK=1.25 x PCLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__MASTERMODE_DEEP_10 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__MASTERMODE_DEEP_12
 *
 * @BRIEF        The internal wrapper timing generator is used. The Master 
 *               video port is used. 
 *               Deep color 12 bit selected  
 *               TCLK=1.5 x PCLK. 
 *               The mode is not available for 1080p/60fps and 1080p/50fps. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_VIDEO_CFG__MODE__MASTERMODE_DEEP_12 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_CLK__OCP_TIME_OUT_DIS__TIMEOUT
 *
 * @BRIEF        Timeout after 4095 OCP clock cycles after inactivity HDMI 
 *               Core register interface (due to CEC_DDC_CLK not provided to 
 *               HDMI). 
 *               An interrupt is generated. No error response is provided on 
 *               the OCP interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_CLK__OCP_TIME_OUT_DIS__TIMEOUT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_CLK__OCP_TIME_OUT_DIS__NOTIMEOUT
 *
 * @BRIEF        No Time Out capability - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_CLK__OCP_TIME_OUT_DIS__NOTIMEOUT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM1
 *
 * @BRIEF        No stereo channel enabled in the HDMI_core module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM2
 *
 * @BRIEF        1 stereo channel enabled in the HDMI_core module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM3
 *
 * @BRIEF        2 stereo channels enabled in the HDMI_core module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM4
 *
 * @BRIEF        3 stereo channels enabled in the HDMI_core module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM5
 *
 * @BRIEF        4 stereo channels enabled in the HDMI_core module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__STEREO_CHANNEL_ENABLE__NEWENUM5 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__IEC__NEWENUM1
 *
 * @BRIEF        format not aligned with IEC format - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__IEC__NEWENUM1     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__IEC__NEWENUM2
 *
 * @BRIEF        format is aligned with IEC format - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__IEC__NEWENUM2     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__JUSTIFY__NEWENUM1
 *
 * @BRIEF        justified left - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__JUSTIFY__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__JUSTIFY__NEWENUM2
 *
 * @BRIEF        justify right - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__JUSTIFY__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__LEFT_BEFORE__NEWENUM1
 *
 * @BRIEF        the first sample is the right - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__LEFT_BEFORE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__LEFT_BEFORE__NEWENUM2
 *
 * @BRIEF        the first sample is the left - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__LEFT_BEFORE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_NBR__NEWENUM1
 *
 * @BRIEF        1 sample per word 32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_NBR__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_NBR__NEWENUM2
 *
 * @BRIEF        2 sample per word 32bits  (only compatible with sample on 16 
 *               bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_NBR__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_SIZE__NEWENUM1
 *
 * @BRIEF        if "0" the sample is on 16 bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_SIZE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_SIZE__NEWENUM2
 *
 * @BRIEF        if "1" the sample is on 24 bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CFG__SAMPLE_SIZE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__WRAPPER_ENABLE__NEWENUM1
 *
 * @BRIEF        wrapper is disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__WRAPPER_ENABLE__NEWENUM1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__WRAPPER_ENABLE__NEWENUM2
 *
 * @BRIEF        wrapper is enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__WRAPPER_ENABLE__NEWENUM2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__DMA_OR_IRQ__DMA
 *
 * @BRIEF        when the threshold is reached a DMA req will be generated - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__DMA_OR_IRQ__DMA  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_AUDIO_CTRL__DMA_OR_IRQ__IRQ
 *
 * @BRIEF        when the treshold is reached an IRQ  will be generated - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_AUDIO_CTRL__DMA_OR_IRQ__IRQ  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__VIDEO
 *
 * @BRIEF        select Video signals - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__VIDEO        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__AUDIO
 *
 * @BRIEF        select Audio signals - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__AUDIO        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__TMDS
 *
 * @BRIEF        select TMDS signals - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__TMDS         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__MISCELLANEOUS
 *
 * @BRIEF        select Miscellaneous signals - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_CFG__CFG__MISCELLANEOUS 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__VIDEOMODE
 *
 * @BRIEF        VideoMode: 
 *               [31] video_pclk (Core IF) 
 *               [30] video_vs  (Core IF) 
 *               [29] video_hs  (Core IF) 
 *               [28] video_de  (Core IF) 
 *               ... 
 *               [13] video_end_frame (Used for interrupt generation) 
 *               [12] video_vsync Pulse (Used for interrupt generation) 
 *               [11] m_fid (Master IF) 
 *               [10] m_vs (Master IF) 
 *               [9] m_hs (Master IF) 
 *               [8] m_de (Master IF) 
 *               [7:4] hfsm_state (Horizontal FSM - Master mode) 
 *               [3:0] vfsm_state (Vertical FSM - Master mode) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__VIDEOMODE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__AUDIOMODE
 *
 * @BRIEF        AudioMode: 
 *               [31] Audio Wrapper Enable (OCP register) 
 *               ... 
 *               [26:23] audio_burst4_fsm_s 
 *               [22:20] audio_block_fsm_s (bit20 reprensents the FMS state 
 *               for block_start/block_end generation, bit21 represents the 
 *               FSL for a 4-data burst upon HDMI core'aud_dat_req order) 
 *               [19] audio_sample_valid (signal sent to 3rd Party IP 
 *               enabling audio data transfer)  
 *               [18] current_data_is_valid (signal used to detect real audio 
 *               data during the audio_sample_valid, if 0, zero-stuffing is 
 *               done) 
 *               [17] audio_block_end (signal the end of the audio block) 
 *               [16] audio_block_start (signal the start of the audio block) 
 *               [15] fifo_empty 
 *               [14] fifo_full 
 *               [13] fifo_underflow (pulse generated for interrupt 
 *               generation) 
 *               [12] fifo_overflow (pulse generated for interrupt 
 *               generation) 
 *               [11] memory read order 
 *               [10] memory write order 
 *               [9]  Idle disable information (IRQ and DMA) 
 *               [8] dma_pend signal 
 *               [7 DOWNTO 0] audio_fifo_level - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__AUDIOMODE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__TMDSMODE
 *
 * @BRIEF        TMDSMode: 
 *               [29:20] TMDS Data lane 2 
 *               [19:10] TMDS Data lane 1 
 *               [9:0] TMDS Data lane 0 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__TMDSMODE   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__MISCMODE
 *
 * @BRIEF        MiscellaneousMode 
 *               [31] DDC SCL_IN 
 *               [30] DDC SDA_IN 
 *               [29] SCL_OUT 
 *               [28] DDC SDA_OUT 
 *               ... 
 *               [25] CEC OUT 
 *               [24] CEC IN 
 *               [23] HDMI HPD 
 *               [22] PHY 5V short 
 *               [21] PLL lock 
 *               [20] PLL recal  
 *               ... 
 *               [16] Interrupt Pending signal 
 *               ... 
 *               [8] RSEN from 3rd party PHY 
 *               [7:0] RXDET info from TI PHY - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_WP__HDMI_WP_DEBUG_DATA__DATA__MISCMODE   0x3ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __HDMI_WP_CRED_H 
                                                            */
