-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111100010000010001011110111", 
    1 => "00111111101000100100011001000101", 
    2 => "10111110100011111111010101111011", 
    3 => "10111101110001010000000000111101", 
    4 => "00111101111000000100011111110100", 
    5 => "10111111000111111111100001110101", 
    6 => "10111111101001111110111000010100", 
    7 => "10111111110001110110111100100101", 
    8 => "10111111011010110101111110100111", 
    9 => "11000000010100011110100001011001", 
    10 => "00111111101110011111100001000100", 
    11 => "10111111100100000000010001000001", 
    12 => "10111111001110110010101010110011", 
    13 => "10111101111101011110111110101110", 
    14 => "00111111000001000111001101001000", 
    15 => "00111111001111011110100010101011", 
    16 => "00111101110100011011111011011001", 
    17 => "10111110001010110111000101110111", 
    18 => "10111111001100001011000100011001", 
    19 => "10111111100111110101011001110110", 
    20 => "10111111001111011010101111010011", 
    21 => "10111110100010101010001001011111", 
    22 => "10111110001100111110011110001010", 
    23 => "10111110110000100100100011011111", 
    24 => "10111101101101101000110111011110", 
    25 => "00111110010100010101111100000111", 
    26 => "00111110100101101001001011101110", 
    27 => "10111110001111000010000001110000", 
    28 => "10111111000000011110000000101110", 
    29 => "11000000000110010001010100101101", 
    30 => "00111111000111001000010010111010", 
    31 => "10111110000011011000110110010011", 
    32 => "10111111001110001011011001111010", 
    33 => "10111110011111010101001101111011", 
    34 => "10111110001001100011010011111001", 
    35 => "00111101110110000010100001110111", 
    36 => "00111110111011011100001011011001", 
    37 => "10111101111000011110011110000110", 
    38 => "10111111010001111100101010000111", 
    39 => "10111111011110001101000011110110", 
    40 => "00111111011111110100000111011010", 
    41 => "00111101010111100010000001011010", 
    42 => "00111100011010100011100110101010", 
    43 => "10111100110110011101010101010011", 
    44 => "00111110010100100001000101001010", 
    45 => "10111111010110011010011110000110", 
    46 => "00111110100011111100111111000011", 
    47 => "10111110101010111001010111110100", 
    48 => "00111101010011101011010100000101", 
    49 => "10111111100011010001110111010000", 
    50 => "00111111000110000011100001000011", 
    51 => "00111110111100000001000111110010", 
    52 => "10111110101111000101101010011101", 
    53 => "00111101000100100110110001011000", 
    54 => "10111110001110000101101001100001", 
    55 => "10111111010010101000111010110111", 
    56 => "10111110010111101101010110100100", 
    57 => "10111111000110000110111010100000", 
    58 => "00111100001110001110011001000100", 
    59 => "00111110101010000110100110000000", 
    60 => "00111101100110010111010101111111", 
    61 => "00111111000101100101100000101010", 
    62 => "00111101100010100110111000101001", 
    63 => "00111111000110000110011010100110", 
    64 => "10111110001000101011001110011111", 
    65 => "00111100100101111100101010001110", 
    66 => "00111110100100001010010110110010", 
    67 => "00111110010011011001000010011101", 
    68 => "10111110001101100101011111000100", 
    69 => "00111111000101110011010001110100", 
    70 => "00111111110001110011100000100101", 
    71 => "00111111010110010111110000101111", 
    72 => "00111110110101101001110011011000", 
    73 => "00111110001011101010110101111100", 
    74 => "00111110101110011001000111011010", 
    75 => "00111111000000100111111000000000", 
    76 => "00111111000000000010001011010110", 
    77 => "00111111010010110001110011100011", 
    78 => "00111111000010010100000110101011", 
    79 => "00111111010011011010000011010110", 
    80 => "10111110001111110110001000100110", 
    81 => "00111101110101001011001011110110", 
    82 => "10111101000001110101000010110100", 
    83 => "00111110101111101101010010111000", 
    84 => "10111101010000100000001100011101", 
    85 => "00111110101011110000001001000001", 
    86 => "00111111000001011111010110110111", 
    87 => "00111110110011110010010101101110", 
    88 => "00111111000100010000110011001000", 
    89 => "00111110110110000100000110110011", 
    90 => "10111111111101000110100111011100", 
    91 => "00111111100001010000111010111000", 
    92 => "10111111101000101011100111110010", 
    93 => "10111111010011011010000011101000", 
    94 => "10111110001110011011100000101000", 
    95 => "10111111000111111100001101101111", 
    96 => "10111111100100011110101011110011", 
    97 => "10111111100100010110111000000011", 
    98 => "10111111101110110110011111101011", 
    99 => "00111111100001111011110000010011" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

