The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file 'sim/fsm_tb.vpd' was opened successfully.
The file '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab4/sim/fsm_tb.vpd' was opened successfully.
The file '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab4/sim/fsm_tb.vpd' was opened successfully.
The file '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab4/sim/fsm_tb.vpd' was opened successfully.
The file '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab4/sim/fsm_tb.vpd' was opened successfully.
The file '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab4/sim/fsm_tb.vpd' was opened successfully.
The file '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab4/sim/fsm_tb.vpd' was opened successfully.
The file '/home/cc/eecs151/fa22/class/eecs151-adv/fpga_labs_fa22/lab4/sim/fsm_tb.vpd' was opened successfully.
