Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sat Feb  4 17:06:47 2023
| Host             : LAPTOP-8KA88UT5 running 64-bit major release  (build 9200)
| Command          : report_power -file top_hdmi_test_power_routed.rpt -pb top_hdmi_test_power_summary_routed.pb -rpx top_hdmi_test_power_routed.rpx
| Design           : top_hdmi_test
| Device           : xc7a35tfgg484-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.357        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.283        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.009 |        6 |       --- |             --- |
| Slice Logic    |     0.001 |      760 |       --- |             --- |
|   LUT as Logic |     0.001 |      329 |     20800 |            1.58 |
|   Register     |    <0.001 |      214 |     41600 |            0.51 |
|   CARRY4       |    <0.001 |       19 |      8150 |            0.23 |
|   F7/F8 Muxes  |    <0.001 |        4 |     32600 |            0.01 |
|   Others       |     0.000 |      142 |       --- |             --- |
| Signals        |     0.002 |      733 |       --- |             --- |
| Block RAM      |     0.022 |     39.5 |        50 |           79.00 |
| MMCM           |     0.106 |        1 |         5 |           20.00 |
| I/O            |     0.143 |       11 |       250 |            4.40 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.357 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.037 |      0.010 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+--------------------------------------------+-----------------+
| Clock                  | Domain                                     | Constraint (ns) |
+------------------------+--------------------------------------------+-----------------+
| clkfbout_clk_wiz_0     | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0     |            80.0 |
| sys_clk                | sys_clk                                    |            20.0 |
| video_clk_5x_clk_wiz_0 | clk_wiz_0_inst/inst/video_clk_5x_clk_wiz_0 |             1.3 |
| video_clk_clk_wiz_0    | clk_wiz_0_inst/inst/video_clk_clk_wiz_0    |             6.7 |
+------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top_hdmi_test                        |     0.283 |
|   clk_wiz_0_inst                     |     0.107 |
|     inst                             |     0.107 |
|   hdmi_top_inst                      |     0.151 |
|     datain_2_rgb_inst                |     0.001 |
|     rgb2dvi_inst                     |     0.150 |
|       ClockSerializer                |     0.034 |
|       DataEncoders[0].DataEncoder    |     0.001 |
|       DataEncoders[0].DataSerializer |     0.039 |
|       DataEncoders[1].DataEncoder    |     0.001 |
|       DataEncoders[1].DataSerializer |     0.037 |
|       DataEncoders[2].DataEncoder    |     0.001 |
|       DataEncoders[2].DataSerializer |     0.036 |
|   img_data_generator_inst            |     0.025 |
|     bram_hdmi_data_inst              |     0.024 |
|       U0                             |     0.024 |
+--------------------------------------+-----------+


