Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 11:18:27 on Oct 24,2023
vcom -64 -93 -work xil_defaultlib ../../../../simplebsp.srcs/sources_1/imports/simplebsp_src/top.vhd ../../../../simplebsp.srcs/sim_1/imports/simplebsp_src/tb_top.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity top
-- Compiling architecture Behavioral of top
-- Loading package NUMERIC_STD
-- Compiling entity testbench
-- Compiling architecture behavior of testbench
** Warning: ../../../../simplebsp.srcs/sim_1/imports/simplebsp_src/tb_top.vhd(42): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: ../../../../simplebsp.srcs/sim_1/imports/simplebsp_src/tb_top.vhd(42): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: ../../../../simplebsp.srcs/sim_1/imports/simplebsp_src/tb_top.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: ../../../../simplebsp.srcs/sim_1/imports/simplebsp_src/tb_top.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
End time: 11:18:28 on Oct 24,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 4
