# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 12:22:00 on Nov 04,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6117
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error signal asserted
# ** Note: $stop    : verilog/clkrst.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/c0
# Break in Module clkrst at verilog/clkrst.v line 35
# Stopped at verilog/clkrst.v line 35
# End time: 12:22:24 on Nov 04,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
