// Seed: 1684061895
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15,
    input uwire id_16,
    output wand id_17
);
  assign id_4 = 1 ? id_14 : 1'b0;
  assign id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output tri id_2,
    output tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10
);
  assign id_2 = id_8;
  module_0(
      id_9,
      id_7,
      id_7,
      id_7,
      id_7,
      id_2,
      id_0,
      id_8,
      id_3,
      id_10,
      id_3,
      id_8,
      id_0,
      id_3,
      id_4,
      id_9,
      id_10,
      id_7
  );
endmodule
