{"vcs1":{"timestamp_begin":1747233055.477442194, "rt":10.10, "ut":10.10, "st":0.70}}
{"vcselab":{"timestamp_begin":1747233065.654642200, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747233066.078714566, "rt":0.45, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747233054.845005921}
{"VCS_COMP_START_TIME": 1747233054.845005921}
{"VCS_COMP_END_TIME": 1747233066.685817644}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 485016}}
{"vcselab": {"peak_mem": 183888}}
