// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BankedStore(
  input          clock,
  output         io_sinkC_adr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sinkC_adr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
                 io_sinkC_adr_bits_noop,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sinkC_adr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]   io_sinkC_adr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sinkC_adr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sinkC_adr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [63:0]  io_sinkC_dat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output         io_sinkD_adr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sinkD_adr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
                 io_sinkD_adr_bits_noop,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sinkD_adr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]   io_sinkD_adr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sinkD_adr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [255:0] io_sinkD_dat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output         io_sourceC_adr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sourceC_adr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sourceC_adr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]   io_sourceC_adr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sourceC_adr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output [255:0] io_sourceC_dat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output         io_sourceD_radr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sourceD_radr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sourceD_radr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]   io_sourceD_radr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sourceD_radr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sourceD_radr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output [63:0]  io_sourceD_rdat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  output         io_sourceD_wadr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sourceD_wadr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sourceD_wadr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [9:0]   io_sourceD_wadr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [2:0]   io_sourceD_wadr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input          io_sourceD_wadr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
  input  [63:0]  io_sourceD_wdat_data	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14
);

  wire         readEnable;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_8;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_8;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_9;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_9;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_10;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_10;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_11;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_11;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_12;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_12;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_13;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_13;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire         readEnable_14;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32
  wire         writeEnable_14;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15
  wire [15:0]  sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  _cc_banks_15_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_14_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_13_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_12_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_11_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_10_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_9_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_8_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_7_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_6_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_5_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_4_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_3_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_2_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_1_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [63:0]  _cc_banks_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire         io_sinkC_adr_valid_0 = io_sinkC_adr_valid;
  wire         io_sinkC_adr_bits_noop_0 = io_sinkC_adr_bits_noop;
  wire [2:0]   io_sinkC_adr_bits_way_0 = io_sinkC_adr_bits_way;
  wire [9:0]   io_sinkC_adr_bits_set_0 = io_sinkC_adr_bits_set;
  wire [2:0]   io_sinkC_adr_bits_beat_0 = io_sinkC_adr_bits_beat;
  wire         io_sinkC_adr_bits_mask_0 = io_sinkC_adr_bits_mask;
  wire [63:0]  io_sinkC_dat_data_0 = io_sinkC_dat_data;
  wire         io_sinkD_adr_valid_0 = io_sinkD_adr_valid;
  wire         io_sinkD_adr_bits_noop_0 = io_sinkD_adr_bits_noop;
  wire [2:0]   io_sinkD_adr_bits_way_0 = io_sinkD_adr_bits_way;
  wire [9:0]   io_sinkD_adr_bits_set_0 = io_sinkD_adr_bits_set;
  wire         io_sinkD_adr_bits_beat_0 = io_sinkD_adr_bits_beat;
  wire [255:0] io_sinkD_dat_data_0 = io_sinkD_dat_data;
  wire         io_sourceC_adr_valid_0 = io_sourceC_adr_valid;
  wire [2:0]   io_sourceC_adr_bits_way_0 = io_sourceC_adr_bits_way;
  wire [9:0]   io_sourceC_adr_bits_set_0 = io_sourceC_adr_bits_set;
  wire         io_sourceC_adr_bits_beat_0 = io_sourceC_adr_bits_beat;
  wire         io_sourceD_radr_valid_0 = io_sourceD_radr_valid;
  wire [2:0]   io_sourceD_radr_bits_way_0 = io_sourceD_radr_bits_way;
  wire [9:0]   io_sourceD_radr_bits_set_0 = io_sourceD_radr_bits_set;
  wire [2:0]   io_sourceD_radr_bits_beat_0 = io_sourceD_radr_bits_beat;
  wire         io_sourceD_radr_bits_mask_0 = io_sourceD_radr_bits_mask;
  wire         io_sourceD_wadr_valid_0 = io_sourceD_wadr_valid;
  wire [2:0]   io_sourceD_wadr_bits_way_0 = io_sourceD_wadr_bits_way;
  wire [9:0]   io_sourceD_wadr_bits_set_0 = io_sourceD_wadr_bits_set;
  wire [2:0]   io_sourceD_wadr_bits_beat_0 = io_sourceD_wadr_bits_beat;
  wire         io_sourceD_wadr_bits_mask_0 = io_sourceD_wadr_bits_mask;
  wire [63:0]  io_sourceD_wdat_data_0 = io_sourceD_wdat_data;
  wire         sinkC_req_wen = 1'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire         sinkD_req_wen = 1'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire         sourceD_wreq_wen = 1'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [15:0]  sinkC_req_bankSum = 16'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:71
  wire [1:0]   sinkC_req_ready_lo_lo_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_ready_lo_lo_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_ready_lo_hi_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_ready_lo_hi_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_ready_hi_lo_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_ready_hi_lo_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_ready_hi_hi_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_ready_hi_hi_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_lo_lo_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_lo_lo_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_lo_hi_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_lo_hi_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_hi_lo_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_hi_lo_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_hi_hi_lo = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sinkC_req_out_bankEn_hi_hi_hi = 2'h3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [7:0]   sinkC_req_ready_lo = 8'hFF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [7:0]   sinkC_req_ready_hi = 8'hFF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [7:0]   sinkC_req_out_bankEn_lo = 8'hFF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [7:0]   sinkC_req_out_bankEn_hi = 8'hFF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [15:0]  sinkC_req_ready = 16'hFFFF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :136:71, :137:72
  wire [63:0]  sourceC_req_data_0 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_1 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_2 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_3 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_4 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_5 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_6 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_7 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_8 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_9 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_10 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_11 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_12 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_13 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_14 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceC_req_data_15 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_0 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_1 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_2 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_3 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_4 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_5 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_6 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_7 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_8 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_9 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_10 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_11 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_12 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_13 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_14 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [63:0]  sourceD_rreq_data_15 = 64'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire         io_sourceC_adr_bits_noop = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :128:19
  wire         io_sourceD_radr_bits_noop = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :128:19
  wire         io_sourceD_wadr_bits_noop = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :128:19
  wire         sourceC_req_wen = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :128:19
  wire         sourceD_rreq_wen = 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :128:19
  wire [3:0]   io_sinkD_adr_bits_mask = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   io_sourceC_adr_bits_mask = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_ready_lo_lo = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_ready_lo_hi = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_ready_hi_lo = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_ready_hi_hi = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_out_bankEn_lo_lo = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_out_bankEn_lo_hi = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_out_bankEn_hi_lo = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [3:0]   sinkC_req_out_bankEn_hi_hi = 4'hF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :131:21, :137:72
  wire [63:0]  sinkC_req_words_0 = io_sinkC_dat_data_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0]  decodeD_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:187:85
  wire [63:0]  sourceD_wreq_words_0 = io_sourceD_wdat_data_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0]  sinkC_req_data_0 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_1 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_2 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_3 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_4 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_5 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_6 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_7 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_8 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_9 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_10 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_11 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_12 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_13 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_14 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkC_req_data_15 = sinkC_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [12:0]  sinkC_req_a_hi = {io_sinkC_adr_bits_way_0, io_sinkC_adr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0]  sinkC_req_a = {sinkC_req_a_hi, io_sinkC_adr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0]  sourceC_req_bankSum = sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [3:0]   sinkC_req_select_shiftAmount = sinkC_req_a[3:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [15:0]  sinkC_req_select = 16'h1 << sinkC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [15:0]  _sinkC_req_io_sinkC_adr_ready_T_1 =
    16'hFFFF >> sinkC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21, :136:71, :137:72
  wire         io_sinkC_adr_ready_0 = _sinkC_req_io_sinkC_adr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [11:0]  sinkC_req_index = sinkC_req_a[15:4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]   sinkC_req_out_bankSel_lo_lo_lo = sinkC_req_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sinkC_req_out_bankSel_lo_lo_hi = sinkC_req_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sinkC_req_out_bankSel_lo_lo =
    {sinkC_req_out_bankSel_lo_lo_hi, sinkC_req_out_bankSel_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sinkC_req_out_bankSel_lo_hi_lo = sinkC_req_select[5:4];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sinkC_req_out_bankSel_lo_hi_hi = sinkC_req_select[7:6];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sinkC_req_out_bankSel_lo_hi =
    {sinkC_req_out_bankSel_lo_hi_hi, sinkC_req_out_bankSel_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sinkC_req_out_bankSel_lo =
    {sinkC_req_out_bankSel_lo_hi, sinkC_req_out_bankSel_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sinkC_req_out_bankSel_hi_lo_lo = sinkC_req_select[9:8];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sinkC_req_out_bankSel_hi_lo_hi = sinkC_req_select[11:10];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sinkC_req_out_bankSel_hi_lo =
    {sinkC_req_out_bankSel_hi_lo_hi, sinkC_req_out_bankSel_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sinkC_req_out_bankSel_hi_hi_lo = sinkC_req_select[13:12];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sinkC_req_out_bankSel_hi_hi_hi = sinkC_req_select[15:14];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sinkC_req_out_bankSel_hi_hi =
    {sinkC_req_out_bankSel_hi_hi_hi, sinkC_req_out_bankSel_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sinkC_req_out_bankSel_hi =
    {sinkC_req_out_bankSel_hi_hi, sinkC_req_out_bankSel_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  assign sinkC_req_bankSel =
    io_sinkC_adr_valid_0
      ? {sinkC_req_out_bankSel_hi, sinkC_req_out_bankSel_lo}
        & {16{io_sinkC_adr_bits_mask_0}}
      : 16'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,65,71}
  wire [15:0]  sinkC_req_bankEn = io_sinkC_adr_bits_noop_0 ? 16'h0 : sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:71, :137:24
  wire [63:0]  sinkD_req_words_0 = io_sinkD_dat_data_0[63:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0]  sinkD_req_data_0 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_4 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_8 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_12 = sinkD_req_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_words_1 = io_sinkD_dat_data_0[127:64];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0]  sinkD_req_data_1 = sinkD_req_words_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_5 = sinkD_req_words_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_9 = sinkD_req_words_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_13 = sinkD_req_words_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_words_2 = io_sinkD_dat_data_0[191:128];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0]  sinkD_req_data_2 = sinkD_req_words_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_6 = sinkD_req_words_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_10 = sinkD_req_words_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_14 = sinkD_req_words_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_words_3 = io_sinkD_dat_data_0[255:192];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19
  wire [63:0]  sinkD_req_data_3 = sinkD_req_words_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_7 = sinkD_req_words_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_11 = sinkD_req_words_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sinkD_req_data_15 = sinkD_req_words_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [12:0]  sinkD_req_a_hi = {io_sinkD_adr_bits_way_0, io_sinkD_adr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [13:0]  sinkD_req_a = {sinkD_req_a_hi, io_sinkD_adr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [1:0]   sinkD_req_select_shiftAmount = sinkD_req_a[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [3:0]   sinkD_req_select = 4'h1 << sinkD_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [15:0]  sinkD_req_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]   sinkD_req_ready_lo =
    {sinkD_req_bankSum[7:4] == 4'h0, sinkD_req_bankSum[3:0] == 4'h0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,71,101}, :136:49
  wire [1:0]   sinkD_req_ready_hi =
    {sinkD_req_bankSum[15:12] == 4'h0, sinkD_req_bankSum[11:8] == 4'h0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,71,101}, :136:49
  wire [3:0]   sinkD_req_ready = {sinkD_req_ready_hi, sinkD_req_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [3:0]   _sinkD_req_io_sinkD_adr_ready_T_1 =
    sinkD_req_ready >> sinkD_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire         io_sinkD_adr_ready_0 = _sinkD_req_io_sinkD_adr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [11:0]  sinkD_req_index = sinkD_req_a[13:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [7:0]   sinkD_req_out_bankSel_lo =
    {{4{sinkD_req_select[1]}}, {4{sinkD_req_select[0]}}};	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sinkD_req_out_bankSel_hi =
    {{4{sinkD_req_select[3]}}, {4{sinkD_req_select[2]}}};	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [15:0]  sinkD_req_bankSel =
    io_sinkD_adr_valid_0 ? {sinkD_req_out_bankSel_hi, sinkD_req_out_bankSel_lo} : 16'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,71}
  wire [7:0]   sinkD_req_out_bankEn_lo =
    {{4{sinkD_req_ready[1]}}, {4{sinkD_req_ready[0]}}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [7:0]   sinkD_req_out_bankEn_hi =
    {{4{sinkD_req_ready[3]}}, {4{sinkD_req_ready[2]}}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [15:0]  sinkD_req_bankEn =
    io_sinkD_adr_bits_noop_0
      ? 16'h0
      : sinkD_req_bankSel & {sinkD_req_out_bankEn_hi, sinkD_req_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:71, :137:{24,55,72}
  wire [12:0]  sourceC_req_a_hi = {io_sourceC_adr_bits_way_0, io_sourceC_adr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [13:0]  sourceC_req_a = {sourceC_req_a_hi, io_sourceC_adr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [1:0]   sourceC_req_select_shiftAmount = sourceC_req_a[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [3:0]   sourceC_req_select = 4'h1 << sourceC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [1:0]   sourceC_req_ready_lo =
    {sourceC_req_bankSum[7:4] == 4'h0, sourceC_req_bankSum[3:0] == 4'h0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,71,101}, :136:49
  wire [1:0]   sourceC_req_ready_hi =
    {sourceC_req_bankSum[15:12] == 4'h0, sourceC_req_bankSum[11:8] == 4'h0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,71,101}, :136:49
  wire [3:0]   sourceC_req_ready = {sourceC_req_ready_hi, sourceC_req_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [3:0]   _sourceC_req_io_sourceC_adr_ready_T_1 =
    sourceC_req_ready >> sourceC_req_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire         io_sourceC_adr_ready_0 = _sourceC_req_io_sourceC_adr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [11:0]  sourceC_req_index = sourceC_req_a[13:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [7:0]   sourceC_req_out_bankSel_lo =
    {{4{sourceC_req_select[1]}}, {4{sourceC_req_select[0]}}};	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sourceC_req_out_bankSel_hi =
    {{4{sourceC_req_select[3]}}, {4{sourceC_req_select[2]}}};	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [15:0]  sourceC_req_bankSel =
    io_sourceC_adr_valid_0
      ? {sourceC_req_out_bankSel_hi, sourceC_req_out_bankSel_lo}
      : 16'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,71}
  wire [7:0]   sourceC_req_out_bankEn_lo =
    {{4{sourceC_req_ready[1]}}, {4{sourceC_req_ready[0]}}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [7:0]   sourceC_req_out_bankEn_hi =
    {{4{sourceC_req_ready[3]}}, {4{sourceC_req_ready[2]}}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [15:0]  sourceC_req_bankEn =
    sourceC_req_bankSel & {sourceC_req_out_bankEn_hi, sourceC_req_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:{55,72}
  wire [12:0]  sourceD_rreq_a_hi =
    {io_sourceD_radr_bits_way_0, io_sourceD_radr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0]  sourceD_rreq_a = {sourceD_rreq_a_hi, io_sourceD_radr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [3:0]   sourceD_rreq_select_shiftAmount = sourceD_rreq_a[3:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [15:0]  sourceD_rreq_select = 16'h1 << sourceD_rreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [15:0]  sourceD_rreq_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]   sourceD_rreq_ready_lo_lo_lo =
    {~(sourceD_rreq_bankSum[1] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[0] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_rreq_ready_lo_lo_hi =
    {~(sourceD_rreq_bankSum[3] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[2] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_rreq_ready_lo_lo =
    {sourceD_rreq_ready_lo_lo_hi, sourceD_rreq_ready_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [1:0]   sourceD_rreq_ready_lo_hi_lo =
    {~(sourceD_rreq_bankSum[5] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[4] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_rreq_ready_lo_hi_hi =
    {~(sourceD_rreq_bankSum[7] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[6] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_rreq_ready_lo_hi =
    {sourceD_rreq_ready_lo_hi_hi, sourceD_rreq_ready_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [7:0]   sourceD_rreq_ready_lo =
    {sourceD_rreq_ready_lo_hi, sourceD_rreq_ready_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [1:0]   sourceD_rreq_ready_hi_lo_lo =
    {~(sourceD_rreq_bankSum[9] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[8] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_rreq_ready_hi_lo_hi =
    {~(sourceD_rreq_bankSum[11] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[10] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_rreq_ready_hi_lo =
    {sourceD_rreq_ready_hi_lo_hi, sourceD_rreq_ready_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [1:0]   sourceD_rreq_ready_hi_hi_lo =
    {~(sourceD_rreq_bankSum[13] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[12] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_rreq_ready_hi_hi_hi =
    {~(sourceD_rreq_bankSum[15] & io_sourceD_radr_bits_mask_0),
     ~(sourceD_rreq_bankSum[14] & io_sourceD_radr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_rreq_ready_hi_hi =
    {sourceD_rreq_ready_hi_hi_hi, sourceD_rreq_ready_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [7:0]   sourceD_rreq_ready_hi =
    {sourceD_rreq_ready_hi_hi, sourceD_rreq_ready_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [15:0]  sourceD_rreq_ready = {sourceD_rreq_ready_hi, sourceD_rreq_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [15:0]  _sourceD_rreq_io_sourceD_radr_ready_T_1 =
    sourceD_rreq_ready >> sourceD_rreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire         io_sourceD_radr_ready_0 = _sourceD_rreq_io_sourceD_radr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [11:0]  sourceD_rreq_index = sourceD_rreq_a[15:4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]   sourceD_rreq_out_bankSel_lo_lo_lo = sourceD_rreq_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_rreq_out_bankSel_lo_lo_hi = sourceD_rreq_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_rreq_out_bankSel_lo_lo =
    {sourceD_rreq_out_bankSel_lo_lo_hi, sourceD_rreq_out_bankSel_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_rreq_out_bankSel_lo_hi_lo = sourceD_rreq_select[5:4];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_rreq_out_bankSel_lo_hi_hi = sourceD_rreq_select[7:6];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_rreq_out_bankSel_lo_hi =
    {sourceD_rreq_out_bankSel_lo_hi_hi, sourceD_rreq_out_bankSel_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sourceD_rreq_out_bankSel_lo =
    {sourceD_rreq_out_bankSel_lo_hi, sourceD_rreq_out_bankSel_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_rreq_out_bankSel_hi_lo_lo = sourceD_rreq_select[9:8];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_rreq_out_bankSel_hi_lo_hi = sourceD_rreq_select[11:10];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_rreq_out_bankSel_hi_lo =
    {sourceD_rreq_out_bankSel_hi_lo_hi, sourceD_rreq_out_bankSel_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_rreq_out_bankSel_hi_hi_lo = sourceD_rreq_select[13:12];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_rreq_out_bankSel_hi_hi_hi = sourceD_rreq_select[15:14];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_rreq_out_bankSel_hi_hi =
    {sourceD_rreq_out_bankSel_hi_hi_hi, sourceD_rreq_out_bankSel_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sourceD_rreq_out_bankSel_hi =
    {sourceD_rreq_out_bankSel_hi_hi, sourceD_rreq_out_bankSel_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [15:0]  sourceD_rreq_bankSel =
    io_sourceD_radr_valid_0
      ? {sourceD_rreq_out_bankSel_hi, sourceD_rreq_out_bankSel_lo}
        & {16{io_sourceD_radr_bits_mask_0}}
      : 16'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,65,71}
  wire [1:0]   sourceD_rreq_out_bankEn_lo_lo_lo = sourceD_rreq_ready[1:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_rreq_out_bankEn_lo_lo_hi = sourceD_rreq_ready[3:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_rreq_out_bankEn_lo_lo =
    {sourceD_rreq_out_bankEn_lo_lo_hi, sourceD_rreq_out_bankEn_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [1:0]   sourceD_rreq_out_bankEn_lo_hi_lo = sourceD_rreq_ready[5:4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_rreq_out_bankEn_lo_hi_hi = sourceD_rreq_ready[7:6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_rreq_out_bankEn_lo_hi =
    {sourceD_rreq_out_bankEn_lo_hi_hi, sourceD_rreq_out_bankEn_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [7:0]   sourceD_rreq_out_bankEn_lo =
    {sourceD_rreq_out_bankEn_lo_hi, sourceD_rreq_out_bankEn_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [1:0]   sourceD_rreq_out_bankEn_hi_lo_lo = sourceD_rreq_ready[9:8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_rreq_out_bankEn_hi_lo_hi = sourceD_rreq_ready[11:10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_rreq_out_bankEn_hi_lo =
    {sourceD_rreq_out_bankEn_hi_lo_hi, sourceD_rreq_out_bankEn_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [1:0]   sourceD_rreq_out_bankEn_hi_hi_lo = sourceD_rreq_ready[13:12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_rreq_out_bankEn_hi_hi_hi = sourceD_rreq_ready[15:14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_rreq_out_bankEn_hi_hi =
    {sourceD_rreq_out_bankEn_hi_hi_hi, sourceD_rreq_out_bankEn_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [7:0]   sourceD_rreq_out_bankEn_hi =
    {sourceD_rreq_out_bankEn_hi_hi, sourceD_rreq_out_bankEn_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [15:0]  sourceD_rreq_bankEn =
    sourceD_rreq_bankSel & {sourceD_rreq_out_bankEn_hi, sourceD_rreq_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:{55,72}
  wire [63:0]  sourceD_wreq_data_0 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_1 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_2 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_3 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_4 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_5 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_6 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_7 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_8 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_9 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_10 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_11 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_12 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_13 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_14 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [63:0]  sourceD_wreq_data_15 = sourceD_wreq_words_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:123:19, :128:19
  wire [12:0]  sourceD_wreq_a_hi =
    {io_sourceD_wadr_bits_way_0, io_sourceD_wadr_bits_set_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [15:0]  sourceD_wreq_a = {sourceD_wreq_a_hi, io_sourceD_wadr_bits_beat_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91
  wire [3:0]   sourceD_wreq_select_shiftAmount = sourceD_wreq_a[3:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :130:28
  wire [15:0]  sourceD_wreq_select = 16'h1 << sourceD_wreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:{12,27}
  wire [15:0]  sourceD_wreq_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19
  wire [1:0]   sourceD_wreq_ready_lo_lo_lo =
    {~(sourceD_wreq_bankSum[1] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[0] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_wreq_ready_lo_lo_hi =
    {~(sourceD_wreq_bankSum[3] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[2] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_wreq_ready_lo_lo =
    {sourceD_wreq_ready_lo_lo_hi, sourceD_wreq_ready_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [1:0]   sourceD_wreq_ready_lo_hi_lo =
    {~(sourceD_wreq_bankSum[5] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[4] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_wreq_ready_lo_hi_hi =
    {~(sourceD_wreq_bankSum[7] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[6] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_wreq_ready_lo_hi =
    {sourceD_wreq_ready_lo_hi_hi, sourceD_wreq_ready_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [7:0]   sourceD_wreq_ready_lo =
    {sourceD_wreq_ready_lo_hi, sourceD_wreq_ready_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [1:0]   sourceD_wreq_ready_hi_lo_lo =
    {~(sourceD_wreq_bankSum[9] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[8] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_wreq_ready_hi_lo_hi =
    {~(sourceD_wreq_bankSum[11] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[10] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_wreq_ready_hi_lo =
    {sourceD_wreq_ready_hi_lo_hi, sourceD_wreq_ready_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [1:0]   sourceD_wreq_ready_hi_hi_lo =
    {~(sourceD_wreq_bankSum[13] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[12] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [1:0]   sourceD_wreq_ready_hi_hi_hi =
    {~(sourceD_wreq_bankSum[15] & io_sourceD_wadr_bits_mask_0),
     ~(sourceD_wreq_bankSum[14] & io_sourceD_wadr_bits_mask_0)};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :131:{21,58,71,96}
  wire [3:0]   sourceD_wreq_ready_hi_hi =
    {sourceD_wreq_ready_hi_hi_hi, sourceD_wreq_ready_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [7:0]   sourceD_wreq_ready_hi =
    {sourceD_wreq_ready_hi_hi, sourceD_wreq_ready_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [15:0]  sourceD_wreq_ready = {sourceD_wreq_ready_hi, sourceD_wreq_ready_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21
  wire [15:0]  _sourceD_wreq_io_sourceD_wadr_ready_T_1 =
    sourceD_wreq_ready >> sourceD_wreq_select_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21
  wire         io_sourceD_wadr_ready_0 = _sourceD_wreq_io_sourceD_wadr_ready_T_1[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21
  wire [11:0]  sourceD_wreq_index = sourceD_wreq_a[15:4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:126:91, :128:19, :135:23
  wire [1:0]   sourceD_wreq_out_bankSel_lo_lo_lo = sourceD_wreq_select[1:0];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_wreq_out_bankSel_lo_lo_hi = sourceD_wreq_select[3:2];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_wreq_out_bankSel_lo_lo =
    {sourceD_wreq_out_bankSel_lo_lo_hi, sourceD_wreq_out_bankSel_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_wreq_out_bankSel_lo_hi_lo = sourceD_wreq_select[5:4];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_wreq_out_bankSel_lo_hi_hi = sourceD_wreq_select[7:6];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_wreq_out_bankSel_lo_hi =
    {sourceD_wreq_out_bankSel_lo_hi_hi, sourceD_wreq_out_bankSel_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sourceD_wreq_out_bankSel_lo =
    {sourceD_wreq_out_bankSel_lo_hi, sourceD_wreq_out_bankSel_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_wreq_out_bankSel_hi_lo_lo = sourceD_wreq_select[9:8];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_wreq_out_bankSel_hi_lo_hi = sourceD_wreq_select[11:10];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_wreq_out_bankSel_hi_lo =
    {sourceD_wreq_out_bankSel_hi_lo_hi, sourceD_wreq_out_bankSel_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_wreq_out_bankSel_hi_hi_lo = sourceD_wreq_select[13:12];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [1:0]   sourceD_wreq_out_bankSel_hi_hi_hi = sourceD_wreq_select[15:14];	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [3:0]   sourceD_wreq_out_bankSel_hi_hi =
    {sourceD_wreq_out_bankSel_hi_hi_hi, sourceD_wreq_out_bankSel_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [7:0]   sourceD_wreq_out_bankSel_hi =
    {sourceD_wreq_out_bankSel_hi_hi, sourceD_wreq_out_bankSel_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:49
  wire [15:0]  sourceD_wreq_bankSel =
    io_sourceD_wadr_valid_0
      ? {sourceD_wreq_out_bankSel_hi, sourceD_wreq_out_bankSel_lo}
        & {16{io_sourceD_wadr_bits_mask_0}}
      : 16'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :136:{24,49,65,71}
  wire [1:0]   sourceD_wreq_out_bankEn_lo_lo_lo = sourceD_wreq_ready[1:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_wreq_out_bankEn_lo_lo_hi = sourceD_wreq_ready[3:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_wreq_out_bankEn_lo_lo =
    {sourceD_wreq_out_bankEn_lo_lo_hi, sourceD_wreq_out_bankEn_lo_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [1:0]   sourceD_wreq_out_bankEn_lo_hi_lo = sourceD_wreq_ready[5:4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_wreq_out_bankEn_lo_hi_hi = sourceD_wreq_ready[7:6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_wreq_out_bankEn_lo_hi =
    {sourceD_wreq_out_bankEn_lo_hi_hi, sourceD_wreq_out_bankEn_lo_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [7:0]   sourceD_wreq_out_bankEn_lo =
    {sourceD_wreq_out_bankEn_lo_hi, sourceD_wreq_out_bankEn_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [1:0]   sourceD_wreq_out_bankEn_hi_lo_lo = sourceD_wreq_ready[9:8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_wreq_out_bankEn_hi_lo_hi = sourceD_wreq_ready[11:10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_wreq_out_bankEn_hi_lo =
    {sourceD_wreq_out_bankEn_hi_lo_hi, sourceD_wreq_out_bankEn_hi_lo_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [1:0]   sourceD_wreq_out_bankEn_hi_hi_lo = sourceD_wreq_ready[13:12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [1:0]   sourceD_wreq_out_bankEn_hi_hi_hi = sourceD_wreq_ready[15:14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :137:72
  wire [3:0]   sourceD_wreq_out_bankEn_hi_hi =
    {sourceD_wreq_out_bankEn_hi_hi_hi, sourceD_wreq_out_bankEn_hi_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [7:0]   sourceD_wreq_out_bankEn_hi =
    {sourceD_wreq_out_bankEn_hi_hi, sourceD_wreq_out_bankEn_hi_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:72
  wire [15:0]  sourceD_wreq_bankEn =
    sourceD_wreq_bankSel & {sourceD_wreq_out_bankEn_hi, sourceD_wreq_out_bankEn_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :137:{55,72}
  assign sinkD_req_bankSum = sourceC_req_bankSel | sinkC_req_bankSel;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :161:17
  assign sourceD_wreq_bankSum = sinkD_req_bankSel | sinkD_req_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :161:17
  assign sourceD_rreq_bankSum = sourceD_wreq_bankSel | sourceD_wreq_bankSum;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :161:17
  wire         regout_en =
    sinkC_req_bankEn[0] | sourceC_req_bankEn[0] | sinkD_req_bankEn[0]
    | sourceD_wreq_bankEn[0] | sourceD_rreq_bankEn[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0 = sinkC_req_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1 = sourceC_req_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2 = sinkD_req_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3 = sourceD_wreq_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4 = sourceD_rreq_bankSel[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen = regout_sel_0 | ~regout_sel_1 & (regout_sel_2 | regout_sel_3);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx =
    regout_sel_0
      ? sinkC_req_index
      : regout_sel_1
          ? sourceC_req_index
          : regout_sel_2
              ? sinkD_req_index
              : regout_sel_3 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data =
    regout_sel_0
      ? sinkC_req_data_0
      : regout_sel_1
          ? 64'h0
          : regout_sel_2 ? sinkD_req_data_0 : regout_sel_3 ? sourceD_wreq_data_0 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_14 = regout_wen & regout_en;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_14 = ~regout_wen & regout_en;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_0 = regout_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_1 =
    sinkC_req_bankEn[1] | sourceC_req_bankEn[1] | sinkD_req_bankEn[1]
    | sourceD_wreq_bankEn[1] | sourceD_rreq_bankEn[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_1 = sinkC_req_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_1 = sourceC_req_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_1 = sinkD_req_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_1 = sourceD_wreq_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_1 = sourceD_rreq_bankSel[1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_1 =
    regout_sel_0_1 | ~regout_sel_1_1 & (regout_sel_2_1 | regout_sel_3_1);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_1 =
    regout_sel_0_1
      ? sinkC_req_index
      : regout_sel_1_1
          ? sourceC_req_index
          : regout_sel_2_1
              ? sinkD_req_index
              : regout_sel_3_1 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_1 =
    regout_sel_0_1
      ? sinkC_req_data_1
      : regout_sel_1_1
          ? 64'h0
          : regout_sel_2_1
              ? sinkD_req_data_1
              : regout_sel_3_1 ? sourceD_wreq_data_1 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_13 = regout_wen_1 & regout_en_1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_13 = ~regout_wen_1 & regout_en_1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_1 = regout_r_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_2 =
    sinkC_req_bankEn[2] | sourceC_req_bankEn[2] | sinkD_req_bankEn[2]
    | sourceD_wreq_bankEn[2] | sourceD_rreq_bankEn[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_2 = sinkC_req_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_2 = sourceC_req_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_2 = sinkD_req_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_2 = sourceD_wreq_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_2 = sourceD_rreq_bankSel[2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_2 =
    regout_sel_0_2 | ~regout_sel_1_2 & (regout_sel_2_2 | regout_sel_3_2);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_2 =
    regout_sel_0_2
      ? sinkC_req_index
      : regout_sel_1_2
          ? sourceC_req_index
          : regout_sel_2_2
              ? sinkD_req_index
              : regout_sel_3_2 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_2 =
    regout_sel_0_2
      ? sinkC_req_data_2
      : regout_sel_1_2
          ? 64'h0
          : regout_sel_2_2
              ? sinkD_req_data_2
              : regout_sel_3_2 ? sourceD_wreq_data_2 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_12 = regout_wen_2 & regout_en_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_12 = ~regout_wen_2 & regout_en_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_2 = regout_r_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_3 =
    sinkC_req_bankEn[3] | sourceC_req_bankEn[3] | sinkD_req_bankEn[3]
    | sourceD_wreq_bankEn[3] | sourceD_rreq_bankEn[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_3 = sinkC_req_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_3 = sourceC_req_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_3 = sinkD_req_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_3 = sourceD_wreq_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_3 = sourceD_rreq_bankSel[3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_3 =
    regout_sel_0_3 | ~regout_sel_1_3 & (regout_sel_2_3 | regout_sel_3_3);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_3 =
    regout_sel_0_3
      ? sinkC_req_index
      : regout_sel_1_3
          ? sourceC_req_index
          : regout_sel_2_3
              ? sinkD_req_index
              : regout_sel_3_3 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_3 =
    regout_sel_0_3
      ? sinkC_req_data_3
      : regout_sel_1_3
          ? 64'h0
          : regout_sel_2_3
              ? sinkD_req_data_3
              : regout_sel_3_3 ? sourceD_wreq_data_3 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_11 = regout_wen_3 & regout_en_3;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_11 = ~regout_wen_3 & regout_en_3;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_3 = regout_r_3;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_4 =
    sinkC_req_bankEn[4] | sourceC_req_bankEn[4] | sinkD_req_bankEn[4]
    | sourceD_wreq_bankEn[4] | sourceD_rreq_bankEn[4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_4 = sinkC_req_bankSel[4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_4 = sourceC_req_bankSel[4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_4 = sinkD_req_bankSel[4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_4 = sourceD_wreq_bankSel[4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_4 = sourceD_rreq_bankSel[4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_4 =
    regout_sel_0_4 | ~regout_sel_1_4 & (regout_sel_2_4 | regout_sel_3_4);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_4 =
    regout_sel_0_4
      ? sinkC_req_index
      : regout_sel_1_4
          ? sourceC_req_index
          : regout_sel_2_4
              ? sinkD_req_index
              : regout_sel_3_4 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_4 =
    regout_sel_0_4
      ? sinkC_req_data_4
      : regout_sel_1_4
          ? 64'h0
          : regout_sel_2_4
              ? sinkD_req_data_4
              : regout_sel_3_4 ? sourceD_wreq_data_4 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_10 = regout_wen_4 & regout_en_4;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_10 = ~regout_wen_4 & regout_en_4;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_4 = regout_r_4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_5 =
    sinkC_req_bankEn[5] | sourceC_req_bankEn[5] | sinkD_req_bankEn[5]
    | sourceD_wreq_bankEn[5] | sourceD_rreq_bankEn[5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_5 = sinkC_req_bankSel[5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_5 = sourceC_req_bankSel[5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_5 = sinkD_req_bankSel[5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_5 = sourceD_wreq_bankSel[5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_5 = sourceD_rreq_bankSel[5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_5 =
    regout_sel_0_5 | ~regout_sel_1_5 & (regout_sel_2_5 | regout_sel_3_5);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_5 =
    regout_sel_0_5
      ? sinkC_req_index
      : regout_sel_1_5
          ? sourceC_req_index
          : regout_sel_2_5
              ? sinkD_req_index
              : regout_sel_3_5 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_5 =
    regout_sel_0_5
      ? sinkC_req_data_5
      : regout_sel_1_5
          ? 64'h0
          : regout_sel_2_5
              ? sinkD_req_data_5
              : regout_sel_3_5 ? sourceD_wreq_data_5 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_9 = regout_wen_5 & regout_en_5;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_9 = ~regout_wen_5 & regout_en_5;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_5 = regout_r_5;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_6 =
    sinkC_req_bankEn[6] | sourceC_req_bankEn[6] | sinkD_req_bankEn[6]
    | sourceD_wreq_bankEn[6] | sourceD_rreq_bankEn[6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_6 = sinkC_req_bankSel[6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_6 = sourceC_req_bankSel[6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_6 = sinkD_req_bankSel[6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_6 = sourceD_wreq_bankSel[6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_6 = sourceD_rreq_bankSel[6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_6 =
    regout_sel_0_6 | ~regout_sel_1_6 & (regout_sel_2_6 | regout_sel_3_6);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_6 =
    regout_sel_0_6
      ? sinkC_req_index
      : regout_sel_1_6
          ? sourceC_req_index
          : regout_sel_2_6
              ? sinkD_req_index
              : regout_sel_3_6 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_6 =
    regout_sel_0_6
      ? sinkC_req_data_6
      : regout_sel_1_6
          ? 64'h0
          : regout_sel_2_6
              ? sinkD_req_data_6
              : regout_sel_3_6 ? sourceD_wreq_data_6 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_8 = regout_wen_6 & regout_en_6;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_8 = ~regout_wen_6 & regout_en_6;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_6 = regout_r_6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_7 =
    sinkC_req_bankEn[7] | sourceC_req_bankEn[7] | sinkD_req_bankEn[7]
    | sourceD_wreq_bankEn[7] | sourceD_rreq_bankEn[7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_7 = sinkC_req_bankSel[7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_7 = sourceC_req_bankSel[7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_7 = sinkD_req_bankSel[7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_7 = sourceD_wreq_bankSel[7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_7 = sourceD_rreq_bankSel[7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_7 =
    regout_sel_0_7 | ~regout_sel_1_7 & (regout_sel_2_7 | regout_sel_3_7);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_7 =
    regout_sel_0_7
      ? sinkC_req_index
      : regout_sel_1_7
          ? sourceC_req_index
          : regout_sel_2_7
              ? sinkD_req_index
              : regout_sel_3_7 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_7 =
    regout_sel_0_7
      ? sinkC_req_data_7
      : regout_sel_1_7
          ? 64'h0
          : regout_sel_2_7
              ? sinkD_req_data_7
              : regout_sel_3_7 ? sourceD_wreq_data_7 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_7 = regout_wen_7 & regout_en_7;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_7 = ~regout_wen_7 & regout_en_7;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_7 = regout_r_7;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_8 =
    sinkC_req_bankEn[8] | sourceC_req_bankEn[8] | sinkD_req_bankEn[8]
    | sourceD_wreq_bankEn[8] | sourceD_rreq_bankEn[8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_8 = sinkC_req_bankSel[8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_8 = sourceC_req_bankSel[8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_8 = sinkD_req_bankSel[8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_8 = sourceD_wreq_bankSel[8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_8 = sourceD_rreq_bankSel[8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_8 =
    regout_sel_0_8 | ~regout_sel_1_8 & (regout_sel_2_8 | regout_sel_3_8);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_8 =
    regout_sel_0_8
      ? sinkC_req_index
      : regout_sel_1_8
          ? sourceC_req_index
          : regout_sel_2_8
              ? sinkD_req_index
              : regout_sel_3_8 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_8 =
    regout_sel_0_8
      ? sinkC_req_data_8
      : regout_sel_1_8
          ? 64'h0
          : regout_sel_2_8
              ? sinkD_req_data_8
              : regout_sel_3_8 ? sourceD_wreq_data_8 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_6 = regout_wen_8 & regout_en_8;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_6 = ~regout_wen_8 & regout_en_8;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_8;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_8;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_8 = regout_r_8;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_9 =
    sinkC_req_bankEn[9] | sourceC_req_bankEn[9] | sinkD_req_bankEn[9]
    | sourceD_wreq_bankEn[9] | sourceD_rreq_bankEn[9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_9 = sinkC_req_bankSel[9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_9 = sourceC_req_bankSel[9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_9 = sinkD_req_bankSel[9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_9 = sourceD_wreq_bankSel[9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_9 = sourceD_rreq_bankSel[9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_9 =
    regout_sel_0_9 | ~regout_sel_1_9 & (regout_sel_2_9 | regout_sel_3_9);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_9 =
    regout_sel_0_9
      ? sinkC_req_index
      : regout_sel_1_9
          ? sourceC_req_index
          : regout_sel_2_9
              ? sinkD_req_index
              : regout_sel_3_9 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_9 =
    regout_sel_0_9
      ? sinkC_req_data_9
      : regout_sel_1_9
          ? 64'h0
          : regout_sel_2_9
              ? sinkD_req_data_9
              : regout_sel_3_9 ? sourceD_wreq_data_9 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_5 = regout_wen_9 & regout_en_9;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_5 = ~regout_wen_9 & regout_en_9;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_9;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_9;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_9 = regout_r_9;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_10 =
    sinkC_req_bankEn[10] | sourceC_req_bankEn[10] | sinkD_req_bankEn[10]
    | sourceD_wreq_bankEn[10] | sourceD_rreq_bankEn[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_10 = sinkC_req_bankSel[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_10 = sourceC_req_bankSel[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_10 = sinkD_req_bankSel[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_10 = sourceD_wreq_bankSel[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_10 = sourceD_rreq_bankSel[10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_10 =
    regout_sel_0_10 | ~regout_sel_1_10 & (regout_sel_2_10 | regout_sel_3_10);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_10 =
    regout_sel_0_10
      ? sinkC_req_index
      : regout_sel_1_10
          ? sourceC_req_index
          : regout_sel_2_10
              ? sinkD_req_index
              : regout_sel_3_10 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_10 =
    regout_sel_0_10
      ? sinkC_req_data_10
      : regout_sel_1_10
          ? 64'h0
          : regout_sel_2_10
              ? sinkD_req_data_10
              : regout_sel_3_10 ? sourceD_wreq_data_10 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_4 = regout_wen_10 & regout_en_10;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_4 = ~regout_wen_10 & regout_en_10;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_10;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_10;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_10 = regout_r_10;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_11 =
    sinkC_req_bankEn[11] | sourceC_req_bankEn[11] | sinkD_req_bankEn[11]
    | sourceD_wreq_bankEn[11] | sourceD_rreq_bankEn[11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_11 = sinkC_req_bankSel[11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_11 = sourceC_req_bankSel[11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_11 = sinkD_req_bankSel[11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_11 = sourceD_wreq_bankSel[11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_11 = sourceD_rreq_bankSel[11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_11 =
    regout_sel_0_11 | ~regout_sel_1_11 & (regout_sel_2_11 | regout_sel_3_11);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_11 =
    regout_sel_0_11
      ? sinkC_req_index
      : regout_sel_1_11
          ? sourceC_req_index
          : regout_sel_2_11
              ? sinkD_req_index
              : regout_sel_3_11 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_11 =
    regout_sel_0_11
      ? sinkC_req_data_11
      : regout_sel_1_11
          ? 64'h0
          : regout_sel_2_11
              ? sinkD_req_data_11
              : regout_sel_3_11 ? sourceD_wreq_data_11 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_3 = regout_wen_11 & regout_en_11;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_3 = ~regout_wen_11 & regout_en_11;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_11;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_11;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_11 = regout_r_11;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_12 =
    sinkC_req_bankEn[12] | sourceC_req_bankEn[12] | sinkD_req_bankEn[12]
    | sourceD_wreq_bankEn[12] | sourceD_rreq_bankEn[12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_12 = sinkC_req_bankSel[12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_12 = sourceC_req_bankSel[12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_12 = sinkD_req_bankSel[12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_12 = sourceD_wreq_bankSel[12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_12 = sourceD_rreq_bankSel[12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_12 =
    regout_sel_0_12 | ~regout_sel_1_12 & (regout_sel_2_12 | regout_sel_3_12);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_12 =
    regout_sel_0_12
      ? sinkC_req_index
      : regout_sel_1_12
          ? sourceC_req_index
          : regout_sel_2_12
              ? sinkD_req_index
              : regout_sel_3_12 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_12 =
    regout_sel_0_12
      ? sinkC_req_data_12
      : regout_sel_1_12
          ? 64'h0
          : regout_sel_2_12
              ? sinkD_req_data_12
              : regout_sel_3_12 ? sourceD_wreq_data_12 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_2 = regout_wen_12 & regout_en_12;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_2 = ~regout_wen_12 & regout_en_12;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_12;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_12;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_12 = regout_r_12;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_13 =
    sinkC_req_bankEn[13] | sourceC_req_bankEn[13] | sinkD_req_bankEn[13]
    | sourceD_wreq_bankEn[13] | sourceD_rreq_bankEn[13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_13 = sinkC_req_bankSel[13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_13 = sourceC_req_bankSel[13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_13 = sinkD_req_bankSel[13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_13 = sourceD_wreq_bankSel[13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_13 = sourceD_rreq_bankSel[13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_13 =
    regout_sel_0_13 | ~regout_sel_1_13 & (regout_sel_2_13 | regout_sel_3_13);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_13 =
    regout_sel_0_13
      ? sinkC_req_index
      : regout_sel_1_13
          ? sourceC_req_index
          : regout_sel_2_13
              ? sinkD_req_index
              : regout_sel_3_13 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_13 =
    regout_sel_0_13
      ? sinkC_req_data_13
      : regout_sel_1_13
          ? 64'h0
          : regout_sel_2_13
              ? sinkD_req_data_13
              : regout_sel_3_13 ? sourceD_wreq_data_13 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_1 = regout_wen_13 & regout_en_13;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_1 = ~regout_wen_13 & regout_en_13;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_13;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_13;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_13 = regout_r_13;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_14 =
    sinkC_req_bankEn[14] | sourceC_req_bankEn[14] | sinkD_req_bankEn[14]
    | sourceD_wreq_bankEn[14] | sourceD_rreq_bankEn[14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_14 = sinkC_req_bankSel[14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_14 = sourceC_req_bankSel[14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_14 = sinkD_req_bankSel[14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_14 = sourceD_wreq_bankSel[14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_14 = sourceD_rreq_bankSel[14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_14 =
    regout_sel_0_14 | ~regout_sel_1_14 & (regout_sel_2_14 | regout_sel_3_14);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_14 =
    regout_sel_0_14
      ? sinkC_req_index
      : regout_sel_1_14
          ? sourceC_req_index
          : regout_sel_2_14
              ? sinkD_req_index
              : regout_sel_3_14 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_14 =
    regout_sel_0_14
      ? sinkC_req_data_14
      : regout_sel_1_14
          ? 64'h0
          : regout_sel_2_14
              ? sinkD_req_data_14
              : regout_sel_3_14 ? sourceD_wreq_data_14 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable_0 = regout_wen_14 & regout_en_14;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable_0 = ~regout_wen_14 & regout_en_14;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_14;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_14;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_14 = regout_r_14;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  wire         regout_en_15 =
    sinkC_req_bankEn[15] | sourceC_req_bankEn[15] | sinkD_req_bankEn[15]
    | sourceD_wreq_bankEn[15] | sourceD_rreq_bankEn[15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :165:{32,45}
  wire         regout_sel_0_15 = sinkC_req_bankSel[15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_1_15 = sourceC_req_bankSel[15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_2_15 = sinkD_req_bankSel[15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_3_15 = sourceD_wreq_bankSel[15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_sel_4_15 = sourceD_rreq_bankSel[15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire         regout_wen_15 =
    regout_sel_0_15 | ~regout_sel_1_15 & (regout_sel_2_15 | regout_sel_3_15);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:166:33
  wire [11:0]  regout_idx_15 =
    regout_sel_0_15
      ? sinkC_req_index
      : regout_sel_1_15
          ? sourceC_req_index
          : regout_sel_2_15
              ? sinkD_req_index
              : regout_sel_3_15 ? sourceD_wreq_index : sourceD_rreq_index;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  wire [63:0]  regout_data_15 =
    regout_sel_0_15
      ? sinkC_req_data_15
      : regout_sel_1_15
          ? 64'h0
          : regout_sel_2_15
              ? sinkD_req_data_15
              : regout_sel_3_15 ? sourceD_wreq_data_15 : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :166:33
  assign writeEnable = regout_wen_15 & regout_en_15;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15
  assign readEnable = ~regout_wen_15 & regout_en_15;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}
  reg          regout_REG_15;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
  reg  [63:0]  regout_r_15;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
  wire [63:0]  regout_15 = regout_r_15;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:164:23, :172:14
  reg  [15:0]  regsel_sourceC_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:39
  reg  [15:0]  regsel_sourceC;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:31
  reg  [15:0]  regsel_sourceD_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:39
  reg  [15:0]  regsel_sourceD;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:31
  wire [63:0]  decodeC_0 =
    (regsel_sourceC[0] ? regout_0 : 64'h0) | (regsel_sourceC[4] ? regout_4 : 64'h0)
    | (regsel_sourceC[8] ? regout_8 : 64'h0) | (regsel_sourceC[12] ? regout_12 : 64'h0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :164:23, :175:31, :179:{23,38}, :180:85
  wire [63:0]  decodeC_1 =
    (regsel_sourceC[1] ? regout_1 : 64'h0) | (regsel_sourceC[5] ? regout_5 : 64'h0)
    | (regsel_sourceC[9] ? regout_9 : 64'h0) | (regsel_sourceC[13] ? regout_13 : 64'h0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :164:23, :175:31, :179:{23,38}, :180:85
  wire [63:0]  decodeC_2 =
    (regsel_sourceC[2] ? regout_2 : 64'h0) | (regsel_sourceC[6] ? regout_6 : 64'h0)
    | (regsel_sourceC[10] ? regout_10 : 64'h0) | (regsel_sourceC[14] ? regout_14 : 64'h0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :164:23, :175:31, :179:{23,38}, :180:85
  wire [63:0]  decodeC_3 =
    (regsel_sourceC[3] ? regout_3 : 64'h0) | (regsel_sourceC[7] ? regout_7 : 64'h0)
    | (regsel_sourceC[11] ? regout_11 : 64'h0) | (regsel_sourceC[15] ? regout_15 : 64'h0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :164:23, :175:31, :179:{23,38}, :180:85
  wire [127:0] io_sourceC_dat_data_lo = {decodeC_1, decodeC_0};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:180:85, :182:29
  wire [127:0] io_sourceC_dat_data_hi = {decodeC_3, decodeC_2};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:180:85, :182:29
  wire [255:0] io_sourceC_dat_data_0 = {io_sourceC_dat_data_hi, io_sourceC_dat_data_lo};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:182:29
  assign decodeD_0 =
    (regsel_sourceD[0] ? regout_0 : 64'h0) | (regsel_sourceD[1] ? regout_1 : 64'h0)
    | (regsel_sourceD[2] ? regout_2 : 64'h0) | (regsel_sourceD[3] ? regout_3 : 64'h0)
    | (regsel_sourceD[4] ? regout_4 : 64'h0) | (regsel_sourceD[5] ? regout_5 : 64'h0)
    | (regsel_sourceD[6] ? regout_6 : 64'h0) | (regsel_sourceD[7] ? regout_7 : 64'h0)
    | (regsel_sourceD[8] ? regout_8 : 64'h0) | (regsel_sourceD[9] ? regout_9 : 64'h0)
    | (regsel_sourceD[10] ? regout_10 : 64'h0) | (regsel_sourceD[11] ? regout_11 : 64'h0)
    | (regsel_sourceD[12] ? regout_12 : 64'h0) | (regsel_sourceD[13] ? regout_13 : 64'h0)
    | (regsel_sourceD[14] ? regout_14 : 64'h0) | (regsel_sourceD[15] ? regout_15 : 64'h0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :164:23, :176:31, :186:{23,38}, :187:85
  wire [63:0]  io_sourceD_rdat_data_0 = decodeD_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:187:85
  always @(posedge clock) begin
    regout_REG <= ~regout_wen & regout_en;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r <= _cc_banks_0_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_1 <= ~regout_wen_1 & regout_en_1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_1)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_1 <= _cc_banks_1_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_2 <= ~regout_wen_2 & regout_en_2;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_2)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_2 <= _cc_banks_2_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_3 <= ~regout_wen_3 & regout_en_3;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_3)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_3 <= _cc_banks_3_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_4 <= ~regout_wen_4 & regout_en_4;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_4)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_4 <= _cc_banks_4_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_5 <= ~regout_wen_5 & regout_en_5;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_5)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_5 <= _cc_banks_5_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_6 <= ~regout_wen_6 & regout_en_6;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_6)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_6 <= _cc_banks_6_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_7 <= ~regout_wen_7 & regout_en_7;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_7)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_7 <= _cc_banks_7_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_8 <= ~regout_wen_8 & regout_en_8;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_8)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_8 <= _cc_banks_8_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_9 <= ~regout_wen_9 & regout_en_9;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_9)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_9 <= _cc_banks_9_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_10 <= ~regout_wen_10 & regout_en_10;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_10)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_10 <= _cc_banks_10_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_11 <= ~regout_wen_11 & regout_en_11;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_11)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_11 <= _cc_banks_11_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_12 <= ~regout_wen_12 & regout_en_12;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_12)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_12 <= _cc_banks_12_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_13 <= ~regout_wen_13 & regout_en_13;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_13)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_13 <= _cc_banks_13_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_14 <= ~regout_wen_14 & regout_en_14;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_14)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_14 <= _cc_banks_14_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regout_REG_15 <= ~regout_wen_15 & regout_en_15;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}
    if (regout_REG_15)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
      regout_r_15 <= _cc_banks_15_ext_RW0_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, src/main/scala/util/DescribedSRAM.scala:17:26
    regsel_sourceC_REG <= sourceC_req_bankEn;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :175:39
    regsel_sourceC <= regsel_sourceC_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:{31,39}
    regsel_sourceD_REG <= sourceD_rreq_bankEn;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:128:19, :176:39
    regsel_sourceD <= regsel_sourceD_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:{31,39}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:34];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h23; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        regout_REG = _RANDOM[6'h0][0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47
        regout_r = {_RANDOM[6'h0][31:1], _RANDOM[6'h1], _RANDOM[6'h2][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_REG_1 = _RANDOM[6'h2][1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_1 = {_RANDOM[6'h2][31:2], _RANDOM[6'h3], _RANDOM[6'h4][1:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_2 = _RANDOM[6'h4][2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_2 = {_RANDOM[6'h4][31:3], _RANDOM[6'h5], _RANDOM[6'h6][2:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_3 = _RANDOM[6'h6][3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_3 = {_RANDOM[6'h6][31:4], _RANDOM[6'h7], _RANDOM[6'h8][3:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_4 = _RANDOM[6'h8][4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_4 = {_RANDOM[6'h8][31:5], _RANDOM[6'h9], _RANDOM[6'hA][4:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_5 = _RANDOM[6'hA][5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_5 = {_RANDOM[6'hA][31:6], _RANDOM[6'hB], _RANDOM[6'hC][5:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_6 = _RANDOM[6'hC][6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_6 = {_RANDOM[6'hC][31:7], _RANDOM[6'hD], _RANDOM[6'hE][6:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_7 = _RANDOM[6'hE][7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_7 = {_RANDOM[6'hE][31:8], _RANDOM[6'hF], _RANDOM[6'h10][7:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_8 = _RANDOM[6'h10][8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_8 = {_RANDOM[6'h10][31:9], _RANDOM[6'h11], _RANDOM[6'h12][8:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_9 = _RANDOM[6'h12][9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_9 = {_RANDOM[6'h12][31:10], _RANDOM[6'h13], _RANDOM[6'h14][9:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_10 = _RANDOM[6'h14][10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_10 = {_RANDOM[6'h14][31:11], _RANDOM[6'h15], _RANDOM[6'h16][10:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_11 = _RANDOM[6'h16][11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_11 = {_RANDOM[6'h16][31:12], _RANDOM[6'h17], _RANDOM[6'h18][11:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_12 = _RANDOM[6'h18][12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_12 = {_RANDOM[6'h18][31:13], _RANDOM[6'h19], _RANDOM[6'h1A][12:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_13 = _RANDOM[6'h1A][13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_13 = {_RANDOM[6'h1A][31:14], _RANDOM[6'h1B], _RANDOM[6'h1C][13:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_14 = _RANDOM[6'h1C][14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_14 = {_RANDOM[6'h1C][31:15], _RANDOM[6'h1D], _RANDOM[6'h1E][14:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regout_REG_15 = _RANDOM[6'h1E][15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}
        regout_r_15 = {_RANDOM[6'h1E][31:16], _RANDOM[6'h1F], _RANDOM[6'h20][15:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14
        regsel_sourceC_REG = _RANDOM[6'h20][31:16];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :175:39
        regsel_sourceC = _RANDOM[6'h21][15:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:31
        regsel_sourceD_REG = _RANDOM[6'h21][31:16];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:31, :176:39
        regsel_sourceD = _RANDOM[6'h22][15:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  cc_banks_4096x64 cc_banks_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_14 | writeEnable_14),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_0_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_1_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_13 | writeEnable_13),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_1),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_1_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_2_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_12 | writeEnable_12),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_2),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_2_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_3_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_3),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_11 | writeEnable_11),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_3),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_3),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_3_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_4_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_4),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_10 | writeEnable_10),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_4),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_4),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_4_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_5_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_5),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_9 | writeEnable_9),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_5),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_5),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_5_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_6_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_6),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_8 | writeEnable_8),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_6),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_6),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_6_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_7_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_7),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_7 | writeEnable_7),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_7),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_7),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_7_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_8_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_8),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_6 | writeEnable_6),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_8),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_8),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_8_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_9_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_9),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_5 | writeEnable_5),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_9),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_9),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_9_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_10_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_10),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_4 | writeEnable_4),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_10),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_10),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_10_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_11_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_11),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_3 | writeEnable_3),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_11),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_11),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_11_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_12_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_12),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_2 | writeEnable_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_12),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_12),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_12_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_13_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_13),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_1 | writeEnable_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_13),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_13),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_13_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_14_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_14),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable_0 | writeEnable_0),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_14),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_14),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_14_ext_RW0_rdata)
  );
  cc_banks_4096x64 cc_banks_15_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (regout_idx_15),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_en    (readEnable | writeEnable),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_15),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_wdata (regout_data_15),	// src/main/scala/chisel3/util/Mux.scala:50:70
    .RW0_rdata (_cc_banks_15_ext_RW0_rdata)
  );
  assign io_sinkC_adr_ready = io_sinkC_adr_ready_0;
  assign io_sinkD_adr_ready = io_sinkD_adr_ready_0;
  assign io_sourceC_adr_ready = io_sourceC_adr_ready_0;
  assign io_sourceC_dat_data = io_sourceC_dat_data_0;
  assign io_sourceD_radr_ready = io_sourceD_radr_ready_0;
  assign io_sourceD_rdat_data = io_sourceD_rdat_data_0;
  assign io_sourceD_wadr_ready = io_sourceD_wadr_ready_0;
endmodule

