5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel3.1.vcd) 2 -o (sbit_sel3.1.cdd) 2 -v (sbit_sel3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel3.1.v 11 37 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 31 0 32 17 0 ffffffff 0 10 0 0
1 b 2 13 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 sbit_sel3.1.v 0 19 1
2 2 0 16 50005 1 1004 0 0 32 48 0 0
2 3 1 16 10001 0 1410 0 0 32 1 a
2 4 37 16 10005 1 16 2 3
2 5 0 17 50005 1 1008 0 0 32 48 1 0
2 6 1 17 10001 0 1410 0 0 32 1 b
2 7 37 17 10005 1 1a 5 6
2 8 0 18 d0010 1 21008 0 0 1 16 1 0
2 9 1 18 70007 1 1408 0 0 32 1 b
2 10 47 18 70007 1 408 9 0 foo.x
2 11 3a 18 30008 1 5408 0 10 32 18 0 ffffffff fffffffb 4 0 0 foo
2 12 23 18 10009 0 1410 0 11 1 18 0 1 0 0 0 0 a
2 13 37 18 10010 1 1a 8 12
4 4 16 1 11 7 7 4
4 7 17 1 0 13 13 4
4 13 18 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 sbit_sel3.1.v 0 28 1
3 2 main.foo "main.foo" 0 sbit_sel3.1.v 30 35 1
2 14 3d 32 20006 1 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 foo 3 30 1090010 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 x 4 31 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 14 32 2 11 0 0 14
3 1 main.foo.$u2 "main.foo.$u2" 0 sbit_sel3.1.v 0 34 1
2 15 0 33 f000f 1 1808 0 0 32 48 2 0
2 16 1 33 a000a 1 1808 0 0 32 1 x
2 17 f 33 a000f 1 1a08 15 16 32 18 0 ffffffff fffffffb 4 0 0
2 18 1 33 40006 0 1c10 0 0 32 1 foo
2 19 37 33 4000f 1 81a 17 18
4 19 33 4 11 0 0 19
