// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="calc_result,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.140000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=288,HLS_SYN_LUT=566,HLS_VERSION=2019_1}" *)

module calc_result (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] permutations_address0;
reg    permutations_ce0;
reg    permutations_we0;
reg   [31:0] permutations_d0;
wire   [31:0] permutations_q0;
reg    permutations_ce1;
reg    permutations_we1;
wire   [31:0] permutations_q1;
wire   [2:0] i_fu_61_p2;
wire    ap_CS_fsm_state2;
wire    grp_next_set_fu_44_ap_start;
wire    grp_next_set_fu_44_ap_done;
wire    grp_next_set_fu_44_ap_idle;
wire    grp_next_set_fu_44_ap_ready;
wire   [2:0] grp_next_set_fu_44_permutations_address0;
wire    grp_next_set_fu_44_permutations_ce0;
wire    grp_next_set_fu_44_permutations_we0;
wire   [31:0] grp_next_set_fu_44_permutations_d0;
wire   [2:0] grp_next_set_fu_44_permutations_address1;
wire    grp_next_set_fu_44_permutations_ce1;
wire    grp_next_set_fu_44_permutations_we1;
wire   [31:0] grp_next_set_fu_44_permutations_d1;
wire   [0:0] grp_next_set_fu_44_ap_return;
reg   [2:0] i_0_i_i_reg_33;
wire   [0:0] icmp_ln82_fu_55_p2;
reg    grp_next_set_fu_44_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln83_fu_67_p1;
wire   [31:0] zext_ln82_fu_50_p1;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_next_set_fu_44_ap_start_reg = 1'b0;
end

calc_result_permutations #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
permutations_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(permutations_address0),
    .ce0(permutations_ce0),
    .we0(permutations_we0),
    .d0(permutations_d0),
    .q0(permutations_q0),
    .address1(grp_next_set_fu_44_permutations_address1),
    .ce1(permutations_ce1),
    .we1(permutations_we1),
    .d1(grp_next_set_fu_44_permutations_d1),
    .q1(permutations_q1)
);

next_set grp_next_set_fu_44(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_next_set_fu_44_ap_start),
    .ap_done(grp_next_set_fu_44_ap_done),
    .ap_idle(grp_next_set_fu_44_ap_idle),
    .ap_ready(grp_next_set_fu_44_ap_ready),
    .permutations_address0(grp_next_set_fu_44_permutations_address0),
    .permutations_ce0(grp_next_set_fu_44_permutations_ce0),
    .permutations_we0(grp_next_set_fu_44_permutations_we0),
    .permutations_d0(grp_next_set_fu_44_permutations_d0),
    .permutations_q0(permutations_q0),
    .permutations_address1(grp_next_set_fu_44_permutations_address1),
    .permutations_ce1(grp_next_set_fu_44_permutations_ce1),
    .permutations_we1(grp_next_set_fu_44_permutations_we1),
    .permutations_d1(grp_next_set_fu_44_permutations_d1),
    .permutations_q1(permutations_q1),
    .ap_return(grp_next_set_fu_44_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_next_set_fu_44_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_next_set_fu_44_ap_start_reg <= 1'b1;
        end else if ((grp_next_set_fu_44_ap_ready == 1'b1)) begin
            grp_next_set_fu_44_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_fu_55_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_i_i_reg_33 <= i_fu_61_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_i_reg_33 <= 3'd0;
    end
end

always @ (*) begin
    if (((grp_next_set_fu_44_ap_return == 1'd0) & (grp_next_set_fu_44_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_next_set_fu_44_ap_return == 1'd0) & (grp_next_set_fu_44_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        permutations_address0 = zext_ln83_fu_67_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        permutations_address0 = grp_next_set_fu_44_permutations_address0;
    end else begin
        permutations_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        permutations_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        permutations_ce0 = grp_next_set_fu_44_permutations_ce0;
    end else begin
        permutations_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        permutations_ce1 = grp_next_set_fu_44_permutations_ce1;
    end else begin
        permutations_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        permutations_d0 = zext_ln82_fu_50_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        permutations_d0 = grp_next_set_fu_44_permutations_d0;
    end else begin
        permutations_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln82_fu_55_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        permutations_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        permutations_we0 = grp_next_set_fu_44_permutations_we0;
    end else begin
        permutations_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        permutations_we1 = grp_next_set_fu_44_permutations_we1;
    end else begin
        permutations_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln82_fu_55_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_next_set_fu_44_ap_return == 1'd0) & (grp_next_set_fu_44_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((grp_next_set_fu_44_ap_return == 1'd1) & (grp_next_set_fu_44_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign grp_next_set_fu_44_ap_start = grp_next_set_fu_44_ap_start_reg;

assign i_fu_61_p2 = (i_0_i_i_reg_33 + 3'd1);

assign icmp_ln82_fu_55_p2 = ((i_0_i_i_reg_33 == 3'd7) ? 1'b1 : 1'b0);

assign zext_ln82_fu_50_p1 = i_0_i_i_reg_33;

assign zext_ln83_fu_67_p1 = i_0_i_i_reg_33;

endmodule //calc_result
