# Output products list for <ATLYS_DDR>
ATLYS_DDR.gise
ATLYS_DDR.vho
ATLYS_DDR.xco
ATLYS_DDR.xise
ATLYS_DDR\docs\ug388.pdf
ATLYS_DDR\docs\ug416.pdf
ATLYS_DDR\example_design\datasheet.txt
ATLYS_DDR\example_design\log.txt
ATLYS_DDR\example_design\mig.prj
ATLYS_DDR\example_design\par\create_ise.bat
ATLYS_DDR\example_design\par\example_top.ucf
ATLYS_DDR\example_design\par\icon_coregen.xco
ATLYS_DDR\example_design\par\ila_coregen.xco
ATLYS_DDR\example_design\par\ise_flow.bat
ATLYS_DDR\example_design\par\ise_run.txt
ATLYS_DDR\example_design\par\makeproj.bat
ATLYS_DDR\example_design\par\mem_interface_top.ut
ATLYS_DDR\example_design\par\readme.txt
ATLYS_DDR\example_design\par\rem_files.bat
ATLYS_DDR\example_design\par\set_ise_prop.tcl
ATLYS_DDR\example_design\par\vio_coregen.xco
ATLYS_DDR\example_design\rtl\example_top.vhd
ATLYS_DDR\example_design\rtl\iodrp_controller.vhd
ATLYS_DDR\example_design\rtl\iodrp_mcb_controller.vhd
ATLYS_DDR\example_design\rtl\mcb_raw_wrapper.vhd
ATLYS_DDR\example_design\rtl\mcb_soft_calibration.vhd
ATLYS_DDR\example_design\rtl\mcb_soft_calibration_top.vhd
ATLYS_DDR\example_design\rtl\memc3_infrastructure.vhd
ATLYS_DDR\example_design\rtl\memc3_tb_top.vhd
ATLYS_DDR\example_design\rtl\memc3_wrapper.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\afifo.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\cmd_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\cmd_prbs_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\data_prbs_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\init_mem_pattern_ctr.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\mcb_flow_control.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\mcb_traffic_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\rd_data_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\read_data_path.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\read_posted_fifo.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\sp6_data_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\tg_status.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\v6_data_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\wr_data_gen.vhd
ATLYS_DDR\example_design\rtl\traffic_gen\write_data_path.vhd
ATLYS_DDR\example_design\sim\functional\ATLYS_DDR.prj
ATLYS_DDR\example_design\sim\functional\ddr2_model_c3.v
ATLYS_DDR\example_design\sim\functional\ddr2_model_parameters_c3.vh
ATLYS_DDR\example_design\sim\functional\isim.bat
ATLYS_DDR\example_design\sim\functional\isim.tcl
ATLYS_DDR\example_design\sim\functional\readme.txt
ATLYS_DDR\example_design\sim\functional\sim.do
ATLYS_DDR\example_design\sim\functional\sim_tb_top.vhd
ATLYS_DDR\example_design\synth\example_top.lso
ATLYS_DDR\example_design\synth\example_top.prj
ATLYS_DDR\example_design\synth\mem_interface_top_synp.sdc
ATLYS_DDR\example_design\synth\script_synp.tcl
ATLYS_DDR\user_design\datasheet.txt
ATLYS_DDR\user_design\log.txt
ATLYS_DDR\user_design\mig.prj
ATLYS_DDR\user_design\par\ATLYS_DDR.ucf
ATLYS_DDR\user_design\par\create_ise.bat
ATLYS_DDR\user_design\par\icon_coregen.xco
ATLYS_DDR\user_design\par\ila_coregen.xco
ATLYS_DDR\user_design\par\ise_flow.bat
ATLYS_DDR\user_design\par\ise_run.txt
ATLYS_DDR\user_design\par\makeproj.bat
ATLYS_DDR\user_design\par\mem_interface_top.ut
ATLYS_DDR\user_design\par\readme.txt
ATLYS_DDR\user_design\par\rem_files.bat
ATLYS_DDR\user_design\par\set_ise_prop.tcl
ATLYS_DDR\user_design\par\vio_coregen.xco
ATLYS_DDR\user_design\rtl\ATLYS_DDR.vhd
ATLYS_DDR\user_design\rtl\iodrp_controller.vhd
ATLYS_DDR\user_design\rtl\iodrp_mcb_controller.vhd
ATLYS_DDR\user_design\rtl\mcb_raw_wrapper.vhd
ATLYS_DDR\user_design\rtl\mcb_soft_calibration.vhd
ATLYS_DDR\user_design\rtl\mcb_soft_calibration_top.vhd
ATLYS_DDR\user_design\rtl\memc3_infrastructure.vhd
ATLYS_DDR\user_design\rtl\memc3_wrapper.vhd
ATLYS_DDR\user_design\sim\ATLYS_DDR.prj
ATLYS_DDR\user_design\sim\afifo.vhd
ATLYS_DDR\user_design\sim\cmd_gen.vhd
ATLYS_DDR\user_design\sim\cmd_prbs_gen.vhd
ATLYS_DDR\user_design\sim\data_prbs_gen.vhd
ATLYS_DDR\user_design\sim\ddr2_model_c3.v
ATLYS_DDR\user_design\sim\ddr2_model_parameters_c3.vh
ATLYS_DDR\user_design\sim\init_mem_pattern_ctr.vhd
ATLYS_DDR\user_design\sim\isim.bat
ATLYS_DDR\user_design\sim\isim.tcl
ATLYS_DDR\user_design\sim\mcb_flow_control.vhd
ATLYS_DDR\user_design\sim\mcb_traffic_gen.vhd
ATLYS_DDR\user_design\sim\memc3_tb_top.vhd
ATLYS_DDR\user_design\sim\rd_data_gen.vhd
ATLYS_DDR\user_design\sim\read_data_path.vhd
ATLYS_DDR\user_design\sim\read_posted_fifo.vhd
ATLYS_DDR\user_design\sim\readme.txt
ATLYS_DDR\user_design\sim\sim.do
ATLYS_DDR\user_design\sim\sim_tb_top.vhd
ATLYS_DDR\user_design\sim\sp6_data_gen.vhd
ATLYS_DDR\user_design\sim\tg_status.vhd
ATLYS_DDR\user_design\sim\v6_data_gen.vhd
ATLYS_DDR\user_design\sim\wr_data_gen.vhd
ATLYS_DDR\user_design\sim\write_data_path.vhd
ATLYS_DDR\user_design\synth\ATLYS_DDR.lso
ATLYS_DDR\user_design\synth\ATLYS_DDR.prj
ATLYS_DDR\user_design\synth\mem_interface_top_synp.sdc
ATLYS_DDR\user_design\synth\script_synp.tcl
ATLYS_DDR_flist.txt
ATLYS_DDR_readme.txt
ATLYS_DDR_xmdf.tcl
mig.prj
