
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003396                       # Number of seconds simulated
sim_ticks                                  3396137238                       # Number of ticks simulated
final_tick                               574927174914                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63558                       # Simulator instruction rate (inst/s)
host_op_rate                                    83364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 102417                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896820                       # Number of bytes of host memory used
host_seconds                                 33159.74                       # Real time elapsed on the host
sim_insts                                  2107572938                       # Number of instructions simulated
sim_ops                                    2764342888                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       198400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        56448                       # Number of bytes read from this memory
system.physmem.bytes_read::total               265088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        71168                       # Number of bytes written to this memory
system.physmem.bytes_written::total             71168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1550                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          441                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2071                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             556                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  556                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1507595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58419312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1507595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16621236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78055738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1507595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1507595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3015190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20955572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20955572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20955572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1507595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58419312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1507595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16621236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               99011311                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8144215                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853025                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487443                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188545                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1432367                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382628                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199908                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5734                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3495346                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15847881                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853025                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582536                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874039                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        355544                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1718448                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7890363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.314432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4535238     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600422      7.61%     65.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293146      3.72%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221623      2.81%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183235      2.32%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          157099      1.99%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54608      0.69%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195895      2.48%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649097     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7890363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350313                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.945907                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3619030                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       331980                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3241736                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16107                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681509                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312825                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17710442                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4499                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681509                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3769452                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         150149                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41015                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106143                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142088                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17154298                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70652                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22715961                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78103627                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78103627                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7812515                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2158                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1159                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363232                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2624184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7361                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       215739                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16135663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13761908                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17766                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4650893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12652755                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7890363                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856512                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2828947     35.85%     35.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672383     21.20%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       860214     10.90%     67.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001592     12.69%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       738223      9.36%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477244      6.05%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204064      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60743      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46953      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7890363                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58473     73.14%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12593     15.75%     88.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8881     11.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10801166     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109584      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357700     17.13%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492462      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13761908                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.689777                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79947                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005809                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35511892                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20788823                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13280559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13841855                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22266                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736109                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156190                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681509                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          89234                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7002                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16137826                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2624184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595949                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1145                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206809                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13461333                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256614                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300575                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2736552                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017410                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479938                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652871                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13305899                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13280559                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7993803                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19684204                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.630674                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406102                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4767753                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186775                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7208854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.577253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3373553     46.80%     46.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532505     21.26%     68.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836249     11.60%     79.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305398      4.24%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262000      3.63%     87.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116818      1.62%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282226      3.91%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77298      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422807      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7208854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422807                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22923881                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32958223                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 253852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.814421                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.814421                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.227866                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.227866                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62325512                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17432213                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18273564                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8144215                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3017615                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2458684                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204922                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1256252                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1178308                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          318338                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9097                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3165141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16474157                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3017615                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1496646                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3650898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1049381                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        458455                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1551021                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8117087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4466189     55.02%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          379361      4.67%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          377620      4.65%     64.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          469004      5.78%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          142438      1.75%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          184820      2.28%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          155271      1.91%     76.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141240      1.74%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1801144     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8117087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370523                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022805                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3320034                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       432193                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3489581                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32993                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842285                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       510197                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19629247                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842285                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3470881                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          45284                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       212047                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3369606                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       176975                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18953957                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        109329                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48046                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26633105                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88300045                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88300045                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16539893                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10093212                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3559                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1912                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           486892                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1749377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       906873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8397                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       281773                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17812722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14355025                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30063                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5923446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17878418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8117087                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2886165     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1688123     20.80%     56.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1124292     13.85%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       784012      9.66%     79.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       779382      9.60%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       373236      4.60%     94.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       357300      4.40%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57842      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66735      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8117087                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          90920     75.88%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14728     12.29%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14173     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11997839     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       179681      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1641      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1421304      9.90%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       754560      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14355025                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762604                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119821                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008347                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36977021                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23739859                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13955752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14474846                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17564                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       669978                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221527                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842285                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23680                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         3933                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17816294                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1749377                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       906873                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1899                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240253                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14108509                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1326911                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       246516                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2056254                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2015119                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            729343                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732335                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13971756                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13955752                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9056727                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25555443                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713579                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354395                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9620511                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11859036                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5957306                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206389                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7274802                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630152                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161785                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2865350     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1985685     27.30%     66.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       808998     11.12%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       440090      6.05%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       383900      5.28%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157541      2.17%     91.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       175344      2.41%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103436      1.42%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       354458      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7274802                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9620511                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11859036                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1764745                       # Number of memory references committed
system.switch_cpus1.commit.loads              1079399                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1720763                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10675688                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245124                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       354458                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24736517                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36475777                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  27128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9620511                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11859036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9620511                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846547                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846547                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181269                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181269                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63331774                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19402420                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18142049                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3350                       # number of misc regfile writes
system.l20.replacements                          1590                       # number of replacements
system.l20.tagsinuse                      8191.336072                       # Cycle average of tags in use
system.l20.total_refs                          194296                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9782                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.862605                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.275631                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    36.744899                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   807.407692                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7150.907849                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023959                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004485                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098561                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.872914                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999919                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3885                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3888                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1039                       # number of Writeback hits
system.l20.Writeback_hits::total                 1039                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3909                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3912                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3909                       # number of overall hits
system.l20.overall_hits::total                   3912                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1550                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1590                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1550                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1590                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1550                       # number of overall misses
system.l20.overall_misses::total                 1590                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5792974                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    157904259                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      163697233                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5792974                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    157904259                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       163697233                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5792974                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    157904259                       # number of overall miss cycles
system.l20.overall_miss_latency::total      163697233                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5435                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5478                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1039                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1039                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5459                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5502                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5459                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5502                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.285189                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.290252                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.283935                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.288986                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.283935                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.288986                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 144824.350000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101873.715484                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102954.234591                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 144824.350000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101873.715484                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102954.234591                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 144824.350000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101873.715484                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102954.234591                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 247                       # number of writebacks
system.l20.writebacks::total                      247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1550                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1590                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1550                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1590                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1550                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1590                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5492874                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    146270637                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    151763511                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5492874                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    146270637                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    151763511                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5492874                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    146270637                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    151763511                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.285189                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.290252                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.283935                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.288986                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.283935                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.288986                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137321.850000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94368.152903                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 95448.749057                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 137321.850000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 94368.152903                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 95448.749057                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 137321.850000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 94368.152903                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 95448.749057                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           481                       # number of replacements
system.l21.tagsinuse                      8190.446588                       # Cycle average of tags in use
system.l21.total_refs                          352785                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8672                       # Sample count of references to valid blocks.
system.l21.avg_refs                         40.680927                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          382.429541                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.036920                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   215.768042                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7555.212084                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046683                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004521                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.026339                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.922267                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999810                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3221                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3222                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1020                       # number of Writeback hits
system.l21.Writeback_hits::total                 1020                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   38                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3259                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3260                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3259                       # number of overall hits
system.l21.overall_hits::total                   3260                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          441                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  481                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          441                       # number of demand (read+write) misses
system.l21.demand_misses::total                   481                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          441                       # number of overall misses
system.l21.overall_misses::total                  481                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6411954                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     45695112                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       52107066                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6411954                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     45695112                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        52107066                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6411954                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     45695112                       # number of overall miss cycles
system.l21.overall_miss_latency::total       52107066                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3662                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3703                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1020                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1020                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               38                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3700                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3741                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3700                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3741                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120426                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.129895                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.119189                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.128575                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.119189                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.128575                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 160298.850000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103617.034014                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 108330.698545                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 160298.850000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103617.034014                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 108330.698545                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 160298.850000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103617.034014                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 108330.698545                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 309                       # number of writebacks
system.l21.writebacks::total                      309                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          441                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             481                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          441                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              481                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          441                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             481                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6110522                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     42299404                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     48409926                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6110522                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     42299404                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     48409926                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6110522                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     42299404                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     48409926                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120426                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.129895                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.119189                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.128575                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.119189                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.128575                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 152763.050000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95917.015873                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 100644.336798                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 152763.050000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95917.015873                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 100644.336798                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 152763.050000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95917.015873                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 100644.336798                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.135142                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001750910                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785652.245989                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.627635                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.507508                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063506                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.826134                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.889640                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1718389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1718389                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1718389                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1718389                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1718389                       # number of overall hits
system.cpu0.icache.overall_hits::total        1718389                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7870950                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7870950                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7870950                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7870950                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7870950                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7870950                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1718448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1718448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1718448                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1718448                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1718448                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1718448                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133405.932203                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133405.932203                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133405.932203                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133405.932203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133405.932203                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133405.932203                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6026258                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6026258                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6026258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6026258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6026258                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6026258                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 140145.534884                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 140145.534884                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 140145.534884                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 140145.534884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 140145.534884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 140145.534884                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5459                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250276                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5715                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39063.915311                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.138874                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.861126                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785699                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214301                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055820                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1123                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493404                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493404                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493404                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493404                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16917                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16989                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16989                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16989                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16989                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1098373891                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1098373891                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2453892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2453892                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1100827783                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1100827783                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1100827783                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1100827783                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510393                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510393                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510393                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510393                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008162                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008162                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006767                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006767                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006767                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006767                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64927.226518                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64927.226518                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34081.833333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34081.833333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64796.502619                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64796.502619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64796.502619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64796.502619                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1039                       # number of writebacks
system.cpu0.dcache.writebacks::total             1039                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11482                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11482                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11530                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11530                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11530                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11530                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5435                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5459                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5459                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5459                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    189267592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    189267592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       566052                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       566052                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    189833644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    189833644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    189833644                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    189833644                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34823.843974                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34823.843974                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23585.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23585.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34774.435611                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34774.435611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34774.435611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34774.435611                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.006051                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089512277                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2140495.632613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.006051                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060907                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810907                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1550968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1550968                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1550968                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1550968                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1550968                       # number of overall hits
system.cpu1.icache.overall_hits::total        1550968                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8078760                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8078760                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8078760                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8078760                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8078760                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8078760                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1551021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1551021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1551021                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1551021                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1551021                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1551021                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 152429.433962                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 152429.433962                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 152429.433962                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 152429.433962                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 152429.433962                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 152429.433962                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6508205                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6508205                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6508205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6508205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6508205                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6508205                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158736.707317                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158736.707317                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158736.707317                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158736.707317                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158736.707317                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158736.707317                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3700                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161243954                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3956                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40759.341254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.912016                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.087984                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862938                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137062                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1040400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1040400                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       681747                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        681747                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1835                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1835                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1675                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1675                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1722147                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1722147                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1722147                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1722147                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7172                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7172                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          140                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7312                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7312                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7312                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7312                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    229679574                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    229679574                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4441487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4441487                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    234121061                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    234121061                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    234121061                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    234121061                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1047572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1047572                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       681887                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       681887                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1675                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1729459                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1729459                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1729459                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1729459                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006846                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006846                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000205                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004228                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004228                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004228                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004228                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32024.480480                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32024.480480                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31724.907143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31724.907143                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32018.744666                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32018.744666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32018.744666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32018.744666                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1020                       # number of writebacks
system.cpu1.dcache.writebacks::total             1020                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3510                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3510                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3612                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3612                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3662                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3700                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75939501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75939501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       843569                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       843569                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     76783070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     76783070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     76783070                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     76783070                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002139                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002139                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002139                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002139                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20737.165756                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20737.165756                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22199.184211                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22199.184211                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20752.181081                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20752.181081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20752.181081                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20752.181081                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
