[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677054 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677054 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677054 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12699997 heartbeat IPC: 1.108 cumulative IPC: 1.108 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22681744 heartbeat IPC: 1.002 cumulative IPC: 1.052 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33710203 heartbeat IPC: 0.9067 cumulative IPC: 0.9989 (Simulation time: 00 hr 03 min 15 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38901811 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 07 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38901811 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 40000000 cycles: 38901811
CPU 0 Branch Prediction Accuracy: 96.25% MPKI: 10.46 Average ROB Occupancy at Mispredict: 36.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.916
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457632 HIT:     419907 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457632 HIT:     419907 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685202 HIT:     467521 MISS:     217681 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359649 HIT:     292141 MISS:      67508 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96829 HIT:       6403 MISS:      90426 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142858 HIT:     142533 MISS:        325 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85866 HIT:      26444 MISS:      59422 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 144.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6834477 HIT:    6750394 MISS:      84083 MSHR_MERGE:      26959
cpu0->cpu0_L1I LOAD         ACCESS:    6834477 HIT:    6750394 MISS:      84083 MSHR_MERGE:      26959
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13121977 HIT:   12108685 MISS:    1013292 MSHR_MERGE:     528063
cpu0->cpu0_L1D LOAD         ACCESS:    8036571 HIT:    7507199 MISS:     529372 MSHR_MERGE:     226842
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991771 HIT:    4595242 MISS:     396529 MSHR_MERGE:     299696
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93635 HIT:       6244 MISS:      87391 MSHR_MERGE:       1525
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5840329 HIT:    5728694 MISS:     111635 MSHR_MERGE:      50459
cpu0->cpu0_ITLB LOAD         ACCESS:    5840329 HIT:    5728694 MISS:     111635 MSHR_MERGE:      50459
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.327 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12421635 HIT:   11702589 MISS:     719046 MSHR_MERGE:     322590
cpu0->cpu0_DTLB LOAD         ACCESS:   12421635 HIT:   11702589 MISS:     719046 MSHR_MERGE:     322590
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.14 cycles
cpu0->LLC TOTAL        ACCESS:     335408 HIT:     194291 MISS:     141117 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67508 HIT:      36501 MISS:      31007 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90426 HIT:      10932 MISS:      79494 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118052 HIT:     117955 MISS:         97 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59422 HIT:      28903 MISS:      30519 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 198.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1339
  ROW_BUFFER_MISS:     139678
  AVG DBUS CONGESTED CYCLE: 11.44
Channel 0 WQ ROW_BUFFER_HIT:      10941
  ROW_BUFFER_MISS:      73891
  FULL:          0
Channel 0 REFRESHES ISSUED:       3242