*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_FIFO36K_E1]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_FIFO36K_E1
{
    parameter
    (
        string GRS_EN = "TRUE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        int DATA_WIDTH = 18,
        int DO_REG = 0,
        string ECC_READ_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        string ECC_WRITE_EN = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */,
        bit ALMOST_FULL_OFFSET[14:0] = 15'h0000,
        bit ALMOST_EMPTY_OFFSET[14:0] = 15'h0000,
        bit RST_VAL[71:0] = 72'h000000000000000000,
        int USE_EMPTY = 0,
        int USE_FULL = 0,
        string SYNC_FIFO = "FALSE" /* pragma PAP_ARC_ALTERNATIVE_PMT_VALUE = "TRUE | FALSE" */
    );

    port
    (
        output ALMOST_EMPTY,
        output ALMOST_FULL,
        output EMPTY,
        output FULL,
        output DO[71:0],
        output ECC_SBITERR,
        output ECC_DBITERR,
        input DI[71:0],
        input WCLK /* pragma PAP_IS_CLOCK_PIN PAP_LIB_IS_INV_PIN */,
        input RCLK /* pragma PAP_IS_CLOCK_PIN PAP_LIB_IS_INV_PIN */,
        input WCE /* pragma PAP_LIB_IS_INV_PIN */,
        input RCE /* pragma PAP_LIB_IS_INV_PIN */,
        input ORCE /* pragma PAP_LIB_IS_INV_PIN */,
        input RST /* pragma PAP_LIB_IS_INV_PIN */,
        input INJECT_SBITERR,
        input INJECT_DBITERR
    );
};
