{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557169298127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557169298127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 23:31:38 2019 " "Processing started: Mon May 06 23:31:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557169298127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169298127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q1 -c Q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q1 -c Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169298127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557169298549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my21mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw2/hw2_96110323/universal shift register/my21mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my21mux " "Found entity 1: my21mux" {  } { { "../HW2/HW2_96110323/Universal Shift Register/my21mux.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW2/HW2_96110323/Universal Shift Register/my21mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file q1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "adder_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "Adder_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Adder_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nand_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Nand_32bit " "Found entity 1: Nand_32bit" {  } { { "Nand_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Nand_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HS " "Found entity 1: HS" {  } { { "HS.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/HS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS " "Found entity 1: FS" {  } { { "FS.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS_4bit " "Found entity 1: FS_4bit" {  } { { "FS_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS_8bit " "Found entity 1: FS_8bit" {  } { { "FS_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS_32bit " "Found entity 1: FS_32bit" {  } { { "FS_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_1bit " "Found entity 1: cmp_1bit" {  } { { "cmp_1bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_1bit_alter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp_1bit_alter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_1bit_alter " "Found entity 1: CMP_1bit_alter" {  } { { "CMP_1bit_alter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/CMP_1bit_alter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_8bit_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp_8bit_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_8bit_test " "Found entity 1: cmp_8bit_test" {  } { { "cmp_8bit_test.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_8bit_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_4bit " "Found entity 1: cmp_4bit" {  } { { "cmp_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_8bit " "Found entity 1: cmp_8bit" {  } { { "cmp_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_16bit " "Found entity 1: cmp_16bit" {  } { { "cmp_16bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmp_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_32bit " "Found entity 1: cmp_32bit" {  } { { "cmp_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tw0_complement_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tw0_complement_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tw0_complement_32bit " "Found entity 1: tw0_complement_32bit" {  } { { "tw0_complement_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/tw0_complement_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux8_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557169310674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169310674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557169310799 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ZERO " "Pin \"ZERO\" is missing source" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 288 2648 2824 304 "ZERO" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557169310799 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIGN " "Pin \"SIGN\" is missing source" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 352 2656 2832 368 "SIGN" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557169310799 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OVERFLOW " "Pin \"OVERFLOW\" is missing source" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 440 2680 2856 456 "OVERFLOW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557169310799 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SHAMT " "Pin \"SHAMT\" not connected" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 872 288 472 888 "SHAMT\[4..0\]" "" } { 864 472 584 880 "shamt\[4..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557169310815 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 984 1488 1520 1016 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557169310815 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 1016 1728 1776 1048 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557169310815 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 1008 1976 2024 1040 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557169310815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my21mux my21mux:inst16 " "Elaborating entity \"my21mux\" for hierarchy \"my21mux:inst16\"" {  } { { "ALU.bdf" "inst16" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 768 2408 2544 864 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_32bit cmp_32bit:inst8 " "Elaborating entity \"cmp_32bit\" for hierarchy \"cmp_32bit:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 760 1632 1776 888 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_16bit cmp_32bit:inst8\|cmp_16bit:inst1 " "Elaborating entity \"cmp_16bit\" for hierarchy \"cmp_32bit:inst8\|cmp_16bit:inst1\"" {  } { { "cmp_32bit.bdf" "inst1" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_32bit.bdf" { { 632 1448 1592 760 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_8bit cmp_32bit:inst8\|cmp_16bit:inst1\|cmp_8bit:inst1 " "Elaborating entity \"cmp_8bit\" for hierarchy \"cmp_32bit:inst8\|cmp_16bit:inst1\|cmp_8bit:inst1\"" {  } { { "cmp_16bit.bdf" "inst1" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_16bit.bdf" { { 464 1448 1584 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_4bit cmp_32bit:inst8\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1 " "Elaborating entity \"cmp_4bit\" for hierarchy \"cmp_32bit:inst8\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1\"" {  } { { "cmp_8bit.bdf" "inst1" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_8bit.bdf" { { 448 1272 1408 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP_1bit_alter cmp_32bit:inst8\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1\|CMP_1bit_alter:inst3 " "Elaborating entity \"CMP_1bit_alter\" for hierarchy \"cmp_32bit:inst8\|cmp_16bit:inst1\|cmp_8bit:inst1\|cmp_4bit:inst1\|CMP_1bit_alter:inst3\"" {  } { { "cmp_4bit.bdf" "inst3" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/cmp_4bit.bdf" { { 440 1704 1824 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst21 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst21\"" {  } { { "ALU.bdf" "inst21" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 896 2232 2464 992 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:inst24 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:inst24\"" {  } { { "ALU.bdf" "inst24" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 568 1952 2216 760 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw0_complement_32bit tw0_complement_32bit:inst6 " "Elaborating entity \"tw0_complement_32bit\" for hierarchy \"tw0_complement_32bit:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 384 1408 1736 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32bit tw0_complement_32bit:inst6\|Adder_32bit:inst " "Elaborating entity \"Adder_32bit\" for hierarchy \"tw0_complement_32bit:inst6\|Adder_32bit:inst\"" {  } { { "tw0_complement_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/tw0_complement_32bit.bdf" { { 360 944 1168 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst " "Elaborating entity \"adder_8bit\" for hierarchy \"tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst\"" {  } { { "Adder_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Adder_32bit.bdf" { { 288 584 792 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst\|adder_4bit:inst " "Elaborating entity \"adder_4bit\" for hierarchy \"tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst\|adder_4bit:inst\"" {  } { { "adder_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_8bit.bdf" { { 168 736 944 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3 " "Elaborating entity \"FA\" for hierarchy \"tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\"" {  } { { "adder_4bit.bdf" "Bit3" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_4bit.bdf" { { 440 704 824 536 "Bit3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q1 tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\|Q1:inst " "Elaborating entity \"Q1\" for hierarchy \"tw0_complement_32bit:inst6\|Adder_32bit:inst\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\|Q1:inst\"" {  } { { "FA.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FA.bdf" { { 272 768 864 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169310971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS_32bit FS_32bit:inst2 " "Elaborating entity \"FS_32bit\" for hierarchy \"FS_32bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 592 952 1176 688 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169311159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS_8bit FS_32bit:inst2\|FS_8bit:inst " "Elaborating entity \"FS_8bit\" for hierarchy \"FS_32bit:inst2\|FS_8bit:inst\"" {  } { { "FS_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS_32bit.bdf" { { 352 784 992 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169311159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS_4bit FS_32bit:inst2\|FS_8bit:inst\|FS_4bit:inst " "Elaborating entity \"FS_4bit\" for hierarchy \"FS_32bit:inst2\|FS_8bit:inst\|FS_4bit:inst\"" {  } { { "FS_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS_8bit.bdf" { { 376 776 984 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169311159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS FS_32bit:inst2\|FS_8bit:inst\|FS_4bit:inst\|FS:inst " "Elaborating entity \"FS\" for hierarchy \"FS_32bit:inst2\|FS_8bit:inst\|FS_4bit:inst\|FS:inst\"" {  } { { "FS_4bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS_4bit.bdf" { { 480 792 912 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169311174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS FS_32bit:inst2\|FS_8bit:inst\|FS_4bit:inst\|FS:inst\|HS:inst " "Elaborating entity \"HS\" for hierarchy \"FS_32bit:inst2\|FS_8bit:inst\|FS_4bit:inst\|FS:inst\|HS:inst\"" {  } { { "FS.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FS.bdf" { { 520 768 864 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169311174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nand_32bit Nand_32bit:inst3 " "Elaborating entity \"Nand_32bit\" for hierarchy \"Nand_32bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 808 944 1192 904 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169311206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ZERO GND " "Pin \"ZERO\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 288 2648 2824 304 "ZERO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557169313049 "|ALU|ZERO"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIGN GND " "Pin \"SIGN\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 352 2656 2832 368 "SIGN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557169313049 "|ALU|SIGN"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFLOW GND " "Pin \"OVERFLOW\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 440 2680 2856 456 "OVERFLOW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557169313049 "|ALU|OVERFLOW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557169313049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557169313190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557169314284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557169314284 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHAMT\[4\] " "No output dependent on input pin \"SHAMT\[4\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 872 288 472 888 "SHAMT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169314596 "|ALU|SHAMT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHAMT\[3\] " "No output dependent on input pin \"SHAMT\[3\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 872 288 472 888 "SHAMT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169314596 "|ALU|SHAMT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHAMT\[2\] " "No output dependent on input pin \"SHAMT\[2\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 872 288 472 888 "SHAMT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169314596 "|ALU|SHAMT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHAMT\[1\] " "No output dependent on input pin \"SHAMT\[1\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 872 288 472 888 "SHAMT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169314596 "|ALU|SHAMT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHAMT\[0\] " "No output dependent on input pin \"SHAMT\[0\]\"" {  } { { "ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/ALU.bdf" { { 872 288 472 888 "SHAMT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169314596 "|ALU|SHAMT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557169314596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557169314596 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557169314596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557169314596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557169314596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5003 " "Peak virtual memory: 5003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557169314643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 23:31:54 2019 " "Processing ended: Mon May 06 23:31:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557169314643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557169314643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557169314643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557169314643 ""}
