Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 11 02:40:34 2021
| Host         : DESKTOP-5MA8GOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.405      -40.023                     13                 1829        0.064        0.000                      0                 1829        4.020        0.000                       0                   945  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.405      -40.023                     13                 1829        0.064        0.000                      0                 1829        4.020        0.000                       0                   945  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -3.405ns,  Total Violation      -40.023ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.405ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.352ns  (logic 7.618ns (57.053%)  route 5.734ns (42.947%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.660    18.349    vs0/rgb_buff_reg[6]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.124    18.473 r  vs0/rgb_buff[3]_i_1/O
                         net (fo=1, routed)           0.000    18.473    vs0_n_7
    SLICE_X9Y20          FDSE                                         r  rgb_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X9Y20          FDSE                                         r  rgb_buff_reg[3]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X9Y20          FDSE (Setup_fdse_C_D)        0.031    15.068    rgb_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -3.405    

Slack (VIOLATED) :        -3.403ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.348ns  (logic 7.618ns (57.070%)  route 5.730ns (42.930%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.656    18.345    vs0/rgb_buff_reg[6]
    SLICE_X9Y20          LUT5 (Prop_lut5_I1_O)        0.124    18.469 r  vs0/rgb_buff[11]_i_2/O
                         net (fo=1, routed)           0.000    18.469    vs0_n_150
    SLICE_X9Y20          FDSE                                         r  rgb_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X9Y20          FDSE                                         r  rgb_buff_reg[11]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X9Y20          FDSE (Setup_fdse_C_D)        0.029    15.066    rgb_buff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -18.469    
  -------------------------------------------------------------------
                         slack                                 -3.403    

Slack (VIOLATED) :        -3.391ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.336ns  (logic 7.618ns (57.123%)  route 5.718ns (42.877%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.643    18.333    vs0/rgb_buff_reg[6]
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  vs0/rgb_buff[10]_i_1/O
                         net (fo=1, routed)           0.000    18.457    vs0_n_3
    SLICE_X9Y21          FDRE                                         r  rgb_buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.441    14.813    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  rgb_buff_reg[10]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    15.065    rgb_buff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -18.457    
  -------------------------------------------------------------------
                         slack                                 -3.391    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.370ns  (logic 7.618ns (56.977%)  route 5.752ns (43.023%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 r  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 f  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 f  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 f  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.678    18.367    vs0/rgb_buff_reg[6]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.124    18.491 r  vs0/rgb_buff[4]_i_1/O
                         net (fo=1, routed)           0.000    18.491    vs0_n_4
    SLICE_X8Y20          FDRE                                         r  rgb_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.442    14.814    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  rgb_buff_reg[4]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.077    15.114    rgb_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -18.491    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -3.363ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.306ns  (logic 7.618ns (57.254%)  route 5.688ns (42.746%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 r  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 f  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 f  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 f  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.613    18.302    vs0/rgb_buff_reg[6]
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124    18.426 r  vs0/rgb_buff[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.426    vs0_n_5
    SLICE_X11Y24         FDRE                                         r  rgb_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.437    14.809    clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  rgb_buff_reg[0]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)        0.031    15.063    rgb_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -18.426    
  -------------------------------------------------------------------
                         slack                                 -3.363    

Slack (VIOLATED) :        -3.360ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 7.618ns (57.065%)  route 5.732ns (42.935%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.657    18.347    vs0/rgb_buff_reg[6]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124    18.471 r  vs0/rgb_buff[9]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.471    vs0_n_2
    SLICE_X8Y24          FDRE                                         r  rgb_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.436    14.808    clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  rgb_buff_reg[9]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.079    15.110    rgb_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -18.471    
  -------------------------------------------------------------------
                         slack                                 -3.360    

Slack (VIOLATED) :        -3.317ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.260ns  (logic 7.618ns (57.449%)  route 5.642ns (42.551%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.568    18.257    vs0/rgb_buff_reg[6]
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.124    18.381 r  vs0/rgb_buff[8]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.381    vs0_n_149
    SLICE_X11Y24         FDRE                                         r  rgb_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.437    14.809    clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  rgb_buff_reg[8]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)        0.032    15.064    rgb_buff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 -3.317    

Slack (VIOLATED) :        -3.276ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 7.618ns (57.609%)  route 5.606ns (42.391%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.531    18.221    vs0/rgb_buff_reg[6]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124    18.345 r  vs0/rgb_buff[6]_i_1/O
                         net (fo=1, routed)           0.000    18.345    vs0_n_0
    SLICE_X9Y21          FDRE                                         r  rgb_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.441    14.813    clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  rgb_buff_reg[6]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.032    15.068    rgb_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                 -3.276    

Slack (VIOLATED) :        -3.237ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 7.618ns (57.791%)  route 5.564ns (42.209%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.489    18.179    vs0/rgb_buff_reg[6]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    18.303 r  vs0/rgb_buff[5]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.303    vs0_n_148
    SLICE_X9Y22          FDRE                                         r  rgb_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.439    14.811    clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  rgb_buff_reg[5]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.031    15.065    rgb_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                 -3.237    

Slack (VIOLATED) :        -3.230ns  (required time - arrival time)
  Source:                 food_pos_x_reg[5][4]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.227ns  (logic 7.618ns (57.595%)  route 5.609ns (42.405%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y10         FDSE                                         r  food_pos_x_reg[5][4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDSE (Prop_fdse_C_Q)         0.456     5.577 r  food_pos_x_reg[5][4]_replica_1/Q
                         net (fo=27, routed)          0.852     6.429    vs0/food_pos_x_reg[5][4]_repN_1_alias
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.553 r  vs0/food_region2__4_i_49/O
                         net (fo=1, routed)           0.000     6.553    vs0/food_region2__4_i_49_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.066 r  vs0/food_region2__4_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.066    vs0/food_region2__4_i_39_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  vs0/food_region2__4_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.183    vs0/food_region2__4_i_38_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.300 r  vs0/food_region2__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.300    vs0/food_region2__4_i_18_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.417 r  vs0/food_region2__4_i_11/CO[3]
                         net (fo=9, routed)           0.928     8.345    vs0/food_pixel_x[5]1
    SLICE_X14Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.469 r  vs0/food_region2__4_i_6/O
                         net (fo=2, routed)           0.546     9.015    vs0_n_119
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    13.051 r  food_region2__4/PCOUT[47]
                         net (fo=1, routed)           0.002    13.053    food_region2__4_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    14.571 f  food_region1__4/P[14]
                         net (fo=1, routed)           1.359    15.930    food_region1__4_n_91
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.124    16.054 r  rgb_buff[11]_i_99/O
                         net (fo=1, routed)           0.808    16.862    rgb_buff[11]_i_99_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.986 r  rgb_buff[11]_i_37_comp/O
                         net (fo=1, routed)           0.579    17.565    rgb_buff[11]_i_37_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.689 r  rgb_buff[11]_i_9/O
                         net (fo=12, routed)          0.534    18.224    vs0/rgb_buff_reg[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.348 r  vs0/rgb_buff[2]_i_1/O
                         net (fo=1, routed)           0.000    18.348    vs0_n_1
    SLICE_X10Y20         FDRE                                         r  rgb_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         1.443    14.815    clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  rgb_buff_reg[2]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.079    15.117    rgb_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -18.348    
  -------------------------------------------------------------------
                         slack                                 -3.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snake_clock_y_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_pos_y_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.451%)  route 0.257ns (64.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y4          FDSE                                         r  snake_clock_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDSE (Prop_fdse_C_Q)         0.141     1.619 r  snake_clock_y_reg[24]/Q
                         net (fo=5, routed)           0.257     1.876    p_0_in1_in[2]
    SLICE_X35Y2          FDSE                                         r  head_pos_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X35Y2          FDSE                                         r  head_pos_y_reg[2]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X35Y2          FDSE (Hold_fdse_C_D)         0.070     1.812    head_pos_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 body_pos_x_reg[304]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_x_reg[224]_srl8___body_pos_y_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.584     1.497    clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  body_pos_x_reg[304]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  body_pos_x_reg[304]/Q
                         net (fo=6, routed)           0.068     1.706    body_pos_x_reg_n_0_[304]
    SLICE_X2Y24          SRL16E                                       r  body_pos_x_reg[224]_srl8___body_pos_y_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.852     2.010    clk_IBUF_BUFG
    SLICE_X2Y24          SRL16E                                       r  body_pos_x_reg[224]_srl8___body_pos_y_reg_r_6/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y24          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.627    body_pos_x_reg[224]_srl8___body_pos_y_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 body_pos_y_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_y_reg[122]_srl8___body_pos_y_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  body_pos_y_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  body_pos_y_reg[202]/Q
                         net (fo=7, routed)           0.068     1.683    body_pos_y_reg_n_0_[202]
    SLICE_X30Y15         SRL16E                                       r  body_pos_y_reg[122]_srl8___body_pos_y_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X30Y15         SRL16E                                       r  body_pos_y_reg[122]_srl8___body_pos_y_reg_r_6/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X30Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.604    body_pos_y_reg[122]_srl8___body_pos_y_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 body_pos_x_reg[808]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_x_reg[728]_srl8___body_pos_y_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.100%)  route 0.140ns (49.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  body_pos_x_reg[808]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  body_pos_x_reg[808]/Q
                         net (fo=17, routed)          0.140     1.788    body_pos_x_reg_n_0_[808]
    SLICE_X6Y10          SRL16E                                       r  body_pos_x_reg[728]_srl8___body_pos_y_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.864     2.022    clk_IBUF_BUFG
    SLICE_X6Y10          SRL16E                                       r  body_pos_x_reg[728]_srl8___body_pos_y_reg_r_6/CLK
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y10          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.705    body_pos_x_reg[728]_srl8___body_pos_y_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 body_pos_y_reg[803]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_y_reg[723]_srl8___body_pos_y_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.702%)  route 0.267ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X34Y7          FDRE                                         r  body_pos_y_reg[803]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  body_pos_y_reg[803]/Q
                         net (fo=8, routed)           0.267     1.891    body_pos_y_reg_n_0_[803]
    SLICE_X38Y6          SRL16E                                       r  body_pos_y_reg[723]_srl8___body_pos_y_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X38Y6          SRL16E                                       r  body_pos_y_reg[723]_srl8___body_pos_y_reg_r_6/CLK
                         clock pessimism             -0.250     1.742    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.803    body_pos_y_reg[723]_srl8___body_pos_y_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 body_pos_y_reg[403]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_y_reg[323]_srl8___body_pos_y_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.709%)  route 0.266ns (64.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  body_pos_y_reg[403]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  body_pos_y_reg[403]/Q
                         net (fo=8, routed)           0.266     1.889    body_pos_y_reg_n_0_[403]
    SLICE_X34Y16         SRL16E                                       r  body_pos_y_reg[323]_srl8___body_pos_y_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.826     1.984    clk_IBUF_BUFG
    SLICE_X34Y16         SRL16E                                       r  body_pos_y_reg[323]_srl8___body_pos_y_reg_r_6/CLK
                         clock pessimism             -0.250     1.734    
    SLICE_X34Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.790    body_pos_y_reg[323]_srl8___body_pos_y_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 snake_clock_y_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_pos_y_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.242%)  route 0.276ns (62.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X42Y4          FDSE                                         r  snake_clock_y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDSE (Prop_fdse_C_Q)         0.164     1.642 r  snake_clock_y_reg[26]/Q
                         net (fo=7, routed)           0.276     1.919    p_0_in1_in[4]
    SLICE_X33Y2          FDSE                                         r  head_pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.835     1.993    clk_IBUF_BUFG
    SLICE_X33Y2          FDSE                                         r  head_pos_y_reg[4]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X33Y2          FDSE (Hold_fdse_C_D)         0.070     1.813    head_pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 body_pos_y_reg[416]_body_pos_y_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_y_reg[406]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.246ns (53.591%)  route 0.213ns (46.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  body_pos_y_reg[416]_body_pos_y_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  body_pos_y_reg[416]_body_pos_y_reg_r_7/Q
                         net (fo=1, routed)           0.213     1.833    body_pos_y_reg[416]_body_pos_y_reg_r_7_n_0
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.098     1.931 r  body_pos_y_reg_gate__52/O
                         net (fo=1, routed)           0.000     1.931    body_pos_y_reg_gate__52_n_0
    SLICE_X33Y18         FDRE                                         r  body_pos_y_reg[406]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.825     1.983    clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  body_pos_y_reg[406]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.091     1.824    body_pos_y_reg[406]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 body_pos_y_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_y_reg[26]_srl8___body_pos_y_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.723%)  route 0.167ns (54.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  body_pos_y_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  body_pos_y_reg[106]/Q
                         net (fo=18, routed)          0.167     1.780    body_pos_y_reg_n_0_[106]
    SLICE_X30Y16         SRL16E                                       r  body_pos_y_reg[26]_srl8___body_pos_y_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.827     1.985    clk_IBUF_BUFG
    SLICE_X30Y16         SRL16E                                       r  body_pos_y_reg[26]_srl8___body_pos_y_reg_r_6/CLK
                         clock pessimism             -0.498     1.487    
    SLICE_X30Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.670    body_pos_y_reg[26]_srl8___body_pos_y_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 body_pos_y_reg[712]_body_pos_y_reg_r_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            body_pos_y_reg[702]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.246ns (49.436%)  route 0.252ns (50.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  body_pos_y_reg[712]_body_pos_y_reg_r_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  body_pos_y_reg[712]_body_pos_y_reg_r_7/Q
                         net (fo=1, routed)           0.252     1.876    body_pos_y_reg[712]_body_pos_y_reg_r_7_n_0
    SLICE_X38Y9          LUT2 (Prop_lut2_I0_O)        0.098     1.974 r  body_pos_y_reg_gate__26/O
                         net (fo=1, routed)           0.000     1.974    body_pos_y_reg_gate__26_n_0
    SLICE_X38Y9          FDRE                                         r  body_pos_y_reg[702]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=944, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  body_pos_y_reg[702]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.120     1.861    body_pos_y_reg[702]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y2     head_pos_x_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X32Y4     head_pos_x_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y2     head_pos_x_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X32Y2     head_pos_x_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X32Y2     head_pos_x_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y5      head_pos_x_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y2     head_pos_x_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y4      head_pos_x_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y5      head_pos_x_reg[8]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15     body_pos_x_reg[120]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y16     body_pos_x_reg[121]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15     body_pos_x_reg[122]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y16     body_pos_x_reg[123]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y22     body_pos_x_reg[125]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y12     body_pos_x_reg[20]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y16     body_pos_x_reg[220]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y12     body_pos_x_reg[23]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15     body_pos_x_reg[25]_srl8___body_pos_y_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y16     body_pos_x_reg[29]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15     body_pos_x_reg[120]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y16     body_pos_x_reg[121]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y15     body_pos_x_reg[122]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y16     body_pos_x_reg[123]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y22     body_pos_x_reg[124]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y22     body_pos_x_reg[129]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y16     body_pos_x_reg[220]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y24     body_pos_x_reg[224]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y24     body_pos_x_reg[225]_srl8___body_pos_y_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y24     body_pos_x_reg[226]_srl8___body_pos_y_reg_r_6/CLK



