INFO: [VRFC 10-163] Analyzing VHDL file "C:/ZynqTemp/Session_07_V_Lab_01_SimulationForAXIStreamModule/axis-example/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sample_generator_testbench'
