Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 21 16:05:56 2023
| Host         : HW-GRMF1-PC008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1407)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3583)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1407)
---------------------------
 There are 1403 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3583)
---------------------------------------------------
 There are 3583 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.438ns (54.725%)  route 0.362ns (45.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.240     4.119    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.341     4.460 f  clk_div_reg/Q
                         net (fo=2, routed)           0.362     4.822    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.097     4.919 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     4.919    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.137    13.863    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.256    14.119    
                         clock uncertainty           -0.035    14.084    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.030    14.114    clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  9.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_reg/Q
                         net (fo=2, routed)           0.171     1.758    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.803    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3614 Endpoints
Min Delay          3614 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.434ns  (logic 6.812ns (31.782%)  route 14.622ns (68.218%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         3.022     3.363    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.097     3.460 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153/O
                         net (fo=20, routed)          1.607     5.066    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I1_O)        0.239     5.305 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.608     5.913    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.097     6.010 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.027     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.100     7.137 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.506     7.643    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.123    10.766 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.768    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107    11.875 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[6]
                         net (fo=2, routed)           1.057    12.932    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_99
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.097    13.029 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    13.029    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.313 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.313    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.405 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.405    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.642 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[3]
                         net (fo=1, routed)           1.032    14.674    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.222    14.896 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.905    15.801    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.097    15.898 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4/O
                         net (fo=1, routed)           0.607    16.505    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.097    16.602 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=3, routed)           1.087    17.688    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.097    17.785 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.428    18.213    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.097    18.310 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.292    18.602    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.097    18.699 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           1.003    19.703    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.097    19.800 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           1.011    20.810    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.097    20.907 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.429    21.337    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I3_O)        0.097    21.434 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    21.434    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X41Y10         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.428ns  (logic 6.812ns (31.790%)  route 14.616ns (68.210%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         3.022     3.363    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.097     3.460 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153/O
                         net (fo=20, routed)          1.607     5.066    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I1_O)        0.239     5.305 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.608     5.913    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.097     6.010 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.027     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.100     7.137 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.506     7.643    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.123    10.766 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.768    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107    11.875 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[6]
                         net (fo=2, routed)           1.057    12.932    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_99
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.097    13.029 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    13.029    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.313 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.313    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.405 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.405    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.642 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[3]
                         net (fo=1, routed)           1.032    14.674    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.222    14.896 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.905    15.801    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.097    15.898 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4/O
                         net (fo=1, routed)           0.607    16.505    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.097    16.602 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=3, routed)           1.087    17.688    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.097    17.785 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.428    18.213    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.097    18.310 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.292    18.602    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.097    18.699 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           1.003    19.703    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.097    19.800 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           0.839    20.639    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.097    20.736 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=3, routed)           0.596    21.331    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.097    21.428 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.000    21.428    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X36Y9          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.246ns  (logic 6.812ns (32.063%)  route 14.434ns (67.937%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         3.022     3.363    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.097     3.460 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153/O
                         net (fo=20, routed)          1.607     5.066    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I1_O)        0.239     5.305 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.608     5.913    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.097     6.010 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.027     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.100     7.137 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.506     7.643    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.123    10.766 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.768    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107    11.875 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[6]
                         net (fo=2, routed)           1.057    12.932    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_99
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.097    13.029 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    13.029    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.313 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.313    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.405 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.405    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.642 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[3]
                         net (fo=1, routed)           1.032    14.674    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.222    14.896 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.905    15.801    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.097    15.898 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4/O
                         net (fo=1, routed)           0.607    16.505    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.097    16.602 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=3, routed)           1.087    17.688    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.097    17.785 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.428    18.213    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.097    18.310 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.292    18.602    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.097    18.699 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           1.003    19.703    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.097    19.800 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           0.839    20.639    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I1_O)        0.097    20.736 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=3, routed)           0.413    21.149    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.097    21.246 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep__0_i_1/O
                         net (fo=1, routed)           0.000    21.246    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep__0_i_1_n_0
    SLICE_X36Y9          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.100ns  (logic 6.812ns (32.285%)  route 14.288ns (67.715%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         3.022     3.363    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.097     3.460 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153/O
                         net (fo=20, routed)          1.607     5.066    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I1_O)        0.239     5.305 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.608     5.913    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.097     6.010 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.027     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.100     7.137 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.506     7.643    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.123    10.766 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.768    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107    11.875 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[6]
                         net (fo=2, routed)           1.057    12.932    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_99
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.097    13.029 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    13.029    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.313 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.313    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.405 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.405    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.642 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[3]
                         net (fo=1, routed)           1.032    14.674    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.222    14.896 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.905    15.801    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.097    15.898 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4/O
                         net (fo=1, routed)           0.607    16.505    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.097    16.602 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=3, routed)           1.087    17.688    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.097    17.785 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.428    18.213    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.097    18.310 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.292    18.602    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.097    18.699 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           1.003    19.703    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.097    19.800 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           0.646    20.445    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.097    20.542 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=3, routed)           0.460    21.003    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.097    21.100 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    21.100    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X36Y9          FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.846ns  (logic 6.812ns (32.678%)  route 14.034ns (67.322%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         3.022     3.363    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X55Y33         LUT4 (Prop_lut4_I0_O)        0.097     3.460 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153/O
                         net (fo=20, routed)          1.607     5.066    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_153_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I1_O)        0.239     5.305 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.608     5.913    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.097     6.010 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.027     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.100     7.137 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.506     7.643    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      3.123    10.766 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.768    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.107    11.875 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[6]
                         net (fo=2, routed)           1.057    12.932    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_99
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.097    13.029 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23/O
                         net (fo=1, routed)           0.000    13.029    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_23_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    13.313 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    13.313    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.405 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.405    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    13.642 f  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[3]
                         net (fo=1, routed)           1.032    14.674    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.222    14.896 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.905    15.801    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I2_O)        0.097    15.898 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4/O
                         net (fo=1, routed)           0.607    16.505    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.097    16.602 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=3, routed)           1.087    17.688    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.097    17.785 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.428    18.213    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.097    18.310 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35/O
                         net (fo=1, routed)           0.292    18.602    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.097    18.699 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28/O
                         net (fo=2, routed)           0.882    19.581    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_28_n_0
    SLICE_X29Y24         LUT5 (Prop_lut5_I4_O)        0.097    19.678 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=1, routed)           0.659    20.337    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.097    20.434 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.315    20.749    u_CORTEXM0INTEGRATION/u_logic_n_92
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.097    20.846 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    20.846    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X34Y23         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tdypw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.024ns  (logic 2.172ns (11.417%)  route 16.852ns (88.583%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=179, routed)         3.174     3.515    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.105     3.620 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77/O
                         net (fo=20, routed)          1.135     4.755    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.247     5.002 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.619     5.621    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.097     5.718 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           0.992     6.710    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.097     6.807 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36/O
                         net (fo=4, routed)           0.715     7.522    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36_n_0
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.101     7.623 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=39, routed)          1.670     9.292    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.247     9.539 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33/O
                         net (fo=1, routed)           0.506    10.045    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.113    10.158 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21/O
                         net (fo=3, routed)           0.843    11.001    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.234    11.235 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26/O
                         net (fo=4, routed)           0.939    12.175    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.272 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=7, routed)           0.725    12.997    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44/O
                         net (fo=2, routed)           0.880    13.974    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.097    14.071 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27/O
                         net (fo=1, routed)           0.940    15.011    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.097    15.108 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16/O
                         net (fo=9, routed)           0.967    16.075    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.097    16.172 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3/O
                         net (fo=3, routed)           0.608    16.781    u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.105    16.886 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_1/O
                         net (fo=14, routed)          2.138    19.024    u_CORTEXM0INTEGRATION/u_logic/Uoliu6
    SLICE_X55Y27         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tdypw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Plypw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.905ns  (logic 2.172ns (11.489%)  route 16.733ns (88.511%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=179, routed)         3.174     3.515    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.105     3.620 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77/O
                         net (fo=20, routed)          1.135     4.755    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.247     5.002 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.619     5.621    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.097     5.718 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           0.992     6.710    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.097     6.807 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36/O
                         net (fo=4, routed)           0.715     7.522    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36_n_0
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.101     7.623 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=39, routed)          1.670     9.292    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.247     9.539 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33/O
                         net (fo=1, routed)           0.506    10.045    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.113    10.158 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21/O
                         net (fo=3, routed)           0.843    11.001    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.234    11.235 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26/O
                         net (fo=4, routed)           0.939    12.175    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.272 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=7, routed)           0.725    12.997    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44/O
                         net (fo=2, routed)           0.880    13.974    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.097    14.071 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27/O
                         net (fo=1, routed)           0.940    15.011    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.097    15.108 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16/O
                         net (fo=9, routed)           0.967    16.075    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.097    16.172 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3/O
                         net (fo=3, routed)           0.608    16.781    u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.105    16.886 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_1/O
                         net (fo=14, routed)          2.019    18.905    u_CORTEXM0INTEGRATION/u_logic/Uoliu6
    SLICE_X54Y27         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Plypw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Sfypw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.893ns  (logic 2.172ns (11.496%)  route 16.721ns (88.504%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=179, routed)         3.174     3.515    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.105     3.620 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77/O
                         net (fo=20, routed)          1.135     4.755    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.247     5.002 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.619     5.621    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.097     5.718 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           0.992     6.710    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.097     6.807 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36/O
                         net (fo=4, routed)           0.715     7.522    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36_n_0
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.101     7.623 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=39, routed)          1.670     9.292    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.247     9.539 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33/O
                         net (fo=1, routed)           0.506    10.045    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.113    10.158 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21/O
                         net (fo=3, routed)           0.843    11.001    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.234    11.235 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26/O
                         net (fo=4, routed)           0.939    12.175    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.272 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=7, routed)           0.725    12.997    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44/O
                         net (fo=2, routed)           0.880    13.974    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.097    14.071 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27/O
                         net (fo=1, routed)           0.940    15.011    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.097    15.108 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16/O
                         net (fo=9, routed)           0.967    16.075    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.097    16.172 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3/O
                         net (fo=3, routed)           0.608    16.781    u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.105    16.886 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_1/O
                         net (fo=14, routed)          2.007    18.893    u_CORTEXM0INTEGRATION/u_logic/Uoliu6
    SLICE_X57Y26         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Sfypw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Nq5bx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.886ns  (logic 2.172ns (11.500%)  route 16.714ns (88.500%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=179, routed)         3.174     3.515    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.105     3.620 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77/O
                         net (fo=20, routed)          1.135     4.755    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.247     5.002 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.619     5.621    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.097     5.718 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           0.992     6.710    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.097     6.807 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36/O
                         net (fo=4, routed)           0.715     7.522    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36_n_0
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.101     7.623 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=39, routed)          1.670     9.292    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.247     9.539 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33/O
                         net (fo=1, routed)           0.506    10.045    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.113    10.158 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21/O
                         net (fo=3, routed)           0.843    11.001    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.234    11.235 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26/O
                         net (fo=4, routed)           0.939    12.175    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.272 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=7, routed)           0.725    12.997    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44/O
                         net (fo=2, routed)           0.880    13.974    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.097    14.071 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27/O
                         net (fo=1, routed)           0.940    15.011    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.097    15.108 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16/O
                         net (fo=9, routed)           0.967    16.075    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.097    16.172 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3/O
                         net (fo=3, routed)           0.608    16.781    u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.105    16.886 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_1/O
                         net (fo=14, routed)          2.001    18.886    u_CORTEXM0INTEGRATION/u_logic/Uoliu6
    SLICE_X55Y26         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nq5bx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wruax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.773ns  (logic 2.172ns (11.570%)  route 16.601ns (88.430%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=179, routed)         3.174     3.515    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.105     3.620 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77/O
                         net (fo=20, routed)          1.135     4.755    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_77_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I3_O)        0.247     5.002 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98/O
                         net (fo=1, routed)           0.619     5.621    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_98_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I5_O)        0.097     5.718 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           0.992     6.710    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I0_O)        0.097     6.807 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36/O
                         net (fo=4, routed)           0.715     7.522    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_36_n_0
    SLICE_X35Y26         LUT3 (Prop_lut3_I1_O)        0.101     7.623 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=39, routed)          1.670     9.292    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.247     9.539 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33/O
                         net (fo=1, routed)           0.506    10.045    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_33_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.113    10.158 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21/O
                         net (fo=3, routed)           0.843    11.001    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_21_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.234    11.235 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26/O
                         net (fo=4, routed)           0.939    12.175    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_26_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.097    12.272 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=7, routed)           0.725    12.997    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.097    13.094 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44/O
                         net (fo=2, routed)           0.880    13.974    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_44_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.097    14.071 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27/O
                         net (fo=1, routed)           0.940    15.011    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_27_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.097    15.108 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16/O
                         net (fo=9, routed)           0.967    16.075    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_16_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.097    16.172 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3/O
                         net (fo=3, routed)           0.608    16.781    u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_3_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.105    16.886 r  u_CORTEXM0INTEGRATION/u_logic/Rhypw6_i_1/O
                         net (fo=14, routed)          1.888    18.773    u_CORTEXM0INTEGRATION/u_logic/Uoliu6
    SLICE_X56Y26         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wruax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.492%)  route 0.065ns (31.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.065     0.206    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X7Y42          FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.241    reset_sync_reg_reg_n_0_[0]
    SLICE_X0Y33          FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.695%)  route 0.063ns (25.305%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/Q
                         net (fo=2, routed)           0.063     0.204    u_CORTEXM0INTEGRATION/u_logic/X5opw6
    SLICE_X12Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.249 r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_i_1/O
                         net (fo=1, routed)           0.000     0.249    u_CORTEXM0INTEGRATION/u_logic/Oduhu6
    SLICE_X12Y23         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (56.029%)  route 0.111ns (43.971%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[4]/C
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.111     0.252    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIC0
    SLICE_X6Y11          RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.660%)  route 0.112ns (44.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[2]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.112     0.253    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIB0
    SLICE_X6Y11          RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uUART_RX/data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[3]/C
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    uAHBUART/uUART_RX/Q[3]
    SLICE_X4Y11          FDCE                                         r  uAHBUART/uUART_RX/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.820%)  route 0.134ns (51.180%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.134     0.262    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X4Y42          FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.820%)  route 0.134ns (51.180%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.134     0.262    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X4Y42          FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/Q
                         net (fo=2, routed)           0.096     0.237    u_CORTEXM0INTEGRATION/u_logic/Imhbx6
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.282 r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_i_1/O
                         net (fo=1, routed)           0.000     0.282    u_CORTEXM0INTEGRATION/u_logic/Vduhu6
    SLICE_X10Y24         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/L9xax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Nbxax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.186ns (65.954%)  route 0.096ns (34.046%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/L9xax6_reg/C
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/L9xax6_reg/Q
                         net (fo=2, routed)           0.096     0.237    u_CORTEXM0INTEGRATION/u_logic/L9xax6
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.282 r  u_CORTEXM0INTEGRATION/u_logic/Nbxax6_i_1/O
                         net (fo=1, routed)           0.000     0.282    u_CORTEXM0INTEGRATION/u_logic/Wauhu6
    SLICE_X10Y27         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nbxax6_reg/D
  -------------------------------------------------------------------    -------------------





