# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: C:\Users\50689\Desktop\Allan\TallerDD-master\tallerDD\proyecto\AlgoritmosBusqueda.csv
# Generated on: Tue Nov 23 22:04:44 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
btn_inicio,Input,PIN_AA14,3B,B3B_N0,PIN_C2,,,,,,,,,,,,,,
display_instancias[6],Output,PIN_AH28,5A,B5A_N0,PIN_V23,,,,,,,,,,,,,,
display_instancias[5],Output,PIN_AG28,5A,B5A_N0,PIN_B2,,,,,,,,,,,,,,
display_instancias[4],Output,PIN_AF28,5A,B5A_N0,PIN_J7,,,,,,,,,,,,,,
display_instancias[3],Output,PIN_AG27,5A,B5A_N0,PIN_W19,,,,,,,,,,,,,,
display_instancias[2],Output,PIN_AE28,5A,B5A_N0,PIN_AD30,,,,,,,,,,,,,,
display_instancias[1],Output,PIN_AE27,5A,B5A_N0,PIN_W21,,,,,,,,,,,,,,
display_instancias[0],Output,PIN_AE26,5A,B5A_N0,PIN_W16,,,,,,,,,,,,,,
sw_bit_inicial[7],Input,PIN_AC9,3A,B3A_N0,PIN_AD20,,,,,,,,,,,,,,
sw_bit_inicial[6],Input,PIN_AE11,3A,B3A_N0,PIN_E7,,,,,,,,,,,,,,
sw_bit_inicial[5],Input,PIN_AD12,3A,B3A_N0,PIN_AF5,,,,,,,,,,,,,,
sw_bit_inicial[4],Input,PIN_AD11,3A,B3A_N0,PIN_AJ26,,,,,,,,,,,,,,
sw_bit_inicial[3],Input,PIN_AF10,3A,B3A_N0,PIN_F10,,,,,,,,,,,,,,
sw_bit_inicial[2],Input,PIN_AF9,3A,B3A_N0,PIN_E3,,,,,,,,,,,,,,
sw_bit_inicial[1],Input,PIN_AC12,3A,B3A_N0,PIN_B6,,,,,,,,,,,,,,
sw_bit_inicial[0],Input,PIN_AB12,3A,B3A_N0,PIN_AJ2,,,,,,,,,,,,,,
sw_sel,Input,PIN_AD10,3A,B3A_N0,PIN_AJ20,,,,,,,,,,,,,,
