-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_exp_32_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
end;


architecture behav of ViT_act_exp_32_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv23_78A013 : STD_LOGIC_VECTOR (22 downto 0) := "11110001010000000010011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv46_3FFFFFFFFFFF : STD_LOGIC_VECTOR (45 downto 0) := "1111111111111111111111111111111111111111111111";
    constant ap_const_lv46_0 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000000";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal f_x_msb_4_h_table_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal f_x_msb_4_h_table_V_ce0 : STD_LOGIC;
    signal f_x_msb_4_h_table_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal f_x_msb_4_l_table_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal f_x_msb_4_l_table_V_ce0 : STD_LOGIC;
    signal f_x_msb_4_l_table_V_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal f_x_lsb_table_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal f_x_lsb_table_V_ce0 : STD_LOGIC;
    signal f_x_lsb_table_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_x_msb_3_table_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal f_x_msb_3_table_V_ce0 : STD_LOGIC;
    signal f_x_msb_3_table_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_x_msb_2_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_x_msb_2_table_V_ce0 : STD_LOGIC;
    signal f_x_msb_2_table_V_q0 : STD_LOGIC_VECTOR (45 downto 0);
    signal exp_x_msb_1_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal exp_x_msb_1_table_V_ce0 : STD_LOGIC;
    signal exp_x_msb_1_table_V_q0 : STD_LOGIC_VECTOR (49 downto 0);
    signal p_Result_s_fu_282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Result_s_reg_974_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_974_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_974_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_974_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_980 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_reg_980_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_reg_980_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_470_reg_985 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_470_reg_985_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_470_reg_985_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal x_msb_ind_3_V_reg_991 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_msb_ind_3_V_reg_991_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal x_msb_ind_3_V_reg_991_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal x_msb_ind_4_V_fu_408_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_msb_ind_4_V_reg_998 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_lsb_ind_V_fu_422_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_lsb_ind_V_reg_1003 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln594_2_fu_438_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln594_2_reg_1018 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln594_2_reg_1018_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln594_2_reg_1018_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln300_1_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_1023 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_1023_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_1023_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_1023_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_1_reg_1023_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_1028 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_1028_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_1028_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_1028_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_3_reg_1028_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal f_x_msb_4_l_V_reg_1048 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln594_3_fu_497_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln594_3_reg_1058 : STD_LOGIC_VECTOR (4 downto 0);
    signal exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal exp_x_msb_3_4_lsb_m_1_V_reg_1073 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_254_fu_616_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_254_reg_1079 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln594_4_fu_622_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln594_4_reg_1085 : STD_LOGIC_VECTOR (40 downto 0);
    signal exp_x_msb_2_3_4_lsb_m_1_V_reg_1096 : STD_LOGIC_VECTOR (49 downto 0);
    signal exp_x_msb_1_V_reg_1101 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln541_fu_466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln541_2_fu_471_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln594_fu_270_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_82_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_83_fu_304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_84_fu_318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_85_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_86_fu_346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_l_int_fu_260_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_l_fract_fu_274_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln1653_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln594_1_fu_418_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal overf_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln176_1_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln176_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln176_3_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln300_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_2_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln176_2_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_475_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_112_fu_485_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_965_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_114_fu_527_p4 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_113_fu_515_p7 : STD_LOGIC_VECTOR (41 downto 0);
    signal r_V_553_fu_544_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_553_fu_544_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal r_V_553_fu_544_p2 : STD_LOGIC_VECTOR (85 downto 0);
    signal trunc_ln_fu_550_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal rhs_256_fu_564_p5 : STD_LOGIC_VECTOR (46 downto 0);
    signal zext_ln813_15_fu_579_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln1347_fu_560_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln813_fu_583_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln813_16_fu_589_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln1347_1_fu_575_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal f_x_msb_2_h_V_fu_599_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln813_18_fu_613_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln813_17_fu_609_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_111_fu_509_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_115_fu_631_p3 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_554_fu_644_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_554_fu_644_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_554_fu_644_p2 : STD_LOGIC_VECTOR (97 downto 0);
    signal trunc_ln1347_1_fu_650_p4 : STD_LOGIC_VECTOR (45 downto 0);
    signal zext_ln1347_2_fu_660_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln1347_fu_672_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln1347_3_fu_677_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal rhs_258_fu_664_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal ret_V_fu_681_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal y_V_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_716_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_fu_716_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_fu_716_p2 : STD_LOGIC_VECTOR (99 downto 0);
    signal trunc_ln813_s_fu_722_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln813_19_fu_732_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal y_l_V_fu_736_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal or_ln300_4_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln288_fu_702_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal y_V_1_fu_741_p4 : STD_LOGIC_VECTOR (45 downto 0);
    signal p_Val2_144_fu_755_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_457_fu_763_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal overf_1_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_100_fu_787_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_99_fu_779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_102_fu_803_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_103_fu_811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_2_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_101_fu_795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_3_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_1_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_105_fu_827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_106_fu_835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_5_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_104_fu_819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_107_fu_843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_108_fu_851_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_109_fu_859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_110_fu_867_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_8_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_7_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_9_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_6_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_10_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln533_4_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overf_2_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_947_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_965_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_965_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_965_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_965_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_965_p00 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_965_p10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_965_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_553_fu_544_p00 : STD_LOGIC_VECTOR (85 downto 0);
    signal r_V_553_fu_544_p10 : STD_LOGIC_VECTOR (85 downto 0);
    signal r_V_554_fu_644_p00 : STD_LOGIC_VECTOR (97 downto 0);
    signal r_V_554_fu_644_p10 : STD_LOGIC_VECTOR (97 downto 0);
    signal r_V_fu_716_p00 : STD_LOGIC_VECTOR (99 downto 0);
    signal r_V_fu_716_p10 : STD_LOGIC_VECTOR (99 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_mul_44ns_42ns_86_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (43 downto 0);
        din1 : IN STD_LOGIC_VECTOR (41 downto 0);
        dout : OUT STD_LOGIC_VECTOR (85 downto 0) );
    end component;


    component ViT_act_mul_50ns_48ns_98_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (49 downto 0);
        din1 : IN STD_LOGIC_VECTOR (47 downto 0);
        dout : OUT STD_LOGIC_VECTOR (97 downto 0) );
    end component;


    component ViT_act_mul_50ns_50ns_100_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (49 downto 0);
        din1 : IN STD_LOGIC_VECTOR (49 downto 0);
        dout : OUT STD_LOGIC_VECTOR (99 downto 0) );
    end component;


    component ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;


    component ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (49 downto 0) );
    end component;



begin
    f_x_msb_4_h_table_V_U : component ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_msb_4_h_table_V_address0,
        ce0 => f_x_msb_4_h_table_V_ce0,
        q0 => f_x_msb_4_h_table_V_q0);

    f_x_msb_4_l_table_V_U : component ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_msb_4_l_table_V_address0,
        ce0 => f_x_msb_4_l_table_V_ce0,
        q0 => f_x_msb_4_l_table_V_q0);

    f_x_lsb_table_V_U : component ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_lsb_table_V_address0,
        ce0 => f_x_lsb_table_V_ce0,
        q0 => f_x_lsb_table_V_q0);

    f_x_msb_3_table_V_U : component ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_msb_3_table_V_address0,
        ce0 => f_x_msb_3_table_V_ce0,
        q0 => f_x_msb_3_table_V_q0);

    f_x_msb_2_table_V_U : component ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 46,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f_x_msb_2_table_V_address0,
        ce0 => f_x_msb_2_table_V_ce0,
        q0 => f_x_msb_2_table_V_q0);

    exp_x_msb_1_table_V_U : component ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R
    generic map (
        DataWidth => 50,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_msb_1_table_V_address0,
        ce0 => exp_x_msb_1_table_V_ce0,
        q0 => exp_x_msb_1_table_V_q0);

    mul_44ns_42ns_86_1_1_U897 : component ViT_act_mul_44ns_42ns_86_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 44,
        din1_WIDTH => 42,
        dout_WIDTH => 86)
    port map (
        din0 => r_V_553_fu_544_p0,
        din1 => r_V_553_fu_544_p1,
        dout => r_V_553_fu_544_p2);

    mul_50ns_48ns_98_1_1_U898 : component ViT_act_mul_50ns_48ns_98_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 50,
        din1_WIDTH => 48,
        dout_WIDTH => 98)
    port map (
        din0 => r_V_554_fu_644_p0,
        din1 => r_V_554_fu_644_p1,
        dout => r_V_554_fu_644_p2);

    mul_50ns_50ns_100_1_1_U899 : component ViT_act_mul_50ns_50ns_100_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 50,
        din1_WIDTH => 50,
        dout_WIDTH => 100)
    port map (
        din0 => r_V_fu_716_p0,
        din1 => r_V_fu_716_p1,
        dout => r_V_fu_716_p2);

    mac_muladd_3ns_4ns_9ns_10_4_1_U900 : component ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 3,
        din1_WIDTH => 4,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_965_p0,
        din1 => grp_fu_965_p1,
        din2 => grp_fu_965_p2,
        ce => grp_fu_965_ce,
        dout => grp_fu_965_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                exp_x_msb_1_V_reg_1101 <= exp_x_msb_1_table_V_q0;
                exp_x_msb_2_3_4_lsb_m_1_V_reg_1096 <= ret_V_fu_681_p2(55 downto 6);
                exp_x_msb_3_4_lsb_m_1_V_reg_1073 <= exp_x_msb_3_4_lsb_m_1_V_fu_593_p2;
                f_x_msb_4_l_V_reg_1048 <= f_x_msb_4_l_table_V_q0;
                or_ln300_1_reg_1023_pp0_iter2_reg <= or_ln300_1_reg_1023_pp0_iter1_reg;
                or_ln300_1_reg_1023_pp0_iter3_reg <= or_ln300_1_reg_1023_pp0_iter2_reg;
                or_ln300_1_reg_1023_pp0_iter4_reg <= or_ln300_1_reg_1023_pp0_iter3_reg;
                or_ln300_3_reg_1028_pp0_iter2_reg <= or_ln300_3_reg_1028_pp0_iter1_reg;
                or_ln300_3_reg_1028_pp0_iter3_reg <= or_ln300_3_reg_1028_pp0_iter2_reg;
                or_ln300_3_reg_1028_pp0_iter4_reg <= or_ln300_3_reg_1028_pp0_iter3_reg;
                p_Result_s_reg_974_pp0_iter2_reg <= p_Result_s_reg_974_pp0_iter1_reg;
                p_Result_s_reg_974_pp0_iter3_reg <= p_Result_s_reg_974_pp0_iter2_reg;
                p_Result_s_reg_974_pp0_iter4_reg <= p_Result_s_reg_974_pp0_iter3_reg;
                ret_V_254_reg_1079 <= ret_V_254_fu_616_p2;
                tmp_470_reg_985_pp0_iter2_reg <= tmp_470_reg_985_pp0_iter1_reg;
                tmp_reg_980_pp0_iter2_reg <= tmp_reg_980_pp0_iter1_reg;
                trunc_ln594_2_reg_1018_pp0_iter2_reg <= trunc_ln594_2_reg_1018_pp0_iter1_reg;
                trunc_ln594_3_reg_1058 <= trunc_ln594_3_fu_497_p1;
                trunc_ln594_4_reg_1085 <= trunc_ln594_4_fu_622_p1;
                x_msb_ind_3_V_reg_991_pp0_iter2_reg <= x_msb_ind_3_V_reg_991_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln300_1_reg_1023 <= or_ln300_1_fu_448_p2;
                or_ln300_1_reg_1023_pp0_iter1_reg <= or_ln300_1_reg_1023;
                or_ln300_3_reg_1028 <= or_ln300_3_fu_460_p2;
                or_ln300_3_reg_1028_pp0_iter1_reg <= or_ln300_3_reg_1028;
                p_Result_s_reg_974 <= x(31 downto 31);
                p_Result_s_reg_974_pp0_iter1_reg <= p_Result_s_reg_974;
                tmp_470_reg_985 <= x(18 downto 11);
                tmp_470_reg_985_pp0_iter1_reg <= tmp_470_reg_985;
                tmp_reg_980 <= x(25 downto 19);
                tmp_reg_980_pp0_iter1_reg <= tmp_reg_980;
                trunc_ln594_2_reg_1018 <= trunc_ln594_2_fu_438_p1;
                trunc_ln594_2_reg_1018_pp0_iter1_reg <= trunc_ln594_2_reg_1018;
                    x_lsb_ind_V_reg_1003(3 downto 1) <= x_lsb_ind_V_fu_422_p3(3 downto 1);
                x_msb_ind_3_V_reg_991 <= x(10 downto 6);
                x_msb_ind_3_V_reg_991_pp0_iter1_reg <= x_msb_ind_3_V_reg_991;
                x_msb_ind_4_V_reg_998 <= x(5 downto 3);
            end if;
        end if;
    end process;
    x_lsb_ind_V_reg_1003(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1347_fu_672_p2 <= std_logic_vector(unsigned(exp_x_msb_3_4_lsb_m_1_V_reg_1073) + unsigned(zext_ln1347_2_fu_660_p1));
    add_ln813_fu_583_p2 <= std_logic_vector(unsigned(zext_ln813_15_fu_579_p1) + unsigned(zext_ln1347_fu_560_p1));
    and_ln300_fu_372_p2 <= (icmp_ln1653_fu_360_p2 and icmp_ln1651_fu_366_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv31_7FFFFFFF when (overf_2_fu_941_p2(0) = '1') else 
        tmp_s_fu_947_p4;
    exp_x_msb_1_table_V_address0 <= zext_ln541_5_fu_626_p1(8 - 1 downto 0);

    exp_x_msb_1_table_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_x_msb_1_table_V_ce0 <= ap_const_logic_1;
        else 
            exp_x_msb_1_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_msb_3_4_lsb_m_1_V_fu_593_p2 <= std_logic_vector(unsigned(zext_ln813_16_fu_589_p1) + unsigned(zext_ln1347_1_fu_575_p1));
    f_x_lsb_table_V_address0 <= zext_ln541_2_fu_471_p1(4 - 1 downto 0);

    f_x_lsb_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            f_x_lsb_table_V_ce0 <= ap_const_logic_1;
        else 
            f_x_lsb_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_msb_2_h_V_fu_599_p4 <= f_x_msb_2_table_V_q0(45 downto 41);
    f_x_msb_2_table_V_address0 <= zext_ln541_4_fu_505_p1(8 - 1 downto 0);

    f_x_msb_2_table_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            f_x_msb_2_table_V_ce0 <= ap_const_logic_1;
        else 
            f_x_msb_2_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_msb_3_table_V_address0 <= zext_ln541_3_fu_501_p1(5 - 1 downto 0);

    f_x_msb_3_table_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            f_x_msb_3_table_V_ce0 <= ap_const_logic_1;
        else 
            f_x_msb_3_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_msb_4_h_table_V_address0 <= zext_ln541_fu_466_p1(3 - 1 downto 0);

    f_x_msb_4_h_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            f_x_msb_4_h_table_V_ce0 <= ap_const_logic_1;
        else 
            f_x_msb_4_h_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_x_msb_4_l_table_V_address0 <= zext_ln541_fu_466_p1(3 - 1 downto 0);

    f_x_msb_4_l_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            f_x_msb_4_l_table_V_ce0 <= ap_const_logic_1;
        else 
            f_x_msb_4_l_table_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_965_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_965_ce <= ap_const_logic_1;
        else 
            grp_fu_965_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_965_p0 <= grp_fu_965_p00(3 - 1 downto 0);
    grp_fu_965_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_4_V_fu_408_p4),7));
    grp_fu_965_p1 <= grp_fu_965_p10(4 - 1 downto 0);
    grp_fu_965_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_lsb_ind_V_fu_422_p3),7));
    grp_fu_965_p2 <= grp_fu_965_p20(9 - 1 downto 0);
    grp_fu_965_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_112_fu_485_p3),10));
    icmp_ln1651_fu_366_p2 <= "1" when (unsigned(x_l_fract_fu_274_p3) > unsigned(ap_const_lv23_78A013)) else "0";
    icmp_ln1653_fu_360_p2 <= "1" when (x_l_int_fu_260_p4 = ap_const_lv5_F) else "0";
    or_ln300_1_fu_448_p2 <= (xor_ln176_fu_312_p2 or or_ln300_fu_442_p2);
    or_ln300_2_fu_454_p2 <= (xor_ln176_3_fu_354_p2 or and_ln300_fu_372_p2);
    or_ln300_3_fu_460_p2 <= (xor_ln176_2_fu_340_p2 or or_ln300_2_fu_454_p2);
    or_ln300_4_fu_751_p2 <= (or_ln300_3_reg_1028_pp0_iter4_reg or or_ln300_1_reg_1023_pp0_iter4_reg);
    or_ln300_fu_442_p2 <= (xor_ln176_1_fu_326_p2 or overf_fu_298_p2);
    or_ln533_10_fu_935_p2 <= (or_ln533_9_fu_929_p2 or or_ln533_6_fu_911_p2);
    or_ln533_1_fu_881_p2 <= (p_Result_99_fu_779_p3 or or_ln533_fu_875_p2);
    or_ln533_2_fu_887_p2 <= (p_Result_103_fu_811_p3 or p_Result_102_fu_803_p3);
    or_ln533_3_fu_893_p2 <= (p_Result_101_fu_795_p3 or or_ln533_2_fu_887_p2);
    or_ln533_4_fu_899_p2 <= (or_ln533_3_fu_893_p2 or or_ln533_1_fu_881_p2);
    or_ln533_5_fu_905_p2 <= (p_Result_106_fu_835_p3 or p_Result_105_fu_827_p3);
    or_ln533_6_fu_911_p2 <= (p_Result_104_fu_819_p3 or or_ln533_5_fu_905_p2);
    or_ln533_7_fu_917_p2 <= (p_Result_108_fu_851_p3 or p_Result_107_fu_843_p3);
    or_ln533_8_fu_923_p2 <= (p_Result_110_fu_867_p3 or p_Result_109_fu_859_p3);
    or_ln533_9_fu_929_p2 <= (or_ln533_8_fu_923_p2 or or_ln533_7_fu_917_p2);
    or_ln533_fu_875_p2 <= (p_Result_100_fu_787_p3 or overf_1_fu_773_p2);
    overf_1_fu_773_p2 <= "0" when (tmp_457_fu_763_p4 = ap_const_lv2_0) else "1";
    overf_2_fu_941_p2 <= (or_ln533_4_fu_899_p2 or or_ln533_10_fu_935_p2);
    overf_fu_298_p2 <= (p_Result_s_fu_282_p3 xor p_Result_82_fu_290_p3);
    p_Result_100_fu_787_p3 <= p_Val2_144_fu_755_p3(42 downto 42);
    p_Result_101_fu_795_p3 <= p_Val2_144_fu_755_p3(41 downto 41);
    p_Result_102_fu_803_p3 <= p_Val2_144_fu_755_p3(40 downto 40);
    p_Result_103_fu_811_p3 <= p_Val2_144_fu_755_p3(39 downto 39);
    p_Result_104_fu_819_p3 <= p_Val2_144_fu_755_p3(38 downto 38);
    p_Result_105_fu_827_p3 <= p_Val2_144_fu_755_p3(37 downto 37);
    p_Result_106_fu_835_p3 <= p_Val2_144_fu_755_p3(36 downto 36);
    p_Result_107_fu_843_p3 <= p_Val2_144_fu_755_p3(35 downto 35);
    p_Result_108_fu_851_p3 <= p_Val2_144_fu_755_p3(34 downto 34);
    p_Result_109_fu_859_p3 <= p_Val2_144_fu_755_p3(33 downto 33);
    p_Result_110_fu_867_p3 <= p_Val2_144_fu_755_p3(32 downto 32);
    p_Result_111_fu_509_p3 <= (p_Result_s_reg_974_pp0_iter2_reg & tmp_reg_980_pp0_iter2_reg);
    p_Result_112_fu_485_p3 <= (f_x_msb_4_h_table_V_q0 & tmp_45_fu_475_p4);
    p_Result_113_fu_515_p7 <= (((((trunc_ln594_2_reg_1018_pp0_iter2_reg & ap_const_lv10_0) & grp_fu_965_p3) & trunc_ln594_3_reg_1058) & ap_const_lv4_0) & f_x_msb_4_l_V_reg_1048);
    p_Result_114_fu_527_p4 <= ((x_msb_ind_3_V_reg_991_pp0_iter2_reg & ap_const_lv7_0) & f_x_msb_3_table_V_q0);
    p_Result_115_fu_631_p3 <= (ret_V_254_reg_1079 & trunc_ln594_4_reg_1085);
    p_Result_82_fu_290_p3 <= x(26 downto 26);
    p_Result_83_fu_304_p3 <= x(27 downto 27);
    p_Result_84_fu_318_p3 <= x(28 downto 28);
    p_Result_85_fu_332_p3 <= x(29 downto 29);
    p_Result_86_fu_346_p3 <= x(30 downto 30);
    p_Result_99_fu_779_p3 <= p_Val2_144_fu_755_p3(43 downto 43);
    p_Result_s_fu_282_p3 <= x(31 downto 31);
    p_Val2_144_fu_755_p3 <= 
        select_ln288_fu_702_p3 when (or_ln300_4_fu_751_p2(0) = '1') else 
        y_V_1_fu_741_p4;
    r_V_553_fu_544_p0 <= r_V_553_fu_544_p00(44 - 1 downto 0);
    r_V_553_fu_544_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_114_fu_527_p4),86));
    r_V_553_fu_544_p1 <= r_V_553_fu_544_p10(42 - 1 downto 0);
    r_V_553_fu_544_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_113_fu_515_p7),86));
    r_V_554_fu_644_p0 <= r_V_554_fu_644_p00(50 - 1 downto 0);
    r_V_554_fu_644_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_115_fu_631_p3),98));
    r_V_554_fu_644_p1 <= r_V_554_fu_644_p10(48 - 1 downto 0);
    r_V_554_fu_644_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_3_4_lsb_m_1_V_reg_1073),98));
    r_V_fu_716_p0 <= r_V_fu_716_p00(50 - 1 downto 0);
    r_V_fu_716_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_2_3_4_lsb_m_1_V_reg_1096),100));
    r_V_fu_716_p1 <= r_V_fu_716_p10(50 - 1 downto 0);
    r_V_fu_716_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_x_msb_1_V_reg_1101),100));
    ret_V_254_fu_616_p2 <= std_logic_vector(unsigned(zext_ln813_18_fu_613_p1) + unsigned(zext_ln813_17_fu_609_p1));
    ret_V_fu_681_p2 <= std_logic_vector(unsigned(zext_ln1347_3_fu_677_p1) + unsigned(rhs_258_fu_664_p4));
    rhs_256_fu_564_p5 <= (((x_msb_ind_3_V_reg_991_pp0_iter2_reg & ap_const_lv7_0) & f_x_msb_3_table_V_q0) & ap_const_lv3_0);
    rhs_258_fu_664_p4 <= ((ret_V_254_reg_1079 & trunc_ln594_4_reg_1085) & ap_const_lv6_0);
    select_ln288_fu_702_p3 <= 
        ap_const_lv46_3FFFFFFFFFFF when (y_V_fu_697_p2(0) = '1') else 
        ap_const_lv46_0;
    tmp_457_fu_763_p4 <= p_Val2_144_fu_755_p3(45 downto 44);
    tmp_45_fu_475_p4 <= f_x_lsb_table_V_q0(7 downto 5);
    tmp_s_fu_947_p4 <= p_Val2_144_fu_755_p3(31 downto 1);
    trunc_ln1347_1_fu_650_p4 <= r_V_554_fu_644_p2(97 downto 52);
    trunc_ln594_1_fu_418_p1 <= x(3 - 1 downto 0);
    trunc_ln594_2_fu_438_p1 <= x(6 - 1 downto 0);
    trunc_ln594_3_fu_497_p1 <= f_x_lsb_table_V_q0(5 - 1 downto 0);
    trunc_ln594_4_fu_622_p1 <= f_x_msb_2_table_V_q0(41 - 1 downto 0);
    trunc_ln594_fu_270_p1 <= x(22 - 1 downto 0);
    trunc_ln813_s_fu_722_p4 <= r_V_fu_716_p2(99 downto 52);
    trunc_ln_fu_550_p4 <= r_V_553_fu_544_p2(85 downto 55);
    x_l_fract_fu_274_p3 <= (trunc_ln594_fu_270_p1 & ap_const_lv1_0);
    x_l_int_fu_260_p4 <= x(26 downto 22);
    x_lsb_ind_V_fu_422_p3 <= (trunc_ln594_1_fu_418_p1 & ap_const_lv1_0);
    x_msb_ind_4_V_fu_408_p4 <= x(5 downto 3);
    xor_ln176_1_fu_326_p2 <= (p_Result_s_fu_282_p3 xor p_Result_84_fu_318_p3);
    xor_ln176_2_fu_340_p2 <= (p_Result_s_fu_282_p3 xor p_Result_85_fu_332_p3);
    xor_ln176_3_fu_354_p2 <= (p_Result_s_fu_282_p3 xor p_Result_86_fu_346_p3);
    xor_ln176_fu_312_p2 <= (p_Result_s_fu_282_p3 xor p_Result_83_fu_304_p3);
    y_V_1_fu_741_p4 <= y_l_V_fu_736_p2(49 downto 4);
    y_V_fu_697_p2 <= (p_Result_s_reg_974_pp0_iter4_reg xor ap_const_lv1_1);
    y_l_V_fu_736_p2 <= std_logic_vector(unsigned(exp_x_msb_1_V_reg_1101) + unsigned(zext_ln813_19_fu_732_p1));
    zext_ln1347_1_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs_256_fu_564_p5),48));
    zext_ln1347_2_fu_660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1347_1_fu_650_p4),48));
    zext_ln1347_3_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1347_fu_672_p2),56));
    zext_ln1347_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_550_p4),43));
    zext_ln541_2_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_lsb_ind_V_reg_1003),64));
    zext_ln541_3_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_3_V_reg_991_pp0_iter1_reg),64));
    zext_ln541_4_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_470_reg_985_pp0_iter1_reg),64));
    zext_ln541_5_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_111_fu_509_p3),64));
    zext_ln541_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_msb_ind_4_V_reg_998),64));
    zext_ln813_15_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_113_fu_515_p7),43));
    zext_ln813_16_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln813_fu_583_p2),48));
    zext_ln813_17_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_x_msb_2_h_V_fu_599_p4),9));
    zext_ln813_18_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_470_reg_985_pp0_iter2_reg),9));
    zext_ln813_19_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln813_s_fu_722_p4),50));
end behav;
