// Seed: 1408213836
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  always_latch @(posedge id_1) if (1) id_1 = 1;
  wire id_2;
  wire id_3;
  reg  id_4;
  always begin
    if (id_4) begin
      begin
      end
      id_1 <= id_4;
    end
  end
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  module_0();
endmodule
