$date
	Tue Nov  4 17:46:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Analyse_tb $end
$var wire 1 ! state $end
$var wire 1 " q $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % clk $end
$scope module an $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % clk $end
$var reg 1 & prev_a $end
$var reg 1 ' prev_b $end
$var reg 1 " q $end
$var reg 1 ! state $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
1%
0$
0#
0"
x!
$end
#5000
0%
#10000
0'
0&
0!
1%
#15000
0%
#20000
1%
#25000
0%
#30000
1%
#35000
0%
#40000
1'
1"
1%
1$
#45000
0%
#50000
0'
1&
1%
0$
1#
#55000
0%
#60000
1'
0"
1%
1$
#65000
0%
#70000
1"
0'
0&
1!
1%
0$
0#
#75000
0%
#80000
0"
1'
1&
0!
1%
1$
1#
#85000
0%
#90000
1"
1!
1%
#95000
0%
#100000
1%
#105000
0%
#110000
0'
0"
1%
0$
#115000
0%
#120000
1'
0&
1%
1$
0#
#125000
0%
#130000
0'
1"
1%
0$
#135000
0%
#140000
0"
0!
1%
#145000
0%
#150000
1%
#155000
0%
#160000
1%
