// Seed: 1707339241
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  reg id_2;
  always @(id_1 or posedge 1) begin
    id_2 <= 1;
  end
endmodule
