$comment
	File created using the following command:
		vcd file ProjetoACA.msim.vcd -direction
$end
$date
	Fri Dec 04 16:30:14 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module checkerv1_vhd_vec_tst $end
$var wire 1 ! a_r [23] $end
$var wire 1 " a_r [22] $end
$var wire 1 # a_r [21] $end
$var wire 1 $ a_r [20] $end
$var wire 1 % a_r [19] $end
$var wire 1 & a_r [18] $end
$var wire 1 ' a_r [17] $end
$var wire 1 ( a_r [16] $end
$var wire 1 ) a_r [15] $end
$var wire 1 * a_r [14] $end
$var wire 1 + a_r [13] $end
$var wire 1 , a_r [12] $end
$var wire 1 - a_r [11] $end
$var wire 1 . a_r [10] $end
$var wire 1 / a_r [9] $end
$var wire 1 0 a_r [8] $end
$var wire 1 1 a_r [7] $end
$var wire 1 2 a_r [6] $end
$var wire 1 3 a_r [5] $end
$var wire 1 4 a_r [4] $end
$var wire 1 5 a_r [3] $end
$var wire 1 6 a_r [2] $end
$var wire 1 7 a_r [1] $end
$var wire 1 8 a_r [0] $end
$var wire 1 9 error $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_a_r [23] $end
$var wire 1 D ww_a_r [22] $end
$var wire 1 E ww_a_r [21] $end
$var wire 1 F ww_a_r [20] $end
$var wire 1 G ww_a_r [19] $end
$var wire 1 H ww_a_r [18] $end
$var wire 1 I ww_a_r [17] $end
$var wire 1 J ww_a_r [16] $end
$var wire 1 K ww_a_r [15] $end
$var wire 1 L ww_a_r [14] $end
$var wire 1 M ww_a_r [13] $end
$var wire 1 N ww_a_r [12] $end
$var wire 1 O ww_a_r [11] $end
$var wire 1 P ww_a_r [10] $end
$var wire 1 Q ww_a_r [9] $end
$var wire 1 R ww_a_r [8] $end
$var wire 1 S ww_a_r [7] $end
$var wire 1 T ww_a_r [6] $end
$var wire 1 U ww_a_r [5] $end
$var wire 1 V ww_a_r [4] $end
$var wire 1 W ww_a_r [3] $end
$var wire 1 X ww_a_r [2] $end
$var wire 1 Y ww_a_r [1] $end
$var wire 1 Z ww_a_r [0] $end
$var wire 1 [ ww_error $end
$var wire 1 \ \error~output_o\ $end
$var wire 1 ] \a_r[11]~input_o\ $end
$var wire 1 ^ \a_r[23]~input_o\ $end
$var wire 1 _ \a_r[1]~input_o\ $end
$var wire 1 ` \a_r[14]~input_o\ $end
$var wire 1 a \comp|e1~1_combout\ $end
$var wire 1 b \a_r[8]~input_o\ $end
$var wire 1 c \a_r[12]~input_o\ $end
$var wire 1 d \a_r[9]~input_o\ $end
$var wire 1 e \a_r[13]~input_o\ $end
$var wire 1 f \comp|e1~0_combout\ $end
$var wire 1 g \a_r[15]~input_o\ $end
$var wire 1 h \a_r[21]~input_o\ $end
$var wire 1 i \comp|e1~2_combout\ $end
$var wire 1 j \a_r[10]~input_o\ $end
$var wire 1 k \a_r[17]~input_o\ $end
$var wire 1 l \a_r[16]~input_o\ $end
$var wire 1 m \comp|e0~0_combout\ $end
$var wire 1 n \comp|e7~0_combout\ $end
$var wire 1 o \a_r[0]~input_o\ $end
$var wire 1 p \a_r[19]~input_o\ $end
$var wire 1 q \a_r[20]~input_o\ $end
$var wire 1 r \comp|e0~2_combout\ $end
$var wire 1 s \a_r[18]~input_o\ $end
$var wire 1 t \comp|e0~1_combout\ $end
$var wire 1 u \comp|e0~3_combout\ $end
$var wire 1 v \a_r[5]~input_o\ $end
$var wire 1 w \comp|e5~0_combout\ $end
$var wire 1 x \comp|error~0_combout\ $end
$var wire 1 y \a_r[6]~input_o\ $end
$var wire 1 z \comp|e6~0_combout\ $end
$var wire 1 { \a_r[22]~input_o\ $end
$var wire 1 | \a_r[4]~input_o\ $end
$var wire 1 } \comp|e4~0_combout\ $end
$var wire 1 ~ \comp|error~3_combout\ $end
$var wire 1 !! \comp|e7~1_combout\ $end
$var wire 1 "! \a_r[7]~input_o\ $end
$var wire 1 #! \a_r[2]~input_o\ $end
$var wire 1 $! \comp|e2~0_combout\ $end
$var wire 1 %! \a_r[3]~input_o\ $end
$var wire 1 &! \comp|e3~0_combout\ $end
$var wire 1 '! \comp|e2~1_combout\ $end
$var wire 1 (! \comp|error~1_combout\ $end
$var wire 1 )! \comp|error~2_combout\ $end
$var wire 1 *! \comp|error~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
19
0:
1;
x<
1=
1>
1?
1@
1A
1B
1[
1\
0]
0^
0_
1`
1a
0b
0c
0d
0e
0f
0g
0h
1i
0j
0k
1l
1m
0n
0o
1p
0q
1r
1s
1t
1u
0v
0w
1x
1y
0z
0{
1|
1}
0~
0!!
0"!
0#!
1$!
1%!
0&!
0'!
1(!
1)!
1*!
0!
0"
0#
0$
1%
1&
0'
1(
0)
1*
0+
0,
0-
0.
0/
00
01
12
03
14
15
06
07
08
0C
0D
0E
0F
1G
1H
0I
1J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
1V
1W
0X
0Y
0Z
$end
#1000000
