<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Indirect Target Selection (ITS) &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Linux Security Module Usage" href="../LSM/index.html" />
    <link rel="prev" title="Old Microcode" href="old_microcode.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.16.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Administration</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#general-guides-to-kernel-administration">General guides to kernel administration</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../README.html">Linux kernel release 6.x &lt;http://kernel.org/&gt;</a></li>
<li class="toctree-l3"><a class="reference internal" href="../devices.html">Linux allocated devices (4.x+ version)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../features.html">Feature status on all architectures</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sysfs-rules.html">Rules on how to access information in sysfs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sysctl/index.html">Documentation for /proc/sys</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cputopology.html">How CPU topology info is exported via sysfs</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abi.html">Linux ABI description</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">Hardware vulnerabilities</a></li>
<li class="toctree-l3"><a class="reference internal" href="../LSM/index.html">Linux Security Module Usage</a></li>
<li class="toctree-l3"><a class="reference internal" href="../perf-security.html">Perf events and tool security</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#booting-the-kernel">Booting the kernel</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#tracking-down-and-identifying-problems">Tracking down and identifying problems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#core-kernel-subsystems">Core-kernel subsystems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#block-layer-and-filesystem-administration">Block-layer and filesystem administration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#device-specific-guides">Device-specific guides</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#workload-analysis">Workload analysis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#everything-else">Everything else</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/admin-guide/hw-vuln/indirect-target-selection.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="indirect-target-selection-its">
<h1>Indirect Target Selection (ITS)<a class="headerlink" href="#indirect-target-selection-its" title="Link to this heading">¶</a></h1>
<p>ITS is a vulnerability in some Intel CPUs that support Enhanced IBRS and were
released before Alder Lake. ITS may allow an attacker to control the prediction
of indirect branches and RETs located in the lower half of a cacheline.</p>
<p>ITS is assigned CVE-2024-28956 with a CVSS score of 4.7 (Medium).</p>
<section id="scope-of-impact">
<h2>Scope of Impact<a class="headerlink" href="#scope-of-impact" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p><strong>eIBRS Guest/Host Isolation</strong>: Indirect branches in KVM/kernel may still be
predicted with unintended target corresponding to a branch in the guest.</p></li>
<li><p><strong>Intra-Mode BTI</strong>: In-kernel training such as through cBPF or other native
gadgets.</p></li>
<li><p><strong>Indirect Branch Prediction Barrier (IBPB)</strong>: After an IBPB, indirect
branches may still be predicted with targets corresponding to direct branches
executed prior to the IBPB. This is fixed by the IPU 2025.1 microcode, which
should be available via distro updates. Alternatively microcode can be
obtained from Intel’s github repository <a class="footnote-reference brackets" href="#f1" id="id1" role="doc-noteref"><span class="fn-bracket">[</span>1<span class="fn-bracket">]</span></a>.</p></li>
</ul>
</section>
<section id="affected-cpus">
<h2>Affected CPUs<a class="headerlink" href="#affected-cpus" title="Link to this heading">¶</a></h2>
<p>Below is the list of ITS affected CPUs <a class="footnote-reference brackets" href="#f2" id="id2" role="doc-noteref"><span class="fn-bracket">[</span>2<span class="fn-bracket">]</span></a> <a class="footnote-reference brackets" href="#f3" id="id3" role="doc-noteref"><span class="fn-bracket">[</span>3<span class="fn-bracket">]</span></a>:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Common name</p></th>
<th class="head"><p>Family_Model</p></th>
<th class="head"><p>eIBRS
Guest/Host Isolation</p></th>
<th class="head"><p>Intra-mode BTI</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>SKYLAKE_X (step &gt;= 6)</p></td>
<td><p>06_55H</p></td>
<td><p>Affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-odd"><td><p>ICELAKE_X</p></td>
<td><p>06_6AH</p></td>
<td><p>Not affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-even"><td><p>ICELAKE_D</p></td>
<td><p>06_6CH</p></td>
<td><p>Not affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-odd"><td><p>ICELAKE_L</p></td>
<td><p>06_7EH</p></td>
<td><p>Not affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-even"><td><p>TIGERLAKE_L</p></td>
<td><p>06_8CH</p></td>
<td><p>Not affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-odd"><td><p>TIGERLAKE</p></td>
<td><p>06_8DH</p></td>
<td><p>Not affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-even"><td><p>KABYLAKE_L (step &gt;= 12)</p></td>
<td><p>06_8EH</p></td>
<td><p>Affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-odd"><td><p>KABYLAKE (step &gt;= 13)</p></td>
<td><p>06_9EH</p></td>
<td><p>Affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-even"><td><p>COMETLAKE</p></td>
<td><p>06_A5H</p></td>
<td><p>Affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-odd"><td><p>COMETLAKE_L</p></td>
<td><p>06_A6H</p></td>
<td><p>Affected</p></td>
<td><p>Affected</p></td>
</tr>
<tr class="row-even"><td><p>ROCKETLAKE</p></td>
<td><p>06_A7H</p></td>
<td><p>Not affected</p></td>
<td><p>Affected</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<ul class="simple">
<li><p>All affected CPUs enumerate Enhanced IBRS feature.</p></li>
<li><p>IBPB isolation is affected on all ITS affected CPUs, and need a microcode
update for mitigation.</p></li>
<li><p>None of the affected CPUs enumerate BHI_CTRL which was introduced in Golden
Cove (Alder Lake and Sapphire Rapids). This can help guests to determine the
host’s affected status.</p></li>
<li><p>Intel Atom CPUs are not affected by ITS.</p></li>
</ul>
</section>
<section id="mitigation">
<h2>Mitigation<a class="headerlink" href="#mitigation" title="Link to this heading">¶</a></h2>
<p>As only the indirect branches and RETs that have their last byte of instruction
in the lower half of the cacheline are vulnerable to ITS, the basic idea behind
the mitigation is to not allow indirect branches in the lower half.</p>
<p>This is achieved by relying on existing retpoline support in the kernel, and in
compilers. ITS-vulnerable retpoline sites are runtime patched to point to newly
added ITS-safe thunks. These safe thunks consists of indirect branch in the
second half of the cacheline. Not all retpoline sites are patched to thunks, if
a retpoline site is evaluated to be ITS-safe, it is replaced with an inline
indirect branch.</p>
<section id="dynamic-thunks">
<h3>Dynamic thunks<a class="headerlink" href="#dynamic-thunks" title="Link to this heading">¶</a></h3>
<p>From a dynamically allocated pool of safe-thunks, each vulnerable site is
replaced with a new thunk, such that they get a unique address. This could
improve the branch prediction accuracy. Also, it is a defense-in-depth measure
against aliasing.</p>
<p>Note, for simplicity, indirect branches in eBPF programs are always replaced
with a jump to a static thunk in __x86_indirect_its_thunk_array. If required,
in future this can be changed to use dynamic thunks.</p>
<p>All vulnerable RETs are replaced with a static thunk, they do not use dynamic
thunks. This is because RETs get their prediction from RSB mostly that does not
depend on source address. RETs that underflow RSB may benefit from dynamic
thunks. But, RETs significantly outnumber indirect branches, and any benefit
from a unique source address could be outweighed by the increased icache
footprint and iTLB pressure.</p>
</section>
<section id="retpoline">
<h3>Retpoline<a class="headerlink" href="#retpoline" title="Link to this heading">¶</a></h3>
<p>Retpoline sequence also mitigates ITS-unsafe indirect branches. For this
reason, when retpoline is enabled, ITS mitigation only relocates the RETs to
safe thunks. Unless user requested the RSB-stuffing mitigation.</p>
</section>
<section id="rsb-stuffing">
<h3>RSB Stuffing<a class="headerlink" href="#rsb-stuffing" title="Link to this heading">¶</a></h3>
<p>RSB-stuffing via Call Depth Tracking is a mitigation for Retbleed RSB-underflow
attacks. And it also mitigates RETs that are vulnerable to ITS.</p>
<section id="mitigation-in-guests">
<h4>Mitigation in guests<a class="headerlink" href="#mitigation-in-guests" title="Link to this heading">¶</a></h4>
<p>All guests deploy ITS mitigation by default, irrespective of eIBRS enumeration
and Family/Model of the guest. This is because eIBRS feature could be hidden
from a guest. One exception to this is when a guest enumerates BHI_DIS_S, which
indicates that the guest is running on an unaffected host.</p>
<p>To prevent guests from unnecessarily deploying the mitigation on unaffected
platforms, Intel has defined ITS_NO bit(62) in MSR IA32_ARCH_CAPABILITIES. When
a guest sees this bit set, it should not enumerate the ITS bug. Note, this bit
is not set by any hardware, but is <strong>intended for VMMs to synthesize</strong> it for
guests as per the host’s affected status.</p>
</section>
<section id="mitigation-options">
<h4>Mitigation options<a class="headerlink" href="#mitigation-options" title="Link to this heading">¶</a></h4>
<p>The ITS mitigation can be controlled using the “indirect_target_selection”
kernel parameter. The available options are:</p>
<blockquote>
<div><table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>on</p></td>
<td><p>(default)  Deploy the “Aligned branch/return thunks” mitigation.
If spectre_v2 mitigation enables retpoline, aligned-thunks are only
deployed for the affected RET instructions. Retpoline mitigates
indirect branches.</p></td>
</tr>
<tr class="row-even"><td><p>off</p></td>
<td><p>Disable ITS mitigation.</p></td>
</tr>
<tr class="row-odd"><td><p>vmexit</p></td>
<td><p>Equivalent to “=on” if the CPU is affected by guest/host isolation
part of ITS. Otherwise, mitigation is not deployed. This option is
useful when host userspace is not in the threat model, and only
attacks from guest to host are considered.</p></td>
</tr>
<tr class="row-even"><td><p>stuff</p></td>
<td><p>Deploy RSB-fill mitigation when retpoline is also deployed.
Otherwise, deploy the default mitigation. When retpoline mitigation
is enabled, RSB-stuffing via Call-Depth-Tracking also mitigates
ITS.</p></td>
</tr>
<tr class="row-odd"><td><p>force</p></td>
<td><p>Force the ITS bug and deploy the default mitigation.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</section>
</section>
</section>
<section id="sysfs-reporting">
<h2>Sysfs reporting<a class="headerlink" href="#sysfs-reporting" title="Link to this heading">¶</a></h2>
<p>The sysfs file showing ITS mitigation status is:</p>
<blockquote>
<div><p>/sys/devices/system/cpu/vulnerabilities/indirect_target_selection</p>
</div></blockquote>
<p>Note, microcode mitigation status is not reported in this file.</p>
<p>The possible values in this file are:</p>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>Not affected</p></td>
<td><p>The processor is not vulnerable.</p></td>
</tr>
<tr class="row-even"><td><p>Vulnerable</p></td>
<td><p>System is vulnerable and no mitigation has been applied.</p></td>
</tr>
<tr class="row-odd"><td><p>Vulnerable, KVM: Not affected</p></td>
<td><p>System is vulnerable to intra-mode BTI, but not affected by eIBRS
guest/host isolation.</p></td>
</tr>
<tr class="row-even"><td><p>Mitigation: Aligned branch/return thunks</p></td>
<td><p>The mitigation is enabled, affected indirect branches and RETs are
relocated to safe thunks.</p></td>
</tr>
<tr class="row-odd"><td><p>Mitigation: Retpolines, Stuffing RSB</p></td>
<td><p>The mitigation is enabled using retpoline and RSB stuffing.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="references">
<h2>References<a class="headerlink" href="#references" title="Link to this heading">¶</a></h2>
<aside class="footnote-list brackets">
<aside class="footnote brackets" id="f1" role="doc-footnote">
<span class="label"><span class="fn-bracket">[</span><a role="doc-backlink" href="#id1">1</a><span class="fn-bracket">]</span></span>
<p>Microcode repository - <a class="reference external" href="https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files">https://github.com/intel/Intel-Linux-Processor-Microcode-Data-Files</a></p>
</aside>
<aside class="footnote brackets" id="f2" role="doc-footnote">
<span class="label"><span class="fn-bracket">[</span><a role="doc-backlink" href="#id2">2</a><span class="fn-bracket">]</span></span>
<p>Affected Processors list - <a class="reference external" href="https://www.intel.com/content/www/us/en/developer/topic-technology/software-security-guidance/processors-affected-consolidated-product-cpu-model.html">https://www.intel.com/content/www/us/en/developer/topic-technology/software-security-guidance/processors-affected-consolidated-product-cpu-model.html</a></p>
</aside>
<aside class="footnote brackets" id="f3" role="doc-footnote">
<span class="label"><span class="fn-bracket">[</span><a role="doc-backlink" href="#id3">3</a><span class="fn-bracket">]</span></span>
<p>Affected Processors list (machine readable) - <a class="reference external" href="https://github.com/intel/Intel-affected-processor-list">https://github.com/intel/Intel-affected-processor-list</a></p>
</aside>
</aside>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/admin-guide/hw-vuln/indirect-target-selection.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>