**# Week 1 Mini Project - Mini ALU (Combinational Logic)**

This project implements a simple combinational logic block (Mini ALU) using Verilog and verifies it using a testbench.


**# Files**

* mini\_alu.v     : RTL design of the Mini ALU
* tb\_mini\_alu.v  : Testbench to verify the design


**# Operations**

* sel=00 --> AND
* sel=01 --> OR
* sel=10 --> XOR
* sel=11 --> NOT


**# Tools Used**

* Verilog HDL
* Simulator: ModelSim


**AUTHOR :** MARK JUSTIN

