# CREEMcore32U

Compact RISC-V Extensible Embedded Microprocessor core 32-Bit Unfinished

## Setup with Quartus Prime
add the following line to `simulation/modelsim/modelsim.ini` riscv = 
```
../../libraries/riscv
```