// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef _INTR_IPC_ACPU_H_
#define _INTR_IPC_ACPU_H_


#define INTR_LPIS_NS_CH0_SENSORHUB_AP    0    
#define INTR_LPIS_NS_CH1_SENSORHUB_AP    1    
#define INTR_LPIS_NS_CH2_SENSORHUB_AP    2    
#define INTR_LPIS_NS_CH3_SENSORHUB_AP    3    
#define INTR_LPIS_NS_CH4_ADSP_AP         4    
#define INTR_LPIS_NS_CH5_SENSORHUB_AP    5    
#define INTR_LPIS_NS_CH6_SENSORHUB_AP    6    
#define INTR_LPIS_NS_CH17_ALL_AP         7    
#define INTR_LPIS_NS_CH18_ALL_AP         8    
#define INTR_LPIS_NS_CH19_ALL_AP         9    

#define INTR_LPIS_S_CH0_SENSORHUB_AP     10    
#define INTR_LPIS_S_CH1_RESERVED_AP      11    
#define INTR_LPIS_S_CH2_RESERVED_AP      12    
#define INTR_LPIS_S_CH3_RESERVED_AP      13    
#define INTR_LPIS_S_CH14_ALL_AP          14    
#define INTR_LPIS_S_CH15_ALL_AP          15    
#define INTR_LPIS_S_CH16_ALL_AP          16    
#define INTR_LPIS_S_CH17_ALL_AP          17    

#define INTR_PERI_NS0_CH0_LPCORE_AP      609   
#define INTR_PERI_NS0_CH1_LPCORE_AP      610   
#define INTR_PERI_NS0_CH2_ADSP_AP        611   
#define INTR_PERI_NS0_CH3_SENSORHUB_AP   612   
#define INTR_PERI_NS0_CH4_ISP_AP         613   
#define INTR_PERI_NS0_CH5_LPCORE_AP      614   
#define INTR_PERI_NS0_CH6_RESERVED_AP    615   
#define INTR_PERI_NS0_CH7_RESERVED_AP    616   
#define INTR_PERI_NS0_CH8_RESERVED_AP    617   

#define INTR_PERI_NS1_CH6_XRSE_AP        618   
#define INTR_PERI_NS1_CH9_ALL_AP         619   
#define INTR_PERI_NS1_CH10_ALL_AP        620   
#define INTR_PERI_NS1_CH11_ALL_AP        621   
#define INTR_PERI_NS1_CH12_XCTRL_CPU_AP  596   
#define INTR_PERI_NS1_CH13_XCTRL_CPU_AP  597   
#define INTR_PERI_NS1_CH14_XCTRL_CPU_AP  598   
#define INTR_PERI_NS1_CH15_RESERVED_AP   599   
#define INTR_PERI_NS1_CH16_RESERVED_AP   600   
#define INTR_PERI_NS1_CH17_XCTRL_DDR_AP  601   

#define INTR_PERI_S_CH0_SENSORHUB_AP     622   
#define INTR_PERI_S_CH1_LPCORE_AP        623   
#define INTR_PERI_S_CH2_XCTRL_CPU_AP     624   
#define INTR_PERI_S_CH3_XCTRL_CPU_AP     625   
#define INTR_PERI_S_CH23_ALL_AP          626   
#define INTR_PERI_S_CH24_ALL_AP          627   
#define INTR_PERI_S_CH25_XCTRL_CPU_AP    602   
#define INTR_PERI_S_CH26_XCTRL_CPU_AP    603   
#define INTR_PERI_S_CH27_RESERVED_AP     604   
#define INTR_PERI_S_CH28_RESERVED_AP     605   
#define INTR_PERI_S_CH29_RESERVED_AP     606   

#define INTR_XRSE_IPC_CH0_ACPU_TEE       30    
#define INTR_XRSE_IPC_CH0_ACPU_BL31      31    
#define INTR_XRSE_IPC_CH0_ACPU_ACPU      33    

#endif 
