

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Tue Mar 16 14:38:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_buffering.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      322| 3.330 ns | 1.072 us |    1|  322|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_A_LOOP  |      160|      160|        10|          -|          -|    16|    no    |
        |- LOAD_B_LOOP  |      160|      160|        10|          -|          -|    16|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      182|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      156|    -|
|Register             |        -|      -|     1177|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1177|      338|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln10_1_fu_229_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln10_fu_216_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln17_1_fu_303_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln17_fu_290_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln180_1_fu_312_p2  |     +    |      0|  0|  34|          27|          27|
    |add_ln180_fu_238_p2    |     +    |      0|  0|  34|          27|          27|
    |ii_fu_206_p2           |     +    |      0|  0|  15|           5|           1|
    |kk_fu_280_p2           |     +    |      0|  0|  15|           5|           1|
    |icmp_ln14_fu_274_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln7_fu_200_p2     |   icmp   |      0|  0|  11|           5|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 182|         106|         100|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |A_V_blk_n_AR      |    9|          2|    1|          2|
    |A_V_blk_n_R       |    9|          2|    1|          2|
    |ap_NS_fsm         |  105|         22|    1|         22|
    |ii1_0_reg_158     |    9|          2|    5|         10|
    |kk3_0_reg_170     |    9|          2|    5|         10|
    |m_axi_A_V_ARADDR  |   15|          3|   32|         96|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  156|         33|   45|        142|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |B_V_addr_1_read_reg_419  |  512|   0|  512|          0|
    |B_V_addr_read_reg_395    |  512|   0|  512|          0|
    |add_ln180_1_reg_408      |   27|   0|   27|          0|
    |add_ln180_reg_374        |   27|   0|   27|          0|
    |ap_CS_fsm                |   21|   0|   21|          0|
    |ii1_0_reg_158            |    5|   0|    5|          0|
    |ii_reg_369               |    5|   0|    5|          0|
    |kk3_0_reg_170            |    5|   0|    5|          0|
    |kk_reg_403               |    5|   0|    5|          0|
    |zext_ln10_1_reg_356      |    3|   0|    9|          6|
    |zext_ln14_reg_384        |   26|   0|   27|          1|
    |zext_ln17_1_reg_379      |    3|   0|    9|          6|
    |zext_ln7_reg_361         |   26|   0|   27|          1|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1177|   0| 1191|         14|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     load     | return value |
|flag                  |  in |    1|   ap_none  |     flag     |    scalar    |
|i                     |  in |    7|   ap_none  |       i      |    scalar    |
|j                     |  in |    7|   ap_none  |       j      |    scalar    |
|k                     |  in |    7|   ap_none  |       k      |    scalar    |
|local_A_0_V_address0  | out |    4|  ap_memory |  local_A_0_V |     array    |
|local_A_0_V_ce0       | out |    1|  ap_memory |  local_A_0_V |     array    |
|local_A_0_V_we0       | out |    1|  ap_memory |  local_A_0_V |     array    |
|local_A_0_V_d0        | out |  512|  ap_memory |  local_A_0_V |     array    |
|local_B_V_address0    | out |    4|  ap_memory |   local_B_V  |     array    |
|local_B_V_ce0         | out |    1|  ap_memory |   local_B_V  |     array    |
|local_B_V_we0         | out |    1|  ap_memory |   local_B_V  |     array    |
|local_B_V_d0          | out |  512|  ap_memory |   local_B_V  |     array    |
|m_axi_A_V_AWVALID     | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWREADY     |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWADDR      | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWID        | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWLEN       | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWSIZE      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWBURST     | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWLOCK      | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWCACHE     | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWPROT      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWQOS       | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWREGION    | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_AWUSER      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WVALID      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WREADY      |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WDATA       | out |  512|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WSTRB       | out |   64|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WLAST       | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WID         | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_WUSER       | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARVALID     | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARREADY     |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARADDR      | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARID        | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARLEN       | out |   32|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARSIZE      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARBURST     | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARLOCK      | out |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARCACHE     | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARPROT      | out |    3|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARQOS       | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARREGION    | out |    4|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_ARUSER      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RVALID      |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RREADY      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RDATA       |  in |  512|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RLAST       |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RID         |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RUSER       |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_RRESP       |  in |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BVALID      |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BREADY      | out |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BRESP       |  in |    2|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BID         |  in |    1|    m_axi   |      A_V     |    pointer   |
|m_axi_A_V_BUSER       |  in |    1|    m_axi   |      A_V     |    pointer   |
|A_V_offset            |  in |   26|   ap_none  |  A_V_offset  |    scalar    |
|B_V_offset            |  in |   26|   ap_none  |  B_V_offset  |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 12 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %B_V_offset)"   --->   Operation 22 'read' 'B_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %A_V_offset)"   --->   Operation 23 'read' 'A_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %k)"   --->   Operation 24 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %j)"   --->   Operation 25 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %i)"   --->   Operation 26 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flag)"   --->   Operation 27 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %flag_read, label %.preheader4.preheader, label %.loopexit" [kernel_gemm.cpp:6]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %k_read, i32 4, i32 6)" [kernel_gemm.cpp:10]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i3 %trunc_ln to i9" [kernel_gemm.cpp:10]   --->   Operation 32 'zext' 'zext_ln10_1' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i26 %A_V_offset_read to i27" [kernel_gemm.cpp:7]   --->   Operation 33 'zext' 'zext_ln7' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader4" [kernel_gemm.cpp:7]   --->   Operation 34 'br' <Predicate = (flag_read)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ii1_0 = phi i5 [ %ii, %1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 35 'phi' 'ii1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln7 = icmp eq i5 %ii1_0, -16" [kernel_gemm.cpp:7]   --->   Operation 36 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%ii = add i5 %ii1_0, 1" [kernel_gemm.cpp:7]   --->   Operation 38 'add' 'ii' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader.preheader, label %1" [kernel_gemm.cpp:7]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i5 %ii1_0 to i7" [kernel_gemm.cpp:10]   --->   Operation 40 'zext' 'zext_ln10_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln10 = add i7 %i_read, %zext_ln10_2" [kernel_gemm.cpp:10]   --->   Operation 41 'add' 'add_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln10, i2 0)" [kernel_gemm.cpp:10]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.71ns)   --->   "%add_ln10_1 = add i9 %zext_ln10_1, %shl_ln" [kernel_gemm.cpp:10]   --->   Operation 43 'add' 'add_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i9 %add_ln10_1 to i27" [kernel_gemm.cpp:10]   --->   Operation 44 'zext' 'zext_ln180' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%add_ln180 = add i27 %zext_ln180, %zext_ln7" [kernel_gemm.cpp:10]   --->   Operation 45 'add' 'add_ln180' <Predicate = (!icmp_ln7)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %j_read, i32 4, i32 6)" [kernel_gemm.cpp:17]   --->   Operation 46 'partselect' 'trunc_ln1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i3 %trunc_ln1 to i9" [kernel_gemm.cpp:17]   --->   Operation 47 'zext' 'zext_ln17_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i26 %B_V_offset_read to i27" [kernel_gemm.cpp:14]   --->   Operation 48 'zext' 'zext_ln14' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.60ns)   --->   "br label %.preheader" [kernel_gemm.cpp:14]   --->   Operation 49 'br' <Predicate = (icmp_ln7)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i27 %add_ln180 to i64" [kernel_gemm.cpp:10]   --->   Operation 50 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512* %A_V, i64 %zext_ln180_1" [kernel_gemm.cpp:10]   --->   Operation 51 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [7/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 52 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 53 [6/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 53 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 54 [5/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 54 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 55 [4/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 55 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 56 [3/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 56 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 57 [2/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 57 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 58 [1/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 58 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 59 [1/1] (2.91ns)   --->   "%B_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)" [kernel_gemm.cpp:10]   --->   Operation 59 'read' 'B_V_addr_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:7]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %ii1_0 to i64" [kernel_gemm.cpp:10]   --->   Operation 61 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%local_A_0_V_addr = getelementptr [16 x i512]* %local_A_0_V, i64 0, i64 %zext_ln10" [kernel_gemm.cpp:10]   --->   Operation 62 'getelementptr' 'local_A_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_read, i512* %local_A_0_V_addr, align 64" [kernel_gemm.cpp:10]   --->   Operation 63 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader4" [kernel_gemm.cpp:7]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.26>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%kk3_0 = phi i5 [ %kk, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 65 'phi' 'kk3_0' <Predicate = (flag_read)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.63ns)   --->   "%icmp_ln14 = icmp eq i5 %kk3_0, -16" [kernel_gemm.cpp:14]   --->   Operation 66 'icmp' 'icmp_ln14' <Predicate = (flag_read)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 67 'speclooptripcount' 'empty_9' <Predicate = (flag_read)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.70ns)   --->   "%kk = add i5 %kk3_0, 1" [kernel_gemm.cpp:14]   --->   Operation 68 'add' 'kk' <Predicate = (flag_read)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.loopexit.loopexit, label %2" [kernel_gemm.cpp:14]   --->   Operation 69 'br' <Predicate = (flag_read)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %kk3_0 to i7" [kernel_gemm.cpp:17]   --->   Operation 70 'zext' 'zext_ln17_2' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln17 = add i7 %k_read, %zext_ln17_2" [kernel_gemm.cpp:17]   --->   Operation 71 'add' 'add_ln17' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln17, i2 0)" [kernel_gemm.cpp:17]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.71ns)   --->   "%add_ln17_1 = add i9 %zext_ln17_1, %shl_ln1" [kernel_gemm.cpp:17]   --->   Operation 73 'add' 'add_ln17_1' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i9 %add_ln17_1 to i27" [kernel_gemm.cpp:17]   --->   Operation 74 'zext' 'zext_ln180_2' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.84ns)   --->   "%add_ln180_1 = add i27 %zext_ln180_2, %zext_ln14" [kernel_gemm.cpp:17]   --->   Operation 75 'add' 'add_ln180_1' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 76 'br' <Predicate = (flag_read & icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [kernel_gemm.cpp:21]   --->   Operation 77 'ret' <Predicate = (icmp_ln14) | (!flag_read)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.91>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i27 %add_ln180_1 to i64" [kernel_gemm.cpp:17]   --->   Operation 78 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i512* %A_V, i64 %zext_ln180_3" [kernel_gemm.cpp:17]   --->   Operation 79 'getelementptr' 'B_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [7/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 80 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 2.91>
ST_14 : Operation 81 [6/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 81 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 2.91>
ST_15 : Operation 82 [5/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 82 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 2.91>
ST_16 : Operation 83 [4/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 83 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 2.91>
ST_17 : Operation 84 [3/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 84 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 2.91>
ST_18 : Operation 85 [2/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 85 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 9> <Delay = 2.91>
ST_19 : Operation 86 [1/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 86 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 2.91>
ST_20 : Operation 87 [1/1] (2.91ns)   --->   "%B_V_addr_1_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr_1)" [kernel_gemm.cpp:17]   --->   Operation 87 'read' 'B_V_addr_1_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 1.15>
ST_21 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [kernel_gemm.cpp:14]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %kk3_0 to i64" [kernel_gemm.cpp:17]   --->   Operation 89 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 90 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [16 x i512]* %local_B_V, i64 0, i64 %zext_ln17" [kernel_gemm.cpp:17]   --->   Operation 90 'getelementptr' 'local_B_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 91 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_gemm.cpp:14]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_A_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_V_offset_read   (read             ) [ 0011111111110000000000]
A_V_offset_read   (read             ) [ 0000000000000000000000]
k_read            (read             ) [ 0011111111111111111111]
j_read            (read             ) [ 0011111111110000000000]
i_read            (read             ) [ 0011111111110000000000]
flag_read         (read             ) [ 0111111111111111111111]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
br_ln6            (br               ) [ 0000000000000000000000]
trunc_ln          (partselect       ) [ 0000000000000000000000]
zext_ln10_1       (zext             ) [ 0011111111110000000000]
zext_ln7          (zext             ) [ 0011111111110000000000]
br_ln7            (br               ) [ 0111111111110000000000]
ii1_0             (phi              ) [ 0011111111110000000000]
icmp_ln7          (icmp             ) [ 0011111111110000000000]
empty             (speclooptripcount) [ 0000000000000000000000]
ii                (add              ) [ 0111111111110000000000]
br_ln7            (br               ) [ 0000000000000000000000]
zext_ln10_2       (zext             ) [ 0000000000000000000000]
add_ln10          (add              ) [ 0000000000000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000000000000]
add_ln10_1        (add              ) [ 0000000000000000000000]
zext_ln180        (zext             ) [ 0000000000000000000000]
add_ln180         (add              ) [ 0001000000000000000000]
trunc_ln1         (partselect       ) [ 0000000000000000000000]
zext_ln17_1       (zext             ) [ 0000000000001111111111]
zext_ln14         (zext             ) [ 0000000000001111111111]
br_ln14           (br               ) [ 0011111111111111111111]
zext_ln180_1      (zext             ) [ 0000000000000000000000]
B_V_addr          (getelementptr    ) [ 0000111111100000000000]
B_V_load_1_req    (readreq          ) [ 0000000000000000000000]
B_V_addr_read     (read             ) [ 0000000000010000000000]
specloopname_ln7  (specloopname     ) [ 0000000000000000000000]
zext_ln10         (zext             ) [ 0000000000000000000000]
local_A_0_V_addr  (getelementptr    ) [ 0000000000000000000000]
store_ln10        (store            ) [ 0000000000000000000000]
br_ln7            (br               ) [ 0111111111110000000000]
kk3_0             (phi              ) [ 0000000000001111111111]
icmp_ln14         (icmp             ) [ 0000000000001111111111]
empty_9           (speclooptripcount) [ 0000000000000000000000]
kk                (add              ) [ 0010000000001111111111]
br_ln14           (br               ) [ 0000000000000000000000]
zext_ln17_2       (zext             ) [ 0000000000000000000000]
add_ln17          (add              ) [ 0000000000000000000000]
shl_ln1           (bitconcatenate   ) [ 0000000000000000000000]
add_ln17_1        (add              ) [ 0000000000000000000000]
zext_ln180_2      (zext             ) [ 0000000000000000000000]
add_ln180_1       (add              ) [ 0000000000000100000000]
br_ln0            (br               ) [ 0000000000000000000000]
ret_ln21          (ret              ) [ 0000000000000000000000]
zext_ln180_3      (zext             ) [ 0000000000000000000000]
B_V_addr_1        (getelementptr    ) [ 0000000000000011111110]
B_V_load_req      (readreq          ) [ 0000000000000000000000]
B_V_addr_1_read   (read             ) [ 0000000000000000000001]
specloopname_ln14 (specloopname     ) [ 0000000000000000000000]
zext_ln17         (zext             ) [ 0000000000000000000000]
local_B_V_addr    (getelementptr    ) [ 0000000000000000000000]
store_ln17        (store            ) [ 0000000000000000000000]
br_ln14           (br               ) [ 0010000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flag">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_A_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_B_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_V_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="B_V_offset_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="26" slack="0"/>
<pin id="74" dir="0" index="1" bw="26" slack="0"/>
<pin id="75" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_offset_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="A_V_offset_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="26" slack="0"/>
<pin id="80" dir="0" index="1" bw="26" slack="0"/>
<pin id="81" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_offset_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="k_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="flag_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_V_load_1_req/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="B_V_addr_read_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="512" slack="0"/>
<pin id="117" dir="0" index="1" bw="512" slack="7"/>
<pin id="118" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_addr_read/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="512" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_V_load_req/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="B_V_addr_1_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="512" slack="0"/>
<pin id="129" dir="0" index="1" bw="512" slack="7"/>
<pin id="130" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_addr_1_read/20 "/>
</bind>
</comp>

<comp id="132" class="1004" name="local_A_0_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="512" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_0_V_addr/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln10_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="512" slack="1"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="local_B_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="512" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr/21 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln17_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/21 "/>
</bind>
</comp>

<comp id="158" class="1005" name="ii1_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii1_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="ii1_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii1_0/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="kk3_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kk3_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="kk3_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk3_0/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="4" slack="0"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln10_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln7_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="26" slack="0"/>
<pin id="198" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln7_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ii_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln10_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln10_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln10_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="1"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln180_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln180_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="26" slack="1"/>
<pin id="241" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="1"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="4" slack="0"/>
<pin id="248" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln17_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln14_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="26" slack="1"/>
<pin id="258" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln180_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="27" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="B_V_addr_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln10_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="9"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="kk_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln17_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln17_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="2"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/12 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln17_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="1"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln180_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln180_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="26" slack="1"/>
<pin id="315" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln180_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="27" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/13 "/>
</bind>
</comp>

<comp id="320" class="1004" name="B_V_addr_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_1/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln17_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="9"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/21 "/>
</bind>
</comp>

<comp id="332" class="1005" name="B_V_offset_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="26" slack="1"/>
<pin id="334" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="B_V_offset_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="k_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="2"/>
<pin id="339" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="j_read_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="1"/>
<pin id="344" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="1"/>
<pin id="349" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="flag_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="2"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flag_read "/>
</bind>
</comp>

<comp id="356" class="1005" name="zext_ln10_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="1"/>
<pin id="358" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="zext_ln7_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="27" slack="1"/>
<pin id="363" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="ii_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln180_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="27" slack="1"/>
<pin id="376" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="379" class="1005" name="zext_ln17_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="1"/>
<pin id="381" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln14_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="27" slack="1"/>
<pin id="386" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="389" class="1005" name="B_V_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="512" slack="1"/>
<pin id="391" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="B_V_addr_read_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="512" slack="1"/>
<pin id="397" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="kk_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="kk "/>
</bind>
</comp>

<comp id="408" class="1005" name="add_ln180_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="27" slack="1"/>
<pin id="410" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="B_V_addr_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="512" slack="1"/>
<pin id="415" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="B_V_addr_1_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="512" slack="1"/>
<pin id="421" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="84" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="78" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="162" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="162" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="162" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="255"><net_src comp="243" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="272"><net_src comp="158" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="278"><net_src comp="174" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="174" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="174" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="330"><net_src comp="170" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="335"><net_src comp="72" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="340"><net_src comp="84" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="345"><net_src comp="90" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="350"><net_src comp="96" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="355"><net_src comp="102" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="192" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="364"><net_src comp="196" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="372"><net_src comp="206" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="377"><net_src comp="238" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="382"><net_src comp="252" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="387"><net_src comp="256" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="392"><net_src comp="262" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="398"><net_src comp="115" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="406"><net_src comp="280" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="411"><net_src comp="312" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="416"><net_src comp="320" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="422"><net_src comp="127" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_A_0_V | {11 }
	Port: local_B_V | {21 }
	Port: A_V | {}
 - Input state : 
	Port: load : flag | {1 }
	Port: load : i | {1 }
	Port: load : j | {1 }
	Port: load : k | {1 }
	Port: load : A_V | {3 4 5 6 7 8 9 10 13 14 15 16 17 18 19 20 }
	Port: load : A_V_offset | {1 }
	Port: load : B_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln10_1 : 1
	State 2
		icmp_ln7 : 1
		ii : 1
		br_ln7 : 2
		zext_ln10_2 : 1
		add_ln10 : 2
		shl_ln : 3
		add_ln10_1 : 4
		zext_ln180 : 5
		add_ln180 : 6
		zext_ln17_1 : 1
	State 3
		B_V_addr : 1
		B_V_load_1_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		local_A_0_V_addr : 1
		store_ln10 : 2
	State 12
		icmp_ln14 : 1
		kk : 1
		br_ln14 : 2
		zext_ln17_2 : 1
		add_ln17 : 2
		shl_ln1 : 3
		add_ln17_1 : 4
		zext_ln180_2 : 5
		add_ln180_1 : 6
	State 13
		B_V_addr_1 : 1
		B_V_load_req : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		local_B_V_addr : 1
		store_ln17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          ii_fu_206          |    0    |    15   |
|          |       add_ln10_fu_216       |    0    |    15   |
|          |      add_ln10_1_fu_229      |    0    |    16   |
|    add   |       add_ln180_fu_238      |    0    |    33   |
|          |          kk_fu_280          |    0    |    15   |
|          |       add_ln17_fu_290       |    0    |    15   |
|          |      add_ln17_1_fu_303      |    0    |    16   |
|          |      add_ln180_1_fu_312     |    0    |    33   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln7_fu_200       |    0    |    11   |
|          |       icmp_ln14_fu_274      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |  B_V_offset_read_read_fu_72 |    0    |    0    |
|          |  A_V_offset_read_read_fu_78 |    0    |    0    |
|          |      k_read_read_fu_84      |    0    |    0    |
|   read   |      j_read_read_fu_90      |    0    |    0    |
|          |      i_read_read_fu_96      |    0    |    0    |
|          |    flag_read_read_fu_102    |    0    |    0    |
|          |  B_V_addr_read_read_fu_115  |    0    |    0    |
|          | B_V_addr_1_read_read_fu_127 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_108     |    0    |    0    |
|          |      grp_readreq_fu_120     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln_fu_182       |    0    |    0    |
|          |       trunc_ln1_fu_243      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln10_1_fu_192     |    0    |    0    |
|          |       zext_ln7_fu_196       |    0    |    0    |
|          |      zext_ln10_2_fu_212     |    0    |    0    |
|          |      zext_ln180_fu_234      |    0    |    0    |
|          |      zext_ln17_1_fu_252     |    0    |    0    |
|   zext   |       zext_ln14_fu_256      |    0    |    0    |
|          |     zext_ln180_1_fu_259     |    0    |    0    |
|          |       zext_ln10_fu_269      |    0    |    0    |
|          |      zext_ln17_2_fu_286     |    0    |    0    |
|          |     zext_ln180_2_fu_308     |    0    |    0    |
|          |     zext_ln180_3_fu_317     |    0    |    0    |
|          |       zext_ln17_fu_327      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_221        |    0    |    0    |
|          |        shl_ln1_fu_295       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   180   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|B_V_addr_1_read_reg_419|   512  |
|   B_V_addr_1_reg_413  |   512  |
| B_V_addr_read_reg_395 |   512  |
|    B_V_addr_reg_389   |   512  |
|B_V_offset_read_reg_332|   26   |
|  add_ln180_1_reg_408  |   27   |
|   add_ln180_reg_374   |   27   |
|   flag_read_reg_352   |    1   |
|     i_read_reg_347    |    7   |
|     ii1_0_reg_158     |    5   |
|       ii_reg_369      |    5   |
|     j_read_reg_342    |    7   |
|     k_read_reg_337    |    7   |
|     kk3_0_reg_170     |    5   |
|       kk_reg_403      |    5   |
|  zext_ln10_1_reg_356  |    9   |
|   zext_ln14_reg_384   |   27   |
|  zext_ln17_1_reg_379  |    9   |
|    zext_ln7_reg_361   |   27   |
+-----------------------+--------+
|         Total         |  2242  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_108 |  p1  |   2  |  512 |  1024  ||    9    |
| grp_readreq_fu_120 |  p1  |   2  |  512 |  1024  ||    9    |
|    ii1_0_reg_158   |  p0  |   2  |   5  |   10   ||    9    |
|    kk3_0_reg_170   |  p0  |   2  |   5  |   10   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2068  ||  2.412  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   36   |
|  Register |    -   |  2242  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  2242  |   216  |
+-----------+--------+--------+--------+
