Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2023_1/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [C:/Users/Silviu/Proiect_MIPS/MIPS/MIPS.srcs/sources_1/new/digit.v:32]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'I0' [C:/Users/Silviu/Proiect_MIPS/MIPS/MIPS.srcs/sources_1/new/top.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Silviu/Proiect_MIPS/MIPS/MIPS.srcs/sources_1/new/top.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div_t
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.dig_dec
Compiling module xil_defaultlib.dec2_4
Compiling module xil_defaultlib.digit
Compiling module xil_defaultlib.reg_p
Compiling module xil_defaultlib.alu_sum
Compiling module xil_defaultlib.mux2_p
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.mux2_p(width=5)
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
