Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7z020-clg484-1 -w -logic_opt on -ol high
-xe c -t 1 -xt 0 -register_duplication off -r 4 -mt 2 -detail -ir off -pr off -u
-lc auto -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc7z020
Target Package : clg484
Target Speed   : -1
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Thu Aug 15 20:04:58 2024

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 1,587 out of 106,400    1%
    Number used as Flip Flops:               1,408
    Number used as Latches:                    176
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      3,180 out of  53,200    5%
    Number used as logic:                    3,050 out of  53,200    5%
      Number using O6 output only:           2,484
      Number using O5 output only:             124
      Number using O5 and O6:                  442
      Number used as ROM:                        0
    Number used as Memory:                       1 out of  17,400    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             1
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    129
      Number with same-slice register load:    125
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   919 out of  13,300    6%
  Number of LUT Flip Flop pairs used:        3,396
    Number with an unused Flip Flop:         2,114 out of   3,396   62%
    Number with an unused LUT:                 216 out of   3,396    6%
    Number of fully used LUT-FF pairs:       1,066 out of   3,396   31%
    Number of unique control sets:              33
    Number of slice register sites lost
      to control set restrictions:             127 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         8 out of     200    4%
    Number of LOCed IOBs:                        8 out of       8  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0%
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        1 out of     200    1%
    Number used as IDELAYE2s:                    1
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of       4   25%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         1 out of       4   25%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                6.13

Peak Memory Usage:  1349 MB
Total REAL time to MAP completion:  1 mins 6 secs 
Total CPU time to MAP completion (all processors):   1 mins 8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1103 - A collection of symbols which have restrictive placement or
   routing requirements spans more than one area group.  This is likely to cause
   placement problems.  The collection is:
   	A carry chain starting with carry mux "tp/gen_code_label1[0].CARRY4_insti". 
   Carry chains must run upwards through adjacent slices in the same column.
   The area groups involved are:
   	"pblock_tp_2[1].CARRY4_insti"
   	"pblock_tp_2[0].CARRY4_insti"
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:2500 - This design does not have a PS7 block.
   Instantiate the PS7 block in order to ensure proper fabric tie-offs and
   correct operation of the processing_system7.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[39].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[38].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[37].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[36].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[35].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[34].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[33].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[32].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[31].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[30].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[29].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[28].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[27].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[26].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[25].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[24].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[23].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[22].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[21].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[20].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[19].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[18].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[17].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[16].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[15].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[14].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[13].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[12].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[11].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[10].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[9].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[8].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[7].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[6].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[5].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[4].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[3].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[2].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[1].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label1[0].CARRY4_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[15].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[14].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[13].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[12].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[11].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[10].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[9].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[8].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[7].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[6].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[5].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[4].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[3].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[2].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[1].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[0].LUT1_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[15].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[14].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[13].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[12].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[11].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[10].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[9].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[8].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[7].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[6].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[5].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[4].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[3].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[2].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[1].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label3[0].LDCE_Delayi"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[159].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[158].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[157].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[156].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[155].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[154].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[153].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[152].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[151].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[150].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[149].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[148].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[147].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[146].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[145].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[144].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[143].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[142].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[141].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[140].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[139].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[138].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[137].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[136].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[135].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[134].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[133].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[132].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[131].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[130].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[129].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[128].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[127].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[126].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[125].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[124].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[123].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[122].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[121].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[120].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[119].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[118].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[117].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[116].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[115].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[114].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[113].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[112].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[111].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[110].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[109].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[108].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[107].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[106].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[105].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[104].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[103].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[102].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[101].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[100].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[99].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[98].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[97].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[96].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[95].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[94].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[93].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[92].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[91].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[90].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[89].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[88].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[87].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[86].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[85].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[84].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[83].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[82].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[81].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[80].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[79].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[78].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[77].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[76].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[75].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[74].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[73].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[72].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[71].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[70].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[69].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[68].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[67].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[66].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[65].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[64].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[63].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[62].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[61].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[60].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[59].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[58].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[57].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[56].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[55].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[54].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[53].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[52].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[51].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[50].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[49].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[48].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[47].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[46].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[45].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[44].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[43].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[42].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[41].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[40].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[39].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[38].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[37].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[36].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[35].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[34].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[33].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[32].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[31].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[30].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[29].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[28].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[27].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[26].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[25].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[24].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[23].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[22].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[21].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[20].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[19].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[18].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[17].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[16].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[15].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[14].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[13].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[12].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[11].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[10].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[9].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[8].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[7].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[6].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[5].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[4].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[3].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[2].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[1].LDPE_insti"
INFO:MapLib:950 - SAVE has been detected on block
   "tp/gen_code_label2[0].LDPE_insti"
INFO:MapLib:1078 - IDELAYCTRL symbol "IDELAYCTRL_inst" (output signal=<none>)
   does not have assigned IODELAY_GROUP. A default GROUP
   "MapGeneratedIodelayGroup" will be assigned.
   The following IODELAY Components are assigned to the same GROUP:
   IDELAYE2 symbol "IDELAYE2_inst1" (output signal=clk0t)

INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   3 block(s) removed
   2 block(s) optimized away
   3 signal(s) removed
  70 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "clock/u3" (CKBUF) removed.
 The signal "clock/clk5t" is loadless and has been removed.
Loadless block "clock/u5" (CKBUF) removed.
 The signal "clock/clk3t" is loadless and has been removed.
Loadless block "clock/u6" (CKBUF) removed.
 The signal "clock/clk4t" is loadless and has been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<1>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<2>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<3>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<4>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<5>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<6>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<7>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<8>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<9>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<10>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<11>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<12>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<13>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<14>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<15>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<16>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<17>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<18>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<19>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<20>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<21>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<22>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<23>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<24>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<25>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_cy<26>_rt
LUT1 		Mcount_counter2_cy<1>_rt
LUT1 		Mcount_counter2_cy<2>_rt
LUT1 		Mcount_counter2_cy<3>_rt
LUT1 		Mcount_counter2_cy<4>_rt
LUT1 		Mcount_counter2_cy<5>_rt
LUT1 		Mcount_counter2_cy<6>_rt
LUT1 		Mcount_counter2_cy<7>_rt
LUT1 		Mcount_counter2_cy<8>_rt
LUT1 		Mcount_counter2_cy<9>_rt
LUT1 		Mcount_counter2_cy<10>_rt
LUT1 		Mcount_counter2_cy<11>_rt
LUT1 		Mcount_counter2_cy<12>_rt
LUT1 		Mcount_counter2_cy<13>_rt
LUT1 		Mcount_counter2_cy<14>_rt
LUT1 		Mcount_counter2_cy<15>_rt
LUT1 		Mcount_counter2_cy<16>_rt
LUT1 		Mcount_counter2_cy<17>_rt
LUT1 		Mcount_counter2_cy<18>_rt
LUT1 		Mcount_counter2_cy<19>_rt
LUT1 		Mcount_counter2_cy<20>_rt
LUT1 		Mcount_counter2_cy<21>_rt
LUT1 		Mcount_counter2_cy<22>_rt
LUT1 		Mcount_counter2_cy<23>_rt
LUT1 		Mcount_counter2_cy<24>_rt
LUT1 		Mcount_counter2_cy<25>_rt
LUT1 		Mcount_counter2_cy<26>_rt
LUT1 		Mcount_counter2_cy<27>_rt
LUT1 		Mcount_addr2_cy<1>_rt
LUT1 		Mcount_addr2_cy<2>_rt
LUT1 		Mcount_addr2_cy<3>_rt
LUT1 		Mcount_addr2_cy<4>_rt
LUT1 		Mcount_addr2_cy<5>_rt
LUT1 		Mcount_addr2_cy<6>_rt
LUT1 		Mcount_addr2_cy<7>_rt
LUT1 		Mcount_addr2_cy<8>_rt
LUT1 		Mcount_addr2_cy<9>_rt
LUT1 		tdc_decode/ADDERTREE_INTERNAL_Madd38_cy<6>_rt
LUT1 		uartTX/Madd_r_Clock_Count[15]_GND_5_o_add_19_OUT_cy<3>_rt
LUT1 		uartTX/Madd_r_Clock_Count[15]_GND_5_o_add_19_OUT_cy<2>_rt
LUT1 		uartTX/Madd_r_Clock_Count[15]_GND_5_o_add_19_OUT_cy<1>_rt
LUT1 		Madd_counter1[31]_GND_1_o_add_142_OUT_xor<27>_rt
LUT1 		Mcount_counter2_xor<28>_rt
LUT1 		Mcount_addr2_xor<10>_rt
LUT1 		uartTX/Madd_r_Clock_Count[15]_GND_5_o_add_19_OUT_xor<4>_rt

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_clk0t = PERIOD TIMEGRP "clock_cl | SETUP       |    -0.106ns|     5.317ns|       2|         211
  k0t" TS_CLK_OSC / 2 HIGH 50%              | HOLD        |    -0.200ns|            |      19|        1751
----------------------------------------------------------------------------------------------------------
  TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" | SETUP       |     7.990ns|     2.010ns|       0|           0
   10 ns HIGH 50%                           | HOLD        |     0.144ns|            |       0|           0
                                            | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_clk1t = PERIOD TIMEGRP "clock_cl | SETUP       |    80.571ns|     2.762ns|       0|           0
  k1t" TS_CLK_OSC / 0.12 HIGH 50%           | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_OSC                     |     10.000ns|      4.000ns|     10.634ns|            0|           21|          435|       502628|
| TS_clock_clk1t                |     83.333ns|      2.762ns|          N/A|            0|            0|        80003|            0|
| TS_clock_clk0t                |      5.000ns|      5.317ns|          N/A|           21|            0|       422625|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| HB                                 | IOB33            | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| PWR                                | IOB33            | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| clk                                | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| led<0>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| led<1>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| led<2>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rx                                 | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tx                                 | IOB33            | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "pblock_aes"
  No COMPRESSION specified for Area Group "pblock_aes"
  RANGE: DSP48_X0Y0:DSP48_X2Y17
  RANGE: RAMB18_X0Y0:RAMB18_X2Y17
  RANGE: RAMB36_X0Y0:RAMB36_X2Y8
  RANGE: SLICE_X0Y0:SLICE_X49Y48
  Slice Logic Utilization:
    Number of Slice Registers:             265 out of 19,600    1%
    Number of Slice LUTs:                1,106 out of  9,800   11%
      Number used as logic:              1,106
  Slice Logic Distribution:
    Number of occupied Slices:             296 out of  2,450   12%
    Number of LUT Flip Flop pairs used:  1,107
      Number with an unused Flip Flop:     890 out of  1,107   80%
      Number with an unused LUT:             1 out of  1,107    1%
      Number of fully used LUT-FF pairs:   216 out of  1,107   19%

Area Group "pblock_idelay2[0]"
  No COMPRESSION specified for Area Group "pblock_idelay2[0]"
  RANGE: SLICE_X42Y1:SLICE_X43Y1
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    3 out of      8   37%
      Number used as logic:                  3
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             1 out of      4   25%
      Number of fully used LUT-FF pairs:     3 out of      4   75%

Area Group "pblock_idelay2[1]"
  No COMPRESSION specified for Area Group "pblock_idelay2[1]"
  RANGE: SLICE_X42Y2:SLICE_X43Y2
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    3 out of      8   37%
      Number used as logic:                  3
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             1 out of      4   25%
      Number of fully used LUT-FF pairs:     3 out of      4   75%

Area Group "pblock_idelay2[2]"
  No COMPRESSION specified for Area Group "pblock_idelay2[2]"
  RANGE: SLICE_X42Y3:SLICE_X43Y3
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    3 out of      8   37%
      Number used as logic:                  3
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             1 out of      4   25%
      Number of fully used LUT-FF pairs:     3 out of      4   75%

Area Group "pblock_idelay2[3]"
  No COMPRESSION specified for Area Group "pblock_idelay2[3]"
  RANGE: SLICE_X42Y4:SLICE_X43Y4
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[0].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[0].CARRY4_insti"
  RANGE: SLICE_X42Y5:SLICE_X43Y5
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[10].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[10].CARRY4_insti"
  RANGE: SLICE_X42Y15:SLICE_X43Y15
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[11].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[11].CARRY4_insti"
  RANGE: SLICE_X42Y16:SLICE_X43Y16
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[12].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[12].CARRY4_insti"
  RANGE: SLICE_X42Y17:SLICE_X43Y17
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[13].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[13].CARRY4_insti"
  RANGE: SLICE_X42Y18:SLICE_X43Y18
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[14].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[14].CARRY4_insti"
  RANGE: SLICE_X42Y19:SLICE_X43Y19
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[15].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[15].CARRY4_insti"
  RANGE: SLICE_X42Y20:SLICE_X43Y20
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[16].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[16].CARRY4_insti"
  RANGE: SLICE_X42Y21:SLICE_X43Y21
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[17].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[17].CARRY4_insti"
  RANGE: SLICE_X42Y22:SLICE_X43Y22
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[18].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[18].CARRY4_insti"
  RANGE: SLICE_X42Y23:SLICE_X43Y23
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[19].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[19].CARRY4_insti"
  RANGE: SLICE_X42Y24:SLICE_X43Y24
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[1].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[1].CARRY4_insti"
  RANGE: SLICE_X42Y6:SLICE_X43Y6
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[20].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[20].CARRY4_insti"
  RANGE: SLICE_X42Y25:SLICE_X43Y25
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[21].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[21].CARRY4_insti"
  RANGE: SLICE_X42Y26:SLICE_X43Y26
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[22].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[22].CARRY4_insti"
  RANGE: SLICE_X42Y27:SLICE_X43Y27
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[23].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[23].CARRY4_insti"
  RANGE: SLICE_X42Y28:SLICE_X43Y28
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[24].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[24].CARRY4_insti"
  RANGE: SLICE_X42Y29:SLICE_X43Y29
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[25].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[25].CARRY4_insti"
  RANGE: SLICE_X42Y30:SLICE_X43Y30
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[26].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[26].CARRY4_insti"
  RANGE: SLICE_X42Y31:SLICE_X43Y31
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[27].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[27].CARRY4_insti"
  RANGE: SLICE_X42Y32:SLICE_X43Y32
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[28].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[28].CARRY4_insti"
  RANGE: SLICE_X42Y33:SLICE_X43Y33
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[29].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[29].CARRY4_insti"
  RANGE: SLICE_X42Y34:SLICE_X43Y34
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[2].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[2].CARRY4_insti"
  RANGE: SLICE_X42Y7:SLICE_X43Y7
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[30].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[30].CARRY4_insti"
  RANGE: SLICE_X42Y35:SLICE_X43Y35
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[31].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[31].CARRY4_insti"
  RANGE: SLICE_X42Y36:SLICE_X43Y36
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[32].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[32].CARRY4_insti"
  RANGE: SLICE_X42Y37:SLICE_X43Y37
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[33].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[33].CARRY4_insti"
  RANGE: SLICE_X42Y38:SLICE_X43Y38
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[34].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[34].CARRY4_insti"
  RANGE: SLICE_X42Y39:SLICE_X43Y39
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[35].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[35].CARRY4_insti"
  RANGE: SLICE_X42Y40:SLICE_X43Y40
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[36].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[36].CARRY4_insti"
  RANGE: SLICE_X42Y41:SLICE_X43Y41
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[37].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[37].CARRY4_insti"
  RANGE: SLICE_X42Y42:SLICE_X43Y42
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[38].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[38].CARRY4_insti"
  RANGE: SLICE_X42Y43:SLICE_X43Y43
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[39].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[39].CARRY4_insti"
  RANGE: SLICE_X42Y44:SLICE_X43Y44
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[3].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[3].CARRY4_insti"
  RANGE: SLICE_X42Y8:SLICE_X43Y8
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[4].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[4].CARRY4_insti"
  RANGE: SLICE_X42Y9:SLICE_X43Y9
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[5].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[5].CARRY4_insti"
  RANGE: SLICE_X42Y10:SLICE_X43Y10
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[6].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[6].CARRY4_insti"
  RANGE: SLICE_X42Y11:SLICE_X43Y11
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[7].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[7].CARRY4_insti"
  RANGE: SLICE_X42Y12:SLICE_X43Y12
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[8].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[8].CARRY4_insti"
  RANGE: SLICE_X42Y13:SLICE_X43Y13
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%

Area Group "pblock_tp_2[9].CARRY4_insti"
  No COMPRESSION specified for Area Group "pblock_tp_2[9].CARRY4_insti"
  RANGE: SLICE_X42Y14:SLICE_X43Y14
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of     16   25%
    Number of Slice LUTs:                    4 out of      8   50%
      Number used as logic:                  4
  Slice Logic Distribution:
    Number of occupied Slices:               1 out of      2   50%
    Number of LUT Flip Flop pairs used:      4
      Number with an unused Flip Flop:       0 out of      4    0%
      Number with an unused LUT:             0 out of      4    0%
      Number of fully used LUT-FF pairs:     4 out of      4  100%


Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
MMCME2_ADV "clock/MMCME2_BASE_inst1":
BANDWIDTH:OPTIMIZED
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF_FALL:FALSE
CLKFBOUT_FRAC_WF_RISE:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF_FALL:FALSE
CLKOUT0_FRAC_WF_RISE:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
COMPENSATION:ZHOLD
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
INTERP_TEST:FALSE
IN_DLY_EN:TRUE
LF_LOW_SEL:FALSE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_HV_NMOS:FALSE
SEL_LV_NMOS:FALSE
SEL_SLIPD:FALSE
SS_EN:FALSE
SS_MODE:CENTER_HIGH
STARTUP_WAIT:FALSE
SUP_SEL_AREG:FALSE
SUP_SEL_DREG:FALSE
TMUX_MUX_SEL:00
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 12.0
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 0
CLKOUT0_DIVIDE_F = 6.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 100
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 6
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 3
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 3
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 10
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 1
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.0
REF_JITTER2 = 0.01
SS_MOD_PERIOD = 10000



Section 12 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal   | Reset Signal                            | Set Signal | Enable Signal                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| clk0           |                                         |            |                                         | 1                | 1              |
| clk0           |                                         |            | _n0758_inv                              | 21               | 160            |
| clk0           | AESResetn_inv                           |            |                                         | 68               | 168            |
| clk0           | _n0731                                  |            | _n0758_inv                              | 3                | 11             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| clk1           |                                         |            |                                         | 26               | 82             |
| clk1           |                                         |            | GLOBAL_LOGIC1                           | 1                | 1              |
| clk1           |                                         |            | _n0762_inv                              | 2                | 5              |
| clk1           |                                         |            | _n0836_inv                              | 16               | 128            |
| clk1           |                                         |            | fsm_FSM_FFd4                            | 27               | 128            |
| clk1           |                                         |            | fsm_FSM_FFd5                            | 25               | 128            |
| clk1           |                                         |            | uartRX/_n0133_inv                       | 1                | 1              |
| clk1           |                                         |            | uartRX/_n0146_inv                       | 3                | 8              |
| clk1           |                                         |            | uartRX/_n0174_inv                       | 1                | 1              |
| clk1           |                                         |            | uartRX/_n0181_inv                       | 1                | 1              |
| clk1           |                                         |            | uartRX/_n0188_inv                       | 1                | 1              |
| clk1           |                                         |            | uartRX/_n0195_inv                       | 1                | 1              |
| clk1           |                                         |            | uartRX/_n0202_inv                       | 1                | 1              |
| clk1           |                                         |            | uartRX/_n0219_inv                       | 1                | 3              |
| clk1           |                                         |            | uartTX/_n0085_inv                       | 1                | 1              |
| clk1           |                                         |            | uartTX/_n0135_inv                       | 1                | 3              |
| clk1           |                                         |            | uartTX/r_SM_Main<2>_inv                 | 2                | 6              |
| clk1           |                                         |            | uartTX/r_SM_Main_FSM_FFd3-In1           | 2                | 8              |
| clk1           | AESResetn_inv                           |            |                                         | 56               | 270            |
| clk1           | AESResetn_inv                           |            | gen_code_label[0].aes_tinyi/_n0456_inv  | 64               | 128            |
| clk1           | AESResetn_inv                           |            | gen_code_label[0].aes_tinyi/_n0472_inv  | 1                | 1              |
| clk1           | AESResetn_inv                           |            | gen_code_label[0].aes_tinyi/_n0475_inv  | 1                | 1              |
| clk1           | AESResetn_inv                           |            | gen_code_label[1].aes_tinyi/_n0456_inv  | 64               | 128            |
| clk1           | AESResetn_inv                           |            | gen_code_label[1].aes_tinyi/_n0472_inv  | 1                | 1              |
| clk1           | AESResetn_inv                           |            | gen_code_label[1].aes_tinyi/_n0475_inv  | 1                | 1              |
| clk1           | fsm_FSM_FFd1                            |            |                                         | 3                | 3              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_IBUF_BUFG  |                                         |            |                                         | 8                | 29             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| ~GLOBAL_LOGIC1 | tp/delLATCH<3>/ProtoComp400.SRUSEDGND.0 |            | tp/delLATCH<3>/ProtoComp400.CEUSEDVCC.1 | 4                | 16             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk0          | out<3>/ProtoComp264.SRUSEDGND.0         |            | out<3>/ProtoComp264.CEUSEDVCC.1         | 40               | 160            |
+-----------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                       | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCME2_AD | Full Hierarchical Name                   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top/                         |           | 178/919       | 668/1584      | 476/3180      | 0/1           | 1/1       | 0/0     | 1/5   | 0/0   | 0/0   | 0/1       | top                                      |
| +clock                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 4/4   | 0/0   | 0/0   | 1/1       | top/clock                                |
| +gen_code_label[0].aes_tinyi |           | 264/296       | 265/265       | 978/1106      | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/gen_code_label[0].aes_tinyi          |
| ++SubWord                    |           | 32/32         | 0/0           | 128/128       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/gen_code_label[0].aes_tinyi/SubWord  |
| +gen_code_label[1].aes_tinyi |           | 261/293       | 265/265       | 976/1104      | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/gen_code_label[1].aes_tinyi          |
| ++SubWord                    |           | 32/32         | 0/0           | 128/128       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/gen_code_label[1].aes_tinyi/SubWord  |
| +tdc_decode                  |           | 85/85         | 168/168       | 280/280       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/tdc_decode                           |
| +tp                          |           | 44/44         | 176/176       | 173/173       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/tp                                   |
| +uartRX                      |           | 13/13         | 21/21         | 23/23         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/uartRX                               |
| +uartTX                      |           | 10/10         | 21/21         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | top/uartTX                               |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
