#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun May 21 17:31:55 2017
# Process ID: 4552
# Current directory: C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Desktop/final/ip_repo/axi4_vga_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/User/Desktop/final/ip_repo/axi4_vga_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Desktop/final/ip_repo/axi4_vga_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/User/Desktop/final/ip_repo/axi4_vga_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Desktop/final/ip_repo/axi4_vga_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 360.852 ; gain = 150.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi4_vga_0_1' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi4_vga_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi4_vga_0_1' (1#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi4_vga_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (2#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' (3#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (4#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'design_1_axi_quad_spi_0_0' requires 34 connections, but only 25 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:290]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (5#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:316]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_1_1' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_uartlite_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_1_1' (6#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_axi_uartlite_1_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_1' of module 'design_1_axi_uartlite_1_1' requires 22 connections, but only 21 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:339]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (7#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (8#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (9#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 60 connections, but only 58 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:380]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:590]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1394]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (10#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1394]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1526]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (11#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 52 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1741]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (12#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1526]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1796]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (13#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1796]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1928]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (14#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1928]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2294]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (15#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2294]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (16#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (12) of module 'design_1_xbar_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1355]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (12) of module 'design_1_xbar_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1359]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (17#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:590]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2060]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (18#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (19#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2206]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (20#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (21#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2252]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (22#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (23#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2060]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (24#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:575]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (25#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (26#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (27#1) [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 399.125 ; gain = 189.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 399.125 ; gain = 189.156
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1741]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi4_vga_0_1' instantiated as 'design_1_i/axi4_vga_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:215]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_bram_ctrl_0_0' instantiated as 'design_1_i/axi_bram_ctrl_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:227]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_bram_ctrl_0_bram_0' instantiated as 'design_1_i/axi_bram_ctrl_0_bram' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:275]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_quad_spi_0_0' instantiated as 'design_1_i/axi_quad_spi_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:290]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_timer_0_0' instantiated as 'design_1_i/axi_timer_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:316]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_1_1' instantiated as 'design_1_i/axi_uartlite_1' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:339]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:361]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2185]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2206]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2231]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2252]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:2277]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:367]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_0' instantiated as 'design_1_i/microblaze_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:380]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_0_100M_0' instantiated as 'design_1_i/rst_clk_wiz_0_100M' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:575]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:1351]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_0_0' instantiated as 'design_1_i/xlslice_0' [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/hdl/design_1.v:585]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_2/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_2/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_4/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_6/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_7/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_8/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_9/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_10/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_10/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_12/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_12/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_13/design_1_axi4_vga_0_1_in_context.xdc] for cell 'design_1_i/axi4_vga_0'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_13/design_1_axi4_vga_0_1_in_context.xdc] for cell 'design_1_i/axi4_vga_0'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_14/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_14/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_15/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_15/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_16/design_1_axi_uartlite_1_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_1'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_16/design_1_axi_uartlite_1_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_1'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_17/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_17/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_18/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp_18/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 663.270 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/.Xil/Vivado-4552-Lenovo-PC/dcp/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi4_vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi4_vga_0_1           |         1|
|2     |design_1_axi_bram_ctrl_0_0      |         1|
|3     |design_1_axi_bram_ctrl_0_bram_0 |         1|
|4     |design_1_axi_quad_spi_0_0       |         1|
|5     |design_1_axi_timer_0_0          |         1|
|6     |design_1_axi_uartlite_1_1       |         1|
|7     |design_1_clk_wiz_0_0            |         1|
|8     |design_1_mdm_1_0                |         1|
|9     |design_1_microblaze_0_0         |         1|
|10    |design_1_xbar_0                 |         1|
|11    |design_1_auto_pc_0              |         1|
|12    |design_1_rst_clk_wiz_0_100M_0   |         1|
|13    |design_1_xlslice_0_0            |         1|
|14    |design_1_dlmb_bram_if_cntlr_0   |         1|
|15    |design_1_dlmb_v10_0             |         1|
|16    |design_1_ilmb_bram_if_cntlr_0   |         1|
|17    |design_1_ilmb_v10_0             |         1|
|18    |design_1_lmb_bram_0             |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_pc_0              |     1|
|2     |design_1_axi4_vga_0_1           |     1|
|3     |design_1_axi_bram_ctrl_0_0      |     1|
|4     |design_1_axi_bram_ctrl_0_bram_0 |     1|
|5     |design_1_axi_quad_spi_0_0       |     1|
|6     |design_1_axi_timer_0_0          |     1|
|7     |design_1_axi_uartlite_1_1       |     1|
|8     |design_1_clk_wiz_0_0            |     1|
|9     |design_1_dlmb_bram_if_cntlr_0   |     1|
|10    |design_1_dlmb_v10_0             |     1|
|11    |design_1_ilmb_bram_if_cntlr_0   |     1|
|12    |design_1_ilmb_v10_0             |     1|
|13    |design_1_lmb_bram_0             |     1|
|14    |design_1_mdm_1_0                |     1|
|15    |design_1_microblaze_0_0         |     1|
|16    |design_1_rst_clk_wiz_0_100M_0   |     1|
|17    |design_1_xbar_0                 |     1|
|18    |design_1_xlslice_0_0            |     1|
|19    |IBUF                            |     3|
|20    |OBUF                            |    18|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1838|
|2     |  design_1_i                  |design_1                              |  1817|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   660|
|4     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   175|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 663.270 ; gain = 113.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 663.270 ; gain = 453.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 664.629 ; gain = 390.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/final/microblaze_vga/microblaze_vga.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 664.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 21 17:32:36 2017...
