// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pynq_filters_convertToUnsigned_HH_
#define _pynq_filters_convertToUnsigned_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pynq_filters_convertToUnsigned : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<10> > img_in0_data_stream_0_V_V_dout;
    sc_in< sc_logic > img_in0_data_stream_0_V_V_empty_n;
    sc_out< sc_logic > img_in0_data_stream_0_V_V_read;
    sc_in< sc_lv<10> > img_in0_data_stream_1_V_V_dout;
    sc_in< sc_logic > img_in0_data_stream_1_V_V_empty_n;
    sc_out< sc_logic > img_in0_data_stream_1_V_V_read;
    sc_in< sc_lv<10> > img_in0_data_stream_2_V_V_dout;
    sc_in< sc_logic > img_in0_data_stream_2_V_V_empty_n;
    sc_out< sc_logic > img_in0_data_stream_2_V_V_read;
    sc_out< sc_lv<8> > img_out_data_stream_0_V_din;
    sc_in< sc_logic > img_out_data_stream_0_V_full_n;
    sc_out< sc_logic > img_out_data_stream_0_V_write;
    sc_out< sc_lv<8> > img_out_data_stream_1_V_din;
    sc_in< sc_logic > img_out_data_stream_1_V_full_n;
    sc_out< sc_logic > img_out_data_stream_1_V_write;
    sc_out< sc_lv<8> > img_out_data_stream_2_V_din;
    sc_in< sc_logic > img_out_data_stream_2_V_full_n;
    sc_out< sc_logic > img_out_data_stream_2_V_write;


    // Module declarations
    pynq_filters_convertToUnsigned(sc_module_name name);
    SC_HAS_PROCESS(pynq_filters_convertToUnsigned);

    ~pynq_filters_convertToUnsigned();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_22;
    sc_signal< sc_logic > img_in0_data_stream_0_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_59;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > exitcond_reg_292;
    sc_signal< sc_logic > img_in0_data_stream_1_V_V_blk_n;
    sc_signal< sc_logic > img_in0_data_stream_2_V_V_blk_n;
    sc_signal< sc_logic > img_out_data_stream_0_V_blk_n;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_292_pp0_iter1;
    sc_signal< sc_logic > img_out_data_stream_1_V_blk_n;
    sc_signal< sc_logic > img_out_data_stream_2_V_blk_n;
    sc_signal< sc_lv<10> > col_reg_128;
    sc_signal< sc_lv<1> > exitcond2_fu_139_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_89;
    sc_signal< sc_lv<9> > row_1_fu_145_p2;
    sc_signal< sc_lv<9> > row_1_reg_287;
    sc_signal< sc_lv<1> > exitcond_fu_151_p2;
    sc_signal< bool > ap_sig_102;
    sc_signal< bool > ap_sig_112;
    sc_signal< sc_lv<10> > col_1_fu_157_p2;
    sc_signal< sc_lv<8> > tmp_21_fu_195_p3;
    sc_signal< sc_lv<8> > tmp_21_reg_301;
    sc_signal< sc_lv<8> > tmp_22_fu_235_p3;
    sc_signal< sc_lv<8> > tmp_22_reg_306;
    sc_signal< sc_lv<8> > tmp_23_fu_275_p3;
    sc_signal< sc_lv<8> > tmp_23_reg_311;
    sc_signal< sc_lv<9> > row_reg_117;
    sc_signal< bool > ap_sig_142;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_3;
    sc_signal< bool > ap_sig_150;
    sc_signal< sc_lv<1> > tmp_s_fu_163_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_169_p3;
    sc_signal< sc_lv<1> > tmp_45_fu_189_p2;
    sc_signal< sc_lv<8> > tmp_417_s_fu_181_p3;
    sc_signal< sc_lv<8> > tmp_43_fu_177_p1;
    sc_signal< sc_lv<1> > tmp_36_fu_203_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_209_p3;
    sc_signal< sc_lv<1> > tmp_48_fu_229_p2;
    sc_signal< sc_lv<8> > tmp_421_s_fu_221_p3;
    sc_signal< sc_lv<8> > tmp_47_fu_217_p1;
    sc_signal< sc_lv<1> > tmp_37_fu_243_p2;
    sc_signal< sc_lv<1> > tmp_49_fu_249_p3;
    sc_signal< sc_lv<1> > tmp_51_fu_269_p2;
    sc_signal< sc_lv<8> > tmp_425_s_fu_261_p3;
    sc_signal< sc_lv<8> > tmp_50_fu_257_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<4> ap_ST_st6_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_280;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_FE;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_102();
    void thread_ap_sig_112();
    void thread_ap_sig_142();
    void thread_ap_sig_150();
    void thread_ap_sig_22();
    void thread_ap_sig_59();
    void thread_ap_sig_89();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st6_fsm_3();
    void thread_col_1_fu_157_p2();
    void thread_exitcond2_fu_139_p2();
    void thread_exitcond_fu_151_p2();
    void thread_img_in0_data_stream_0_V_V_blk_n();
    void thread_img_in0_data_stream_0_V_V_read();
    void thread_img_in0_data_stream_1_V_V_blk_n();
    void thread_img_in0_data_stream_1_V_V_read();
    void thread_img_in0_data_stream_2_V_V_blk_n();
    void thread_img_in0_data_stream_2_V_V_read();
    void thread_img_out_data_stream_0_V_blk_n();
    void thread_img_out_data_stream_0_V_din();
    void thread_img_out_data_stream_0_V_write();
    void thread_img_out_data_stream_1_V_blk_n();
    void thread_img_out_data_stream_1_V_din();
    void thread_img_out_data_stream_1_V_write();
    void thread_img_out_data_stream_2_V_blk_n();
    void thread_img_out_data_stream_2_V_din();
    void thread_img_out_data_stream_2_V_write();
    void thread_row_1_fu_145_p2();
    void thread_tmp_21_fu_195_p3();
    void thread_tmp_22_fu_235_p3();
    void thread_tmp_23_fu_275_p3();
    void thread_tmp_36_fu_203_p2();
    void thread_tmp_37_fu_243_p2();
    void thread_tmp_417_s_fu_181_p3();
    void thread_tmp_421_s_fu_221_p3();
    void thread_tmp_425_s_fu_261_p3();
    void thread_tmp_42_fu_169_p3();
    void thread_tmp_43_fu_177_p1();
    void thread_tmp_45_fu_189_p2();
    void thread_tmp_46_fu_209_p3();
    void thread_tmp_47_fu_217_p1();
    void thread_tmp_48_fu_229_p2();
    void thread_tmp_49_fu_249_p3();
    void thread_tmp_50_fu_257_p1();
    void thread_tmp_51_fu_269_p2();
    void thread_tmp_s_fu_163_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
