{"sha": "a720b48e18470367633194fff2107ba0b131d3bb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTcyMGI0OGUxODQ3MDM2NzYzMzE5NGZmZjIxMDdiYTBiMTMxZDNiYg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2013-11-12T13:52:08Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2013-11-12T13:52:08Z"}, "message": "Turn on SEE unaligned load and store for Haswell\n\n\tPR target/59088\n\t* config/i386/x86-tune.def (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL):\n\tSet for m_HASWELL.\n\t(X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL): Set for m_HASWELL.\n\nFrom-SVN: r204701", "tree": {"sha": "b0df24bfc1dfe284eac97a5b72db64fd1d9a428f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b0df24bfc1dfe284eac97a5b72db64fd1d9a428f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a720b48e18470367633194fff2107ba0b131d3bb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a720b48e18470367633194fff2107ba0b131d3bb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a720b48e18470367633194fff2107ba0b131d3bb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a720b48e18470367633194fff2107ba0b131d3bb/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "cd3c1b1c7065fa81203bc3c0daf4e81104377e2a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cd3c1b1c7065fa81203bc3c0daf4e81104377e2a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cd3c1b1c7065fa81203bc3c0daf4e81104377e2a"}], "stats": {"total": 11, "additions": 9, "deletions": 2}, "files": [{"sha": "6667b33ea2dd0011bba774e573c13d02872c72b0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a720b48e18470367633194fff2107ba0b131d3bb/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a720b48e18470367633194fff2107ba0b131d3bb/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a720b48e18470367633194fff2107ba0b131d3bb", "patch": "@@ -1,3 +1,10 @@\n+2013-11-12  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/59088\n+\t* config/i386/x86-tune.def (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL):\n+\tSet for m_HASWELL.\n+\t(X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL): Set for m_HASWELL.\n+\n 2013-11-12  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/59084"}, {"sha": "4c13c3a0ec69bf67c14e342456e2c5b62d5b8b11", "filename": "gcc/config/i386/x86-tune.def", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a720b48e18470367633194fff2107ba0b131d3bb/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a720b48e18470367633194fff2107ba0b131d3bb/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune.def?ref=a720b48e18470367633194fff2107ba0b131d3bb", "patch": "@@ -318,12 +318,12 @@ DEF_TUNE (X86_TUNE_GENERAL_REGS_SSE_SPILL, \"general_regs_sse_spill\",\n /* X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL: Use movups for misaligned loads instead\n    of a sequence loading registers by parts.  */\n DEF_TUNE (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL, \"sse_unaligned_load_optimal\",\n-          m_COREI7 | m_COREI7_AVX | m_AMDFAM10 | m_BDVER | m_BTVER | m_SLM | m_GENERIC)\n+          m_COREI7 | m_COREI7_AVX | m_HASWELL | m_AMDFAM10 | m_BDVER | m_BTVER | m_SLM | m_GENERIC)\n \n /* X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL: Use movups for misaligned stores instead\n    of a sequence loading registers by parts.  */\n DEF_TUNE (X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL, \"sse_unaligned_store_optimal\",\n-          m_COREI7 | m_COREI7_AVX | m_BDVER | m_SLM | m_GENERIC)\n+          m_COREI7 | m_COREI7_AVX | m_HASWELL | m_BDVER | m_SLM | m_GENERIC)\n \n /* Use packed single precision instructions where posisble.  I.e. movups instead\n    of movupd.  */"}]}