----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 06/08/2018 02:57:55 PM
-- Design Name: 
-- Module Name: hex_to_sseg - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity hex_to_sseg is
  Port (
        hex : in std_logic_vector(3 downto 0);
        dp : in std_logic;
        sseg : out std_logic_vector (7 downto 0)
   );
end hex_to_sseg;
architecture arch of hex_to_sseg is
begin
    with hex select
        sseg (6 downto 0) <=
            "1000000" when "0000",
            "1111001" when "0001",
            "0100100" when "0010",
            "0110000" when "0011",
            "0011001" when "0100",
            "0010010" when "0101",
            "0000010" when "0110",
            "1111000" when "0111",
            "0000000" when "1000",
            "0010000" when "1001",
            "0001000" when "1010", --a
            "0000011" when "1011", --b
            "1000110" when "1100", --c
            "0100001" when "1101", --d
            "0000110" when "1110", --e
            "0001110" when others; --f
         
        sseg(7) <= dp;
        
end arch;
