
steering-motor-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000731c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  080074f0  080074f0  000084f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078c8  080078c8  000091dc  2**0
                  CONTENTS
  4 .ARM          00000008  080078c8  080078c8  000088c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078d0  080078d0  000091dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078d0  080078d0  000088d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078d4  080078d4  000088d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080078d8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001dc  08007ab4  000091dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08007ab4  0000947c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e360  00000000  00000000  0000920c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002311  00000000  00000000  0001756c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00019880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aaf  00000000  00000000  0001a648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a85  00000000  00000000  0001b0f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011567  00000000  00000000  0003db7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3283  00000000  00000000  0004f0e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00122366  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004994  00000000  00000000  001223ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009a  00000000  00000000  00126d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080074d4 	.word	0x080074d4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080074d4 	.word	0x080074d4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <set_counts>:
#include "math.h"
#include "main.h"

int counts;

void set_counts(int n){
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
	int max_count = 16*516*4.0;
 8000f80:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000f84:	60fb      	str	r3, [r7, #12]
	counts = ((n%max_count)+max_count)%max_count;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	68fa      	ldr	r2, [r7, #12]
 8000f8a:	fb93 f2f2 	sdiv	r2, r3, r2
 8000f8e:	68f9      	ldr	r1, [r7, #12]
 8000f90:	fb01 f202 	mul.w	r2, r1, r2
 8000f94:	1a9a      	subs	r2, r3, r2
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4413      	add	r3, r2
 8000f9a:	68fa      	ldr	r2, [r7, #12]
 8000f9c:	fb93 f2f2 	sdiv	r2, r3, r2
 8000fa0:	68f9      	ldr	r1, [r7, #12]
 8000fa2:	fb01 f202 	mul.w	r2, r1, r2
 8000fa6:	1a9b      	subs	r3, r3, r2
 8000fa8:	4a03      	ldr	r2, [pc, #12]	@ (8000fb8 <set_counts+0x40>)
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	3714      	adds	r7, #20
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	200001f8 	.word	0x200001f8

08000fbc <get_counts>:
int get_counts(){
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
	return counts;
 8000fc0:	4b03      	ldr	r3, [pc, #12]	@ (8000fd0 <get_counts+0x14>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	200001f8 	.word	0x200001f8
 8000fd4:	00000000 	.word	0x00000000

08000fd8 <count_to_angle>:

float count_to_angle(int n){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	int max_count = 16*516*4.0;
 8000fe0:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000fe4:	617b      	str	r3, [r7, #20]
	int new_n = abs(n%max_count);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	fb93 f2f2 	sdiv	r2, r3, r2
 8000fee:	6979      	ldr	r1, [r7, #20]
 8000ff0:	fb01 f202 	mul.w	r2, r1, r2
 8000ff4:	1a9b      	subs	r3, r3, r2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	bfb8      	it	lt
 8000ffa:	425b      	neglt	r3, r3
 8000ffc:	613b      	str	r3, [r7, #16]
	float angle=((float)n/(float)max_count)*2*3.14;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	ee07 3a90 	vmov	s15, r3
 800100e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001012:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001016:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800101a:	ee17 0a90 	vmov	r0, s15
 800101e:	f7ff fab3 	bl	8000588 <__aeabi_f2d>
 8001022:	a317      	add	r3, pc, #92	@ (adr r3, 8001080 <count_to_angle+0xa8>)
 8001024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001028:	f7ff fb06 	bl	8000638 <__aeabi_dmul>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f7ff fdd8 	bl	8000be8 <__aeabi_d2f>
 8001038:	4603      	mov	r3, r0
 800103a:	60fb      	str	r3, [r7, #12]
	if (angle<0){
 800103c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001040:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001048:	d50f      	bpl.n	800106a <count_to_angle+0x92>
		return 2*3.14+angle;
 800104a:	68f8      	ldr	r0, [r7, #12]
 800104c:	f7ff fa9c 	bl	8000588 <__aeabi_f2d>
 8001050:	a30d      	add	r3, pc, #52	@ (adr r3, 8001088 <count_to_angle+0xb0>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff f939 	bl	80002cc <__adddf3>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	f7ff fdc1 	bl	8000be8 <__aeabi_d2f>
 8001066:	4603      	mov	r3, r0
 8001068:	e000      	b.n	800106c <count_to_angle+0x94>
	}
	return angle;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eeb0 0a67 	vmov.f32	s0, s15
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	f3af 8000 	nop.w
 8001080:	51eb851f 	.word	0x51eb851f
 8001084:	40091eb8 	.word	0x40091eb8
 8001088:	51eb851f 	.word	0x51eb851f
 800108c:	40191eb8 	.word	0x40191eb8

08001090 <angle_to_count>:

int angle_to_count(double n){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	ed87 0b00 	vstr	d0, [r7]
	double new_n = fabs(fmod(n,2.0*3.14));
 800109a:	ed9f 1b1d 	vldr	d1, [pc, #116]	@ 8001110 <angle_to_count+0x80>
 800109e:	ed97 0b00 	vldr	d0, [r7]
 80010a2:	f006 f8df 	bl	8007264 <fmod>
 80010a6:	ec53 2b10 	vmov	r2, r3, d0
 80010aa:	4611      	mov	r1, r2
 80010ac:	60b9      	str	r1, [r7, #8]
 80010ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010b2:	60fb      	str	r3, [r7, #12]
	return (int) ((new_n/(2.0*3.14))*16.0*516.0*4.0);
 80010b4:	a316      	add	r3, pc, #88	@ (adr r3, 8001110 <angle_to_count+0x80>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010be:	f7ff fbe5 	bl	800088c <__aeabi_ddiv>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4610      	mov	r0, r2
 80010c8:	4619      	mov	r1, r3
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b12      	ldr	r3, [pc, #72]	@ (8001118 <angle_to_count+0x88>)
 80010d0:	f7ff fab2 	bl	8000638 <__aeabi_dmul>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <angle_to_count+0x8c>)
 80010e2:	f7ff faa9 	bl	8000638 <__aeabi_dmul>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4610      	mov	r0, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	f04f 0200 	mov.w	r2, #0
 80010f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001120 <angle_to_count+0x90>)
 80010f4:	f7ff faa0 	bl	8000638 <__aeabi_dmul>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4610      	mov	r0, r2
 80010fe:	4619      	mov	r1, r3
 8001100:	f7ff fd4a 	bl	8000b98 <__aeabi_d2iz>
 8001104:	4603      	mov	r3, r0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	51eb851f 	.word	0x51eb851f
 8001114:	40191eb8 	.word	0x40191eb8
 8001118:	40300000 	.word	0x40300000
 800111c:	40802000 	.word	0x40802000
 8001120:	40100000 	.word	0x40100000
 8001124:	00000000 	.word	0x00000000

08001128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112e:	f000 fdff 	bl	8001d30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001132:	f000 f83b 	bl	80011ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001136:	f000 fa05 	bl	8001544 <MX_GPIO_Init>
  MX_TIM2_Init();
 800113a:	f000 f897 	bl	800126c <MX_TIM2_Init>
  MX_TIM5_Init();
 800113e:	f000 f8e9 	bl	8001314 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001142:	f000 f935 	bl	80013b0 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8001146:	f000 f9d3 	bl	80014f0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800114a:	213c      	movs	r1, #60	@ 0x3c
 800114c:	4814      	ldr	r0, [pc, #80]	@ (80011a0 <main+0x78>)
 800114e:	f002 f8b1 	bl	80032b4 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001152:	2104      	movs	r1, #4
 8001154:	4813      	ldr	r0, [pc, #76]	@ (80011a4 <main+0x7c>)
 8001156:	f001 ff3f 	bl	8002fd8 <HAL_TIM_PWM_Start>
  set_motor_speed(0);
 800115a:	2000      	movs	r0, #0
 800115c:	f000 fa8c 	bl	8001678 <set_motor_speed>
  set_motor_direction(0);
 8001160:	2000      	movs	r0, #0
 8001162:	f000 fa99 	bl	8001698 <set_motor_direction>
  TIM2->CNT = 0;
 8001166:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800116a:	2200      	movs	r2, #0
 800116c:	625a      	str	r2, [r3, #36]	@ 0x24
  double goal = 3.14;
 800116e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001198 <main+0x70>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	e9c7 2300 	strd	r2, r3, [r7]
  printf("goal %f\r\n");
 8001178:	480b      	ldr	r0, [pc, #44]	@ (80011a8 <main+0x80>)
 800117a:	f004 f8f9 	bl	8005370 <iprintf>
  setPIDGoalA(goal);
 800117e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001182:	f7ff fd09 	bl	8000b98 <__aeabi_d2iz>
 8001186:	4603      	mov	r3, r0
 8001188:	b21b      	sxth	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	f000 fb08 	bl	80017a0 <setPIDGoalA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <main+0x68>
 8001194:	f3af 8000 	nop.w
 8001198:	51eb851f 	.word	0x51eb851f
 800119c:	40091eb8 	.word	0x40091eb8
 80011a0:	200001fc 	.word	0x200001fc
 80011a4:	2000028c 	.word	0x2000028c
 80011a8:	080074f0 	.word	0x080074f0

080011ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b094      	sub	sp, #80	@ 0x50
 80011b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	2234      	movs	r2, #52	@ 0x34
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f004 f92d 	bl	800541a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <SystemClock_Config+0xb8>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d8:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <SystemClock_Config+0xb8>)
 80011da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011de:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e0:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <SystemClock_Config+0xb8>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011ec:	2300      	movs	r3, #0
 80011ee:	603b      	str	r3, [r7, #0]
 80011f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001268 <SystemClock_Config+0xbc>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001268 <SystemClock_Config+0xbc>)
 80011fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011fe:	6013      	str	r3, [r2, #0]
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <SystemClock_Config+0xbc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800120c:	2302      	movs	r3, #2
 800120e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001210:	2301      	movs	r3, #1
 8001212:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001214:	2310      	movs	r3, #16
 8001216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001218:	2300      	movs	r3, #0
 800121a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121c:	f107 031c 	add.w	r3, r7, #28
 8001220:	4618      	mov	r0, r3
 8001222:	f001 fb93 	bl	800294c <HAL_RCC_OscConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800122c:	f000 fa1e 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001230:	230f      	movs	r3, #15
 8001232:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001238:	2300      	movs	r3, #0
 800123a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001244:	f107 0308 	add.w	r3, r7, #8
 8001248:	2100      	movs	r1, #0
 800124a:	4618      	mov	r0, r3
 800124c:	f001 f8ba 	bl	80023c4 <HAL_RCC_ClockConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001256:	f000 fa09 	bl	800166c <Error_Handler>
  }
}
 800125a:	bf00      	nop
 800125c:	3750      	adds	r7, #80	@ 0x50
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40007000 	.word	0x40007000

0800126c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08c      	sub	sp, #48	@ 0x30
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001272:	f107 030c 	add.w	r3, r7, #12
 8001276:	2224      	movs	r2, #36	@ 0x24
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f004 f8cd 	bl	800541a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001280:	1d3b      	adds	r3, r7, #4
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001288:	4b21      	ldr	r3, [pc, #132]	@ (8001310 <MX_TIM2_Init+0xa4>)
 800128a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800128e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001290:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <MX_TIM2_Init+0xa4>)
 8001292:	2200      	movs	r2, #0
 8001294:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001296:	4b1e      	ldr	r3, [pc, #120]	@ (8001310 <MX_TIM2_Init+0xa4>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <MX_TIM2_Init+0xa4>)
 800129e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001310 <MX_TIM2_Init+0xa4>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012aa:	4b19      	ldr	r3, [pc, #100]	@ (8001310 <MX_TIM2_Init+0xa4>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012b0:	2303      	movs	r3, #3
 80012b2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012b4:	2300      	movs	r3, #0
 80012b6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012b8:	2301      	movs	r3, #1
 80012ba:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012c4:	2300      	movs	r3, #0
 80012c6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012c8:	2301      	movs	r3, #1
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4619      	mov	r1, r3
 80012da:	480d      	ldr	r0, [pc, #52]	@ (8001310 <MX_TIM2_Init+0xa4>)
 80012dc:	f001 ff44 	bl	8003168 <HAL_TIM_Encoder_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80012e6:	f000 f9c1 	bl	800166c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ea:	2300      	movs	r3, #0
 80012ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	4619      	mov	r1, r3
 80012f6:	4806      	ldr	r0, [pc, #24]	@ (8001310 <MX_TIM2_Init+0xa4>)
 80012f8:	f002 fe32 	bl	8003f60 <HAL_TIMEx_MasterConfigSynchronization>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001302:	f000 f9b3 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001306:	bf00      	nop
 8001308:	3730      	adds	r7, #48	@ 0x30
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200001fc 	.word	0x200001fc

08001314 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131a:	f107 0308 	add.w	r3, r7, #8
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001328:	463b      	mov	r3, r7
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001330:	4b1d      	ldr	r3, [pc, #116]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001332:	4a1e      	ldr	r2, [pc, #120]	@ (80013ac <MX_TIM5_Init+0x98>)
 8001334:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001336:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001338:	2200      	movs	r2, #0
 800133a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800133c:	4b1a      	ldr	r3, [pc, #104]	@ (80013a8 <MX_TIM5_Init+0x94>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001342:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001344:	f04f 32ff 	mov.w	r2, #4294967295
 8001348:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800134a:	4b17      	ldr	r3, [pc, #92]	@ (80013a8 <MX_TIM5_Init+0x94>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001350:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001352:	2200      	movs	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001356:	4814      	ldr	r0, [pc, #80]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001358:	f001 fd96 	bl	8002e88 <HAL_TIM_Base_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001362:	f000 f983 	bl	800166c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001366:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800136a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800136c:	f107 0308 	add.w	r3, r7, #8
 8001370:	4619      	mov	r1, r3
 8001372:	480d      	ldr	r0, [pc, #52]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001374:	f002 f9de 	bl	8003734 <HAL_TIM_ConfigClockSource>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800137e:	f000 f975 	bl	800166c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800138a:	463b      	mov	r3, r7
 800138c:	4619      	mov	r1, r3
 800138e:	4806      	ldr	r0, [pc, #24]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001390:	f002 fde6 	bl	8003f60 <HAL_TIMEx_MasterConfigSynchronization>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800139a:	f000 f967 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000244 	.word	0x20000244
 80013ac:	40000c00 	.word	0x40000c00

080013b0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b096      	sub	sp, #88	@ 0x58
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
 80013dc:	611a      	str	r2, [r3, #16]
 80013de:	615a      	str	r2, [r3, #20]
 80013e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2220      	movs	r2, #32
 80013e6:	2100      	movs	r1, #0
 80013e8:	4618      	mov	r0, r3
 80013ea:	f004 f816 	bl	800541a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013ee:	4b3e      	ldr	r3, [pc, #248]	@ (80014e8 <MX_TIM8_Init+0x138>)
 80013f0:	4a3e      	ldr	r2, [pc, #248]	@ (80014ec <MX_TIM8_Init+0x13c>)
 80013f2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 15;
 80013f4:	4b3c      	ldr	r3, [pc, #240]	@ (80014e8 <MX_TIM8_Init+0x138>)
 80013f6:	220f      	movs	r2, #15
 80013f8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fa:	4b3b      	ldr	r3, [pc, #236]	@ (80014e8 <MX_TIM8_Init+0x138>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8001400:	4b39      	ldr	r3, [pc, #228]	@ (80014e8 <MX_TIM8_Init+0x138>)
 8001402:	2263      	movs	r2, #99	@ 0x63
 8001404:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001406:	4b38      	ldr	r3, [pc, #224]	@ (80014e8 <MX_TIM8_Init+0x138>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800140c:	4b36      	ldr	r3, [pc, #216]	@ (80014e8 <MX_TIM8_Init+0x138>)
 800140e:	2200      	movs	r2, #0
 8001410:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001412:	4b35      	ldr	r3, [pc, #212]	@ (80014e8 <MX_TIM8_Init+0x138>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001418:	4833      	ldr	r0, [pc, #204]	@ (80014e8 <MX_TIM8_Init+0x138>)
 800141a:	f001 fd35 	bl	8002e88 <HAL_TIM_Base_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8001424:	f000 f922 	bl	800166c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001428:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800142c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800142e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001432:	4619      	mov	r1, r3
 8001434:	482c      	ldr	r0, [pc, #176]	@ (80014e8 <MX_TIM8_Init+0x138>)
 8001436:	f002 f97d 	bl	8003734 <HAL_TIM_ConfigClockSource>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001440:	f000 f914 	bl	800166c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001444:	4828      	ldr	r0, [pc, #160]	@ (80014e8 <MX_TIM8_Init+0x138>)
 8001446:	f001 fd6e 	bl	8002f26 <HAL_TIM_PWM_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001450:	f000 f90c 	bl	800166c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800145c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001460:	4619      	mov	r1, r3
 8001462:	4821      	ldr	r0, [pc, #132]	@ (80014e8 <MX_TIM8_Init+0x138>)
 8001464:	f002 fd7c 	bl	8003f60 <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800146e:	f000 f8fd 	bl	800166c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001472:	2360      	movs	r3, #96	@ 0x60
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147a:	2300      	movs	r3, #0
 800147c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800147e:	2300      	movs	r3, #0
 8001480:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001486:	2300      	movs	r3, #0
 8001488:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800148a:	2300      	movs	r3, #0
 800148c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800148e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001492:	2204      	movs	r2, #4
 8001494:	4619      	mov	r1, r3
 8001496:	4814      	ldr	r0, [pc, #80]	@ (80014e8 <MX_TIM8_Init+0x138>)
 8001498:	f002 f88a 	bl	80035b0 <HAL_TIM_PWM_ConfigChannel>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 80014a2:	f000 f8e3 	bl	800166c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	4619      	mov	r1, r3
 80014c8:	4807      	ldr	r0, [pc, #28]	@ (80014e8 <MX_TIM8_Init+0x138>)
 80014ca:	f002 fdc5 	bl	8004058 <HAL_TIMEx_ConfigBreakDeadTime>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80014d4:	f000 f8ca 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80014d8:	4803      	ldr	r0, [pc, #12]	@ (80014e8 <MX_TIM8_Init+0x138>)
 80014da:	f000 fa3b 	bl	8001954 <HAL_TIM_MspPostInit>

}
 80014de:	bf00      	nop
 80014e0:	3758      	adds	r7, #88	@ 0x58
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2000028c 	.word	0x2000028c
 80014ec:	40010400 	.word	0x40010400

080014f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014f4:	4b11      	ldr	r3, [pc, #68]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 80014f6:	4a12      	ldr	r2, [pc, #72]	@ (8001540 <MX_USART2_UART_Init+0x50>)
 80014f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800150e:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b09      	ldr	r3, [pc, #36]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b08      	ldr	r3, [pc, #32]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001520:	4b06      	ldr	r3, [pc, #24]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001526:	4805      	ldr	r0, [pc, #20]	@ (800153c <MX_USART2_UART_Init+0x4c>)
 8001528:	f002 fdfc 	bl	8004124 <HAL_UART_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001532:	f000 f89b 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	200002d4 	.word	0x200002d4
 8001540:	40004400 	.word	0x40004400

08001544 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154a:	f107 030c 	add.w	r3, r7, #12
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
 8001558:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <MX_GPIO_Init+0xa8>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a22      	ldr	r2, [pc, #136]	@ (80015ec <MX_GPIO_Init+0xa8>)
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b20      	ldr	r3, [pc, #128]	@ (80015ec <MX_GPIO_Init+0xa8>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b1c      	ldr	r3, [pc, #112]	@ (80015ec <MX_GPIO_Init+0xa8>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a1b      	ldr	r2, [pc, #108]	@ (80015ec <MX_GPIO_Init+0xa8>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b19      	ldr	r3, [pc, #100]	@ (80015ec <MX_GPIO_Init+0xa8>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|DIR_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	21a0      	movs	r1, #160	@ 0xa0
 8001596:	4816      	ldr	r0, [pc, #88]	@ (80015f0 <MX_GPIO_Init+0xac>)
 8001598:	f000 fee2 	bl	8002360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 800159c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015a2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	4619      	mov	r1, r3
 80015b2:	4810      	ldr	r0, [pc, #64]	@ (80015f4 <MX_GPIO_Init+0xb0>)
 80015b4:	f000 fd40 	bl	8002038 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DIR_Pin;
 80015b8:	23a0      	movs	r3, #160	@ 0xa0
 80015ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015bc:	2301      	movs	r3, #1
 80015be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c8:	f107 030c 	add.w	r3, r7, #12
 80015cc:	4619      	mov	r1, r3
 80015ce:	4808      	ldr	r0, [pc, #32]	@ (80015f0 <MX_GPIO_Init+0xac>)
 80015d0:	f000 fd32 	bl	8002038 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2100      	movs	r1, #0
 80015d8:	2028      	movs	r0, #40	@ 0x28
 80015da:	f000 fcf6 	bl	8001fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015de:	2028      	movs	r0, #40	@ 0x28
 80015e0:	f000 fd0f 	bl	8002002 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015e4:	bf00      	nop
 80015e6:	3720      	adds	r7, #32
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40020000 	.word	0x40020000
 80015f4:	40020800 	.word	0x40020800

080015f8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001600:	1d39      	adds	r1, r7, #4
 8001602:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001606:	2201      	movs	r2, #1
 8001608:	4803      	ldr	r0, [pc, #12]	@ (8001618 <__io_putchar+0x20>)
 800160a:	f002 fddb 	bl	80041c4 <HAL_UART_Transmit>

  return ch;
 800160e:	687b      	ldr	r3, [r7, #4]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	200002d4 	.word	0x200002d4
 800161c:	00000000 	.word	0x00000000

08001620 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	80fb      	strh	r3, [r7, #6]

  if (GPIO_PIN == Button_Pin)
 800162a:	88fb      	ldrh	r3, [r7, #6]
 800162c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001630:	d112      	bne.n	8001658 <HAL_GPIO_EXTI_Callback+0x38>
  {
//	  TIM2->CNT = 0;
	  double new_goal = 3*3.14/4.0;
 8001632:	a30c      	add	r3, pc, #48	@ (adr r3, 8001664 <HAL_GPIO_EXTI_Callback+0x44>)
 8001634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001638:	e9c7 2302 	strd	r2, r3, [r7, #8]
	  printf("%f set new goal\r\n", new_goal);
 800163c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001640:	4807      	ldr	r0, [pc, #28]	@ (8001660 <HAL_GPIO_EXTI_Callback+0x40>)
 8001642:	f003 fe95 	bl	8005370 <iprintf>
	  setPIDGoalA(new_goal);
 8001646:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800164a:	f7ff faa5 	bl	8000b98 <__aeabi_d2iz>
 800164e:	4603      	mov	r3, r0
 8001650:	b21b      	sxth	r3, r3
 8001652:	4618      	mov	r0, r3
 8001654:	f000 f8a4 	bl	80017a0 <setPIDGoalA>
    /* Your code goes here */
  }
}
 8001658:	bf00      	nop
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	080074fc 	.word	0x080074fc
 8001664:	3d70a3d7 	.word	0x3d70a3d7
 8001668:	4002d70a 	.word	0x4002d70a

0800166c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <Error_Handler+0x8>

08001678 <set_motor_speed>:
#ifndef MOTOR_H
#define MOTOR_H

#include "main.h"

void set_motor_speed(int n){
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	TIM8->CCR2 = n;
 8001680:	4a04      	ldr	r2, [pc, #16]	@ (8001694 <set_motor_speed+0x1c>)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	40010400 	.word	0x40010400

08001698 <set_motor_direction>:
void set_motor_direction(int n){
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

	if (n == 1) {
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d105      	bne.n	80016b2 <set_motor_direction+0x1a>
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2180      	movs	r1, #128	@ 0x80
 80016aa:	4806      	ldr	r0, [pc, #24]	@ (80016c4 <set_motor_direction+0x2c>)
 80016ac:	f000 fe58 	bl	8002360 <HAL_GPIO_WritePin>
	}
	else {
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
	}
}
 80016b0:	e004      	b.n	80016bc <set_motor_direction+0x24>
		HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 80016b2:	2201      	movs	r2, #1
 80016b4:	2180      	movs	r1, #128	@ 0x80
 80016b6:	4803      	ldr	r0, [pc, #12]	@ (80016c4 <set_motor_direction+0x2c>)
 80016b8:	f000 fe52 	bl	8002360 <HAL_GPIO_WritePin>
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40020000 	.word	0x40020000

080016c8 <updatePID>:
	 *
	 * You should additionally set your distance and error goal values (and your oldDistanceError and oldAngleError) to zero.
	 */
}

void updatePID() {
 80016c8:	b590      	push	{r4, r7, lr}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
	 *
	 * For assignment 3.2: implement this function so it calculates distanceError as the difference between your goal distance and the average of
	 * your left and right encoder counts. Calculate angleError as the difference between your goal angle and the difference between your left and
	 * right encoder counts. Refer to stocked example document on the google drive for some pointers.
	 */
	int angleError = goalAngle - get_counts();
 80016ce:	4b30      	ldr	r3, [pc, #192]	@ (8001790 <updatePID+0xc8>)
 80016d0:	681c      	ldr	r4, [r3, #0]
 80016d2:	f7ff fc73 	bl	8000fbc <get_counts>
 80016d6:	4603      	mov	r3, r0
 80016d8:	1ae3      	subs	r3, r4, r3
 80016da:	60fb      	str	r3, [r7, #12]
	if (abs(angleError) > HALF_COUNTS) { // the units need to be fixed but this gets the best path
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	bfb8      	it	lt
 80016e2:	425b      	neglt	r3, r3
 80016e4:	f5b3 4f81 	cmp.w	r3, #16512	@ 0x4080
 80016e8:	dd0b      	ble.n	8001702 <updatePID+0x3a>
		if (angleError > 0) {
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	dd04      	ble.n	80016fa <updatePID+0x32>
			angleError = angleError - MAX_COUNTS;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f5a3 4301 	sub.w	r3, r3, #33024	@ 0x8100
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	e003      	b.n	8001702 <updatePID+0x3a>
		}
		else {
			angleError = angleError + MAX_COUNTS;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	f503 4301 	add.w	r3, r3, #33024	@ 0x8100
 8001700:	60fb      	str	r3, [r7, #12]
		}
	}

	if (abs(angleError) < 5){
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f113 0f04 	cmn.w	r3, #4
 8001708:	db06      	blt.n	8001718 <updatePID+0x50>
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	2b04      	cmp	r3, #4
 800170e:	dc03      	bgt.n	8001718 <updatePID+0x50>
		set_motor_speed(0);
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff ffb1 	bl	8001678 <set_motor_speed>
		return;
 8001716:	e037      	b.n	8001788 <updatePID+0xc0>
	}
	int angleCorrection = kPw * angleError + kDw * (angleError - oldAngleError);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	ee07 3a90 	vmov	s15, r3
 800171e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001722:	4b1c      	ldr	r3, [pc, #112]	@ (8001794 <updatePID+0xcc>)
 8001724:	edd3 7a00 	vldr	s15, [r3]
 8001728:	ee27 7a27 	vmul.f32	s14, s14, s15
 800172c:	4b1a      	ldr	r3, [pc, #104]	@ (8001798 <updatePID+0xd0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68fa      	ldr	r2, [r7, #12]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	ee07 3a90 	vmov	s15, r3
 8001738:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800173c:	4b17      	ldr	r3, [pc, #92]	@ (800179c <updatePID+0xd4>)
 800173e:	edd3 7a00 	vldr	s15, [r3]
 8001742:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001746:	ee77 7a27 	vadd.f32	s15, s14, s15
 800174a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800174e:	ee17 3a90 	vmov	r3, s15
 8001752:	60bb      	str	r3, [r7, #8]
//	printf("correction %d\r\n", angleCorrection);
	if (angleCorrection < 0){
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	da03      	bge.n	8001762 <updatePID+0x9a>
		set_motor_direction(0);
 800175a:	2000      	movs	r0, #0
 800175c:	f7ff ff9c 	bl	8001698 <set_motor_direction>
 8001760:	e002      	b.n	8001768 <updatePID+0xa0>
	} else{
		set_motor_direction(1);
 8001762:	2001      	movs	r0, #1
 8001764:	f7ff ff98 	bl	8001698 <set_motor_direction>
	}
	int clampedAngleCorrection = angleCorrection;
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	607b      	str	r3, [r7, #4]
	if (abs(angleCorrection) > 100) {
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	2b00      	cmp	r3, #0
 8001770:	bfb8      	it	lt
 8001772:	425b      	neglt	r3, r3
 8001774:	2b64      	cmp	r3, #100	@ 0x64
 8001776:	dd01      	ble.n	800177c <updatePID+0xb4>
		angleCorrection = 100;
 8001778:	2364      	movs	r3, #100	@ 0x64
 800177a:	60bb      	str	r3, [r7, #8]
	}
	oldAngleError = angleError;
 800177c:	4a06      	ldr	r2, [pc, #24]	@ (8001798 <updatePID+0xd0>)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6013      	str	r3, [r2, #0]
	set_motor_speed(angleCorrection);
 8001782:	68b8      	ldr	r0, [r7, #8]
 8001784:	f7ff ff78 	bl	8001678 <set_motor_speed>

}
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	bd90      	pop	{r4, r7, pc}
 800178e:	bf00      	nop
 8001790:	20000320 	.word	0x20000320
 8001794:	20000000 	.word	0x20000000
 8001798:	2000031c 	.word	0x2000031c
 800179c:	20000004 	.word	0x20000004

080017a0 <setPIDGoalA>:
	 * For assignment 3.1: this function does not need to do anything.
	 * For assignment 3.2: this function should set a variable that stores the goal distance.
	 */
}

void setPIDGoalA(double angle) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	ed87 0b00 	vstr	d0, [r7]
	printf("set goal %f\r\n", angle);
 80017aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80017ae:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <setPIDGoalA+0x40>)
 80017b0:	f003 fdde 	bl	8005370 <iprintf>
	goalAngle = angle_to_count(angle);
 80017b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017b8:	f7ff f9ee 	bl	8000b98 <__aeabi_d2iz>
 80017bc:	4603      	mov	r3, r0
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fc66 	bl	8001090 <angle_to_count>
 80017c4:	4603      	mov	r3, r0
 80017c6:	4a07      	ldr	r2, [pc, #28]	@ (80017e4 <setPIDGoalA+0x44>)
 80017c8:	6013      	str	r3, [r2, #0]
	printf("goal %d\r\n", goalAngle);
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <setPIDGoalA+0x44>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <setPIDGoalA+0x48>)
 80017d2:	f003 fdcd 	bl	8005370 <iprintf>
	/*
	 * For assignment 3.1: this function does not need to do anything
	 * For assignment 3.2: This function should set a variable that stores the goal angle.
	 */
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	08007510 	.word	0x08007510
 80017e4:	20000320 	.word	0x20000320
 80017e8:	08007520 	.word	0x08007520

080017ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <HAL_MspInit+0x4c>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001838 <HAL_MspInit+0x4c>)
 80017fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001800:	6453      	str	r3, [r2, #68]	@ 0x44
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <HAL_MspInit+0x4c>)
 8001804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001806:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	603b      	str	r3, [r7, #0]
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <HAL_MspInit+0x4c>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001816:	4a08      	ldr	r2, [pc, #32]	@ (8001838 <HAL_MspInit+0x4c>)
 8001818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181c:	6413      	str	r3, [r2, #64]	@ 0x40
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <HAL_MspInit+0x4c>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001826:	603b      	str	r3, [r7, #0]
 8001828:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40023800 	.word	0x40023800

0800183c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	@ 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800185c:	d12b      	bne.n	80018b6 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001866:	4a16      	ldr	r2, [pc, #88]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6413      	str	r3, [r2, #64]	@ 0x40
 800186e:	4b14      	ldr	r3, [pc, #80]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	4a0f      	ldr	r2, [pc, #60]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x84>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6313      	str	r3, [r2, #48]	@ 0x30
 800188a:	4b0d      	ldr	r3, [pc, #52]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x84>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001896:	2303      	movs	r3, #3
 8001898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80018a6:	2301      	movs	r3, #1
 80018a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018aa:	f107 0314 	add.w	r3, r7, #20
 80018ae:	4619      	mov	r1, r3
 80018b0:	4804      	ldr	r0, [pc, #16]	@ (80018c4 <HAL_TIM_Encoder_MspInit+0x88>)
 80018b2:	f000 fbc1 	bl	8002038 <HAL_GPIO_Init>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80018b6:	bf00      	nop
 80018b8:	3728      	adds	r7, #40	@ 0x28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40020000 	.word	0x40020000

080018c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <HAL_TIM_Base_MspInit+0x80>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d10e      	bne.n	80018f8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b1b      	ldr	r3, [pc, #108]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e2:	4a1a      	ldr	r2, [pc, #104]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018e4:	f043 0308 	orr.w	r3, r3, #8
 80018e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ea:	4b18      	ldr	r3, [pc, #96]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80018f6:	e022      	b.n	800193e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM8)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a14      	ldr	r2, [pc, #80]	@ (8001950 <HAL_TIM_Base_MspInit+0x88>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d11d      	bne.n	800193e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	4b11      	ldr	r3, [pc, #68]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	4a10      	ldr	r2, [pc, #64]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 800190c:	f043 0302 	orr.w	r3, r3, #2
 8001910:	6453      	str	r3, [r2, #68]	@ 0x44
 8001912:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <HAL_TIM_Base_MspInit+0x84>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	202b      	movs	r0, #43	@ 0x2b
 8001924:	f000 fb51 	bl	8001fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001928:	202b      	movs	r0, #43	@ 0x2b
 800192a:	f000 fb6a 	bl	8002002 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	202c      	movs	r0, #44	@ 0x2c
 8001934:	f000 fb49 	bl	8001fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001938:	202c      	movs	r0, #44	@ 0x2c
 800193a:	f000 fb62 	bl	8002002 <HAL_NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40000c00 	.word	0x40000c00
 800194c:	40023800 	.word	0x40023800
 8001950:	40010400 	.word	0x40010400

08001954 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b088      	sub	sp, #32
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 030c 	add.w	r3, r7, #12
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a12      	ldr	r2, [pc, #72]	@ (80019bc <HAL_TIM_MspPostInit+0x68>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d11d      	bne.n	80019b2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60bb      	str	r3, [r7, #8]
 800197a:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <HAL_TIM_MspPostInit+0x6c>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4a10      	ldr	r2, [pc, #64]	@ (80019c0 <HAL_TIM_MspPostInit+0x6c>)
 8001980:	f043 0304 	orr.w	r3, r3, #4
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <HAL_TIM_MspPostInit+0x6c>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	60bb      	str	r3, [r7, #8]
 8001990:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001992:	2380      	movs	r3, #128	@ 0x80
 8001994:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001996:	2302      	movs	r3, #2
 8001998:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80019a2:	2303      	movs	r3, #3
 80019a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	4619      	mov	r1, r3
 80019ac:	4805      	ldr	r0, [pc, #20]	@ (80019c4 <HAL_TIM_MspPostInit+0x70>)
 80019ae:	f000 fb43 	bl	8002038 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80019b2:	bf00      	nop
 80019b4:	3720      	adds	r7, #32
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40010400 	.word	0x40010400
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40020800 	.word	0x40020800

080019c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	@ 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a19      	ldr	r2, [pc, #100]	@ (8001a4c <HAL_UART_MspInit+0x84>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d12b      	bne.n	8001a42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	4b18      	ldr	r3, [pc, #96]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	4a17      	ldr	r2, [pc, #92]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019fa:	4b15      	ldr	r3, [pc, #84]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	4b11      	ldr	r3, [pc, #68]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a10      	ldr	r2, [pc, #64]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b0e      	ldr	r3, [pc, #56]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a22:	230c      	movs	r3, #12
 8001a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a26:	2302      	movs	r3, #2
 8001a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a32:	2307      	movs	r3, #7
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4805      	ldr	r0, [pc, #20]	@ (8001a54 <HAL_UART_MspInit+0x8c>)
 8001a3e:	f000 fafb 	bl	8002038 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a42:	bf00      	nop
 8001a44:	3728      	adds	r7, #40	@ 0x28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40004400 	.word	0x40004400
 8001a50:	40023800 	.word	0x40023800
 8001a54:	40020000 	.word	0x40020000

08001a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <NMI_Handler+0x4>

08001a60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <HardFault_Handler+0x4>

08001a68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a6c:	bf00      	nop
 8001a6e:	e7fd      	b.n	8001a6c <MemManage_Handler+0x4>

08001a70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <BusFault_Handler+0x4>

08001a78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <UsageFault_Handler+0x4>

08001a80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aae:	f000 f991 	bl	8001dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTickFunction();
 8001ab2:	f000 f8f7 	bl	8001ca4 <SysTickFunction>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8001abe:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ac2:	f000 fc67 	bl	8002394 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
	...

08001acc <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001ad0:	4802      	ldr	r0, [pc, #8]	@ (8001adc <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8001ad2:	f001 fc7d 	bl	80033d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	2000028c 	.word	0x2000028c

08001ae0 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001ae6:	f001 fc73 	bl	80033d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	2000028c 	.word	0x2000028c

08001af4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <_kill>:

int _kill(int pid, int sig)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b0e:	f003 fcd7 	bl	80054c0 <__errno>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2216      	movs	r2, #22
 8001b16:	601a      	str	r2, [r3, #0]
  return -1;
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <_exit>:

void _exit (int status)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ffe7 	bl	8001b04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b36:	bf00      	nop
 8001b38:	e7fd      	b.n	8001b36 <_exit+0x12>

08001b3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b086      	sub	sp, #24
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	e00a      	b.n	8001b62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b4c:	f3af 8000 	nop.w
 8001b50:	4601      	mov	r1, r0
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	60ba      	str	r2, [r7, #8]
 8001b58:	b2ca      	uxtb	r2, r1
 8001b5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	dbf0      	blt.n	8001b4c <_read+0x12>
  }

  return len;
 8001b6a:	687b      	ldr	r3, [r7, #4]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	e009      	b.n	8001b9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	60ba      	str	r2, [r7, #8]
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fd32 	bl	80015f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	3301      	adds	r3, #1
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	dbf1      	blt.n	8001b86 <_write+0x12>
  }
  return len;
 8001ba2:	687b      	ldr	r3, [r7, #4]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_close>:

int _close(int file)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bd4:	605a      	str	r2, [r3, #4]
  return 0;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_isatty>:

int _isatty(int file)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bec:	2301      	movs	r3, #1
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b085      	sub	sp, #20
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c1c:	4a14      	ldr	r2, [pc, #80]	@ (8001c70 <_sbrk+0x5c>)
 8001c1e:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <_sbrk+0x60>)
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <_sbrk+0x64>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d102      	bne.n	8001c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <_sbrk+0x64>)
 8001c32:	4a12      	ldr	r2, [pc, #72]	@ (8001c7c <_sbrk+0x68>)
 8001c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <_sbrk+0x64>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d207      	bcs.n	8001c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c44:	f003 fc3c 	bl	80054c0 <__errno>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	220c      	movs	r2, #12
 8001c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c52:	e009      	b.n	8001c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c54:	4b08      	ldr	r3, [pc, #32]	@ (8001c78 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c5a:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <_sbrk+0x64>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <_sbrk+0x64>)
 8001c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c66:	68fb      	ldr	r3, [r7, #12]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20020000 	.word	0x20020000
 8001c74:	00000400 	.word	0x00000400
 8001c78:	20000324 	.word	0x20000324
 8001c7c:	20000480 	.word	0x20000480

08001c80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <SystemInit+0x20>)
 8001c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ca0 <SystemInit+0x20>)
 8001c8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <SysTickFunction>:
#include "main.h"
#include "pid.h"
#include "encoder.h"
#include "stdio.h"
float i=0;
void SysTickFunction(void) {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */

	updatePID();
 8001ca8:	f7ff fd0e 	bl	80016c8 <updatePID>
	set_counts((int16_t) TIM2->CNT);
 8001cac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb2:	b21b      	sxth	r3, r3
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff f95f 	bl	8000f78 <set_counts>
	i=count_to_angle((int16_t) TIM2->CNT);
 8001cba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc0:	b21b      	sxth	r3, r3
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff f988 	bl	8000fd8 <count_to_angle>
 8001cc8:	eef0 7a40 	vmov.f32	s15, s0
 8001ccc:	4b02      	ldr	r3, [pc, #8]	@ (8001cd8 <SysTickFunction+0x34>)
 8001cce:	edc3 7a00 	vstr	s15, [r3]
//			|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
//		int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
//		resetEncoders();
//		TIM1->CNT = (int16_t) difference;
//	}
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000328 	.word	0x20000328

08001cdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d14 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ce0:	f7ff ffce 	bl	8001c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ce4:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ce6:	490d      	ldr	r1, [pc, #52]	@ (8001d1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001d24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cfc:	4c0a      	ldr	r4, [pc, #40]	@ (8001d28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f003 fbdf 	bl	80054cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d0e:	f7ff fa0b 	bl	8001128 <main>
  bx  lr    
 8001d12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001d20:	080078d8 	.word	0x080078d8
  ldr r2, =_sbss
 8001d24:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001d28:	2000047c 	.word	0x2000047c

08001d2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC_IRQHandler>
	...

08001d30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d34:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_Init+0x40>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a0d      	ldr	r2, [pc, #52]	@ (8001d70 <HAL_Init+0x40>)
 8001d3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d40:	4b0b      	ldr	r3, [pc, #44]	@ (8001d70 <HAL_Init+0x40>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a0a      	ldr	r2, [pc, #40]	@ (8001d70 <HAL_Init+0x40>)
 8001d46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d4c:	4b08      	ldr	r3, [pc, #32]	@ (8001d70 <HAL_Init+0x40>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a07      	ldr	r2, [pc, #28]	@ (8001d70 <HAL_Init+0x40>)
 8001d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d58:	2003      	movs	r0, #3
 8001d5a:	f000 f92b 	bl	8001fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d5e:	200f      	movs	r0, #15
 8001d60:	f000 f808 	bl	8001d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d64:	f7ff fd42 	bl	80017ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40023c00 	.word	0x40023c00

08001d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d7c:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <HAL_InitTick+0x54>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <HAL_InitTick+0x58>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	4619      	mov	r1, r3
 8001d86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 f943 	bl	800201e <HAL_SYSTICK_Config>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e00e      	b.n	8001dc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b0f      	cmp	r3, #15
 8001da6:	d80a      	bhi.n	8001dbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da8:	2200      	movs	r2, #0
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	f04f 30ff 	mov.w	r0, #4294967295
 8001db0:	f000 f90b 	bl	8001fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001db4:	4a06      	ldr	r2, [pc, #24]	@ (8001dd0 <HAL_InitTick+0x5c>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	e000      	b.n	8001dc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000008 	.word	0x20000008
 8001dcc:	20000010 	.word	0x20000010
 8001dd0:	2000000c 	.word	0x2000000c

08001dd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd8:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <HAL_IncTick+0x20>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <HAL_IncTick+0x24>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4413      	add	r3, r2
 8001de4:	4a04      	ldr	r2, [pc, #16]	@ (8001df8 <HAL_IncTick+0x24>)
 8001de6:	6013      	str	r3, [r2, #0]
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	20000010 	.word	0x20000010
 8001df8:	2000032c 	.word	0x2000032c

08001dfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  return uwTick;
 8001e00:	4b03      	ldr	r3, [pc, #12]	@ (8001e10 <HAL_GetTick+0x14>)
 8001e02:	681b      	ldr	r3, [r3, #0]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	2000032c 	.word	0x2000032c

08001e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <__NVIC_SetPriorityGrouping+0x44>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e2a:	68ba      	ldr	r2, [r7, #8]
 8001e2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e30:	4013      	ands	r3, r2
 8001e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e46:	4a04      	ldr	r2, [pc, #16]	@ (8001e58 <__NVIC_SetPriorityGrouping+0x44>)
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	60d3      	str	r3, [r2, #12]
}
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	e000ed00 	.word	0xe000ed00

08001e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e60:	4b04      	ldr	r3, [pc, #16]	@ (8001e74 <__NVIC_GetPriorityGrouping+0x18>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	0a1b      	lsrs	r3, r3, #8
 8001e66:	f003 0307 	and.w	r3, r3, #7
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	db0b      	blt.n	8001ea2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	f003 021f 	and.w	r2, r3, #31
 8001e90:	4907      	ldr	r1, [pc, #28]	@ (8001eb0 <__NVIC_EnableIRQ+0x38>)
 8001e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e96:	095b      	lsrs	r3, r3, #5
 8001e98:	2001      	movs	r0, #1
 8001e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	e000e100 	.word	0xe000e100

08001eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	6039      	str	r1, [r7, #0]
 8001ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	db0a      	blt.n	8001ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	490c      	ldr	r1, [pc, #48]	@ (8001f00 <__NVIC_SetPriority+0x4c>)
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	0112      	lsls	r2, r2, #4
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	440b      	add	r3, r1
 8001ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001edc:	e00a      	b.n	8001ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	4908      	ldr	r1, [pc, #32]	@ (8001f04 <__NVIC_SetPriority+0x50>)
 8001ee4:	79fb      	ldrb	r3, [r7, #7]
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	3b04      	subs	r3, #4
 8001eec:	0112      	lsls	r2, r2, #4
 8001eee:	b2d2      	uxtb	r2, r2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	761a      	strb	r2, [r3, #24]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	e000e100 	.word	0xe000e100
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b089      	sub	sp, #36	@ 0x24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f1c3 0307 	rsb	r3, r3, #7
 8001f22:	2b04      	cmp	r3, #4
 8001f24:	bf28      	it	cs
 8001f26:	2304      	movcs	r3, #4
 8001f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	2b06      	cmp	r3, #6
 8001f30:	d902      	bls.n	8001f38 <NVIC_EncodePriority+0x30>
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3b03      	subs	r3, #3
 8001f36:	e000      	b.n	8001f3a <NVIC_EncodePriority+0x32>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	43da      	mvns	r2, r3
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f50:	f04f 31ff 	mov.w	r1, #4294967295
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	43d9      	mvns	r1, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f60:	4313      	orrs	r3, r2
         );
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3724      	adds	r7, #36	@ 0x24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
	...

08001f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f80:	d301      	bcc.n	8001f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f82:	2301      	movs	r3, #1
 8001f84:	e00f      	b.n	8001fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <SysTick_Config+0x40>)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f8e:	210f      	movs	r1, #15
 8001f90:	f04f 30ff 	mov.w	r0, #4294967295
 8001f94:	f7ff ff8e 	bl	8001eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f98:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <SysTick_Config+0x40>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f9e:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <SysTick_Config+0x40>)
 8001fa0:	2207      	movs	r2, #7
 8001fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	e000e010 	.word	0xe000e010

08001fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff29 	bl	8001e14 <__NVIC_SetPriorityGrouping>
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b086      	sub	sp, #24
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
 8001fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fdc:	f7ff ff3e 	bl	8001e5c <__NVIC_GetPriorityGrouping>
 8001fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	6978      	ldr	r0, [r7, #20]
 8001fe8:	f7ff ff8e 	bl	8001f08 <NVIC_EncodePriority>
 8001fec:	4602      	mov	r2, r0
 8001fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff ff5d 	bl	8001eb4 <__NVIC_SetPriority>
}
 8001ffa:	bf00      	nop
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800200c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff ff31 	bl	8001e78 <__NVIC_EnableIRQ>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff ffa2 	bl	8001f70 <SysTick_Config>
 800202c:	4603      	mov	r3, r0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
	...

08002038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	@ 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002046:	2300      	movs	r3, #0
 8002048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	e165      	b.n	8002320 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002054:	2201      	movs	r2, #1
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	429a      	cmp	r2, r3
 800206e:	f040 8154 	bne.w	800231a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	2b01      	cmp	r3, #1
 800207c:	d005      	beq.n	800208a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002086:	2b02      	cmp	r3, #2
 8002088:	d130      	bne.n	80020ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	2203      	movs	r2, #3
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4013      	ands	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020c0:	2201      	movs	r2, #1
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	43db      	mvns	r3, r3
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	4013      	ands	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 0201 	and.w	r2, r3, #1
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	d017      	beq.n	8002128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d123      	bne.n	800217c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	08da      	lsrs	r2, r3, #3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3208      	adds	r2, #8
 800213c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	220f      	movs	r2, #15
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	691a      	ldr	r2, [r3, #16]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4313      	orrs	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	08da      	lsrs	r2, r3, #3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3208      	adds	r2, #8
 8002176:	69b9      	ldr	r1, [r7, #24]
 8002178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	2203      	movs	r2, #3
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0203 	and.w	r2, r3, #3
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80ae 	beq.w	800231a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002338 <HAL_GPIO_Init+0x300>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c6:	4a5c      	ldr	r2, [pc, #368]	@ (8002338 <HAL_GPIO_Init+0x300>)
 80021c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ce:	4b5a      	ldr	r3, [pc, #360]	@ (8002338 <HAL_GPIO_Init+0x300>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021da:	4a58      	ldr	r2, [pc, #352]	@ (800233c <HAL_GPIO_Init+0x304>)
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	3302      	adds	r3, #2
 80021e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	220f      	movs	r2, #15
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4013      	ands	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4f      	ldr	r2, [pc, #316]	@ (8002340 <HAL_GPIO_Init+0x308>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d025      	beq.n	8002252 <HAL_GPIO_Init+0x21a>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4e      	ldr	r2, [pc, #312]	@ (8002344 <HAL_GPIO_Init+0x30c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d01f      	beq.n	800224e <HAL_GPIO_Init+0x216>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4d      	ldr	r2, [pc, #308]	@ (8002348 <HAL_GPIO_Init+0x310>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d019      	beq.n	800224a <HAL_GPIO_Init+0x212>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4c      	ldr	r2, [pc, #304]	@ (800234c <HAL_GPIO_Init+0x314>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d013      	beq.n	8002246 <HAL_GPIO_Init+0x20e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a4b      	ldr	r2, [pc, #300]	@ (8002350 <HAL_GPIO_Init+0x318>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d00d      	beq.n	8002242 <HAL_GPIO_Init+0x20a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a4a      	ldr	r2, [pc, #296]	@ (8002354 <HAL_GPIO_Init+0x31c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d007      	beq.n	800223e <HAL_GPIO_Init+0x206>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a49      	ldr	r2, [pc, #292]	@ (8002358 <HAL_GPIO_Init+0x320>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d101      	bne.n	800223a <HAL_GPIO_Init+0x202>
 8002236:	2306      	movs	r3, #6
 8002238:	e00c      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800223a:	2307      	movs	r3, #7
 800223c:	e00a      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800223e:	2305      	movs	r3, #5
 8002240:	e008      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 8002242:	2304      	movs	r3, #4
 8002244:	e006      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 8002246:	2303      	movs	r3, #3
 8002248:	e004      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800224a:	2302      	movs	r3, #2
 800224c:	e002      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800224e:	2301      	movs	r3, #1
 8002250:	e000      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 8002252:	2300      	movs	r3, #0
 8002254:	69fa      	ldr	r2, [r7, #28]
 8002256:	f002 0203 	and.w	r2, r2, #3
 800225a:	0092      	lsls	r2, r2, #2
 800225c:	4093      	lsls	r3, r2
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002264:	4935      	ldr	r1, [pc, #212]	@ (800233c <HAL_GPIO_Init+0x304>)
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	089b      	lsrs	r3, r3, #2
 800226a:	3302      	adds	r3, #2
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002272:	4b3a      	ldr	r3, [pc, #232]	@ (800235c <HAL_GPIO_Init+0x324>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	43db      	mvns	r3, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4013      	ands	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002296:	4a31      	ldr	r2, [pc, #196]	@ (800235c <HAL_GPIO_Init+0x324>)
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800229c:	4b2f      	ldr	r3, [pc, #188]	@ (800235c <HAL_GPIO_Init+0x324>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	4313      	orrs	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022c0:	4a26      	ldr	r2, [pc, #152]	@ (800235c <HAL_GPIO_Init+0x324>)
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022c6:	4b25      	ldr	r3, [pc, #148]	@ (800235c <HAL_GPIO_Init+0x324>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022ea:	4a1c      	ldr	r2, [pc, #112]	@ (800235c <HAL_GPIO_Init+0x324>)
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022f0:	4b1a      	ldr	r3, [pc, #104]	@ (800235c <HAL_GPIO_Init+0x324>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002314:	4a11      	ldr	r2, [pc, #68]	@ (800235c <HAL_GPIO_Init+0x324>)
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	3301      	adds	r3, #1
 800231e:	61fb      	str	r3, [r7, #28]
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	2b0f      	cmp	r3, #15
 8002324:	f67f ae96 	bls.w	8002054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002328:	bf00      	nop
 800232a:	bf00      	nop
 800232c:	3724      	adds	r7, #36	@ 0x24
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800
 800233c:	40013800 	.word	0x40013800
 8002340:	40020000 	.word	0x40020000
 8002344:	40020400 	.word	0x40020400
 8002348:	40020800 	.word	0x40020800
 800234c:	40020c00 	.word	0x40020c00
 8002350:	40021000 	.word	0x40021000
 8002354:	40021400 	.word	0x40021400
 8002358:	40021800 	.word	0x40021800
 800235c:	40013c00 	.word	0x40013c00

08002360 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	807b      	strh	r3, [r7, #2]
 800236c:	4613      	mov	r3, r2
 800236e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002370:	787b      	ldrb	r3, [r7, #1]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002376:	887a      	ldrh	r2, [r7, #2]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800237c:	e003      	b.n	8002386 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800237e:	887b      	ldrh	r3, [r7, #2]
 8002380:	041a      	lsls	r2, r3, #16
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	619a      	str	r2, [r3, #24]
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800239e:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023a0:	695a      	ldr	r2, [r3, #20]
 80023a2:	88fb      	ldrh	r3, [r7, #6]
 80023a4:	4013      	ands	r3, r2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d006      	beq.n	80023b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023aa:	4a05      	ldr	r2, [pc, #20]	@ (80023c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023ac:	88fb      	ldrh	r3, [r7, #6]
 80023ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff f934 	bl	8001620 <HAL_GPIO_EXTI_Callback>
  }
}
 80023b8:	bf00      	nop
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40013c00 	.word	0x40013c00

080023c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e0cc      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023d8:	4b68      	ldr	r3, [pc, #416]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 030f 	and.w	r3, r3, #15
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d90c      	bls.n	8002400 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e6:	4b65      	ldr	r3, [pc, #404]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	b2d2      	uxtb	r2, r2
 80023ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ee:	4b63      	ldr	r3, [pc, #396]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d001      	beq.n	8002400 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0b8      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d020      	beq.n	800244e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0304 	and.w	r3, r3, #4
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002418:	4b59      	ldr	r3, [pc, #356]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4a58      	ldr	r2, [pc, #352]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002422:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0308 	and.w	r3, r3, #8
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002430:	4b53      	ldr	r3, [pc, #332]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	4a52      	ldr	r2, [pc, #328]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002436:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800243a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800243c:	4b50      	ldr	r3, [pc, #320]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	494d      	ldr	r1, [pc, #308]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800244a:	4313      	orrs	r3, r2
 800244c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d044      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d107      	bne.n	8002472 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002462:	4b47      	ldr	r3, [pc, #284]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d119      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e07f      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b02      	cmp	r3, #2
 8002478:	d003      	beq.n	8002482 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800247e:	2b03      	cmp	r3, #3
 8002480:	d107      	bne.n	8002492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002482:	4b3f      	ldr	r3, [pc, #252]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d109      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e06f      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002492:	4b3b      	ldr	r3, [pc, #236]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e067      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a2:	4b37      	ldr	r3, [pc, #220]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f023 0203 	bic.w	r2, r3, #3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	4934      	ldr	r1, [pc, #208]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b4:	f7ff fca2 	bl	8001dfc <HAL_GetTick>
 80024b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	e00a      	b.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024bc:	f7ff fc9e 	bl	8001dfc <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e04f      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 020c 	and.w	r2, r3, #12
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d1eb      	bne.n	80024bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024e4:	4b25      	ldr	r3, [pc, #148]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d20c      	bcs.n	800250c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f2:	4b22      	ldr	r3, [pc, #136]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	b2d2      	uxtb	r2, r2
 80024f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fa:	4b20      	ldr	r3, [pc, #128]	@ (800257c <HAL_RCC_ClockConfig+0x1b8>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d001      	beq.n	800250c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e032      	b.n	8002572 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b00      	cmp	r3, #0
 8002516:	d008      	beq.n	800252a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002518:	4b19      	ldr	r3, [pc, #100]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	4916      	ldr	r1, [pc, #88]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002526:	4313      	orrs	r3, r2
 8002528:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0308 	and.w	r3, r3, #8
 8002532:	2b00      	cmp	r3, #0
 8002534:	d009      	beq.n	800254a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002536:	4b12      	ldr	r3, [pc, #72]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	00db      	lsls	r3, r3, #3
 8002544:	490e      	ldr	r1, [pc, #56]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002546:	4313      	orrs	r3, r2
 8002548:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800254a:	f000 f855 	bl	80025f8 <HAL_RCC_GetSysClockFreq>
 800254e:	4602      	mov	r2, r0
 8002550:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	091b      	lsrs	r3, r3, #4
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	490a      	ldr	r1, [pc, #40]	@ (8002584 <HAL_RCC_ClockConfig+0x1c0>)
 800255c:	5ccb      	ldrb	r3, [r1, r3]
 800255e:	fa22 f303 	lsr.w	r3, r2, r3
 8002562:	4a09      	ldr	r2, [pc, #36]	@ (8002588 <HAL_RCC_ClockConfig+0x1c4>)
 8002564:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002566:	4b09      	ldr	r3, [pc, #36]	@ (800258c <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff fc02 	bl	8001d74 <HAL_InitTick>

  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023c00 	.word	0x40023c00
 8002580:	40023800 	.word	0x40023800
 8002584:	0800752c 	.word	0x0800752c
 8002588:	20000008 	.word	0x20000008
 800258c:	2000000c 	.word	0x2000000c

08002590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002596:	681b      	ldr	r3, [r3, #0]
}
 8002598:	4618      	mov	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	20000008 	.word	0x20000008

080025a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025ac:	f7ff fff0 	bl	8002590 <HAL_RCC_GetHCLKFreq>
 80025b0:	4602      	mov	r2, r0
 80025b2:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	0a9b      	lsrs	r3, r3, #10
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	4903      	ldr	r1, [pc, #12]	@ (80025cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025be:	5ccb      	ldrb	r3, [r1, r3]
 80025c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40023800 	.word	0x40023800
 80025cc:	0800753c 	.word	0x0800753c

080025d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025d4:	f7ff ffdc 	bl	8002590 <HAL_RCC_GetHCLKFreq>
 80025d8:	4602      	mov	r2, r0
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	0b5b      	lsrs	r3, r3, #13
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	4903      	ldr	r1, [pc, #12]	@ (80025f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025e6:	5ccb      	ldrb	r3, [r1, r3]
 80025e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40023800 	.word	0x40023800
 80025f4:	0800753c 	.word	0x0800753c

080025f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025fc:	b0a6      	sub	sp, #152	@ 0x98
 80025fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002612:	2300      	movs	r3, #0
 8002614:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800261e:	4bc8      	ldr	r3, [pc, #800]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	2b0c      	cmp	r3, #12
 8002628:	f200 817e 	bhi.w	8002928 <HAL_RCC_GetSysClockFreq+0x330>
 800262c:	a201      	add	r2, pc, #4	@ (adr r2, 8002634 <HAL_RCC_GetSysClockFreq+0x3c>)
 800262e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002632:	bf00      	nop
 8002634:	08002669 	.word	0x08002669
 8002638:	08002929 	.word	0x08002929
 800263c:	08002929 	.word	0x08002929
 8002640:	08002929 	.word	0x08002929
 8002644:	08002671 	.word	0x08002671
 8002648:	08002929 	.word	0x08002929
 800264c:	08002929 	.word	0x08002929
 8002650:	08002929 	.word	0x08002929
 8002654:	08002679 	.word	0x08002679
 8002658:	08002929 	.word	0x08002929
 800265c:	08002929 	.word	0x08002929
 8002660:	08002929 	.word	0x08002929
 8002664:	080027e3 	.word	0x080027e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002668:	4bb6      	ldr	r3, [pc, #728]	@ (8002944 <HAL_RCC_GetSysClockFreq+0x34c>)
 800266a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800266e:	e15f      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002670:	4bb5      	ldr	r3, [pc, #724]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x350>)
 8002672:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002676:	e15b      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002678:	4bb1      	ldr	r3, [pc, #708]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002680:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002684:	4bae      	ldr	r3, [pc, #696]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d031      	beq.n	80026f4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002690:	4bab      	ldr	r3, [pc, #684]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	099b      	lsrs	r3, r3, #6
 8002696:	2200      	movs	r2, #0
 8002698:	66bb      	str	r3, [r7, #104]	@ 0x68
 800269a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800269c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800269e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80026a4:	2300      	movs	r3, #0
 80026a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80026a8:	4ba7      	ldr	r3, [pc, #668]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x350>)
 80026aa:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80026ae:	462a      	mov	r2, r5
 80026b0:	fb03 f202 	mul.w	r2, r3, r2
 80026b4:	2300      	movs	r3, #0
 80026b6:	4621      	mov	r1, r4
 80026b8:	fb01 f303 	mul.w	r3, r1, r3
 80026bc:	4413      	add	r3, r2
 80026be:	4aa2      	ldr	r2, [pc, #648]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x350>)
 80026c0:	4621      	mov	r1, r4
 80026c2:	fba1 1202 	umull	r1, r2, r1, r2
 80026c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80026c8:	460a      	mov	r2, r1
 80026ca:	67ba      	str	r2, [r7, #120]	@ 0x78
 80026cc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80026ce:	4413      	add	r3, r2
 80026d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026d6:	2200      	movs	r2, #0
 80026d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026da:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80026dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80026e0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80026e4:	f7fe fad0 	bl	8000c88 <__aeabi_uldivmod>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4613      	mov	r3, r2
 80026ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026f2:	e064      	b.n	80027be <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026f4:	4b92      	ldr	r3, [pc, #584]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	2200      	movs	r2, #0
 80026fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80026fe:	657a      	str	r2, [r7, #84]	@ 0x54
 8002700:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002706:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002708:	2300      	movs	r3, #0
 800270a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800270c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002710:	4622      	mov	r2, r4
 8002712:	462b      	mov	r3, r5
 8002714:	f04f 0000 	mov.w	r0, #0
 8002718:	f04f 0100 	mov.w	r1, #0
 800271c:	0159      	lsls	r1, r3, #5
 800271e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002722:	0150      	lsls	r0, r2, #5
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4621      	mov	r1, r4
 800272a:	1a51      	subs	r1, r2, r1
 800272c:	6139      	str	r1, [r7, #16]
 800272e:	4629      	mov	r1, r5
 8002730:	eb63 0301 	sbc.w	r3, r3, r1
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002742:	4659      	mov	r1, fp
 8002744:	018b      	lsls	r3, r1, #6
 8002746:	4651      	mov	r1, sl
 8002748:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800274c:	4651      	mov	r1, sl
 800274e:	018a      	lsls	r2, r1, #6
 8002750:	4651      	mov	r1, sl
 8002752:	ebb2 0801 	subs.w	r8, r2, r1
 8002756:	4659      	mov	r1, fp
 8002758:	eb63 0901 	sbc.w	r9, r3, r1
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002768:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800276c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002770:	4690      	mov	r8, r2
 8002772:	4699      	mov	r9, r3
 8002774:	4623      	mov	r3, r4
 8002776:	eb18 0303 	adds.w	r3, r8, r3
 800277a:	60bb      	str	r3, [r7, #8]
 800277c:	462b      	mov	r3, r5
 800277e:	eb49 0303 	adc.w	r3, r9, r3
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	f04f 0200 	mov.w	r2, #0
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002790:	4629      	mov	r1, r5
 8002792:	028b      	lsls	r3, r1, #10
 8002794:	4621      	mov	r1, r4
 8002796:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800279a:	4621      	mov	r1, r4
 800279c:	028a      	lsls	r2, r1, #10
 800279e:	4610      	mov	r0, r2
 80027a0:	4619      	mov	r1, r3
 80027a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027a6:	2200      	movs	r2, #0
 80027a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80027aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80027ac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80027b0:	f7fe fa6a 	bl	8000c88 <__aeabi_uldivmod>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	4613      	mov	r3, r2
 80027ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80027be:	4b60      	ldr	r3, [pc, #384]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	0c1b      	lsrs	r3, r3, #16
 80027c4:	f003 0303 	and.w	r3, r3, #3
 80027c8:	3301      	adds	r3, #1
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80027d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80027e0:	e0a6      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027e2:	4b57      	ldr	r3, [pc, #348]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027ee:	4b54      	ldr	r3, [pc, #336]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d02a      	beq.n	8002850 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027fa:	4b51      	ldr	r3, [pc, #324]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	099b      	lsrs	r3, r3, #6
 8002800:	2200      	movs	r2, #0
 8002802:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002804:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002808:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800280c:	2100      	movs	r1, #0
 800280e:	4b4e      	ldr	r3, [pc, #312]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x350>)
 8002810:	fb03 f201 	mul.w	r2, r3, r1
 8002814:	2300      	movs	r3, #0
 8002816:	fb00 f303 	mul.w	r3, r0, r3
 800281a:	4413      	add	r3, r2
 800281c:	4a4a      	ldr	r2, [pc, #296]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x350>)
 800281e:	fba0 1202 	umull	r1, r2, r0, r2
 8002822:	677a      	str	r2, [r7, #116]	@ 0x74
 8002824:	460a      	mov	r2, r1
 8002826:	673a      	str	r2, [r7, #112]	@ 0x70
 8002828:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800282a:	4413      	add	r3, r2
 800282c:	677b      	str	r3, [r7, #116]	@ 0x74
 800282e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002832:	2200      	movs	r2, #0
 8002834:	633b      	str	r3, [r7, #48]	@ 0x30
 8002836:	637a      	str	r2, [r7, #52]	@ 0x34
 8002838:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800283c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002840:	f7fe fa22 	bl	8000c88 <__aeabi_uldivmod>
 8002844:	4602      	mov	r2, r0
 8002846:	460b      	mov	r3, r1
 8002848:	4613      	mov	r3, r2
 800284a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800284e:	e05b      	b.n	8002908 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002850:	4b3b      	ldr	r3, [pc, #236]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	099b      	lsrs	r3, r3, #6
 8002856:	2200      	movs	r2, #0
 8002858:	62bb      	str	r3, [r7, #40]	@ 0x28
 800285a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800285c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800285e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002862:	623b      	str	r3, [r7, #32]
 8002864:	2300      	movs	r3, #0
 8002866:	627b      	str	r3, [r7, #36]	@ 0x24
 8002868:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800286c:	4642      	mov	r2, r8
 800286e:	464b      	mov	r3, r9
 8002870:	f04f 0000 	mov.w	r0, #0
 8002874:	f04f 0100 	mov.w	r1, #0
 8002878:	0159      	lsls	r1, r3, #5
 800287a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800287e:	0150      	lsls	r0, r2, #5
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4641      	mov	r1, r8
 8002886:	ebb2 0a01 	subs.w	sl, r2, r1
 800288a:	4649      	mov	r1, r9
 800288c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800289c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028a4:	ebb2 040a 	subs.w	r4, r2, sl
 80028a8:	eb63 050b 	sbc.w	r5, r3, fp
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	00eb      	lsls	r3, r5, #3
 80028b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028ba:	00e2      	lsls	r2, r4, #3
 80028bc:	4614      	mov	r4, r2
 80028be:	461d      	mov	r5, r3
 80028c0:	4643      	mov	r3, r8
 80028c2:	18e3      	adds	r3, r4, r3
 80028c4:	603b      	str	r3, [r7, #0]
 80028c6:	464b      	mov	r3, r9
 80028c8:	eb45 0303 	adc.w	r3, r5, r3
 80028cc:	607b      	str	r3, [r7, #4]
 80028ce:	f04f 0200 	mov.w	r2, #0
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028da:	4629      	mov	r1, r5
 80028dc:	028b      	lsls	r3, r1, #10
 80028de:	4621      	mov	r1, r4
 80028e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028e4:	4621      	mov	r1, r4
 80028e6:	028a      	lsls	r2, r1, #10
 80028e8:	4610      	mov	r0, r2
 80028ea:	4619      	mov	r1, r3
 80028ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028f0:	2200      	movs	r2, #0
 80028f2:	61bb      	str	r3, [r7, #24]
 80028f4:	61fa      	str	r2, [r7, #28]
 80028f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028fa:	f7fe f9c5 	bl	8000c88 <__aeabi_uldivmod>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4613      	mov	r3, r2
 8002904:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002908:	4b0d      	ldr	r3, [pc, #52]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x348>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	0f1b      	lsrs	r3, r3, #28
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002916:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800291a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800291e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002922:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002926:	e003      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <HAL_RCC_GetSysClockFreq+0x34c>)
 800292a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800292e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002930:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002934:	4618      	mov	r0, r3
 8002936:	3798      	adds	r7, #152	@ 0x98
 8002938:	46bd      	mov	sp, r7
 800293a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800293e:	bf00      	nop
 8002940:	40023800 	.word	0x40023800
 8002944:	00f42400 	.word	0x00f42400
 8002948:	017d7840 	.word	0x017d7840

0800294c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e28d      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 8083 	beq.w	8002a72 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800296c:	4b94      	ldr	r3, [pc, #592]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 030c 	and.w	r3, r3, #12
 8002974:	2b04      	cmp	r3, #4
 8002976:	d019      	beq.n	80029ac <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002978:	4b91      	ldr	r3, [pc, #580]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002980:	2b08      	cmp	r3, #8
 8002982:	d106      	bne.n	8002992 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002984:	4b8e      	ldr	r3, [pc, #568]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800298c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002990:	d00c      	beq.n	80029ac <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002992:	4b8b      	ldr	r3, [pc, #556]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800299a:	2b0c      	cmp	r3, #12
 800299c:	d112      	bne.n	80029c4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800299e:	4b88      	ldr	r3, [pc, #544]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029aa:	d10b      	bne.n	80029c4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ac:	4b84      	ldr	r3, [pc, #528]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d05b      	beq.n	8002a70 <HAL_RCC_OscConfig+0x124>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d157      	bne.n	8002a70 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e25a      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029cc:	d106      	bne.n	80029dc <HAL_RCC_OscConfig+0x90>
 80029ce:	4b7c      	ldr	r3, [pc, #496]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a7b      	ldr	r2, [pc, #492]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	e01d      	b.n	8002a18 <HAL_RCC_OscConfig+0xcc>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029e4:	d10c      	bne.n	8002a00 <HAL_RCC_OscConfig+0xb4>
 80029e6:	4b76      	ldr	r3, [pc, #472]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a75      	ldr	r2, [pc, #468]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	4b73      	ldr	r3, [pc, #460]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a72      	ldr	r2, [pc, #456]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 80029f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	e00b      	b.n	8002a18 <HAL_RCC_OscConfig+0xcc>
 8002a00:	4b6f      	ldr	r3, [pc, #444]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a6e      	ldr	r2, [pc, #440]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a0a:	6013      	str	r3, [r2, #0]
 8002a0c:	4b6c      	ldr	r3, [pc, #432]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a6b      	ldr	r2, [pc, #428]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d013      	beq.n	8002a48 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a20:	f7ff f9ec 	bl	8001dfc <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a28:	f7ff f9e8 	bl	8001dfc <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b64      	cmp	r3, #100	@ 0x64
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e21f      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a3a:	4b61      	ldr	r3, [pc, #388]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0f0      	beq.n	8002a28 <HAL_RCC_OscConfig+0xdc>
 8002a46:	e014      	b.n	8002a72 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a48:	f7ff f9d8 	bl	8001dfc <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a50:	f7ff f9d4 	bl	8001dfc <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b64      	cmp	r3, #100	@ 0x64
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e20b      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a62:	4b57      	ldr	r3, [pc, #348]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f0      	bne.n	8002a50 <HAL_RCC_OscConfig+0x104>
 8002a6e:	e000      	b.n	8002a72 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d06f      	beq.n	8002b5e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a7e:	4b50      	ldr	r3, [pc, #320]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 030c 	and.w	r3, r3, #12
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d017      	beq.n	8002aba <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002a8a:	4b4d      	ldr	r3, [pc, #308]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d105      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002a96:	4b4a      	ldr	r3, [pc, #296]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00b      	beq.n	8002aba <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aa2:	4b47      	ldr	r3, [pc, #284]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002aaa:	2b0c      	cmp	r3, #12
 8002aac:	d11c      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aae:	4b44      	ldr	r3, [pc, #272]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d116      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aba:	4b41      	ldr	r3, [pc, #260]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d005      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x186>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d001      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e1d3      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad2:	4b3b      	ldr	r3, [pc, #236]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4937      	ldr	r1, [pc, #220]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ae6:	e03a      	b.n	8002b5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d020      	beq.n	8002b32 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af0:	4b34      	ldr	r3, [pc, #208]	@ (8002bc4 <HAL_RCC_OscConfig+0x278>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af6:	f7ff f981 	bl	8001dfc <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002afe:	f7ff f97d 	bl	8001dfc <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e1b4      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b10:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d0f0      	beq.n	8002afe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1c:	4b28      	ldr	r3, [pc, #160]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4925      	ldr	r1, [pc, #148]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	600b      	str	r3, [r1, #0]
 8002b30:	e015      	b.n	8002b5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b32:	4b24      	ldr	r3, [pc, #144]	@ (8002bc4 <HAL_RCC_OscConfig+0x278>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b38:	f7ff f960 	bl	8001dfc <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b40:	f7ff f95c 	bl	8001dfc <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e193      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b52:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0308 	and.w	r3, r3, #8
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d036      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d016      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b72:	4b15      	ldr	r3, [pc, #84]	@ (8002bc8 <HAL_RCC_OscConfig+0x27c>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b78:	f7ff f940 	bl	8001dfc <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b80:	f7ff f93c 	bl	8001dfc <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e173      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b92:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc0 <HAL_RCC_OscConfig+0x274>)
 8002b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCC_OscConfig+0x234>
 8002b9e:	e01b      	b.n	8002bd8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ba0:	4b09      	ldr	r3, [pc, #36]	@ (8002bc8 <HAL_RCC_OscConfig+0x27c>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ba6:	f7ff f929 	bl	8001dfc <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bac:	e00e      	b.n	8002bcc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bae:	f7ff f925 	bl	8001dfc <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d907      	bls.n	8002bcc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e15c      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	42470000 	.word	0x42470000
 8002bc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bcc:	4b8a      	ldr	r3, [pc, #552]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1ea      	bne.n	8002bae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 8097 	beq.w	8002d14 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be6:	2300      	movs	r3, #0
 8002be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bea:	4b83      	ldr	r3, [pc, #524]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10f      	bne.n	8002c16 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60bb      	str	r3, [r7, #8]
 8002bfa:	4b7f      	ldr	r3, [pc, #508]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	4a7e      	ldr	r2, [pc, #504]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c06:	4b7c      	ldr	r3, [pc, #496]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c0e:	60bb      	str	r3, [r7, #8]
 8002c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c12:	2301      	movs	r3, #1
 8002c14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c16:	4b79      	ldr	r3, [pc, #484]	@ (8002dfc <HAL_RCC_OscConfig+0x4b0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d118      	bne.n	8002c54 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c22:	4b76      	ldr	r3, [pc, #472]	@ (8002dfc <HAL_RCC_OscConfig+0x4b0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a75      	ldr	r2, [pc, #468]	@ (8002dfc <HAL_RCC_OscConfig+0x4b0>)
 8002c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c2e:	f7ff f8e5 	bl	8001dfc <HAL_GetTick>
 8002c32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c34:	e008      	b.n	8002c48 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c36:	f7ff f8e1 	bl	8001dfc <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d901      	bls.n	8002c48 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e118      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c48:	4b6c      	ldr	r3, [pc, #432]	@ (8002dfc <HAL_RCC_OscConfig+0x4b0>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0f0      	beq.n	8002c36 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d106      	bne.n	8002c6a <HAL_RCC_OscConfig+0x31e>
 8002c5c:	4b66      	ldr	r3, [pc, #408]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c60:	4a65      	ldr	r2, [pc, #404]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c68:	e01c      	b.n	8002ca4 <HAL_RCC_OscConfig+0x358>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	2b05      	cmp	r3, #5
 8002c70:	d10c      	bne.n	8002c8c <HAL_RCC_OscConfig+0x340>
 8002c72:	4b61      	ldr	r3, [pc, #388]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c76:	4a60      	ldr	r2, [pc, #384]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c78:	f043 0304 	orr.w	r3, r3, #4
 8002c7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c7e:	4b5e      	ldr	r3, [pc, #376]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c82:	4a5d      	ldr	r2, [pc, #372]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c84:	f043 0301 	orr.w	r3, r3, #1
 8002c88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c8a:	e00b      	b.n	8002ca4 <HAL_RCC_OscConfig+0x358>
 8002c8c:	4b5a      	ldr	r3, [pc, #360]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c90:	4a59      	ldr	r2, [pc, #356]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c92:	f023 0301 	bic.w	r3, r3, #1
 8002c96:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c98:	4b57      	ldr	r3, [pc, #348]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9c:	4a56      	ldr	r2, [pc, #344]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002c9e:	f023 0304 	bic.w	r3, r3, #4
 8002ca2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d015      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7ff f8a6 	bl	8001dfc <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb2:	e00a      	b.n	8002cca <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb4:	f7ff f8a2 	bl	8001dfc <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e0d7      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cca:	4b4b      	ldr	r3, [pc, #300]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ee      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x368>
 8002cd6:	e014      	b.n	8002d02 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7ff f890 	bl	8001dfc <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cde:	e00a      	b.n	8002cf6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ce0:	f7ff f88c 	bl	8001dfc <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e0c1      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf6:	4b40      	ldr	r3, [pc, #256]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1ee      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d02:	7dfb      	ldrb	r3, [r7, #23]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d105      	bne.n	8002d14 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d08:	4b3b      	ldr	r3, [pc, #236]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	4a3a      	ldr	r2, [pc, #232]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 80ad 	beq.w	8002e78 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d1e:	4b36      	ldr	r3, [pc, #216]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 030c 	and.w	r3, r3, #12
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d060      	beq.n	8002dec <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d145      	bne.n	8002dbe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d32:	4b33      	ldr	r3, [pc, #204]	@ (8002e00 <HAL_RCC_OscConfig+0x4b4>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d38:	f7ff f860 	bl	8001dfc <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d40:	f7ff f85c 	bl	8001dfc <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e093      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	4b29      	ldr	r3, [pc, #164]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f0      	bne.n	8002d40 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69da      	ldr	r2, [r3, #28]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	019b      	lsls	r3, r3, #6
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	3b01      	subs	r3, #1
 8002d78:	041b      	lsls	r3, r3, #16
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d80:	061b      	lsls	r3, r3, #24
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d88:	071b      	lsls	r3, r3, #28
 8002d8a:	491b      	ldr	r1, [pc, #108]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d90:	4b1b      	ldr	r3, [pc, #108]	@ (8002e00 <HAL_RCC_OscConfig+0x4b4>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d96:	f7ff f831 	bl	8001dfc <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9e:	f7ff f82d 	bl	8001dfc <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e064      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db0:	4b11      	ldr	r3, [pc, #68]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0f0      	beq.n	8002d9e <HAL_RCC_OscConfig+0x452>
 8002dbc:	e05c      	b.n	8002e78 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dbe:	4b10      	ldr	r3, [pc, #64]	@ (8002e00 <HAL_RCC_OscConfig+0x4b4>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc4:	f7ff f81a 	bl	8001dfc <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dcc:	f7ff f816 	bl	8001dfc <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e04d      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dde:	4b06      	ldr	r3, [pc, #24]	@ (8002df8 <HAL_RCC_OscConfig+0x4ac>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f0      	bne.n	8002dcc <HAL_RCC_OscConfig+0x480>
 8002dea:	e045      	b.n	8002e78 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d107      	bne.n	8002e04 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e040      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40007000 	.word	0x40007000
 8002e00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e04:	4b1f      	ldr	r3, [pc, #124]	@ (8002e84 <HAL_RCC_OscConfig+0x538>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d030      	beq.n	8002e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d129      	bne.n	8002e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d122      	bne.n	8002e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e34:	4013      	ands	r3, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d119      	bne.n	8002e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e4a:	085b      	lsrs	r3, r3, #1
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d10f      	bne.n	8002e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d107      	bne.n	8002e74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d001      	beq.n	8002e78 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e000      	b.n	8002e7a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40023800 	.word	0x40023800

08002e88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e041      	b.n	8002f1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d106      	bne.n	8002eb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7fe fd0a 	bl	80018c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3304      	adds	r3, #4
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4610      	mov	r0, r2
 8002ec8:	f000 fd2e 	bl	8003928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b082      	sub	sp, #8
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e041      	b.n	8002fbc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d106      	bne.n	8002f52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f000 f839 	bl	8002fc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2202      	movs	r2, #2
 8002f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	3304      	adds	r3, #4
 8002f62:	4619      	mov	r1, r3
 8002f64:	4610      	mov	r0, r2
 8002f66:	f000 fcdf 	bl	8003928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d109      	bne.n	8002ffc <HAL_TIM_PWM_Start+0x24>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	bf14      	ite	ne
 8002ff4:	2301      	movne	r3, #1
 8002ff6:	2300      	moveq	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	e022      	b.n	8003042 <HAL_TIM_PWM_Start+0x6a>
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d109      	bne.n	8003016 <HAL_TIM_PWM_Start+0x3e>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b01      	cmp	r3, #1
 800300c:	bf14      	ite	ne
 800300e:	2301      	movne	r3, #1
 8003010:	2300      	moveq	r3, #0
 8003012:	b2db      	uxtb	r3, r3
 8003014:	e015      	b.n	8003042 <HAL_TIM_PWM_Start+0x6a>
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b08      	cmp	r3, #8
 800301a:	d109      	bne.n	8003030 <HAL_TIM_PWM_Start+0x58>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b01      	cmp	r3, #1
 8003026:	bf14      	ite	ne
 8003028:	2301      	movne	r3, #1
 800302a:	2300      	moveq	r3, #0
 800302c:	b2db      	uxtb	r3, r3
 800302e:	e008      	b.n	8003042 <HAL_TIM_PWM_Start+0x6a>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	bf14      	ite	ne
 800303c:	2301      	movne	r3, #1
 800303e:	2300      	moveq	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e07c      	b.n	8003144 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d104      	bne.n	800305a <HAL_TIM_PWM_Start+0x82>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2202      	movs	r2, #2
 8003054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003058:	e013      	b.n	8003082 <HAL_TIM_PWM_Start+0xaa>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2b04      	cmp	r3, #4
 800305e:	d104      	bne.n	800306a <HAL_TIM_PWM_Start+0x92>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003068:	e00b      	b.n	8003082 <HAL_TIM_PWM_Start+0xaa>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2b08      	cmp	r3, #8
 800306e:	d104      	bne.n	800307a <HAL_TIM_PWM_Start+0xa2>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2202      	movs	r2, #2
 8003074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003078:	e003      	b.n	8003082 <HAL_TIM_PWM_Start+0xaa>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2202      	movs	r2, #2
 800307e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2201      	movs	r2, #1
 8003088:	6839      	ldr	r1, [r7, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f000 ff42 	bl	8003f14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a2d      	ldr	r2, [pc, #180]	@ (800314c <HAL_TIM_PWM_Start+0x174>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d004      	beq.n	80030a4 <HAL_TIM_PWM_Start+0xcc>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a2c      	ldr	r2, [pc, #176]	@ (8003150 <HAL_TIM_PWM_Start+0x178>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d101      	bne.n	80030a8 <HAL_TIM_PWM_Start+0xd0>
 80030a4:	2301      	movs	r3, #1
 80030a6:	e000      	b.n	80030aa <HAL_TIM_PWM_Start+0xd2>
 80030a8:	2300      	movs	r3, #0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d007      	beq.n	80030be <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a22      	ldr	r2, [pc, #136]	@ (800314c <HAL_TIM_PWM_Start+0x174>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d022      	beq.n	800310e <HAL_TIM_PWM_Start+0x136>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030d0:	d01d      	beq.n	800310e <HAL_TIM_PWM_Start+0x136>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a1f      	ldr	r2, [pc, #124]	@ (8003154 <HAL_TIM_PWM_Start+0x17c>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d018      	beq.n	800310e <HAL_TIM_PWM_Start+0x136>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003158 <HAL_TIM_PWM_Start+0x180>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d013      	beq.n	800310e <HAL_TIM_PWM_Start+0x136>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a1c      	ldr	r2, [pc, #112]	@ (800315c <HAL_TIM_PWM_Start+0x184>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d00e      	beq.n	800310e <HAL_TIM_PWM_Start+0x136>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a16      	ldr	r2, [pc, #88]	@ (8003150 <HAL_TIM_PWM_Start+0x178>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d009      	beq.n	800310e <HAL_TIM_PWM_Start+0x136>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a18      	ldr	r2, [pc, #96]	@ (8003160 <HAL_TIM_PWM_Start+0x188>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d004      	beq.n	800310e <HAL_TIM_PWM_Start+0x136>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a16      	ldr	r2, [pc, #88]	@ (8003164 <HAL_TIM_PWM_Start+0x18c>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d111      	bne.n	8003132 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2b06      	cmp	r3, #6
 800311e:	d010      	beq.n	8003142 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003130:	e007      	b.n	8003142 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f042 0201 	orr.w	r2, r2, #1
 8003140:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40010000 	.word	0x40010000
 8003150:	40010400 	.word	0x40010400
 8003154:	40000400 	.word	0x40000400
 8003158:	40000800 	.word	0x40000800
 800315c:	40000c00 	.word	0x40000c00
 8003160:	40014000 	.word	0x40014000
 8003164:	40001800 	.word	0x40001800

08003168 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e097      	b.n	80032ac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d106      	bne.n	8003196 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7fe fb53 	bl	800183c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2202      	movs	r2, #2
 800319a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6812      	ldr	r2, [r2, #0]
 80031a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80031ac:	f023 0307 	bic.w	r3, r3, #7
 80031b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	3304      	adds	r3, #4
 80031ba:	4619      	mov	r1, r3
 80031bc:	4610      	mov	r0, r2
 80031be:	f000 fbb3 	bl	8003928 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031ea:	f023 0303 	bic.w	r3, r3, #3
 80031ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	021b      	lsls	r3, r3, #8
 80031fa:	4313      	orrs	r3, r2
 80031fc:	693a      	ldr	r2, [r7, #16]
 80031fe:	4313      	orrs	r3, r2
 8003200:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003208:	f023 030c 	bic.w	r3, r3, #12
 800320c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003214:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003218:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	021b      	lsls	r3, r3, #8
 8003224:	4313      	orrs	r3, r2
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	4313      	orrs	r3, r2
 800322a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	011a      	lsls	r2, r3, #4
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	031b      	lsls	r3, r3, #12
 8003238:	4313      	orrs	r3, r2
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	4313      	orrs	r3, r2
 800323e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003246:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800324e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685a      	ldr	r2, [r3, #4]
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	011b      	lsls	r3, r3, #4
 800325a:	4313      	orrs	r3, r2
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2201      	movs	r2, #1
 800329e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032c4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80032cc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032d4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80032dc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d110      	bne.n	8003306 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80032e4:	7bfb      	ldrb	r3, [r7, #15]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d102      	bne.n	80032f0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80032ea:	7b7b      	ldrb	r3, [r7, #13]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d001      	beq.n	80032f4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e069      	b.n	80033c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2202      	movs	r2, #2
 80032f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2202      	movs	r2, #2
 8003300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003304:	e031      	b.n	800336a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	2b04      	cmp	r3, #4
 800330a:	d110      	bne.n	800332e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800330c:	7bbb      	ldrb	r3, [r7, #14]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d102      	bne.n	8003318 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003312:	7b3b      	ldrb	r3, [r7, #12]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d001      	beq.n	800331c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e055      	b.n	80033c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2202      	movs	r2, #2
 8003320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2202      	movs	r2, #2
 8003328:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800332c:	e01d      	b.n	800336a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800332e:	7bfb      	ldrb	r3, [r7, #15]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d108      	bne.n	8003346 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003334:	7bbb      	ldrb	r3, [r7, #14]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d105      	bne.n	8003346 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800333a:	7b7b      	ldrb	r3, [r7, #13]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d102      	bne.n	8003346 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003340:	7b3b      	ldrb	r3, [r7, #12]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d001      	beq.n	800334a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e03e      	b.n	80033c8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2202      	movs	r2, #2
 800334e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2202      	movs	r2, #2
 8003356:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2202      	movs	r2, #2
 8003366:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_TIM_Encoder_Start+0xc4>
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	2b04      	cmp	r3, #4
 8003374:	d008      	beq.n	8003388 <HAL_TIM_Encoder_Start+0xd4>
 8003376:	e00f      	b.n	8003398 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2201      	movs	r2, #1
 800337e:	2100      	movs	r1, #0
 8003380:	4618      	mov	r0, r3
 8003382:	f000 fdc7 	bl	8003f14 <TIM_CCxChannelCmd>
      break;
 8003386:	e016      	b.n	80033b6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2201      	movs	r2, #1
 800338e:	2104      	movs	r1, #4
 8003390:	4618      	mov	r0, r3
 8003392:	f000 fdbf 	bl	8003f14 <TIM_CCxChannelCmd>
      break;
 8003396:	e00e      	b.n	80033b6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2201      	movs	r2, #1
 800339e:	2100      	movs	r1, #0
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 fdb7 	bl	8003f14 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2201      	movs	r2, #1
 80033ac:	2104      	movs	r1, #4
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 fdb0 	bl	8003f14 <TIM_CCxChannelCmd>
      break;
 80033b4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d020      	beq.n	8003434 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d01b      	beq.n	8003434 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f06f 0202 	mvn.w	r2, #2
 8003404:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d003      	beq.n	8003422 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 fa65 	bl	80038ea <HAL_TIM_IC_CaptureCallback>
 8003420:	e005      	b.n	800342e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fa57 	bl	80038d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 fa68 	bl	80038fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f003 0304 	and.w	r3, r3, #4
 800343a:	2b00      	cmp	r3, #0
 800343c:	d020      	beq.n	8003480 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d01b      	beq.n	8003480 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f06f 0204 	mvn.w	r2, #4
 8003450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2202      	movs	r2, #2
 8003456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 fa3f 	bl	80038ea <HAL_TIM_IC_CaptureCallback>
 800346c:	e005      	b.n	800347a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 fa31 	bl	80038d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f000 fa42 	bl	80038fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f003 0308 	and.w	r3, r3, #8
 8003486:	2b00      	cmp	r3, #0
 8003488:	d020      	beq.n	80034cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f003 0308 	and.w	r3, r3, #8
 8003490:	2b00      	cmp	r3, #0
 8003492:	d01b      	beq.n	80034cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0208 	mvn.w	r2, #8
 800349c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2204      	movs	r2, #4
 80034a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 fa19 	bl	80038ea <HAL_TIM_IC_CaptureCallback>
 80034b8:	e005      	b.n	80034c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fa0b 	bl	80038d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 fa1c 	bl	80038fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	f003 0310 	and.w	r3, r3, #16
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d020      	beq.n	8003518 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f003 0310 	and.w	r3, r3, #16
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d01b      	beq.n	8003518 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0210 	mvn.w	r2, #16
 80034e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2208      	movs	r2, #8
 80034ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f9f3 	bl	80038ea <HAL_TIM_IC_CaptureCallback>
 8003504:	e005      	b.n	8003512 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f9e5 	bl	80038d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f9f6 	bl	80038fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00c      	beq.n	800353c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	2b00      	cmp	r3, #0
 800352a:	d007      	beq.n	800353c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f06f 0201 	mvn.w	r2, #1
 8003534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f9c3 	bl	80038c2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00c      	beq.n	8003560 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800354c:	2b00      	cmp	r3, #0
 800354e:	d007      	beq.n	8003560 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fdd8 	bl	8004110 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00c      	beq.n	8003584 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003570:	2b00      	cmp	r3, #0
 8003572:	d007      	beq.n	8003584 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800357c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f9c7 	bl	8003912 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f003 0320 	and.w	r3, r3, #32
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00c      	beq.n	80035a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f003 0320 	and.w	r3, r3, #32
 8003594:	2b00      	cmp	r3, #0
 8003596:	d007      	beq.n	80035a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f06f 0220 	mvn.w	r2, #32
 80035a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 fdaa 	bl	80040fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035a8:	bf00      	nop
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035bc:	2300      	movs	r3, #0
 80035be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035ca:	2302      	movs	r3, #2
 80035cc:	e0ae      	b.n	800372c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b0c      	cmp	r3, #12
 80035da:	f200 809f 	bhi.w	800371c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80035de:	a201      	add	r2, pc, #4	@ (adr r2, 80035e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e4:	08003619 	.word	0x08003619
 80035e8:	0800371d 	.word	0x0800371d
 80035ec:	0800371d 	.word	0x0800371d
 80035f0:	0800371d 	.word	0x0800371d
 80035f4:	08003659 	.word	0x08003659
 80035f8:	0800371d 	.word	0x0800371d
 80035fc:	0800371d 	.word	0x0800371d
 8003600:	0800371d 	.word	0x0800371d
 8003604:	0800369b 	.word	0x0800369b
 8003608:	0800371d 	.word	0x0800371d
 800360c:	0800371d 	.word	0x0800371d
 8003610:	0800371d 	.word	0x0800371d
 8003614:	080036db 	.word	0x080036db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68b9      	ldr	r1, [r7, #8]
 800361e:	4618      	mov	r0, r3
 8003620:	f000 fa2e 	bl	8003a80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	699a      	ldr	r2, [r3, #24]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f042 0208 	orr.w	r2, r2, #8
 8003632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699a      	ldr	r2, [r3, #24]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 0204 	bic.w	r2, r2, #4
 8003642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6999      	ldr	r1, [r3, #24]
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	691a      	ldr	r2, [r3, #16]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	619a      	str	r2, [r3, #24]
      break;
 8003656:	e064      	b.n	8003722 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68b9      	ldr	r1, [r7, #8]
 800365e:	4618      	mov	r0, r3
 8003660:	f000 fa7e 	bl	8003b60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699a      	ldr	r2, [r3, #24]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003672:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	699a      	ldr	r2, [r3, #24]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003682:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6999      	ldr	r1, [r3, #24]
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	021a      	lsls	r2, r3, #8
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	619a      	str	r2, [r3, #24]
      break;
 8003698:	e043      	b.n	8003722 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68b9      	ldr	r1, [r7, #8]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f000 fad3 	bl	8003c4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	69da      	ldr	r2, [r3, #28]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f042 0208 	orr.w	r2, r2, #8
 80036b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	69da      	ldr	r2, [r3, #28]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 0204 	bic.w	r2, r2, #4
 80036c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	69d9      	ldr	r1, [r3, #28]
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	691a      	ldr	r2, [r3, #16]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	61da      	str	r2, [r3, #28]
      break;
 80036d8:	e023      	b.n	8003722 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68b9      	ldr	r1, [r7, #8]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 fb27 	bl	8003d34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	69da      	ldr	r2, [r3, #28]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	69da      	ldr	r2, [r3, #28]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003704:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	69d9      	ldr	r1, [r3, #28]
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	021a      	lsls	r2, r3, #8
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	61da      	str	r2, [r3, #28]
      break;
 800371a:	e002      	b.n	8003722 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	75fb      	strb	r3, [r7, #23]
      break;
 8003720:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800372a:	7dfb      	ldrb	r3, [r7, #23]
}
 800372c:	4618      	mov	r0, r3
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800373e:	2300      	movs	r3, #0
 8003740:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003748:	2b01      	cmp	r3, #1
 800374a:	d101      	bne.n	8003750 <HAL_TIM_ConfigClockSource+0x1c>
 800374c:	2302      	movs	r3, #2
 800374e:	e0b4      	b.n	80038ba <HAL_TIM_ConfigClockSource+0x186>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800376e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003776:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003788:	d03e      	beq.n	8003808 <HAL_TIM_ConfigClockSource+0xd4>
 800378a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800378e:	f200 8087 	bhi.w	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 8003792:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003796:	f000 8086 	beq.w	80038a6 <HAL_TIM_ConfigClockSource+0x172>
 800379a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800379e:	d87f      	bhi.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 80037a0:	2b70      	cmp	r3, #112	@ 0x70
 80037a2:	d01a      	beq.n	80037da <HAL_TIM_ConfigClockSource+0xa6>
 80037a4:	2b70      	cmp	r3, #112	@ 0x70
 80037a6:	d87b      	bhi.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 80037a8:	2b60      	cmp	r3, #96	@ 0x60
 80037aa:	d050      	beq.n	800384e <HAL_TIM_ConfigClockSource+0x11a>
 80037ac:	2b60      	cmp	r3, #96	@ 0x60
 80037ae:	d877      	bhi.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 80037b0:	2b50      	cmp	r3, #80	@ 0x50
 80037b2:	d03c      	beq.n	800382e <HAL_TIM_ConfigClockSource+0xfa>
 80037b4:	2b50      	cmp	r3, #80	@ 0x50
 80037b6:	d873      	bhi.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 80037b8:	2b40      	cmp	r3, #64	@ 0x40
 80037ba:	d058      	beq.n	800386e <HAL_TIM_ConfigClockSource+0x13a>
 80037bc:	2b40      	cmp	r3, #64	@ 0x40
 80037be:	d86f      	bhi.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 80037c0:	2b30      	cmp	r3, #48	@ 0x30
 80037c2:	d064      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x15a>
 80037c4:	2b30      	cmp	r3, #48	@ 0x30
 80037c6:	d86b      	bhi.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 80037c8:	2b20      	cmp	r3, #32
 80037ca:	d060      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x15a>
 80037cc:	2b20      	cmp	r3, #32
 80037ce:	d867      	bhi.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d05c      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x15a>
 80037d4:	2b10      	cmp	r3, #16
 80037d6:	d05a      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x15a>
 80037d8:	e062      	b.n	80038a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037ea:	f000 fb73 	bl	8003ed4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80037fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	609a      	str	r2, [r3, #8]
      break;
 8003806:	e04f      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003818:	f000 fb5c 	bl	8003ed4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800382a:	609a      	str	r2, [r3, #8]
      break;
 800382c:	e03c      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800383a:	461a      	mov	r2, r3
 800383c:	f000 fad0 	bl	8003de0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2150      	movs	r1, #80	@ 0x50
 8003846:	4618      	mov	r0, r3
 8003848:	f000 fb29 	bl	8003e9e <TIM_ITRx_SetConfig>
      break;
 800384c:	e02c      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800385a:	461a      	mov	r2, r3
 800385c:	f000 faef 	bl	8003e3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2160      	movs	r1, #96	@ 0x60
 8003866:	4618      	mov	r0, r3
 8003868:	f000 fb19 	bl	8003e9e <TIM_ITRx_SetConfig>
      break;
 800386c:	e01c      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800387a:	461a      	mov	r2, r3
 800387c:	f000 fab0 	bl	8003de0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2140      	movs	r1, #64	@ 0x40
 8003886:	4618      	mov	r0, r3
 8003888:	f000 fb09 	bl	8003e9e <TIM_ITRx_SetConfig>
      break;
 800388c:	e00c      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4619      	mov	r1, r3
 8003898:	4610      	mov	r0, r2
 800389a:	f000 fb00 	bl	8003e9e <TIM_ITRx_SetConfig>
      break;
 800389e:	e003      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	73fb      	strb	r3, [r7, #15]
      break;
 80038a4:	e000      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr

080038d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038f2:	bf00      	nop
 80038f4:	370c      	adds	r7, #12
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr

080038fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr

08003912 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800391a:	bf00      	nop
 800391c:	370c      	adds	r7, #12
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
	...

08003928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a46      	ldr	r2, [pc, #280]	@ (8003a54 <TIM_Base_SetConfig+0x12c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d013      	beq.n	8003968 <TIM_Base_SetConfig+0x40>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003946:	d00f      	beq.n	8003968 <TIM_Base_SetConfig+0x40>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a43      	ldr	r2, [pc, #268]	@ (8003a58 <TIM_Base_SetConfig+0x130>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d00b      	beq.n	8003968 <TIM_Base_SetConfig+0x40>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a42      	ldr	r2, [pc, #264]	@ (8003a5c <TIM_Base_SetConfig+0x134>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d007      	beq.n	8003968 <TIM_Base_SetConfig+0x40>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a41      	ldr	r2, [pc, #260]	@ (8003a60 <TIM_Base_SetConfig+0x138>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d003      	beq.n	8003968 <TIM_Base_SetConfig+0x40>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a40      	ldr	r2, [pc, #256]	@ (8003a64 <TIM_Base_SetConfig+0x13c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d108      	bne.n	800397a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800396e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	68fa      	ldr	r2, [r7, #12]
 8003976:	4313      	orrs	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a35      	ldr	r2, [pc, #212]	@ (8003a54 <TIM_Base_SetConfig+0x12c>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d02b      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003988:	d027      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a32      	ldr	r2, [pc, #200]	@ (8003a58 <TIM_Base_SetConfig+0x130>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d023      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a31      	ldr	r2, [pc, #196]	@ (8003a5c <TIM_Base_SetConfig+0x134>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d01f      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a30      	ldr	r2, [pc, #192]	@ (8003a60 <TIM_Base_SetConfig+0x138>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d01b      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a2f      	ldr	r2, [pc, #188]	@ (8003a64 <TIM_Base_SetConfig+0x13c>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d017      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a2e      	ldr	r2, [pc, #184]	@ (8003a68 <TIM_Base_SetConfig+0x140>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d013      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a2d      	ldr	r2, [pc, #180]	@ (8003a6c <TIM_Base_SetConfig+0x144>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d00f      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003a70 <TIM_Base_SetConfig+0x148>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d00b      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a2b      	ldr	r2, [pc, #172]	@ (8003a74 <TIM_Base_SetConfig+0x14c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d007      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003a78 <TIM_Base_SetConfig+0x150>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d003      	beq.n	80039da <TIM_Base_SetConfig+0xb2>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a29      	ldr	r2, [pc, #164]	@ (8003a7c <TIM_Base_SetConfig+0x154>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d108      	bne.n	80039ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a10      	ldr	r2, [pc, #64]	@ (8003a54 <TIM_Base_SetConfig+0x12c>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d003      	beq.n	8003a20 <TIM_Base_SetConfig+0xf8>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a12      	ldr	r2, [pc, #72]	@ (8003a64 <TIM_Base_SetConfig+0x13c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d103      	bne.n	8003a28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	691a      	ldr	r2, [r3, #16]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d105      	bne.n	8003a46 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	f023 0201 	bic.w	r2, r3, #1
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	611a      	str	r2, [r3, #16]
  }
}
 8003a46:	bf00      	nop
 8003a48:	3714      	adds	r7, #20
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	40010000 	.word	0x40010000
 8003a58:	40000400 	.word	0x40000400
 8003a5c:	40000800 	.word	0x40000800
 8003a60:	40000c00 	.word	0x40000c00
 8003a64:	40010400 	.word	0x40010400
 8003a68:	40014000 	.word	0x40014000
 8003a6c:	40014400 	.word	0x40014400
 8003a70:	40014800 	.word	0x40014800
 8003a74:	40001800 	.word	0x40001800
 8003a78:	40001c00 	.word	0x40001c00
 8003a7c:	40002000 	.word	0x40002000

08003a80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b087      	sub	sp, #28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f023 0201 	bic.w	r2, r3, #1
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f023 0303 	bic.w	r3, r3, #3
 8003ab6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	f023 0302 	bic.w	r3, r3, #2
 8003ac8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a20      	ldr	r2, [pc, #128]	@ (8003b58 <TIM_OC1_SetConfig+0xd8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d003      	beq.n	8003ae4 <TIM_OC1_SetConfig+0x64>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a1f      	ldr	r2, [pc, #124]	@ (8003b5c <TIM_OC1_SetConfig+0xdc>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d10c      	bne.n	8003afe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	f023 0308 	bic.w	r3, r3, #8
 8003aea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f023 0304 	bic.w	r3, r3, #4
 8003afc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a15      	ldr	r2, [pc, #84]	@ (8003b58 <TIM_OC1_SetConfig+0xd8>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d003      	beq.n	8003b0e <TIM_OC1_SetConfig+0x8e>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a14      	ldr	r2, [pc, #80]	@ (8003b5c <TIM_OC1_SetConfig+0xdc>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d111      	bne.n	8003b32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	621a      	str	r2, [r3, #32]
}
 8003b4c:	bf00      	nop
 8003b4e:	371c      	adds	r7, #28
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	40010000 	.word	0x40010000
 8003b5c:	40010400 	.word	0x40010400

08003b60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	f023 0210 	bic.w	r2, r3, #16
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	021b      	lsls	r3, r3, #8
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f023 0320 	bic.w	r3, r3, #32
 8003baa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a22      	ldr	r2, [pc, #136]	@ (8003c44 <TIM_OC2_SetConfig+0xe4>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d003      	beq.n	8003bc8 <TIM_OC2_SetConfig+0x68>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a21      	ldr	r2, [pc, #132]	@ (8003c48 <TIM_OC2_SetConfig+0xe8>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d10d      	bne.n	8003be4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	011b      	lsls	r3, r3, #4
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003be2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a17      	ldr	r2, [pc, #92]	@ (8003c44 <TIM_OC2_SetConfig+0xe4>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d003      	beq.n	8003bf4 <TIM_OC2_SetConfig+0x94>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a16      	ldr	r2, [pc, #88]	@ (8003c48 <TIM_OC2_SetConfig+0xe8>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d113      	bne.n	8003c1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	621a      	str	r2, [r3, #32]
}
 8003c36:	bf00      	nop
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	40010000 	.word	0x40010000
 8003c48:	40010400 	.word	0x40010400

08003c4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b087      	sub	sp, #28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f023 0303 	bic.w	r3, r3, #3
 8003c82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	021b      	lsls	r3, r3, #8
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a21      	ldr	r2, [pc, #132]	@ (8003d2c <TIM_OC3_SetConfig+0xe0>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <TIM_OC3_SetConfig+0x66>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a20      	ldr	r2, [pc, #128]	@ (8003d30 <TIM_OC3_SetConfig+0xe4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d10d      	bne.n	8003cce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003cb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	021b      	lsls	r3, r3, #8
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ccc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a16      	ldr	r2, [pc, #88]	@ (8003d2c <TIM_OC3_SetConfig+0xe0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d003      	beq.n	8003cde <TIM_OC3_SetConfig+0x92>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a15      	ldr	r2, [pc, #84]	@ (8003d30 <TIM_OC3_SetConfig+0xe4>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d113      	bne.n	8003d06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ce4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	621a      	str	r2, [r3, #32]
}
 8003d20:	bf00      	nop
 8003d22:	371c      	adds	r7, #28
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	40010000 	.word	0x40010000
 8003d30:	40010400 	.word	0x40010400

08003d34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b087      	sub	sp, #28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69db      	ldr	r3, [r3, #28]
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	021b      	lsls	r3, r3, #8
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	031b      	lsls	r3, r3, #12
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a12      	ldr	r2, [pc, #72]	@ (8003dd8 <TIM_OC4_SetConfig+0xa4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d003      	beq.n	8003d9c <TIM_OC4_SetConfig+0x68>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a11      	ldr	r2, [pc, #68]	@ (8003ddc <TIM_OC4_SetConfig+0xa8>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d109      	bne.n	8003db0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003da2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	019b      	lsls	r3, r3, #6
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	621a      	str	r2, [r3, #32]
}
 8003dca:	bf00      	nop
 8003dcc:	371c      	adds	r7, #28
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	40010000 	.word	0x40010000
 8003ddc:	40010400 	.word	0x40010400

08003de0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b087      	sub	sp, #28
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	f023 0201 	bic.w	r2, r3, #1
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	011b      	lsls	r3, r3, #4
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f023 030a 	bic.w	r3, r3, #10
 8003e1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	697a      	ldr	r2, [r7, #20]
 8003e30:	621a      	str	r2, [r3, #32]
}
 8003e32:	bf00      	nop
 8003e34:	371c      	adds	r7, #28
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b087      	sub	sp, #28
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f023 0210 	bic.w	r2, r3, #16
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	031b      	lsls	r3, r3, #12
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	011b      	lsls	r3, r3, #4
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	621a      	str	r2, [r3, #32]
}
 8003e92:	bf00      	nop
 8003e94:	371c      	adds	r7, #28
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b085      	sub	sp, #20
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
 8003ea6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eb6:	683a      	ldr	r2, [r7, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	f043 0307 	orr.w	r3, r3, #7
 8003ec0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	609a      	str	r2, [r3, #8]
}
 8003ec8:	bf00      	nop
 8003eca:	3714      	adds	r7, #20
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
 8003ee0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003eee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	021a      	lsls	r2, r3, #8
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	609a      	str	r2, [r3, #8]
}
 8003f08:	bf00      	nop
 8003f0a:	371c      	adds	r7, #28
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b087      	sub	sp, #28
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	f003 031f 	and.w	r3, r3, #31
 8003f26:	2201      	movs	r2, #1
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6a1a      	ldr	r2, [r3, #32]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	43db      	mvns	r3, r3
 8003f36:	401a      	ands	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6a1a      	ldr	r2, [r3, #32]
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	f003 031f 	and.w	r3, r3, #31
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	fa01 f303 	lsl.w	r3, r1, r3
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	621a      	str	r2, [r3, #32]
}
 8003f52:	bf00      	nop
 8003f54:	371c      	adds	r7, #28
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
	...

08003f60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d101      	bne.n	8003f78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f74:	2302      	movs	r3, #2
 8003f76:	e05a      	b.n	800402e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a21      	ldr	r2, [pc, #132]	@ (800403c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d022      	beq.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fc4:	d01d      	beq.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a1d      	ldr	r2, [pc, #116]	@ (8004040 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d018      	beq.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8004044 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d013      	beq.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a1a      	ldr	r2, [pc, #104]	@ (8004048 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d00e      	beq.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a18      	ldr	r2, [pc, #96]	@ (800404c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d009      	beq.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a17      	ldr	r2, [pc, #92]	@ (8004050 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d004      	beq.n	8004002 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a15      	ldr	r2, [pc, #84]	@ (8004054 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d10c      	bne.n	800401c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004008:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	68ba      	ldr	r2, [r7, #8]
 8004010:	4313      	orrs	r3, r2
 8004012:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68ba      	ldr	r2, [r7, #8]
 800401a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40010000 	.word	0x40010000
 8004040:	40000400 	.word	0x40000400
 8004044:	40000800 	.word	0x40000800
 8004048:	40000c00 	.word	0x40000c00
 800404c:	40010400 	.word	0x40010400
 8004050:	40014000 	.word	0x40014000
 8004054:	40001800 	.word	0x40001800

08004058 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800406c:	2b01      	cmp	r3, #1
 800406e:	d101      	bne.n	8004074 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004070:	2302      	movs	r3, #2
 8004072:	e03d      	b.n	80040f0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	4313      	orrs	r3, r2
 8004096:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	4313      	orrs	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	4313      	orrs	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3714      	adds	r7, #20
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e042      	b.n	80041bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7fd fc3c 	bl	80019c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2224      	movs	r2, #36	@ 0x24
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004166:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f973 	bl	8004454 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	691a      	ldr	r2, [r3, #16]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800417c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	695a      	ldr	r2, [r3, #20]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800418c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68da      	ldr	r2, [r3, #12]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800419c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2220      	movs	r2, #32
 80041b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b08a      	sub	sp, #40	@ 0x28
 80041c8:	af02      	add	r7, sp, #8
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	603b      	str	r3, [r7, #0]
 80041d0:	4613      	mov	r3, r2
 80041d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b20      	cmp	r3, #32
 80041e2:	d175      	bne.n	80042d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <HAL_UART_Transmit+0x2c>
 80041ea:	88fb      	ldrh	r3, [r7, #6]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e06e      	b.n	80042d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2221      	movs	r2, #33	@ 0x21
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004202:	f7fd fdfb 	bl	8001dfc <HAL_GetTick>
 8004206:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	88fa      	ldrh	r2, [r7, #6]
 800420c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	88fa      	ldrh	r2, [r7, #6]
 8004212:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800421c:	d108      	bne.n	8004230 <HAL_UART_Transmit+0x6c>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d104      	bne.n	8004230 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004226:	2300      	movs	r3, #0
 8004228:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	61bb      	str	r3, [r7, #24]
 800422e:	e003      	b.n	8004238 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004234:	2300      	movs	r3, #0
 8004236:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004238:	e02e      	b.n	8004298 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	2200      	movs	r2, #0
 8004242:	2180      	movs	r1, #128	@ 0x80
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 f848 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e03a      	b.n	80042d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10b      	bne.n	800427a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	461a      	mov	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004270:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004272:	69bb      	ldr	r3, [r7, #24]
 8004274:	3302      	adds	r3, #2
 8004276:	61bb      	str	r3, [r7, #24]
 8004278:	e007      	b.n	800428a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	781a      	ldrb	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	3301      	adds	r3, #1
 8004288:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800428e:	b29b      	uxth	r3, r3
 8004290:	3b01      	subs	r3, #1
 8004292:	b29a      	uxth	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800429c:	b29b      	uxth	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1cb      	bne.n	800423a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	9300      	str	r3, [sp, #0]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	2200      	movs	r2, #0
 80042aa:	2140      	movs	r1, #64	@ 0x40
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 f814 	bl	80042da <UART_WaitOnFlagUntilTimeout>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e006      	b.n	80042d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80042cc:	2300      	movs	r3, #0
 80042ce:	e000      	b.n	80042d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80042d0:	2302      	movs	r3, #2
  }
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3720      	adds	r7, #32
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b086      	sub	sp, #24
 80042de:	af00      	add	r7, sp, #0
 80042e0:	60f8      	str	r0, [r7, #12]
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	603b      	str	r3, [r7, #0]
 80042e6:	4613      	mov	r3, r2
 80042e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ea:	e03b      	b.n	8004364 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f2:	d037      	beq.n	8004364 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042f4:	f7fd fd82 	bl	8001dfc <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	6a3a      	ldr	r2, [r7, #32]
 8004300:	429a      	cmp	r2, r3
 8004302:	d302      	bcc.n	800430a <UART_WaitOnFlagUntilTimeout+0x30>
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e03a      	b.n	8004384 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d023      	beq.n	8004364 <UART_WaitOnFlagUntilTimeout+0x8a>
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2b80      	cmp	r3, #128	@ 0x80
 8004320:	d020      	beq.n	8004364 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	2b40      	cmp	r3, #64	@ 0x40
 8004326:	d01d      	beq.n	8004364 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b08      	cmp	r3, #8
 8004334:	d116      	bne.n	8004364 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004336:	2300      	movs	r3, #0
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	617b      	str	r3, [r7, #20]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	617b      	str	r3, [r7, #20]
 800434a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 f81d 	bl	800438c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2208      	movs	r2, #8
 8004356:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e00f      	b.n	8004384 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	4013      	ands	r3, r2
 800436e:	68ba      	ldr	r2, [r7, #8]
 8004370:	429a      	cmp	r2, r3
 8004372:	bf0c      	ite	eq
 8004374:	2301      	moveq	r3, #1
 8004376:	2300      	movne	r3, #0
 8004378:	b2db      	uxtb	r3, r3
 800437a:	461a      	mov	r2, r3
 800437c:	79fb      	ldrb	r3, [r7, #7]
 800437e:	429a      	cmp	r2, r3
 8004380:	d0b4      	beq.n	80042ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3718      	adds	r7, #24
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800438c:	b480      	push	{r7}
 800438e:	b095      	sub	sp, #84	@ 0x54
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	330c      	adds	r3, #12
 800439a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800439e:	e853 3f00 	ldrex	r3, [r3]
 80043a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	330c      	adds	r3, #12
 80043b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043b4:	643a      	str	r2, [r7, #64]	@ 0x40
 80043b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043bc:	e841 2300 	strex	r3, r2, [r1]
 80043c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1e5      	bne.n	8004394 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	3314      	adds	r3, #20
 80043ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d0:	6a3b      	ldr	r3, [r7, #32]
 80043d2:	e853 3f00 	ldrex	r3, [r3]
 80043d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	f023 0301 	bic.w	r3, r3, #1
 80043de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	3314      	adds	r3, #20
 80043e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043f0:	e841 2300 	strex	r3, r2, [r1]
 80043f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1e5      	bne.n	80043c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004400:	2b01      	cmp	r3, #1
 8004402:	d119      	bne.n	8004438 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	e853 3f00 	ldrex	r3, [r3]
 8004412:	60bb      	str	r3, [r7, #8]
   return(result);
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f023 0310 	bic.w	r3, r3, #16
 800441a:	647b      	str	r3, [r7, #68]	@ 0x44
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	330c      	adds	r3, #12
 8004422:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004424:	61ba      	str	r2, [r7, #24]
 8004426:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004428:	6979      	ldr	r1, [r7, #20]
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	e841 2300 	strex	r3, r2, [r1]
 8004430:	613b      	str	r3, [r7, #16]
   return(result);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1e5      	bne.n	8004404 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2220      	movs	r2, #32
 800443c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004446:	bf00      	nop
 8004448:	3754      	adds	r7, #84	@ 0x54
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
	...

08004454 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004454:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004458:	b0c0      	sub	sp, #256	@ 0x100
 800445a:	af00      	add	r7, sp, #0
 800445c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	691b      	ldr	r3, [r3, #16]
 8004468:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800446c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004470:	68d9      	ldr	r1, [r3, #12]
 8004472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	ea40 0301 	orr.w	r3, r0, r1
 800447c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800447e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	431a      	orrs	r2, r3
 800448c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	431a      	orrs	r2, r3
 8004494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80044ac:	f021 010c 	bic.w	r1, r1, #12
 80044b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80044ba:	430b      	orrs	r3, r1
 80044bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80044ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ce:	6999      	ldr	r1, [r3, #24]
 80044d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	ea40 0301 	orr.w	r3, r0, r1
 80044da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	4b8f      	ldr	r3, [pc, #572]	@ (8004720 <UART_SetConfig+0x2cc>)
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d005      	beq.n	80044f4 <UART_SetConfig+0xa0>
 80044e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	4b8d      	ldr	r3, [pc, #564]	@ (8004724 <UART_SetConfig+0x2d0>)
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d104      	bne.n	80044fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044f4:	f7fe f86c 	bl	80025d0 <HAL_RCC_GetPCLK2Freq>
 80044f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80044fc:	e003      	b.n	8004506 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044fe:	f7fe f853 	bl	80025a8 <HAL_RCC_GetPCLK1Freq>
 8004502:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450a:	69db      	ldr	r3, [r3, #28]
 800450c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004510:	f040 810c 	bne.w	800472c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004514:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004518:	2200      	movs	r2, #0
 800451a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800451e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004522:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004526:	4622      	mov	r2, r4
 8004528:	462b      	mov	r3, r5
 800452a:	1891      	adds	r1, r2, r2
 800452c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800452e:	415b      	adcs	r3, r3
 8004530:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004532:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004536:	4621      	mov	r1, r4
 8004538:	eb12 0801 	adds.w	r8, r2, r1
 800453c:	4629      	mov	r1, r5
 800453e:	eb43 0901 	adc.w	r9, r3, r1
 8004542:	f04f 0200 	mov.w	r2, #0
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800454e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004552:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004556:	4690      	mov	r8, r2
 8004558:	4699      	mov	r9, r3
 800455a:	4623      	mov	r3, r4
 800455c:	eb18 0303 	adds.w	r3, r8, r3
 8004560:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004564:	462b      	mov	r3, r5
 8004566:	eb49 0303 	adc.w	r3, r9, r3
 800456a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800456e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800457a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800457e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004582:	460b      	mov	r3, r1
 8004584:	18db      	adds	r3, r3, r3
 8004586:	653b      	str	r3, [r7, #80]	@ 0x50
 8004588:	4613      	mov	r3, r2
 800458a:	eb42 0303 	adc.w	r3, r2, r3
 800458e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004590:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004594:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004598:	f7fc fb76 	bl	8000c88 <__aeabi_uldivmod>
 800459c:	4602      	mov	r2, r0
 800459e:	460b      	mov	r3, r1
 80045a0:	4b61      	ldr	r3, [pc, #388]	@ (8004728 <UART_SetConfig+0x2d4>)
 80045a2:	fba3 2302 	umull	r2, r3, r3, r2
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	011c      	lsls	r4, r3, #4
 80045aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045ae:	2200      	movs	r2, #0
 80045b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80045b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80045bc:	4642      	mov	r2, r8
 80045be:	464b      	mov	r3, r9
 80045c0:	1891      	adds	r1, r2, r2
 80045c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80045c4:	415b      	adcs	r3, r3
 80045c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80045cc:	4641      	mov	r1, r8
 80045ce:	eb12 0a01 	adds.w	sl, r2, r1
 80045d2:	4649      	mov	r1, r9
 80045d4:	eb43 0b01 	adc.w	fp, r3, r1
 80045d8:	f04f 0200 	mov.w	r2, #0
 80045dc:	f04f 0300 	mov.w	r3, #0
 80045e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045ec:	4692      	mov	sl, r2
 80045ee:	469b      	mov	fp, r3
 80045f0:	4643      	mov	r3, r8
 80045f2:	eb1a 0303 	adds.w	r3, sl, r3
 80045f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045fa:	464b      	mov	r3, r9
 80045fc:	eb4b 0303 	adc.w	r3, fp, r3
 8004600:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004610:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004614:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004618:	460b      	mov	r3, r1
 800461a:	18db      	adds	r3, r3, r3
 800461c:	643b      	str	r3, [r7, #64]	@ 0x40
 800461e:	4613      	mov	r3, r2
 8004620:	eb42 0303 	adc.w	r3, r2, r3
 8004624:	647b      	str	r3, [r7, #68]	@ 0x44
 8004626:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800462a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800462e:	f7fc fb2b 	bl	8000c88 <__aeabi_uldivmod>
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	4611      	mov	r1, r2
 8004638:	4b3b      	ldr	r3, [pc, #236]	@ (8004728 <UART_SetConfig+0x2d4>)
 800463a:	fba3 2301 	umull	r2, r3, r3, r1
 800463e:	095b      	lsrs	r3, r3, #5
 8004640:	2264      	movs	r2, #100	@ 0x64
 8004642:	fb02 f303 	mul.w	r3, r2, r3
 8004646:	1acb      	subs	r3, r1, r3
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800464e:	4b36      	ldr	r3, [pc, #216]	@ (8004728 <UART_SetConfig+0x2d4>)
 8004650:	fba3 2302 	umull	r2, r3, r3, r2
 8004654:	095b      	lsrs	r3, r3, #5
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800465c:	441c      	add	r4, r3
 800465e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004662:	2200      	movs	r2, #0
 8004664:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004668:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800466c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004670:	4642      	mov	r2, r8
 8004672:	464b      	mov	r3, r9
 8004674:	1891      	adds	r1, r2, r2
 8004676:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004678:	415b      	adcs	r3, r3
 800467a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800467c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004680:	4641      	mov	r1, r8
 8004682:	1851      	adds	r1, r2, r1
 8004684:	6339      	str	r1, [r7, #48]	@ 0x30
 8004686:	4649      	mov	r1, r9
 8004688:	414b      	adcs	r3, r1
 800468a:	637b      	str	r3, [r7, #52]	@ 0x34
 800468c:	f04f 0200 	mov.w	r2, #0
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004698:	4659      	mov	r1, fp
 800469a:	00cb      	lsls	r3, r1, #3
 800469c:	4651      	mov	r1, sl
 800469e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046a2:	4651      	mov	r1, sl
 80046a4:	00ca      	lsls	r2, r1, #3
 80046a6:	4610      	mov	r0, r2
 80046a8:	4619      	mov	r1, r3
 80046aa:	4603      	mov	r3, r0
 80046ac:	4642      	mov	r2, r8
 80046ae:	189b      	adds	r3, r3, r2
 80046b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046b4:	464b      	mov	r3, r9
 80046b6:	460a      	mov	r2, r1
 80046b8:	eb42 0303 	adc.w	r3, r2, r3
 80046bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80046d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80046d4:	460b      	mov	r3, r1
 80046d6:	18db      	adds	r3, r3, r3
 80046d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046da:	4613      	mov	r3, r2
 80046dc:	eb42 0303 	adc.w	r3, r2, r3
 80046e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80046ea:	f7fc facd 	bl	8000c88 <__aeabi_uldivmod>
 80046ee:	4602      	mov	r2, r0
 80046f0:	460b      	mov	r3, r1
 80046f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004728 <UART_SetConfig+0x2d4>)
 80046f4:	fba3 1302 	umull	r1, r3, r3, r2
 80046f8:	095b      	lsrs	r3, r3, #5
 80046fa:	2164      	movs	r1, #100	@ 0x64
 80046fc:	fb01 f303 	mul.w	r3, r1, r3
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	00db      	lsls	r3, r3, #3
 8004704:	3332      	adds	r3, #50	@ 0x32
 8004706:	4a08      	ldr	r2, [pc, #32]	@ (8004728 <UART_SetConfig+0x2d4>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	095b      	lsrs	r3, r3, #5
 800470e:	f003 0207 	and.w	r2, r3, #7
 8004712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4422      	add	r2, r4
 800471a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800471c:	e106      	b.n	800492c <UART_SetConfig+0x4d8>
 800471e:	bf00      	nop
 8004720:	40011000 	.word	0x40011000
 8004724:	40011400 	.word	0x40011400
 8004728:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800472c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004730:	2200      	movs	r2, #0
 8004732:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004736:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800473a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800473e:	4642      	mov	r2, r8
 8004740:	464b      	mov	r3, r9
 8004742:	1891      	adds	r1, r2, r2
 8004744:	6239      	str	r1, [r7, #32]
 8004746:	415b      	adcs	r3, r3
 8004748:	627b      	str	r3, [r7, #36]	@ 0x24
 800474a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800474e:	4641      	mov	r1, r8
 8004750:	1854      	adds	r4, r2, r1
 8004752:	4649      	mov	r1, r9
 8004754:	eb43 0501 	adc.w	r5, r3, r1
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	f04f 0300 	mov.w	r3, #0
 8004760:	00eb      	lsls	r3, r5, #3
 8004762:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004766:	00e2      	lsls	r2, r4, #3
 8004768:	4614      	mov	r4, r2
 800476a:	461d      	mov	r5, r3
 800476c:	4643      	mov	r3, r8
 800476e:	18e3      	adds	r3, r4, r3
 8004770:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004774:	464b      	mov	r3, r9
 8004776:	eb45 0303 	adc.w	r3, r5, r3
 800477a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800477e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800478a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800478e:	f04f 0200 	mov.w	r2, #0
 8004792:	f04f 0300 	mov.w	r3, #0
 8004796:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800479a:	4629      	mov	r1, r5
 800479c:	008b      	lsls	r3, r1, #2
 800479e:	4621      	mov	r1, r4
 80047a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047a4:	4621      	mov	r1, r4
 80047a6:	008a      	lsls	r2, r1, #2
 80047a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80047ac:	f7fc fa6c 	bl	8000c88 <__aeabi_uldivmod>
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	4b60      	ldr	r3, [pc, #384]	@ (8004938 <UART_SetConfig+0x4e4>)
 80047b6:	fba3 2302 	umull	r2, r3, r3, r2
 80047ba:	095b      	lsrs	r3, r3, #5
 80047bc:	011c      	lsls	r4, r3, #4
 80047be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047c2:	2200      	movs	r2, #0
 80047c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80047c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80047cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80047d0:	4642      	mov	r2, r8
 80047d2:	464b      	mov	r3, r9
 80047d4:	1891      	adds	r1, r2, r2
 80047d6:	61b9      	str	r1, [r7, #24]
 80047d8:	415b      	adcs	r3, r3
 80047da:	61fb      	str	r3, [r7, #28]
 80047dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047e0:	4641      	mov	r1, r8
 80047e2:	1851      	adds	r1, r2, r1
 80047e4:	6139      	str	r1, [r7, #16]
 80047e6:	4649      	mov	r1, r9
 80047e8:	414b      	adcs	r3, r1
 80047ea:	617b      	str	r3, [r7, #20]
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047f8:	4659      	mov	r1, fp
 80047fa:	00cb      	lsls	r3, r1, #3
 80047fc:	4651      	mov	r1, sl
 80047fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004802:	4651      	mov	r1, sl
 8004804:	00ca      	lsls	r2, r1, #3
 8004806:	4610      	mov	r0, r2
 8004808:	4619      	mov	r1, r3
 800480a:	4603      	mov	r3, r0
 800480c:	4642      	mov	r2, r8
 800480e:	189b      	adds	r3, r3, r2
 8004810:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004814:	464b      	mov	r3, r9
 8004816:	460a      	mov	r2, r1
 8004818:	eb42 0303 	adc.w	r3, r2, r3
 800481c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	67bb      	str	r3, [r7, #120]	@ 0x78
 800482a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800482c:	f04f 0200 	mov.w	r2, #0
 8004830:	f04f 0300 	mov.w	r3, #0
 8004834:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004838:	4649      	mov	r1, r9
 800483a:	008b      	lsls	r3, r1, #2
 800483c:	4641      	mov	r1, r8
 800483e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004842:	4641      	mov	r1, r8
 8004844:	008a      	lsls	r2, r1, #2
 8004846:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800484a:	f7fc fa1d 	bl	8000c88 <__aeabi_uldivmod>
 800484e:	4602      	mov	r2, r0
 8004850:	460b      	mov	r3, r1
 8004852:	4611      	mov	r1, r2
 8004854:	4b38      	ldr	r3, [pc, #224]	@ (8004938 <UART_SetConfig+0x4e4>)
 8004856:	fba3 2301 	umull	r2, r3, r3, r1
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	2264      	movs	r2, #100	@ 0x64
 800485e:	fb02 f303 	mul.w	r3, r2, r3
 8004862:	1acb      	subs	r3, r1, r3
 8004864:	011b      	lsls	r3, r3, #4
 8004866:	3332      	adds	r3, #50	@ 0x32
 8004868:	4a33      	ldr	r2, [pc, #204]	@ (8004938 <UART_SetConfig+0x4e4>)
 800486a:	fba2 2303 	umull	r2, r3, r2, r3
 800486e:	095b      	lsrs	r3, r3, #5
 8004870:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004874:	441c      	add	r4, r3
 8004876:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800487a:	2200      	movs	r2, #0
 800487c:	673b      	str	r3, [r7, #112]	@ 0x70
 800487e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004880:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004884:	4642      	mov	r2, r8
 8004886:	464b      	mov	r3, r9
 8004888:	1891      	adds	r1, r2, r2
 800488a:	60b9      	str	r1, [r7, #8]
 800488c:	415b      	adcs	r3, r3
 800488e:	60fb      	str	r3, [r7, #12]
 8004890:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004894:	4641      	mov	r1, r8
 8004896:	1851      	adds	r1, r2, r1
 8004898:	6039      	str	r1, [r7, #0]
 800489a:	4649      	mov	r1, r9
 800489c:	414b      	adcs	r3, r1
 800489e:	607b      	str	r3, [r7, #4]
 80048a0:	f04f 0200 	mov.w	r2, #0
 80048a4:	f04f 0300 	mov.w	r3, #0
 80048a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048ac:	4659      	mov	r1, fp
 80048ae:	00cb      	lsls	r3, r1, #3
 80048b0:	4651      	mov	r1, sl
 80048b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048b6:	4651      	mov	r1, sl
 80048b8:	00ca      	lsls	r2, r1, #3
 80048ba:	4610      	mov	r0, r2
 80048bc:	4619      	mov	r1, r3
 80048be:	4603      	mov	r3, r0
 80048c0:	4642      	mov	r2, r8
 80048c2:	189b      	adds	r3, r3, r2
 80048c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048c6:	464b      	mov	r3, r9
 80048c8:	460a      	mov	r2, r1
 80048ca:	eb42 0303 	adc.w	r3, r2, r3
 80048ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80048da:	667a      	str	r2, [r7, #100]	@ 0x64
 80048dc:	f04f 0200 	mov.w	r2, #0
 80048e0:	f04f 0300 	mov.w	r3, #0
 80048e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80048e8:	4649      	mov	r1, r9
 80048ea:	008b      	lsls	r3, r1, #2
 80048ec:	4641      	mov	r1, r8
 80048ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048f2:	4641      	mov	r1, r8
 80048f4:	008a      	lsls	r2, r1, #2
 80048f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80048fa:	f7fc f9c5 	bl	8000c88 <__aeabi_uldivmod>
 80048fe:	4602      	mov	r2, r0
 8004900:	460b      	mov	r3, r1
 8004902:	4b0d      	ldr	r3, [pc, #52]	@ (8004938 <UART_SetConfig+0x4e4>)
 8004904:	fba3 1302 	umull	r1, r3, r3, r2
 8004908:	095b      	lsrs	r3, r3, #5
 800490a:	2164      	movs	r1, #100	@ 0x64
 800490c:	fb01 f303 	mul.w	r3, r1, r3
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	011b      	lsls	r3, r3, #4
 8004914:	3332      	adds	r3, #50	@ 0x32
 8004916:	4a08      	ldr	r2, [pc, #32]	@ (8004938 <UART_SetConfig+0x4e4>)
 8004918:	fba2 2303 	umull	r2, r3, r2, r3
 800491c:	095b      	lsrs	r3, r3, #5
 800491e:	f003 020f 	and.w	r2, r3, #15
 8004922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4422      	add	r2, r4
 800492a:	609a      	str	r2, [r3, #8]
}
 800492c:	bf00      	nop
 800492e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004932:	46bd      	mov	sp, r7
 8004934:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004938:	51eb851f 	.word	0x51eb851f

0800493c <__cvt>:
 800493c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004940:	ec57 6b10 	vmov	r6, r7, d0
 8004944:	2f00      	cmp	r7, #0
 8004946:	460c      	mov	r4, r1
 8004948:	4619      	mov	r1, r3
 800494a:	463b      	mov	r3, r7
 800494c:	bfbb      	ittet	lt
 800494e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004952:	461f      	movlt	r7, r3
 8004954:	2300      	movge	r3, #0
 8004956:	232d      	movlt	r3, #45	@ 0x2d
 8004958:	700b      	strb	r3, [r1, #0]
 800495a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800495c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004960:	4691      	mov	r9, r2
 8004962:	f023 0820 	bic.w	r8, r3, #32
 8004966:	bfbc      	itt	lt
 8004968:	4632      	movlt	r2, r6
 800496a:	4616      	movlt	r6, r2
 800496c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004970:	d005      	beq.n	800497e <__cvt+0x42>
 8004972:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004976:	d100      	bne.n	800497a <__cvt+0x3e>
 8004978:	3401      	adds	r4, #1
 800497a:	2102      	movs	r1, #2
 800497c:	e000      	b.n	8004980 <__cvt+0x44>
 800497e:	2103      	movs	r1, #3
 8004980:	ab03      	add	r3, sp, #12
 8004982:	9301      	str	r3, [sp, #4]
 8004984:	ab02      	add	r3, sp, #8
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	ec47 6b10 	vmov	d0, r6, r7
 800498c:	4653      	mov	r3, sl
 800498e:	4622      	mov	r2, r4
 8004990:	f000 fe4e 	bl	8005630 <_dtoa_r>
 8004994:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004998:	4605      	mov	r5, r0
 800499a:	d119      	bne.n	80049d0 <__cvt+0x94>
 800499c:	f019 0f01 	tst.w	r9, #1
 80049a0:	d00e      	beq.n	80049c0 <__cvt+0x84>
 80049a2:	eb00 0904 	add.w	r9, r0, r4
 80049a6:	2200      	movs	r2, #0
 80049a8:	2300      	movs	r3, #0
 80049aa:	4630      	mov	r0, r6
 80049ac:	4639      	mov	r1, r7
 80049ae:	f7fc f8ab 	bl	8000b08 <__aeabi_dcmpeq>
 80049b2:	b108      	cbz	r0, 80049b8 <__cvt+0x7c>
 80049b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80049b8:	2230      	movs	r2, #48	@ 0x30
 80049ba:	9b03      	ldr	r3, [sp, #12]
 80049bc:	454b      	cmp	r3, r9
 80049be:	d31e      	bcc.n	80049fe <__cvt+0xc2>
 80049c0:	9b03      	ldr	r3, [sp, #12]
 80049c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049c4:	1b5b      	subs	r3, r3, r5
 80049c6:	4628      	mov	r0, r5
 80049c8:	6013      	str	r3, [r2, #0]
 80049ca:	b004      	add	sp, #16
 80049cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049d4:	eb00 0904 	add.w	r9, r0, r4
 80049d8:	d1e5      	bne.n	80049a6 <__cvt+0x6a>
 80049da:	7803      	ldrb	r3, [r0, #0]
 80049dc:	2b30      	cmp	r3, #48	@ 0x30
 80049de:	d10a      	bne.n	80049f6 <__cvt+0xba>
 80049e0:	2200      	movs	r2, #0
 80049e2:	2300      	movs	r3, #0
 80049e4:	4630      	mov	r0, r6
 80049e6:	4639      	mov	r1, r7
 80049e8:	f7fc f88e 	bl	8000b08 <__aeabi_dcmpeq>
 80049ec:	b918      	cbnz	r0, 80049f6 <__cvt+0xba>
 80049ee:	f1c4 0401 	rsb	r4, r4, #1
 80049f2:	f8ca 4000 	str.w	r4, [sl]
 80049f6:	f8da 3000 	ldr.w	r3, [sl]
 80049fa:	4499      	add	r9, r3
 80049fc:	e7d3      	b.n	80049a6 <__cvt+0x6a>
 80049fe:	1c59      	adds	r1, r3, #1
 8004a00:	9103      	str	r1, [sp, #12]
 8004a02:	701a      	strb	r2, [r3, #0]
 8004a04:	e7d9      	b.n	80049ba <__cvt+0x7e>

08004a06 <__exponent>:
 8004a06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a08:	2900      	cmp	r1, #0
 8004a0a:	bfba      	itte	lt
 8004a0c:	4249      	neglt	r1, r1
 8004a0e:	232d      	movlt	r3, #45	@ 0x2d
 8004a10:	232b      	movge	r3, #43	@ 0x2b
 8004a12:	2909      	cmp	r1, #9
 8004a14:	7002      	strb	r2, [r0, #0]
 8004a16:	7043      	strb	r3, [r0, #1]
 8004a18:	dd29      	ble.n	8004a6e <__exponent+0x68>
 8004a1a:	f10d 0307 	add.w	r3, sp, #7
 8004a1e:	461d      	mov	r5, r3
 8004a20:	270a      	movs	r7, #10
 8004a22:	461a      	mov	r2, r3
 8004a24:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a28:	fb07 1416 	mls	r4, r7, r6, r1
 8004a2c:	3430      	adds	r4, #48	@ 0x30
 8004a2e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a32:	460c      	mov	r4, r1
 8004a34:	2c63      	cmp	r4, #99	@ 0x63
 8004a36:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a3a:	4631      	mov	r1, r6
 8004a3c:	dcf1      	bgt.n	8004a22 <__exponent+0x1c>
 8004a3e:	3130      	adds	r1, #48	@ 0x30
 8004a40:	1e94      	subs	r4, r2, #2
 8004a42:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a46:	1c41      	adds	r1, r0, #1
 8004a48:	4623      	mov	r3, r4
 8004a4a:	42ab      	cmp	r3, r5
 8004a4c:	d30a      	bcc.n	8004a64 <__exponent+0x5e>
 8004a4e:	f10d 0309 	add.w	r3, sp, #9
 8004a52:	1a9b      	subs	r3, r3, r2
 8004a54:	42ac      	cmp	r4, r5
 8004a56:	bf88      	it	hi
 8004a58:	2300      	movhi	r3, #0
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	4403      	add	r3, r0
 8004a5e:	1a18      	subs	r0, r3, r0
 8004a60:	b003      	add	sp, #12
 8004a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a64:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a68:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a6c:	e7ed      	b.n	8004a4a <__exponent+0x44>
 8004a6e:	2330      	movs	r3, #48	@ 0x30
 8004a70:	3130      	adds	r1, #48	@ 0x30
 8004a72:	7083      	strb	r3, [r0, #2]
 8004a74:	70c1      	strb	r1, [r0, #3]
 8004a76:	1d03      	adds	r3, r0, #4
 8004a78:	e7f1      	b.n	8004a5e <__exponent+0x58>
	...

08004a7c <_printf_float>:
 8004a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a80:	b08d      	sub	sp, #52	@ 0x34
 8004a82:	460c      	mov	r4, r1
 8004a84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a88:	4616      	mov	r6, r2
 8004a8a:	461f      	mov	r7, r3
 8004a8c:	4605      	mov	r5, r0
 8004a8e:	f000 fccd 	bl	800542c <_localeconv_r>
 8004a92:	6803      	ldr	r3, [r0, #0]
 8004a94:	9304      	str	r3, [sp, #16]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7fb fc0a 	bl	80002b0 <strlen>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aa0:	f8d8 3000 	ldr.w	r3, [r8]
 8004aa4:	9005      	str	r0, [sp, #20]
 8004aa6:	3307      	adds	r3, #7
 8004aa8:	f023 0307 	bic.w	r3, r3, #7
 8004aac:	f103 0208 	add.w	r2, r3, #8
 8004ab0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ab4:	f8d4 b000 	ldr.w	fp, [r4]
 8004ab8:	f8c8 2000 	str.w	r2, [r8]
 8004abc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ac0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ac4:	9307      	str	r3, [sp, #28]
 8004ac6:	f8cd 8018 	str.w	r8, [sp, #24]
 8004aca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ace:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ad2:	4b9c      	ldr	r3, [pc, #624]	@ (8004d44 <_printf_float+0x2c8>)
 8004ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ad8:	f7fc f848 	bl	8000b6c <__aeabi_dcmpun>
 8004adc:	bb70      	cbnz	r0, 8004b3c <_printf_float+0xc0>
 8004ade:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ae2:	4b98      	ldr	r3, [pc, #608]	@ (8004d44 <_printf_float+0x2c8>)
 8004ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ae8:	f7fc f822 	bl	8000b30 <__aeabi_dcmple>
 8004aec:	bb30      	cbnz	r0, 8004b3c <_printf_float+0xc0>
 8004aee:	2200      	movs	r2, #0
 8004af0:	2300      	movs	r3, #0
 8004af2:	4640      	mov	r0, r8
 8004af4:	4649      	mov	r1, r9
 8004af6:	f7fc f811 	bl	8000b1c <__aeabi_dcmplt>
 8004afa:	b110      	cbz	r0, 8004b02 <_printf_float+0x86>
 8004afc:	232d      	movs	r3, #45	@ 0x2d
 8004afe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b02:	4a91      	ldr	r2, [pc, #580]	@ (8004d48 <_printf_float+0x2cc>)
 8004b04:	4b91      	ldr	r3, [pc, #580]	@ (8004d4c <_printf_float+0x2d0>)
 8004b06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b0a:	bf94      	ite	ls
 8004b0c:	4690      	movls	r8, r2
 8004b0e:	4698      	movhi	r8, r3
 8004b10:	2303      	movs	r3, #3
 8004b12:	6123      	str	r3, [r4, #16]
 8004b14:	f02b 0304 	bic.w	r3, fp, #4
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	f04f 0900 	mov.w	r9, #0
 8004b1e:	9700      	str	r7, [sp, #0]
 8004b20:	4633      	mov	r3, r6
 8004b22:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b24:	4621      	mov	r1, r4
 8004b26:	4628      	mov	r0, r5
 8004b28:	f000 f9d2 	bl	8004ed0 <_printf_common>
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	f040 808d 	bne.w	8004c4c <_printf_float+0x1d0>
 8004b32:	f04f 30ff 	mov.w	r0, #4294967295
 8004b36:	b00d      	add	sp, #52	@ 0x34
 8004b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b3c:	4642      	mov	r2, r8
 8004b3e:	464b      	mov	r3, r9
 8004b40:	4640      	mov	r0, r8
 8004b42:	4649      	mov	r1, r9
 8004b44:	f7fc f812 	bl	8000b6c <__aeabi_dcmpun>
 8004b48:	b140      	cbz	r0, 8004b5c <_printf_float+0xe0>
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	bfbc      	itt	lt
 8004b50:	232d      	movlt	r3, #45	@ 0x2d
 8004b52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b56:	4a7e      	ldr	r2, [pc, #504]	@ (8004d50 <_printf_float+0x2d4>)
 8004b58:	4b7e      	ldr	r3, [pc, #504]	@ (8004d54 <_printf_float+0x2d8>)
 8004b5a:	e7d4      	b.n	8004b06 <_printf_float+0x8a>
 8004b5c:	6863      	ldr	r3, [r4, #4]
 8004b5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b62:	9206      	str	r2, [sp, #24]
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	d13b      	bne.n	8004be0 <_printf_float+0x164>
 8004b68:	2306      	movs	r3, #6
 8004b6a:	6063      	str	r3, [r4, #4]
 8004b6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b70:	2300      	movs	r3, #0
 8004b72:	6022      	str	r2, [r4, #0]
 8004b74:	9303      	str	r3, [sp, #12]
 8004b76:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b78:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b7c:	ab09      	add	r3, sp, #36	@ 0x24
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	6861      	ldr	r1, [r4, #4]
 8004b82:	ec49 8b10 	vmov	d0, r8, r9
 8004b86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b8a:	4628      	mov	r0, r5
 8004b8c:	f7ff fed6 	bl	800493c <__cvt>
 8004b90:	9b06      	ldr	r3, [sp, #24]
 8004b92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b94:	2b47      	cmp	r3, #71	@ 0x47
 8004b96:	4680      	mov	r8, r0
 8004b98:	d129      	bne.n	8004bee <_printf_float+0x172>
 8004b9a:	1cc8      	adds	r0, r1, #3
 8004b9c:	db02      	blt.n	8004ba4 <_printf_float+0x128>
 8004b9e:	6863      	ldr	r3, [r4, #4]
 8004ba0:	4299      	cmp	r1, r3
 8004ba2:	dd41      	ble.n	8004c28 <_printf_float+0x1ac>
 8004ba4:	f1aa 0a02 	sub.w	sl, sl, #2
 8004ba8:	fa5f fa8a 	uxtb.w	sl, sl
 8004bac:	3901      	subs	r1, #1
 8004bae:	4652      	mov	r2, sl
 8004bb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004bb4:	9109      	str	r1, [sp, #36]	@ 0x24
 8004bb6:	f7ff ff26 	bl	8004a06 <__exponent>
 8004bba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bbc:	1813      	adds	r3, r2, r0
 8004bbe:	2a01      	cmp	r2, #1
 8004bc0:	4681      	mov	r9, r0
 8004bc2:	6123      	str	r3, [r4, #16]
 8004bc4:	dc02      	bgt.n	8004bcc <_printf_float+0x150>
 8004bc6:	6822      	ldr	r2, [r4, #0]
 8004bc8:	07d2      	lsls	r2, r2, #31
 8004bca:	d501      	bpl.n	8004bd0 <_printf_float+0x154>
 8004bcc:	3301      	adds	r3, #1
 8004bce:	6123      	str	r3, [r4, #16]
 8004bd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d0a2      	beq.n	8004b1e <_printf_float+0xa2>
 8004bd8:	232d      	movs	r3, #45	@ 0x2d
 8004bda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bde:	e79e      	b.n	8004b1e <_printf_float+0xa2>
 8004be0:	9a06      	ldr	r2, [sp, #24]
 8004be2:	2a47      	cmp	r2, #71	@ 0x47
 8004be4:	d1c2      	bne.n	8004b6c <_printf_float+0xf0>
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1c0      	bne.n	8004b6c <_printf_float+0xf0>
 8004bea:	2301      	movs	r3, #1
 8004bec:	e7bd      	b.n	8004b6a <_printf_float+0xee>
 8004bee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bf2:	d9db      	bls.n	8004bac <_printf_float+0x130>
 8004bf4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004bf8:	d118      	bne.n	8004c2c <_printf_float+0x1b0>
 8004bfa:	2900      	cmp	r1, #0
 8004bfc:	6863      	ldr	r3, [r4, #4]
 8004bfe:	dd0b      	ble.n	8004c18 <_printf_float+0x19c>
 8004c00:	6121      	str	r1, [r4, #16]
 8004c02:	b913      	cbnz	r3, 8004c0a <_printf_float+0x18e>
 8004c04:	6822      	ldr	r2, [r4, #0]
 8004c06:	07d0      	lsls	r0, r2, #31
 8004c08:	d502      	bpl.n	8004c10 <_printf_float+0x194>
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	440b      	add	r3, r1
 8004c0e:	6123      	str	r3, [r4, #16]
 8004c10:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c12:	f04f 0900 	mov.w	r9, #0
 8004c16:	e7db      	b.n	8004bd0 <_printf_float+0x154>
 8004c18:	b913      	cbnz	r3, 8004c20 <_printf_float+0x1a4>
 8004c1a:	6822      	ldr	r2, [r4, #0]
 8004c1c:	07d2      	lsls	r2, r2, #31
 8004c1e:	d501      	bpl.n	8004c24 <_printf_float+0x1a8>
 8004c20:	3302      	adds	r3, #2
 8004c22:	e7f4      	b.n	8004c0e <_printf_float+0x192>
 8004c24:	2301      	movs	r3, #1
 8004c26:	e7f2      	b.n	8004c0e <_printf_float+0x192>
 8004c28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c2e:	4299      	cmp	r1, r3
 8004c30:	db05      	blt.n	8004c3e <_printf_float+0x1c2>
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	6121      	str	r1, [r4, #16]
 8004c36:	07d8      	lsls	r0, r3, #31
 8004c38:	d5ea      	bpl.n	8004c10 <_printf_float+0x194>
 8004c3a:	1c4b      	adds	r3, r1, #1
 8004c3c:	e7e7      	b.n	8004c0e <_printf_float+0x192>
 8004c3e:	2900      	cmp	r1, #0
 8004c40:	bfd4      	ite	le
 8004c42:	f1c1 0202 	rsble	r2, r1, #2
 8004c46:	2201      	movgt	r2, #1
 8004c48:	4413      	add	r3, r2
 8004c4a:	e7e0      	b.n	8004c0e <_printf_float+0x192>
 8004c4c:	6823      	ldr	r3, [r4, #0]
 8004c4e:	055a      	lsls	r2, r3, #21
 8004c50:	d407      	bmi.n	8004c62 <_printf_float+0x1e6>
 8004c52:	6923      	ldr	r3, [r4, #16]
 8004c54:	4642      	mov	r2, r8
 8004c56:	4631      	mov	r1, r6
 8004c58:	4628      	mov	r0, r5
 8004c5a:	47b8      	blx	r7
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	d12b      	bne.n	8004cb8 <_printf_float+0x23c>
 8004c60:	e767      	b.n	8004b32 <_printf_float+0xb6>
 8004c62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c66:	f240 80dd 	bls.w	8004e24 <_printf_float+0x3a8>
 8004c6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2300      	movs	r3, #0
 8004c72:	f7fb ff49 	bl	8000b08 <__aeabi_dcmpeq>
 8004c76:	2800      	cmp	r0, #0
 8004c78:	d033      	beq.n	8004ce2 <_printf_float+0x266>
 8004c7a:	4a37      	ldr	r2, [pc, #220]	@ (8004d58 <_printf_float+0x2dc>)
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	f43f af54 	beq.w	8004b32 <_printf_float+0xb6>
 8004c8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004c8e:	4543      	cmp	r3, r8
 8004c90:	db02      	blt.n	8004c98 <_printf_float+0x21c>
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	07d8      	lsls	r0, r3, #31
 8004c96:	d50f      	bpl.n	8004cb8 <_printf_float+0x23c>
 8004c98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c9c:	4631      	mov	r1, r6
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	47b8      	blx	r7
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	f43f af45 	beq.w	8004b32 <_printf_float+0xb6>
 8004ca8:	f04f 0900 	mov.w	r9, #0
 8004cac:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cb0:	f104 0a1a 	add.w	sl, r4, #26
 8004cb4:	45c8      	cmp	r8, r9
 8004cb6:	dc09      	bgt.n	8004ccc <_printf_float+0x250>
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	079b      	lsls	r3, r3, #30
 8004cbc:	f100 8103 	bmi.w	8004ec6 <_printf_float+0x44a>
 8004cc0:	68e0      	ldr	r0, [r4, #12]
 8004cc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004cc4:	4298      	cmp	r0, r3
 8004cc6:	bfb8      	it	lt
 8004cc8:	4618      	movlt	r0, r3
 8004cca:	e734      	b.n	8004b36 <_printf_float+0xba>
 8004ccc:	2301      	movs	r3, #1
 8004cce:	4652      	mov	r2, sl
 8004cd0:	4631      	mov	r1, r6
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	47b8      	blx	r7
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	f43f af2b 	beq.w	8004b32 <_printf_float+0xb6>
 8004cdc:	f109 0901 	add.w	r9, r9, #1
 8004ce0:	e7e8      	b.n	8004cb4 <_printf_float+0x238>
 8004ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	dc39      	bgt.n	8004d5c <_printf_float+0x2e0>
 8004ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8004d58 <_printf_float+0x2dc>)
 8004cea:	2301      	movs	r3, #1
 8004cec:	4631      	mov	r1, r6
 8004cee:	4628      	mov	r0, r5
 8004cf0:	47b8      	blx	r7
 8004cf2:	3001      	adds	r0, #1
 8004cf4:	f43f af1d 	beq.w	8004b32 <_printf_float+0xb6>
 8004cf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004cfc:	ea59 0303 	orrs.w	r3, r9, r3
 8004d00:	d102      	bne.n	8004d08 <_printf_float+0x28c>
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	07d9      	lsls	r1, r3, #31
 8004d06:	d5d7      	bpl.n	8004cb8 <_printf_float+0x23c>
 8004d08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d0c:	4631      	mov	r1, r6
 8004d0e:	4628      	mov	r0, r5
 8004d10:	47b8      	blx	r7
 8004d12:	3001      	adds	r0, #1
 8004d14:	f43f af0d 	beq.w	8004b32 <_printf_float+0xb6>
 8004d18:	f04f 0a00 	mov.w	sl, #0
 8004d1c:	f104 0b1a 	add.w	fp, r4, #26
 8004d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d22:	425b      	negs	r3, r3
 8004d24:	4553      	cmp	r3, sl
 8004d26:	dc01      	bgt.n	8004d2c <_printf_float+0x2b0>
 8004d28:	464b      	mov	r3, r9
 8004d2a:	e793      	b.n	8004c54 <_printf_float+0x1d8>
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	465a      	mov	r2, fp
 8004d30:	4631      	mov	r1, r6
 8004d32:	4628      	mov	r0, r5
 8004d34:	47b8      	blx	r7
 8004d36:	3001      	adds	r0, #1
 8004d38:	f43f aefb 	beq.w	8004b32 <_printf_float+0xb6>
 8004d3c:	f10a 0a01 	add.w	sl, sl, #1
 8004d40:	e7ee      	b.n	8004d20 <_printf_float+0x2a4>
 8004d42:	bf00      	nop
 8004d44:	7fefffff 	.word	0x7fefffff
 8004d48:	08007544 	.word	0x08007544
 8004d4c:	08007548 	.word	0x08007548
 8004d50:	0800754c 	.word	0x0800754c
 8004d54:	08007550 	.word	0x08007550
 8004d58:	08007554 	.word	0x08007554
 8004d5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d62:	4553      	cmp	r3, sl
 8004d64:	bfa8      	it	ge
 8004d66:	4653      	movge	r3, sl
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	4699      	mov	r9, r3
 8004d6c:	dc36      	bgt.n	8004ddc <_printf_float+0x360>
 8004d6e:	f04f 0b00 	mov.w	fp, #0
 8004d72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d76:	f104 021a 	add.w	r2, r4, #26
 8004d7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d7c:	9306      	str	r3, [sp, #24]
 8004d7e:	eba3 0309 	sub.w	r3, r3, r9
 8004d82:	455b      	cmp	r3, fp
 8004d84:	dc31      	bgt.n	8004dea <_printf_float+0x36e>
 8004d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d88:	459a      	cmp	sl, r3
 8004d8a:	dc3a      	bgt.n	8004e02 <_printf_float+0x386>
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	07da      	lsls	r2, r3, #31
 8004d90:	d437      	bmi.n	8004e02 <_printf_float+0x386>
 8004d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d94:	ebaa 0903 	sub.w	r9, sl, r3
 8004d98:	9b06      	ldr	r3, [sp, #24]
 8004d9a:	ebaa 0303 	sub.w	r3, sl, r3
 8004d9e:	4599      	cmp	r9, r3
 8004da0:	bfa8      	it	ge
 8004da2:	4699      	movge	r9, r3
 8004da4:	f1b9 0f00 	cmp.w	r9, #0
 8004da8:	dc33      	bgt.n	8004e12 <_printf_float+0x396>
 8004daa:	f04f 0800 	mov.w	r8, #0
 8004dae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004db2:	f104 0b1a 	add.w	fp, r4, #26
 8004db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004db8:	ebaa 0303 	sub.w	r3, sl, r3
 8004dbc:	eba3 0309 	sub.w	r3, r3, r9
 8004dc0:	4543      	cmp	r3, r8
 8004dc2:	f77f af79 	ble.w	8004cb8 <_printf_float+0x23c>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	465a      	mov	r2, fp
 8004dca:	4631      	mov	r1, r6
 8004dcc:	4628      	mov	r0, r5
 8004dce:	47b8      	blx	r7
 8004dd0:	3001      	adds	r0, #1
 8004dd2:	f43f aeae 	beq.w	8004b32 <_printf_float+0xb6>
 8004dd6:	f108 0801 	add.w	r8, r8, #1
 8004dda:	e7ec      	b.n	8004db6 <_printf_float+0x33a>
 8004ddc:	4642      	mov	r2, r8
 8004dde:	4631      	mov	r1, r6
 8004de0:	4628      	mov	r0, r5
 8004de2:	47b8      	blx	r7
 8004de4:	3001      	adds	r0, #1
 8004de6:	d1c2      	bne.n	8004d6e <_printf_float+0x2f2>
 8004de8:	e6a3      	b.n	8004b32 <_printf_float+0xb6>
 8004dea:	2301      	movs	r3, #1
 8004dec:	4631      	mov	r1, r6
 8004dee:	4628      	mov	r0, r5
 8004df0:	9206      	str	r2, [sp, #24]
 8004df2:	47b8      	blx	r7
 8004df4:	3001      	adds	r0, #1
 8004df6:	f43f ae9c 	beq.w	8004b32 <_printf_float+0xb6>
 8004dfa:	9a06      	ldr	r2, [sp, #24]
 8004dfc:	f10b 0b01 	add.w	fp, fp, #1
 8004e00:	e7bb      	b.n	8004d7a <_printf_float+0x2fe>
 8004e02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e06:	4631      	mov	r1, r6
 8004e08:	4628      	mov	r0, r5
 8004e0a:	47b8      	blx	r7
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	d1c0      	bne.n	8004d92 <_printf_float+0x316>
 8004e10:	e68f      	b.n	8004b32 <_printf_float+0xb6>
 8004e12:	9a06      	ldr	r2, [sp, #24]
 8004e14:	464b      	mov	r3, r9
 8004e16:	4442      	add	r2, r8
 8004e18:	4631      	mov	r1, r6
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	47b8      	blx	r7
 8004e1e:	3001      	adds	r0, #1
 8004e20:	d1c3      	bne.n	8004daa <_printf_float+0x32e>
 8004e22:	e686      	b.n	8004b32 <_printf_float+0xb6>
 8004e24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e28:	f1ba 0f01 	cmp.w	sl, #1
 8004e2c:	dc01      	bgt.n	8004e32 <_printf_float+0x3b6>
 8004e2e:	07db      	lsls	r3, r3, #31
 8004e30:	d536      	bpl.n	8004ea0 <_printf_float+0x424>
 8004e32:	2301      	movs	r3, #1
 8004e34:	4642      	mov	r2, r8
 8004e36:	4631      	mov	r1, r6
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b8      	blx	r7
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	f43f ae78 	beq.w	8004b32 <_printf_float+0xb6>
 8004e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e46:	4631      	mov	r1, r6
 8004e48:	4628      	mov	r0, r5
 8004e4a:	47b8      	blx	r7
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	f43f ae70 	beq.w	8004b32 <_printf_float+0xb6>
 8004e52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e56:	2200      	movs	r2, #0
 8004e58:	2300      	movs	r3, #0
 8004e5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e5e:	f7fb fe53 	bl	8000b08 <__aeabi_dcmpeq>
 8004e62:	b9c0      	cbnz	r0, 8004e96 <_printf_float+0x41a>
 8004e64:	4653      	mov	r3, sl
 8004e66:	f108 0201 	add.w	r2, r8, #1
 8004e6a:	4631      	mov	r1, r6
 8004e6c:	4628      	mov	r0, r5
 8004e6e:	47b8      	blx	r7
 8004e70:	3001      	adds	r0, #1
 8004e72:	d10c      	bne.n	8004e8e <_printf_float+0x412>
 8004e74:	e65d      	b.n	8004b32 <_printf_float+0xb6>
 8004e76:	2301      	movs	r3, #1
 8004e78:	465a      	mov	r2, fp
 8004e7a:	4631      	mov	r1, r6
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	47b8      	blx	r7
 8004e80:	3001      	adds	r0, #1
 8004e82:	f43f ae56 	beq.w	8004b32 <_printf_float+0xb6>
 8004e86:	f108 0801 	add.w	r8, r8, #1
 8004e8a:	45d0      	cmp	r8, sl
 8004e8c:	dbf3      	blt.n	8004e76 <_printf_float+0x3fa>
 8004e8e:	464b      	mov	r3, r9
 8004e90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e94:	e6df      	b.n	8004c56 <_printf_float+0x1da>
 8004e96:	f04f 0800 	mov.w	r8, #0
 8004e9a:	f104 0b1a 	add.w	fp, r4, #26
 8004e9e:	e7f4      	b.n	8004e8a <_printf_float+0x40e>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	4642      	mov	r2, r8
 8004ea4:	e7e1      	b.n	8004e6a <_printf_float+0x3ee>
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	464a      	mov	r2, r9
 8004eaa:	4631      	mov	r1, r6
 8004eac:	4628      	mov	r0, r5
 8004eae:	47b8      	blx	r7
 8004eb0:	3001      	adds	r0, #1
 8004eb2:	f43f ae3e 	beq.w	8004b32 <_printf_float+0xb6>
 8004eb6:	f108 0801 	add.w	r8, r8, #1
 8004eba:	68e3      	ldr	r3, [r4, #12]
 8004ebc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ebe:	1a5b      	subs	r3, r3, r1
 8004ec0:	4543      	cmp	r3, r8
 8004ec2:	dcf0      	bgt.n	8004ea6 <_printf_float+0x42a>
 8004ec4:	e6fc      	b.n	8004cc0 <_printf_float+0x244>
 8004ec6:	f04f 0800 	mov.w	r8, #0
 8004eca:	f104 0919 	add.w	r9, r4, #25
 8004ece:	e7f4      	b.n	8004eba <_printf_float+0x43e>

08004ed0 <_printf_common>:
 8004ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed4:	4616      	mov	r6, r2
 8004ed6:	4698      	mov	r8, r3
 8004ed8:	688a      	ldr	r2, [r1, #8]
 8004eda:	690b      	ldr	r3, [r1, #16]
 8004edc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	bfb8      	it	lt
 8004ee4:	4613      	movlt	r3, r2
 8004ee6:	6033      	str	r3, [r6, #0]
 8004ee8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004eec:	4607      	mov	r7, r0
 8004eee:	460c      	mov	r4, r1
 8004ef0:	b10a      	cbz	r2, 8004ef6 <_printf_common+0x26>
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	6033      	str	r3, [r6, #0]
 8004ef6:	6823      	ldr	r3, [r4, #0]
 8004ef8:	0699      	lsls	r1, r3, #26
 8004efa:	bf42      	ittt	mi
 8004efc:	6833      	ldrmi	r3, [r6, #0]
 8004efe:	3302      	addmi	r3, #2
 8004f00:	6033      	strmi	r3, [r6, #0]
 8004f02:	6825      	ldr	r5, [r4, #0]
 8004f04:	f015 0506 	ands.w	r5, r5, #6
 8004f08:	d106      	bne.n	8004f18 <_printf_common+0x48>
 8004f0a:	f104 0a19 	add.w	sl, r4, #25
 8004f0e:	68e3      	ldr	r3, [r4, #12]
 8004f10:	6832      	ldr	r2, [r6, #0]
 8004f12:	1a9b      	subs	r3, r3, r2
 8004f14:	42ab      	cmp	r3, r5
 8004f16:	dc26      	bgt.n	8004f66 <_printf_common+0x96>
 8004f18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f1c:	6822      	ldr	r2, [r4, #0]
 8004f1e:	3b00      	subs	r3, #0
 8004f20:	bf18      	it	ne
 8004f22:	2301      	movne	r3, #1
 8004f24:	0692      	lsls	r2, r2, #26
 8004f26:	d42b      	bmi.n	8004f80 <_printf_common+0xb0>
 8004f28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	4638      	mov	r0, r7
 8004f30:	47c8      	blx	r9
 8004f32:	3001      	adds	r0, #1
 8004f34:	d01e      	beq.n	8004f74 <_printf_common+0xa4>
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	6922      	ldr	r2, [r4, #16]
 8004f3a:	f003 0306 	and.w	r3, r3, #6
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	bf02      	ittt	eq
 8004f42:	68e5      	ldreq	r5, [r4, #12]
 8004f44:	6833      	ldreq	r3, [r6, #0]
 8004f46:	1aed      	subeq	r5, r5, r3
 8004f48:	68a3      	ldr	r3, [r4, #8]
 8004f4a:	bf0c      	ite	eq
 8004f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f50:	2500      	movne	r5, #0
 8004f52:	4293      	cmp	r3, r2
 8004f54:	bfc4      	itt	gt
 8004f56:	1a9b      	subgt	r3, r3, r2
 8004f58:	18ed      	addgt	r5, r5, r3
 8004f5a:	2600      	movs	r6, #0
 8004f5c:	341a      	adds	r4, #26
 8004f5e:	42b5      	cmp	r5, r6
 8004f60:	d11a      	bne.n	8004f98 <_printf_common+0xc8>
 8004f62:	2000      	movs	r0, #0
 8004f64:	e008      	b.n	8004f78 <_printf_common+0xa8>
 8004f66:	2301      	movs	r3, #1
 8004f68:	4652      	mov	r2, sl
 8004f6a:	4641      	mov	r1, r8
 8004f6c:	4638      	mov	r0, r7
 8004f6e:	47c8      	blx	r9
 8004f70:	3001      	adds	r0, #1
 8004f72:	d103      	bne.n	8004f7c <_printf_common+0xac>
 8004f74:	f04f 30ff 	mov.w	r0, #4294967295
 8004f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f7c:	3501      	adds	r5, #1
 8004f7e:	e7c6      	b.n	8004f0e <_printf_common+0x3e>
 8004f80:	18e1      	adds	r1, r4, r3
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	2030      	movs	r0, #48	@ 0x30
 8004f86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f8a:	4422      	add	r2, r4
 8004f8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f94:	3302      	adds	r3, #2
 8004f96:	e7c7      	b.n	8004f28 <_printf_common+0x58>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	4622      	mov	r2, r4
 8004f9c:	4641      	mov	r1, r8
 8004f9e:	4638      	mov	r0, r7
 8004fa0:	47c8      	blx	r9
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d0e6      	beq.n	8004f74 <_printf_common+0xa4>
 8004fa6:	3601      	adds	r6, #1
 8004fa8:	e7d9      	b.n	8004f5e <_printf_common+0x8e>
	...

08004fac <_printf_i>:
 8004fac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb0:	7e0f      	ldrb	r7, [r1, #24]
 8004fb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fb4:	2f78      	cmp	r7, #120	@ 0x78
 8004fb6:	4691      	mov	r9, r2
 8004fb8:	4680      	mov	r8, r0
 8004fba:	460c      	mov	r4, r1
 8004fbc:	469a      	mov	sl, r3
 8004fbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fc2:	d807      	bhi.n	8004fd4 <_printf_i+0x28>
 8004fc4:	2f62      	cmp	r7, #98	@ 0x62
 8004fc6:	d80a      	bhi.n	8004fde <_printf_i+0x32>
 8004fc8:	2f00      	cmp	r7, #0
 8004fca:	f000 80d2 	beq.w	8005172 <_printf_i+0x1c6>
 8004fce:	2f58      	cmp	r7, #88	@ 0x58
 8004fd0:	f000 80b9 	beq.w	8005146 <_printf_i+0x19a>
 8004fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fdc:	e03a      	b.n	8005054 <_printf_i+0xa8>
 8004fde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fe2:	2b15      	cmp	r3, #21
 8004fe4:	d8f6      	bhi.n	8004fd4 <_printf_i+0x28>
 8004fe6:	a101      	add	r1, pc, #4	@ (adr r1, 8004fec <_printf_i+0x40>)
 8004fe8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fec:	08005045 	.word	0x08005045
 8004ff0:	08005059 	.word	0x08005059
 8004ff4:	08004fd5 	.word	0x08004fd5
 8004ff8:	08004fd5 	.word	0x08004fd5
 8004ffc:	08004fd5 	.word	0x08004fd5
 8005000:	08004fd5 	.word	0x08004fd5
 8005004:	08005059 	.word	0x08005059
 8005008:	08004fd5 	.word	0x08004fd5
 800500c:	08004fd5 	.word	0x08004fd5
 8005010:	08004fd5 	.word	0x08004fd5
 8005014:	08004fd5 	.word	0x08004fd5
 8005018:	08005159 	.word	0x08005159
 800501c:	08005083 	.word	0x08005083
 8005020:	08005113 	.word	0x08005113
 8005024:	08004fd5 	.word	0x08004fd5
 8005028:	08004fd5 	.word	0x08004fd5
 800502c:	0800517b 	.word	0x0800517b
 8005030:	08004fd5 	.word	0x08004fd5
 8005034:	08005083 	.word	0x08005083
 8005038:	08004fd5 	.word	0x08004fd5
 800503c:	08004fd5 	.word	0x08004fd5
 8005040:	0800511b 	.word	0x0800511b
 8005044:	6833      	ldr	r3, [r6, #0]
 8005046:	1d1a      	adds	r2, r3, #4
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	6032      	str	r2, [r6, #0]
 800504c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005050:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005054:	2301      	movs	r3, #1
 8005056:	e09d      	b.n	8005194 <_printf_i+0x1e8>
 8005058:	6833      	ldr	r3, [r6, #0]
 800505a:	6820      	ldr	r0, [r4, #0]
 800505c:	1d19      	adds	r1, r3, #4
 800505e:	6031      	str	r1, [r6, #0]
 8005060:	0606      	lsls	r6, r0, #24
 8005062:	d501      	bpl.n	8005068 <_printf_i+0xbc>
 8005064:	681d      	ldr	r5, [r3, #0]
 8005066:	e003      	b.n	8005070 <_printf_i+0xc4>
 8005068:	0645      	lsls	r5, r0, #25
 800506a:	d5fb      	bpl.n	8005064 <_printf_i+0xb8>
 800506c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005070:	2d00      	cmp	r5, #0
 8005072:	da03      	bge.n	800507c <_printf_i+0xd0>
 8005074:	232d      	movs	r3, #45	@ 0x2d
 8005076:	426d      	negs	r5, r5
 8005078:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800507c:	4859      	ldr	r0, [pc, #356]	@ (80051e4 <_printf_i+0x238>)
 800507e:	230a      	movs	r3, #10
 8005080:	e011      	b.n	80050a6 <_printf_i+0xfa>
 8005082:	6821      	ldr	r1, [r4, #0]
 8005084:	6833      	ldr	r3, [r6, #0]
 8005086:	0608      	lsls	r0, r1, #24
 8005088:	f853 5b04 	ldr.w	r5, [r3], #4
 800508c:	d402      	bmi.n	8005094 <_printf_i+0xe8>
 800508e:	0649      	lsls	r1, r1, #25
 8005090:	bf48      	it	mi
 8005092:	b2ad      	uxthmi	r5, r5
 8005094:	2f6f      	cmp	r7, #111	@ 0x6f
 8005096:	4853      	ldr	r0, [pc, #332]	@ (80051e4 <_printf_i+0x238>)
 8005098:	6033      	str	r3, [r6, #0]
 800509a:	bf14      	ite	ne
 800509c:	230a      	movne	r3, #10
 800509e:	2308      	moveq	r3, #8
 80050a0:	2100      	movs	r1, #0
 80050a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050a6:	6866      	ldr	r6, [r4, #4]
 80050a8:	60a6      	str	r6, [r4, #8]
 80050aa:	2e00      	cmp	r6, #0
 80050ac:	bfa2      	ittt	ge
 80050ae:	6821      	ldrge	r1, [r4, #0]
 80050b0:	f021 0104 	bicge.w	r1, r1, #4
 80050b4:	6021      	strge	r1, [r4, #0]
 80050b6:	b90d      	cbnz	r5, 80050bc <_printf_i+0x110>
 80050b8:	2e00      	cmp	r6, #0
 80050ba:	d04b      	beq.n	8005154 <_printf_i+0x1a8>
 80050bc:	4616      	mov	r6, r2
 80050be:	fbb5 f1f3 	udiv	r1, r5, r3
 80050c2:	fb03 5711 	mls	r7, r3, r1, r5
 80050c6:	5dc7      	ldrb	r7, [r0, r7]
 80050c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050cc:	462f      	mov	r7, r5
 80050ce:	42bb      	cmp	r3, r7
 80050d0:	460d      	mov	r5, r1
 80050d2:	d9f4      	bls.n	80050be <_printf_i+0x112>
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d10b      	bne.n	80050f0 <_printf_i+0x144>
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	07df      	lsls	r7, r3, #31
 80050dc:	d508      	bpl.n	80050f0 <_printf_i+0x144>
 80050de:	6923      	ldr	r3, [r4, #16]
 80050e0:	6861      	ldr	r1, [r4, #4]
 80050e2:	4299      	cmp	r1, r3
 80050e4:	bfde      	ittt	le
 80050e6:	2330      	movle	r3, #48	@ 0x30
 80050e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050f0:	1b92      	subs	r2, r2, r6
 80050f2:	6122      	str	r2, [r4, #16]
 80050f4:	f8cd a000 	str.w	sl, [sp]
 80050f8:	464b      	mov	r3, r9
 80050fa:	aa03      	add	r2, sp, #12
 80050fc:	4621      	mov	r1, r4
 80050fe:	4640      	mov	r0, r8
 8005100:	f7ff fee6 	bl	8004ed0 <_printf_common>
 8005104:	3001      	adds	r0, #1
 8005106:	d14a      	bne.n	800519e <_printf_i+0x1f2>
 8005108:	f04f 30ff 	mov.w	r0, #4294967295
 800510c:	b004      	add	sp, #16
 800510e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	f043 0320 	orr.w	r3, r3, #32
 8005118:	6023      	str	r3, [r4, #0]
 800511a:	4833      	ldr	r0, [pc, #204]	@ (80051e8 <_printf_i+0x23c>)
 800511c:	2778      	movs	r7, #120	@ 0x78
 800511e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	6831      	ldr	r1, [r6, #0]
 8005126:	061f      	lsls	r7, r3, #24
 8005128:	f851 5b04 	ldr.w	r5, [r1], #4
 800512c:	d402      	bmi.n	8005134 <_printf_i+0x188>
 800512e:	065f      	lsls	r7, r3, #25
 8005130:	bf48      	it	mi
 8005132:	b2ad      	uxthmi	r5, r5
 8005134:	6031      	str	r1, [r6, #0]
 8005136:	07d9      	lsls	r1, r3, #31
 8005138:	bf44      	itt	mi
 800513a:	f043 0320 	orrmi.w	r3, r3, #32
 800513e:	6023      	strmi	r3, [r4, #0]
 8005140:	b11d      	cbz	r5, 800514a <_printf_i+0x19e>
 8005142:	2310      	movs	r3, #16
 8005144:	e7ac      	b.n	80050a0 <_printf_i+0xf4>
 8005146:	4827      	ldr	r0, [pc, #156]	@ (80051e4 <_printf_i+0x238>)
 8005148:	e7e9      	b.n	800511e <_printf_i+0x172>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	f023 0320 	bic.w	r3, r3, #32
 8005150:	6023      	str	r3, [r4, #0]
 8005152:	e7f6      	b.n	8005142 <_printf_i+0x196>
 8005154:	4616      	mov	r6, r2
 8005156:	e7bd      	b.n	80050d4 <_printf_i+0x128>
 8005158:	6833      	ldr	r3, [r6, #0]
 800515a:	6825      	ldr	r5, [r4, #0]
 800515c:	6961      	ldr	r1, [r4, #20]
 800515e:	1d18      	adds	r0, r3, #4
 8005160:	6030      	str	r0, [r6, #0]
 8005162:	062e      	lsls	r6, r5, #24
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	d501      	bpl.n	800516c <_printf_i+0x1c0>
 8005168:	6019      	str	r1, [r3, #0]
 800516a:	e002      	b.n	8005172 <_printf_i+0x1c6>
 800516c:	0668      	lsls	r0, r5, #25
 800516e:	d5fb      	bpl.n	8005168 <_printf_i+0x1bc>
 8005170:	8019      	strh	r1, [r3, #0]
 8005172:	2300      	movs	r3, #0
 8005174:	6123      	str	r3, [r4, #16]
 8005176:	4616      	mov	r6, r2
 8005178:	e7bc      	b.n	80050f4 <_printf_i+0x148>
 800517a:	6833      	ldr	r3, [r6, #0]
 800517c:	1d1a      	adds	r2, r3, #4
 800517e:	6032      	str	r2, [r6, #0]
 8005180:	681e      	ldr	r6, [r3, #0]
 8005182:	6862      	ldr	r2, [r4, #4]
 8005184:	2100      	movs	r1, #0
 8005186:	4630      	mov	r0, r6
 8005188:	f7fb f842 	bl	8000210 <memchr>
 800518c:	b108      	cbz	r0, 8005192 <_printf_i+0x1e6>
 800518e:	1b80      	subs	r0, r0, r6
 8005190:	6060      	str	r0, [r4, #4]
 8005192:	6863      	ldr	r3, [r4, #4]
 8005194:	6123      	str	r3, [r4, #16]
 8005196:	2300      	movs	r3, #0
 8005198:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800519c:	e7aa      	b.n	80050f4 <_printf_i+0x148>
 800519e:	6923      	ldr	r3, [r4, #16]
 80051a0:	4632      	mov	r2, r6
 80051a2:	4649      	mov	r1, r9
 80051a4:	4640      	mov	r0, r8
 80051a6:	47d0      	blx	sl
 80051a8:	3001      	adds	r0, #1
 80051aa:	d0ad      	beq.n	8005108 <_printf_i+0x15c>
 80051ac:	6823      	ldr	r3, [r4, #0]
 80051ae:	079b      	lsls	r3, r3, #30
 80051b0:	d413      	bmi.n	80051da <_printf_i+0x22e>
 80051b2:	68e0      	ldr	r0, [r4, #12]
 80051b4:	9b03      	ldr	r3, [sp, #12]
 80051b6:	4298      	cmp	r0, r3
 80051b8:	bfb8      	it	lt
 80051ba:	4618      	movlt	r0, r3
 80051bc:	e7a6      	b.n	800510c <_printf_i+0x160>
 80051be:	2301      	movs	r3, #1
 80051c0:	4632      	mov	r2, r6
 80051c2:	4649      	mov	r1, r9
 80051c4:	4640      	mov	r0, r8
 80051c6:	47d0      	blx	sl
 80051c8:	3001      	adds	r0, #1
 80051ca:	d09d      	beq.n	8005108 <_printf_i+0x15c>
 80051cc:	3501      	adds	r5, #1
 80051ce:	68e3      	ldr	r3, [r4, #12]
 80051d0:	9903      	ldr	r1, [sp, #12]
 80051d2:	1a5b      	subs	r3, r3, r1
 80051d4:	42ab      	cmp	r3, r5
 80051d6:	dcf2      	bgt.n	80051be <_printf_i+0x212>
 80051d8:	e7eb      	b.n	80051b2 <_printf_i+0x206>
 80051da:	2500      	movs	r5, #0
 80051dc:	f104 0619 	add.w	r6, r4, #25
 80051e0:	e7f5      	b.n	80051ce <_printf_i+0x222>
 80051e2:	bf00      	nop
 80051e4:	08007556 	.word	0x08007556
 80051e8:	08007567 	.word	0x08007567

080051ec <std>:
 80051ec:	2300      	movs	r3, #0
 80051ee:	b510      	push	{r4, lr}
 80051f0:	4604      	mov	r4, r0
 80051f2:	e9c0 3300 	strd	r3, r3, [r0]
 80051f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051fa:	6083      	str	r3, [r0, #8]
 80051fc:	8181      	strh	r1, [r0, #12]
 80051fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8005200:	81c2      	strh	r2, [r0, #14]
 8005202:	6183      	str	r3, [r0, #24]
 8005204:	4619      	mov	r1, r3
 8005206:	2208      	movs	r2, #8
 8005208:	305c      	adds	r0, #92	@ 0x5c
 800520a:	f000 f906 	bl	800541a <memset>
 800520e:	4b0d      	ldr	r3, [pc, #52]	@ (8005244 <std+0x58>)
 8005210:	6263      	str	r3, [r4, #36]	@ 0x24
 8005212:	4b0d      	ldr	r3, [pc, #52]	@ (8005248 <std+0x5c>)
 8005214:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005216:	4b0d      	ldr	r3, [pc, #52]	@ (800524c <std+0x60>)
 8005218:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800521a:	4b0d      	ldr	r3, [pc, #52]	@ (8005250 <std+0x64>)
 800521c:	6323      	str	r3, [r4, #48]	@ 0x30
 800521e:	4b0d      	ldr	r3, [pc, #52]	@ (8005254 <std+0x68>)
 8005220:	6224      	str	r4, [r4, #32]
 8005222:	429c      	cmp	r4, r3
 8005224:	d006      	beq.n	8005234 <std+0x48>
 8005226:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800522a:	4294      	cmp	r4, r2
 800522c:	d002      	beq.n	8005234 <std+0x48>
 800522e:	33d0      	adds	r3, #208	@ 0xd0
 8005230:	429c      	cmp	r4, r3
 8005232:	d105      	bne.n	8005240 <std+0x54>
 8005234:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005238:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800523c:	f000 b96a 	b.w	8005514 <__retarget_lock_init_recursive>
 8005240:	bd10      	pop	{r4, pc}
 8005242:	bf00      	nop
 8005244:	08005395 	.word	0x08005395
 8005248:	080053b7 	.word	0x080053b7
 800524c:	080053ef 	.word	0x080053ef
 8005250:	08005413 	.word	0x08005413
 8005254:	20000330 	.word	0x20000330

08005258 <stdio_exit_handler>:
 8005258:	4a02      	ldr	r2, [pc, #8]	@ (8005264 <stdio_exit_handler+0xc>)
 800525a:	4903      	ldr	r1, [pc, #12]	@ (8005268 <stdio_exit_handler+0x10>)
 800525c:	4803      	ldr	r0, [pc, #12]	@ (800526c <stdio_exit_handler+0x14>)
 800525e:	f000 b869 	b.w	8005334 <_fwalk_sglue>
 8005262:	bf00      	nop
 8005264:	20000014 	.word	0x20000014
 8005268:	08006e49 	.word	0x08006e49
 800526c:	20000024 	.word	0x20000024

08005270 <cleanup_stdio>:
 8005270:	6841      	ldr	r1, [r0, #4]
 8005272:	4b0c      	ldr	r3, [pc, #48]	@ (80052a4 <cleanup_stdio+0x34>)
 8005274:	4299      	cmp	r1, r3
 8005276:	b510      	push	{r4, lr}
 8005278:	4604      	mov	r4, r0
 800527a:	d001      	beq.n	8005280 <cleanup_stdio+0x10>
 800527c:	f001 fde4 	bl	8006e48 <_fflush_r>
 8005280:	68a1      	ldr	r1, [r4, #8]
 8005282:	4b09      	ldr	r3, [pc, #36]	@ (80052a8 <cleanup_stdio+0x38>)
 8005284:	4299      	cmp	r1, r3
 8005286:	d002      	beq.n	800528e <cleanup_stdio+0x1e>
 8005288:	4620      	mov	r0, r4
 800528a:	f001 fddd 	bl	8006e48 <_fflush_r>
 800528e:	68e1      	ldr	r1, [r4, #12]
 8005290:	4b06      	ldr	r3, [pc, #24]	@ (80052ac <cleanup_stdio+0x3c>)
 8005292:	4299      	cmp	r1, r3
 8005294:	d004      	beq.n	80052a0 <cleanup_stdio+0x30>
 8005296:	4620      	mov	r0, r4
 8005298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800529c:	f001 bdd4 	b.w	8006e48 <_fflush_r>
 80052a0:	bd10      	pop	{r4, pc}
 80052a2:	bf00      	nop
 80052a4:	20000330 	.word	0x20000330
 80052a8:	20000398 	.word	0x20000398
 80052ac:	20000400 	.word	0x20000400

080052b0 <global_stdio_init.part.0>:
 80052b0:	b510      	push	{r4, lr}
 80052b2:	4b0b      	ldr	r3, [pc, #44]	@ (80052e0 <global_stdio_init.part.0+0x30>)
 80052b4:	4c0b      	ldr	r4, [pc, #44]	@ (80052e4 <global_stdio_init.part.0+0x34>)
 80052b6:	4a0c      	ldr	r2, [pc, #48]	@ (80052e8 <global_stdio_init.part.0+0x38>)
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	4620      	mov	r0, r4
 80052bc:	2200      	movs	r2, #0
 80052be:	2104      	movs	r1, #4
 80052c0:	f7ff ff94 	bl	80051ec <std>
 80052c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052c8:	2201      	movs	r2, #1
 80052ca:	2109      	movs	r1, #9
 80052cc:	f7ff ff8e 	bl	80051ec <std>
 80052d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052d4:	2202      	movs	r2, #2
 80052d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052da:	2112      	movs	r1, #18
 80052dc:	f7ff bf86 	b.w	80051ec <std>
 80052e0:	20000468 	.word	0x20000468
 80052e4:	20000330 	.word	0x20000330
 80052e8:	08005259 	.word	0x08005259

080052ec <__sfp_lock_acquire>:
 80052ec:	4801      	ldr	r0, [pc, #4]	@ (80052f4 <__sfp_lock_acquire+0x8>)
 80052ee:	f000 b912 	b.w	8005516 <__retarget_lock_acquire_recursive>
 80052f2:	bf00      	nop
 80052f4:	20000471 	.word	0x20000471

080052f8 <__sfp_lock_release>:
 80052f8:	4801      	ldr	r0, [pc, #4]	@ (8005300 <__sfp_lock_release+0x8>)
 80052fa:	f000 b90d 	b.w	8005518 <__retarget_lock_release_recursive>
 80052fe:	bf00      	nop
 8005300:	20000471 	.word	0x20000471

08005304 <__sinit>:
 8005304:	b510      	push	{r4, lr}
 8005306:	4604      	mov	r4, r0
 8005308:	f7ff fff0 	bl	80052ec <__sfp_lock_acquire>
 800530c:	6a23      	ldr	r3, [r4, #32]
 800530e:	b11b      	cbz	r3, 8005318 <__sinit+0x14>
 8005310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005314:	f7ff bff0 	b.w	80052f8 <__sfp_lock_release>
 8005318:	4b04      	ldr	r3, [pc, #16]	@ (800532c <__sinit+0x28>)
 800531a:	6223      	str	r3, [r4, #32]
 800531c:	4b04      	ldr	r3, [pc, #16]	@ (8005330 <__sinit+0x2c>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1f5      	bne.n	8005310 <__sinit+0xc>
 8005324:	f7ff ffc4 	bl	80052b0 <global_stdio_init.part.0>
 8005328:	e7f2      	b.n	8005310 <__sinit+0xc>
 800532a:	bf00      	nop
 800532c:	08005271 	.word	0x08005271
 8005330:	20000468 	.word	0x20000468

08005334 <_fwalk_sglue>:
 8005334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005338:	4607      	mov	r7, r0
 800533a:	4688      	mov	r8, r1
 800533c:	4614      	mov	r4, r2
 800533e:	2600      	movs	r6, #0
 8005340:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005344:	f1b9 0901 	subs.w	r9, r9, #1
 8005348:	d505      	bpl.n	8005356 <_fwalk_sglue+0x22>
 800534a:	6824      	ldr	r4, [r4, #0]
 800534c:	2c00      	cmp	r4, #0
 800534e:	d1f7      	bne.n	8005340 <_fwalk_sglue+0xc>
 8005350:	4630      	mov	r0, r6
 8005352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005356:	89ab      	ldrh	r3, [r5, #12]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d907      	bls.n	800536c <_fwalk_sglue+0x38>
 800535c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005360:	3301      	adds	r3, #1
 8005362:	d003      	beq.n	800536c <_fwalk_sglue+0x38>
 8005364:	4629      	mov	r1, r5
 8005366:	4638      	mov	r0, r7
 8005368:	47c0      	blx	r8
 800536a:	4306      	orrs	r6, r0
 800536c:	3568      	adds	r5, #104	@ 0x68
 800536e:	e7e9      	b.n	8005344 <_fwalk_sglue+0x10>

08005370 <iprintf>:
 8005370:	b40f      	push	{r0, r1, r2, r3}
 8005372:	b507      	push	{r0, r1, r2, lr}
 8005374:	4906      	ldr	r1, [pc, #24]	@ (8005390 <iprintf+0x20>)
 8005376:	ab04      	add	r3, sp, #16
 8005378:	6808      	ldr	r0, [r1, #0]
 800537a:	f853 2b04 	ldr.w	r2, [r3], #4
 800537e:	6881      	ldr	r1, [r0, #8]
 8005380:	9301      	str	r3, [sp, #4]
 8005382:	f001 fbc5 	bl	8006b10 <_vfiprintf_r>
 8005386:	b003      	add	sp, #12
 8005388:	f85d eb04 	ldr.w	lr, [sp], #4
 800538c:	b004      	add	sp, #16
 800538e:	4770      	bx	lr
 8005390:	20000020 	.word	0x20000020

08005394 <__sread>:
 8005394:	b510      	push	{r4, lr}
 8005396:	460c      	mov	r4, r1
 8005398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800539c:	f000 f86c 	bl	8005478 <_read_r>
 80053a0:	2800      	cmp	r0, #0
 80053a2:	bfab      	itete	ge
 80053a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053a6:	89a3      	ldrhlt	r3, [r4, #12]
 80053a8:	181b      	addge	r3, r3, r0
 80053aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053ae:	bfac      	ite	ge
 80053b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053b2:	81a3      	strhlt	r3, [r4, #12]
 80053b4:	bd10      	pop	{r4, pc}

080053b6 <__swrite>:
 80053b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053ba:	461f      	mov	r7, r3
 80053bc:	898b      	ldrh	r3, [r1, #12]
 80053be:	05db      	lsls	r3, r3, #23
 80053c0:	4605      	mov	r5, r0
 80053c2:	460c      	mov	r4, r1
 80053c4:	4616      	mov	r6, r2
 80053c6:	d505      	bpl.n	80053d4 <__swrite+0x1e>
 80053c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053cc:	2302      	movs	r3, #2
 80053ce:	2200      	movs	r2, #0
 80053d0:	f000 f840 	bl	8005454 <_lseek_r>
 80053d4:	89a3      	ldrh	r3, [r4, #12]
 80053d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053de:	81a3      	strh	r3, [r4, #12]
 80053e0:	4632      	mov	r2, r6
 80053e2:	463b      	mov	r3, r7
 80053e4:	4628      	mov	r0, r5
 80053e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053ea:	f000 b857 	b.w	800549c <_write_r>

080053ee <__sseek>:
 80053ee:	b510      	push	{r4, lr}
 80053f0:	460c      	mov	r4, r1
 80053f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f6:	f000 f82d 	bl	8005454 <_lseek_r>
 80053fa:	1c43      	adds	r3, r0, #1
 80053fc:	89a3      	ldrh	r3, [r4, #12]
 80053fe:	bf15      	itete	ne
 8005400:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005402:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005406:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800540a:	81a3      	strheq	r3, [r4, #12]
 800540c:	bf18      	it	ne
 800540e:	81a3      	strhne	r3, [r4, #12]
 8005410:	bd10      	pop	{r4, pc}

08005412 <__sclose>:
 8005412:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005416:	f000 b80d 	b.w	8005434 <_close_r>

0800541a <memset>:
 800541a:	4402      	add	r2, r0
 800541c:	4603      	mov	r3, r0
 800541e:	4293      	cmp	r3, r2
 8005420:	d100      	bne.n	8005424 <memset+0xa>
 8005422:	4770      	bx	lr
 8005424:	f803 1b01 	strb.w	r1, [r3], #1
 8005428:	e7f9      	b.n	800541e <memset+0x4>
	...

0800542c <_localeconv_r>:
 800542c:	4800      	ldr	r0, [pc, #0]	@ (8005430 <_localeconv_r+0x4>)
 800542e:	4770      	bx	lr
 8005430:	20000160 	.word	0x20000160

08005434 <_close_r>:
 8005434:	b538      	push	{r3, r4, r5, lr}
 8005436:	4d06      	ldr	r5, [pc, #24]	@ (8005450 <_close_r+0x1c>)
 8005438:	2300      	movs	r3, #0
 800543a:	4604      	mov	r4, r0
 800543c:	4608      	mov	r0, r1
 800543e:	602b      	str	r3, [r5, #0]
 8005440:	f7fc fbb4 	bl	8001bac <_close>
 8005444:	1c43      	adds	r3, r0, #1
 8005446:	d102      	bne.n	800544e <_close_r+0x1a>
 8005448:	682b      	ldr	r3, [r5, #0]
 800544a:	b103      	cbz	r3, 800544e <_close_r+0x1a>
 800544c:	6023      	str	r3, [r4, #0]
 800544e:	bd38      	pop	{r3, r4, r5, pc}
 8005450:	2000046c 	.word	0x2000046c

08005454 <_lseek_r>:
 8005454:	b538      	push	{r3, r4, r5, lr}
 8005456:	4d07      	ldr	r5, [pc, #28]	@ (8005474 <_lseek_r+0x20>)
 8005458:	4604      	mov	r4, r0
 800545a:	4608      	mov	r0, r1
 800545c:	4611      	mov	r1, r2
 800545e:	2200      	movs	r2, #0
 8005460:	602a      	str	r2, [r5, #0]
 8005462:	461a      	mov	r2, r3
 8005464:	f7fc fbc9 	bl	8001bfa <_lseek>
 8005468:	1c43      	adds	r3, r0, #1
 800546a:	d102      	bne.n	8005472 <_lseek_r+0x1e>
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	b103      	cbz	r3, 8005472 <_lseek_r+0x1e>
 8005470:	6023      	str	r3, [r4, #0]
 8005472:	bd38      	pop	{r3, r4, r5, pc}
 8005474:	2000046c 	.word	0x2000046c

08005478 <_read_r>:
 8005478:	b538      	push	{r3, r4, r5, lr}
 800547a:	4d07      	ldr	r5, [pc, #28]	@ (8005498 <_read_r+0x20>)
 800547c:	4604      	mov	r4, r0
 800547e:	4608      	mov	r0, r1
 8005480:	4611      	mov	r1, r2
 8005482:	2200      	movs	r2, #0
 8005484:	602a      	str	r2, [r5, #0]
 8005486:	461a      	mov	r2, r3
 8005488:	f7fc fb57 	bl	8001b3a <_read>
 800548c:	1c43      	adds	r3, r0, #1
 800548e:	d102      	bne.n	8005496 <_read_r+0x1e>
 8005490:	682b      	ldr	r3, [r5, #0]
 8005492:	b103      	cbz	r3, 8005496 <_read_r+0x1e>
 8005494:	6023      	str	r3, [r4, #0]
 8005496:	bd38      	pop	{r3, r4, r5, pc}
 8005498:	2000046c 	.word	0x2000046c

0800549c <_write_r>:
 800549c:	b538      	push	{r3, r4, r5, lr}
 800549e:	4d07      	ldr	r5, [pc, #28]	@ (80054bc <_write_r+0x20>)
 80054a0:	4604      	mov	r4, r0
 80054a2:	4608      	mov	r0, r1
 80054a4:	4611      	mov	r1, r2
 80054a6:	2200      	movs	r2, #0
 80054a8:	602a      	str	r2, [r5, #0]
 80054aa:	461a      	mov	r2, r3
 80054ac:	f7fc fb62 	bl	8001b74 <_write>
 80054b0:	1c43      	adds	r3, r0, #1
 80054b2:	d102      	bne.n	80054ba <_write_r+0x1e>
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	b103      	cbz	r3, 80054ba <_write_r+0x1e>
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	bd38      	pop	{r3, r4, r5, pc}
 80054bc:	2000046c 	.word	0x2000046c

080054c0 <__errno>:
 80054c0:	4b01      	ldr	r3, [pc, #4]	@ (80054c8 <__errno+0x8>)
 80054c2:	6818      	ldr	r0, [r3, #0]
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	20000020 	.word	0x20000020

080054cc <__libc_init_array>:
 80054cc:	b570      	push	{r4, r5, r6, lr}
 80054ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005504 <__libc_init_array+0x38>)
 80054d0:	4c0d      	ldr	r4, [pc, #52]	@ (8005508 <__libc_init_array+0x3c>)
 80054d2:	1b64      	subs	r4, r4, r5
 80054d4:	10a4      	asrs	r4, r4, #2
 80054d6:	2600      	movs	r6, #0
 80054d8:	42a6      	cmp	r6, r4
 80054da:	d109      	bne.n	80054f0 <__libc_init_array+0x24>
 80054dc:	4d0b      	ldr	r5, [pc, #44]	@ (800550c <__libc_init_array+0x40>)
 80054de:	4c0c      	ldr	r4, [pc, #48]	@ (8005510 <__libc_init_array+0x44>)
 80054e0:	f001 fff8 	bl	80074d4 <_init>
 80054e4:	1b64      	subs	r4, r4, r5
 80054e6:	10a4      	asrs	r4, r4, #2
 80054e8:	2600      	movs	r6, #0
 80054ea:	42a6      	cmp	r6, r4
 80054ec:	d105      	bne.n	80054fa <__libc_init_array+0x2e>
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80054f4:	4798      	blx	r3
 80054f6:	3601      	adds	r6, #1
 80054f8:	e7ee      	b.n	80054d8 <__libc_init_array+0xc>
 80054fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80054fe:	4798      	blx	r3
 8005500:	3601      	adds	r6, #1
 8005502:	e7f2      	b.n	80054ea <__libc_init_array+0x1e>
 8005504:	080078d0 	.word	0x080078d0
 8005508:	080078d0 	.word	0x080078d0
 800550c:	080078d0 	.word	0x080078d0
 8005510:	080078d4 	.word	0x080078d4

08005514 <__retarget_lock_init_recursive>:
 8005514:	4770      	bx	lr

08005516 <__retarget_lock_acquire_recursive>:
 8005516:	4770      	bx	lr

08005518 <__retarget_lock_release_recursive>:
 8005518:	4770      	bx	lr

0800551a <quorem>:
 800551a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800551e:	6903      	ldr	r3, [r0, #16]
 8005520:	690c      	ldr	r4, [r1, #16]
 8005522:	42a3      	cmp	r3, r4
 8005524:	4607      	mov	r7, r0
 8005526:	db7e      	blt.n	8005626 <quorem+0x10c>
 8005528:	3c01      	subs	r4, #1
 800552a:	f101 0814 	add.w	r8, r1, #20
 800552e:	00a3      	lsls	r3, r4, #2
 8005530:	f100 0514 	add.w	r5, r0, #20
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800553a:	9301      	str	r3, [sp, #4]
 800553c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005540:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005544:	3301      	adds	r3, #1
 8005546:	429a      	cmp	r2, r3
 8005548:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800554c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005550:	d32e      	bcc.n	80055b0 <quorem+0x96>
 8005552:	f04f 0a00 	mov.w	sl, #0
 8005556:	46c4      	mov	ip, r8
 8005558:	46ae      	mov	lr, r5
 800555a:	46d3      	mov	fp, sl
 800555c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005560:	b298      	uxth	r0, r3
 8005562:	fb06 a000 	mla	r0, r6, r0, sl
 8005566:	0c02      	lsrs	r2, r0, #16
 8005568:	0c1b      	lsrs	r3, r3, #16
 800556a:	fb06 2303 	mla	r3, r6, r3, r2
 800556e:	f8de 2000 	ldr.w	r2, [lr]
 8005572:	b280      	uxth	r0, r0
 8005574:	b292      	uxth	r2, r2
 8005576:	1a12      	subs	r2, r2, r0
 8005578:	445a      	add	r2, fp
 800557a:	f8de 0000 	ldr.w	r0, [lr]
 800557e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005582:	b29b      	uxth	r3, r3
 8005584:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005588:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800558c:	b292      	uxth	r2, r2
 800558e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005592:	45e1      	cmp	r9, ip
 8005594:	f84e 2b04 	str.w	r2, [lr], #4
 8005598:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800559c:	d2de      	bcs.n	800555c <quorem+0x42>
 800559e:	9b00      	ldr	r3, [sp, #0]
 80055a0:	58eb      	ldr	r3, [r5, r3]
 80055a2:	b92b      	cbnz	r3, 80055b0 <quorem+0x96>
 80055a4:	9b01      	ldr	r3, [sp, #4]
 80055a6:	3b04      	subs	r3, #4
 80055a8:	429d      	cmp	r5, r3
 80055aa:	461a      	mov	r2, r3
 80055ac:	d32f      	bcc.n	800560e <quorem+0xf4>
 80055ae:	613c      	str	r4, [r7, #16]
 80055b0:	4638      	mov	r0, r7
 80055b2:	f001 f97b 	bl	80068ac <__mcmp>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	db25      	blt.n	8005606 <quorem+0xec>
 80055ba:	4629      	mov	r1, r5
 80055bc:	2000      	movs	r0, #0
 80055be:	f858 2b04 	ldr.w	r2, [r8], #4
 80055c2:	f8d1 c000 	ldr.w	ip, [r1]
 80055c6:	fa1f fe82 	uxth.w	lr, r2
 80055ca:	fa1f f38c 	uxth.w	r3, ip
 80055ce:	eba3 030e 	sub.w	r3, r3, lr
 80055d2:	4403      	add	r3, r0
 80055d4:	0c12      	lsrs	r2, r2, #16
 80055d6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80055da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80055de:	b29b      	uxth	r3, r3
 80055e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055e4:	45c1      	cmp	r9, r8
 80055e6:	f841 3b04 	str.w	r3, [r1], #4
 80055ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80055ee:	d2e6      	bcs.n	80055be <quorem+0xa4>
 80055f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055f8:	b922      	cbnz	r2, 8005604 <quorem+0xea>
 80055fa:	3b04      	subs	r3, #4
 80055fc:	429d      	cmp	r5, r3
 80055fe:	461a      	mov	r2, r3
 8005600:	d30b      	bcc.n	800561a <quorem+0x100>
 8005602:	613c      	str	r4, [r7, #16]
 8005604:	3601      	adds	r6, #1
 8005606:	4630      	mov	r0, r6
 8005608:	b003      	add	sp, #12
 800560a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800560e:	6812      	ldr	r2, [r2, #0]
 8005610:	3b04      	subs	r3, #4
 8005612:	2a00      	cmp	r2, #0
 8005614:	d1cb      	bne.n	80055ae <quorem+0x94>
 8005616:	3c01      	subs	r4, #1
 8005618:	e7c6      	b.n	80055a8 <quorem+0x8e>
 800561a:	6812      	ldr	r2, [r2, #0]
 800561c:	3b04      	subs	r3, #4
 800561e:	2a00      	cmp	r2, #0
 8005620:	d1ef      	bne.n	8005602 <quorem+0xe8>
 8005622:	3c01      	subs	r4, #1
 8005624:	e7ea      	b.n	80055fc <quorem+0xe2>
 8005626:	2000      	movs	r0, #0
 8005628:	e7ee      	b.n	8005608 <quorem+0xee>
 800562a:	0000      	movs	r0, r0
 800562c:	0000      	movs	r0, r0
	...

08005630 <_dtoa_r>:
 8005630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005634:	69c7      	ldr	r7, [r0, #28]
 8005636:	b099      	sub	sp, #100	@ 0x64
 8005638:	ed8d 0b02 	vstr	d0, [sp, #8]
 800563c:	ec55 4b10 	vmov	r4, r5, d0
 8005640:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005642:	9109      	str	r1, [sp, #36]	@ 0x24
 8005644:	4683      	mov	fp, r0
 8005646:	920e      	str	r2, [sp, #56]	@ 0x38
 8005648:	9313      	str	r3, [sp, #76]	@ 0x4c
 800564a:	b97f      	cbnz	r7, 800566c <_dtoa_r+0x3c>
 800564c:	2010      	movs	r0, #16
 800564e:	f000 fdfd 	bl	800624c <malloc>
 8005652:	4602      	mov	r2, r0
 8005654:	f8cb 001c 	str.w	r0, [fp, #28]
 8005658:	b920      	cbnz	r0, 8005664 <_dtoa_r+0x34>
 800565a:	4ba7      	ldr	r3, [pc, #668]	@ (80058f8 <_dtoa_r+0x2c8>)
 800565c:	21ef      	movs	r1, #239	@ 0xef
 800565e:	48a7      	ldr	r0, [pc, #668]	@ (80058fc <_dtoa_r+0x2cc>)
 8005660:	f001 fccc 	bl	8006ffc <__assert_func>
 8005664:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005668:	6007      	str	r7, [r0, #0]
 800566a:	60c7      	str	r7, [r0, #12]
 800566c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005670:	6819      	ldr	r1, [r3, #0]
 8005672:	b159      	cbz	r1, 800568c <_dtoa_r+0x5c>
 8005674:	685a      	ldr	r2, [r3, #4]
 8005676:	604a      	str	r2, [r1, #4]
 8005678:	2301      	movs	r3, #1
 800567a:	4093      	lsls	r3, r2
 800567c:	608b      	str	r3, [r1, #8]
 800567e:	4658      	mov	r0, fp
 8005680:	f000 feda 	bl	8006438 <_Bfree>
 8005684:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]
 800568c:	1e2b      	subs	r3, r5, #0
 800568e:	bfb9      	ittee	lt
 8005690:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005694:	9303      	strlt	r3, [sp, #12]
 8005696:	2300      	movge	r3, #0
 8005698:	6033      	strge	r3, [r6, #0]
 800569a:	9f03      	ldr	r7, [sp, #12]
 800569c:	4b98      	ldr	r3, [pc, #608]	@ (8005900 <_dtoa_r+0x2d0>)
 800569e:	bfbc      	itt	lt
 80056a0:	2201      	movlt	r2, #1
 80056a2:	6032      	strlt	r2, [r6, #0]
 80056a4:	43bb      	bics	r3, r7
 80056a6:	d112      	bne.n	80056ce <_dtoa_r+0x9e>
 80056a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80056ae:	6013      	str	r3, [r2, #0]
 80056b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056b4:	4323      	orrs	r3, r4
 80056b6:	f000 854d 	beq.w	8006154 <_dtoa_r+0xb24>
 80056ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005914 <_dtoa_r+0x2e4>
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 854f 	beq.w	8006164 <_dtoa_r+0xb34>
 80056c6:	f10a 0303 	add.w	r3, sl, #3
 80056ca:	f000 bd49 	b.w	8006160 <_dtoa_r+0xb30>
 80056ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056d2:	2200      	movs	r2, #0
 80056d4:	ec51 0b17 	vmov	r0, r1, d7
 80056d8:	2300      	movs	r3, #0
 80056da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80056de:	f7fb fa13 	bl	8000b08 <__aeabi_dcmpeq>
 80056e2:	4680      	mov	r8, r0
 80056e4:	b158      	cbz	r0, 80056fe <_dtoa_r+0xce>
 80056e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056e8:	2301      	movs	r3, #1
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056ee:	b113      	cbz	r3, 80056f6 <_dtoa_r+0xc6>
 80056f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80056f2:	4b84      	ldr	r3, [pc, #528]	@ (8005904 <_dtoa_r+0x2d4>)
 80056f4:	6013      	str	r3, [r2, #0]
 80056f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005918 <_dtoa_r+0x2e8>
 80056fa:	f000 bd33 	b.w	8006164 <_dtoa_r+0xb34>
 80056fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005702:	aa16      	add	r2, sp, #88	@ 0x58
 8005704:	a917      	add	r1, sp, #92	@ 0x5c
 8005706:	4658      	mov	r0, fp
 8005708:	f001 f980 	bl	8006a0c <__d2b>
 800570c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005710:	4681      	mov	r9, r0
 8005712:	2e00      	cmp	r6, #0
 8005714:	d077      	beq.n	8005806 <_dtoa_r+0x1d6>
 8005716:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005718:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800571c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005720:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005724:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005728:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800572c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005730:	4619      	mov	r1, r3
 8005732:	2200      	movs	r2, #0
 8005734:	4b74      	ldr	r3, [pc, #464]	@ (8005908 <_dtoa_r+0x2d8>)
 8005736:	f7fa fdc7 	bl	80002c8 <__aeabi_dsub>
 800573a:	a369      	add	r3, pc, #420	@ (adr r3, 80058e0 <_dtoa_r+0x2b0>)
 800573c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005740:	f7fa ff7a 	bl	8000638 <__aeabi_dmul>
 8005744:	a368      	add	r3, pc, #416	@ (adr r3, 80058e8 <_dtoa_r+0x2b8>)
 8005746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574a:	f7fa fdbf 	bl	80002cc <__adddf3>
 800574e:	4604      	mov	r4, r0
 8005750:	4630      	mov	r0, r6
 8005752:	460d      	mov	r5, r1
 8005754:	f7fa ff06 	bl	8000564 <__aeabi_i2d>
 8005758:	a365      	add	r3, pc, #404	@ (adr r3, 80058f0 <_dtoa_r+0x2c0>)
 800575a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575e:	f7fa ff6b 	bl	8000638 <__aeabi_dmul>
 8005762:	4602      	mov	r2, r0
 8005764:	460b      	mov	r3, r1
 8005766:	4620      	mov	r0, r4
 8005768:	4629      	mov	r1, r5
 800576a:	f7fa fdaf 	bl	80002cc <__adddf3>
 800576e:	4604      	mov	r4, r0
 8005770:	460d      	mov	r5, r1
 8005772:	f7fb fa11 	bl	8000b98 <__aeabi_d2iz>
 8005776:	2200      	movs	r2, #0
 8005778:	4607      	mov	r7, r0
 800577a:	2300      	movs	r3, #0
 800577c:	4620      	mov	r0, r4
 800577e:	4629      	mov	r1, r5
 8005780:	f7fb f9cc 	bl	8000b1c <__aeabi_dcmplt>
 8005784:	b140      	cbz	r0, 8005798 <_dtoa_r+0x168>
 8005786:	4638      	mov	r0, r7
 8005788:	f7fa feec 	bl	8000564 <__aeabi_i2d>
 800578c:	4622      	mov	r2, r4
 800578e:	462b      	mov	r3, r5
 8005790:	f7fb f9ba 	bl	8000b08 <__aeabi_dcmpeq>
 8005794:	b900      	cbnz	r0, 8005798 <_dtoa_r+0x168>
 8005796:	3f01      	subs	r7, #1
 8005798:	2f16      	cmp	r7, #22
 800579a:	d851      	bhi.n	8005840 <_dtoa_r+0x210>
 800579c:	4b5b      	ldr	r3, [pc, #364]	@ (800590c <_dtoa_r+0x2dc>)
 800579e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057aa:	f7fb f9b7 	bl	8000b1c <__aeabi_dcmplt>
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d048      	beq.n	8005844 <_dtoa_r+0x214>
 80057b2:	3f01      	subs	r7, #1
 80057b4:	2300      	movs	r3, #0
 80057b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80057b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80057ba:	1b9b      	subs	r3, r3, r6
 80057bc:	1e5a      	subs	r2, r3, #1
 80057be:	bf44      	itt	mi
 80057c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80057c4:	2300      	movmi	r3, #0
 80057c6:	9208      	str	r2, [sp, #32]
 80057c8:	bf54      	ite	pl
 80057ca:	f04f 0800 	movpl.w	r8, #0
 80057ce:	9308      	strmi	r3, [sp, #32]
 80057d0:	2f00      	cmp	r7, #0
 80057d2:	db39      	blt.n	8005848 <_dtoa_r+0x218>
 80057d4:	9b08      	ldr	r3, [sp, #32]
 80057d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80057d8:	443b      	add	r3, r7
 80057da:	9308      	str	r3, [sp, #32]
 80057dc:	2300      	movs	r3, #0
 80057de:	930a      	str	r3, [sp, #40]	@ 0x28
 80057e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057e2:	2b09      	cmp	r3, #9
 80057e4:	d864      	bhi.n	80058b0 <_dtoa_r+0x280>
 80057e6:	2b05      	cmp	r3, #5
 80057e8:	bfc4      	itt	gt
 80057ea:	3b04      	subgt	r3, #4
 80057ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80057ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f0:	f1a3 0302 	sub.w	r3, r3, #2
 80057f4:	bfcc      	ite	gt
 80057f6:	2400      	movgt	r4, #0
 80057f8:	2401      	movle	r4, #1
 80057fa:	2b03      	cmp	r3, #3
 80057fc:	d863      	bhi.n	80058c6 <_dtoa_r+0x296>
 80057fe:	e8df f003 	tbb	[pc, r3]
 8005802:	372a      	.short	0x372a
 8005804:	5535      	.short	0x5535
 8005806:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800580a:	441e      	add	r6, r3
 800580c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005810:	2b20      	cmp	r3, #32
 8005812:	bfc1      	itttt	gt
 8005814:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005818:	409f      	lslgt	r7, r3
 800581a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800581e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005822:	bfd6      	itet	le
 8005824:	f1c3 0320 	rsble	r3, r3, #32
 8005828:	ea47 0003 	orrgt.w	r0, r7, r3
 800582c:	fa04 f003 	lslle.w	r0, r4, r3
 8005830:	f7fa fe88 	bl	8000544 <__aeabi_ui2d>
 8005834:	2201      	movs	r2, #1
 8005836:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800583a:	3e01      	subs	r6, #1
 800583c:	9214      	str	r2, [sp, #80]	@ 0x50
 800583e:	e777      	b.n	8005730 <_dtoa_r+0x100>
 8005840:	2301      	movs	r3, #1
 8005842:	e7b8      	b.n	80057b6 <_dtoa_r+0x186>
 8005844:	9012      	str	r0, [sp, #72]	@ 0x48
 8005846:	e7b7      	b.n	80057b8 <_dtoa_r+0x188>
 8005848:	427b      	negs	r3, r7
 800584a:	930a      	str	r3, [sp, #40]	@ 0x28
 800584c:	2300      	movs	r3, #0
 800584e:	eba8 0807 	sub.w	r8, r8, r7
 8005852:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005854:	e7c4      	b.n	80057e0 <_dtoa_r+0x1b0>
 8005856:	2300      	movs	r3, #0
 8005858:	930b      	str	r3, [sp, #44]	@ 0x2c
 800585a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800585c:	2b00      	cmp	r3, #0
 800585e:	dc35      	bgt.n	80058cc <_dtoa_r+0x29c>
 8005860:	2301      	movs	r3, #1
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	9307      	str	r3, [sp, #28]
 8005866:	461a      	mov	r2, r3
 8005868:	920e      	str	r2, [sp, #56]	@ 0x38
 800586a:	e00b      	b.n	8005884 <_dtoa_r+0x254>
 800586c:	2301      	movs	r3, #1
 800586e:	e7f3      	b.n	8005858 <_dtoa_r+0x228>
 8005870:	2300      	movs	r3, #0
 8005872:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005874:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005876:	18fb      	adds	r3, r7, r3
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	3301      	adds	r3, #1
 800587c:	2b01      	cmp	r3, #1
 800587e:	9307      	str	r3, [sp, #28]
 8005880:	bfb8      	it	lt
 8005882:	2301      	movlt	r3, #1
 8005884:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005888:	2100      	movs	r1, #0
 800588a:	2204      	movs	r2, #4
 800588c:	f102 0514 	add.w	r5, r2, #20
 8005890:	429d      	cmp	r5, r3
 8005892:	d91f      	bls.n	80058d4 <_dtoa_r+0x2a4>
 8005894:	6041      	str	r1, [r0, #4]
 8005896:	4658      	mov	r0, fp
 8005898:	f000 fd8e 	bl	80063b8 <_Balloc>
 800589c:	4682      	mov	sl, r0
 800589e:	2800      	cmp	r0, #0
 80058a0:	d13c      	bne.n	800591c <_dtoa_r+0x2ec>
 80058a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005910 <_dtoa_r+0x2e0>)
 80058a4:	4602      	mov	r2, r0
 80058a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80058aa:	e6d8      	b.n	800565e <_dtoa_r+0x2e>
 80058ac:	2301      	movs	r3, #1
 80058ae:	e7e0      	b.n	8005872 <_dtoa_r+0x242>
 80058b0:	2401      	movs	r4, #1
 80058b2:	2300      	movs	r3, #0
 80058b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80058b8:	f04f 33ff 	mov.w	r3, #4294967295
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	9307      	str	r3, [sp, #28]
 80058c0:	2200      	movs	r2, #0
 80058c2:	2312      	movs	r3, #18
 80058c4:	e7d0      	b.n	8005868 <_dtoa_r+0x238>
 80058c6:	2301      	movs	r3, #1
 80058c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ca:	e7f5      	b.n	80058b8 <_dtoa_r+0x288>
 80058cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	9307      	str	r3, [sp, #28]
 80058d2:	e7d7      	b.n	8005884 <_dtoa_r+0x254>
 80058d4:	3101      	adds	r1, #1
 80058d6:	0052      	lsls	r2, r2, #1
 80058d8:	e7d8      	b.n	800588c <_dtoa_r+0x25c>
 80058da:	bf00      	nop
 80058dc:	f3af 8000 	nop.w
 80058e0:	636f4361 	.word	0x636f4361
 80058e4:	3fd287a7 	.word	0x3fd287a7
 80058e8:	8b60c8b3 	.word	0x8b60c8b3
 80058ec:	3fc68a28 	.word	0x3fc68a28
 80058f0:	509f79fb 	.word	0x509f79fb
 80058f4:	3fd34413 	.word	0x3fd34413
 80058f8:	08007585 	.word	0x08007585
 80058fc:	0800759c 	.word	0x0800759c
 8005900:	7ff00000 	.word	0x7ff00000
 8005904:	08007555 	.word	0x08007555
 8005908:	3ff80000 	.word	0x3ff80000
 800590c:	08007698 	.word	0x08007698
 8005910:	080075f4 	.word	0x080075f4
 8005914:	08007581 	.word	0x08007581
 8005918:	08007554 	.word	0x08007554
 800591c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005920:	6018      	str	r0, [r3, #0]
 8005922:	9b07      	ldr	r3, [sp, #28]
 8005924:	2b0e      	cmp	r3, #14
 8005926:	f200 80a4 	bhi.w	8005a72 <_dtoa_r+0x442>
 800592a:	2c00      	cmp	r4, #0
 800592c:	f000 80a1 	beq.w	8005a72 <_dtoa_r+0x442>
 8005930:	2f00      	cmp	r7, #0
 8005932:	dd33      	ble.n	800599c <_dtoa_r+0x36c>
 8005934:	4bad      	ldr	r3, [pc, #692]	@ (8005bec <_dtoa_r+0x5bc>)
 8005936:	f007 020f 	and.w	r2, r7, #15
 800593a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800593e:	ed93 7b00 	vldr	d7, [r3]
 8005942:	05f8      	lsls	r0, r7, #23
 8005944:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005948:	ea4f 1427 	mov.w	r4, r7, asr #4
 800594c:	d516      	bpl.n	800597c <_dtoa_r+0x34c>
 800594e:	4ba8      	ldr	r3, [pc, #672]	@ (8005bf0 <_dtoa_r+0x5c0>)
 8005950:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005954:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005958:	f7fa ff98 	bl	800088c <__aeabi_ddiv>
 800595c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005960:	f004 040f 	and.w	r4, r4, #15
 8005964:	2603      	movs	r6, #3
 8005966:	4da2      	ldr	r5, [pc, #648]	@ (8005bf0 <_dtoa_r+0x5c0>)
 8005968:	b954      	cbnz	r4, 8005980 <_dtoa_r+0x350>
 800596a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800596e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005972:	f7fa ff8b 	bl	800088c <__aeabi_ddiv>
 8005976:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800597a:	e028      	b.n	80059ce <_dtoa_r+0x39e>
 800597c:	2602      	movs	r6, #2
 800597e:	e7f2      	b.n	8005966 <_dtoa_r+0x336>
 8005980:	07e1      	lsls	r1, r4, #31
 8005982:	d508      	bpl.n	8005996 <_dtoa_r+0x366>
 8005984:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005988:	e9d5 2300 	ldrd	r2, r3, [r5]
 800598c:	f7fa fe54 	bl	8000638 <__aeabi_dmul>
 8005990:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005994:	3601      	adds	r6, #1
 8005996:	1064      	asrs	r4, r4, #1
 8005998:	3508      	adds	r5, #8
 800599a:	e7e5      	b.n	8005968 <_dtoa_r+0x338>
 800599c:	f000 80d2 	beq.w	8005b44 <_dtoa_r+0x514>
 80059a0:	427c      	negs	r4, r7
 80059a2:	4b92      	ldr	r3, [pc, #584]	@ (8005bec <_dtoa_r+0x5bc>)
 80059a4:	4d92      	ldr	r5, [pc, #584]	@ (8005bf0 <_dtoa_r+0x5c0>)
 80059a6:	f004 020f 	and.w	r2, r4, #15
 80059aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059b6:	f7fa fe3f 	bl	8000638 <__aeabi_dmul>
 80059ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059be:	1124      	asrs	r4, r4, #4
 80059c0:	2300      	movs	r3, #0
 80059c2:	2602      	movs	r6, #2
 80059c4:	2c00      	cmp	r4, #0
 80059c6:	f040 80b2 	bne.w	8005b2e <_dtoa_r+0x4fe>
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1d3      	bne.n	8005976 <_dtoa_r+0x346>
 80059ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80059d0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f000 80b7 	beq.w	8005b48 <_dtoa_r+0x518>
 80059da:	4b86      	ldr	r3, [pc, #536]	@ (8005bf4 <_dtoa_r+0x5c4>)
 80059dc:	2200      	movs	r2, #0
 80059de:	4620      	mov	r0, r4
 80059e0:	4629      	mov	r1, r5
 80059e2:	f7fb f89b 	bl	8000b1c <__aeabi_dcmplt>
 80059e6:	2800      	cmp	r0, #0
 80059e8:	f000 80ae 	beq.w	8005b48 <_dtoa_r+0x518>
 80059ec:	9b07      	ldr	r3, [sp, #28]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 80aa 	beq.w	8005b48 <_dtoa_r+0x518>
 80059f4:	9b00      	ldr	r3, [sp, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	dd37      	ble.n	8005a6a <_dtoa_r+0x43a>
 80059fa:	1e7b      	subs	r3, r7, #1
 80059fc:	9304      	str	r3, [sp, #16]
 80059fe:	4620      	mov	r0, r4
 8005a00:	4b7d      	ldr	r3, [pc, #500]	@ (8005bf8 <_dtoa_r+0x5c8>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	4629      	mov	r1, r5
 8005a06:	f7fa fe17 	bl	8000638 <__aeabi_dmul>
 8005a0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a0e:	9c00      	ldr	r4, [sp, #0]
 8005a10:	3601      	adds	r6, #1
 8005a12:	4630      	mov	r0, r6
 8005a14:	f7fa fda6 	bl	8000564 <__aeabi_i2d>
 8005a18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a1c:	f7fa fe0c 	bl	8000638 <__aeabi_dmul>
 8005a20:	4b76      	ldr	r3, [pc, #472]	@ (8005bfc <_dtoa_r+0x5cc>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	f7fa fc52 	bl	80002cc <__adddf3>
 8005a28:	4605      	mov	r5, r0
 8005a2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a2e:	2c00      	cmp	r4, #0
 8005a30:	f040 808d 	bne.w	8005b4e <_dtoa_r+0x51e>
 8005a34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a38:	4b71      	ldr	r3, [pc, #452]	@ (8005c00 <_dtoa_r+0x5d0>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f7fa fc44 	bl	80002c8 <__aeabi_dsub>
 8005a40:	4602      	mov	r2, r0
 8005a42:	460b      	mov	r3, r1
 8005a44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a48:	462a      	mov	r2, r5
 8005a4a:	4633      	mov	r3, r6
 8005a4c:	f7fb f884 	bl	8000b58 <__aeabi_dcmpgt>
 8005a50:	2800      	cmp	r0, #0
 8005a52:	f040 828b 	bne.w	8005f6c <_dtoa_r+0x93c>
 8005a56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a5a:	462a      	mov	r2, r5
 8005a5c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a60:	f7fb f85c 	bl	8000b1c <__aeabi_dcmplt>
 8005a64:	2800      	cmp	r0, #0
 8005a66:	f040 8128 	bne.w	8005cba <_dtoa_r+0x68a>
 8005a6a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f2c0 815a 	blt.w	8005d2e <_dtoa_r+0x6fe>
 8005a7a:	2f0e      	cmp	r7, #14
 8005a7c:	f300 8157 	bgt.w	8005d2e <_dtoa_r+0x6fe>
 8005a80:	4b5a      	ldr	r3, [pc, #360]	@ (8005bec <_dtoa_r+0x5bc>)
 8005a82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a86:	ed93 7b00 	vldr	d7, [r3]
 8005a8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	ed8d 7b00 	vstr	d7, [sp]
 8005a92:	da03      	bge.n	8005a9c <_dtoa_r+0x46c>
 8005a94:	9b07      	ldr	r3, [sp, #28]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	f340 8101 	ble.w	8005c9e <_dtoa_r+0x66e>
 8005a9c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005aa0:	4656      	mov	r6, sl
 8005aa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	4629      	mov	r1, r5
 8005aaa:	f7fa feef 	bl	800088c <__aeabi_ddiv>
 8005aae:	f7fb f873 	bl	8000b98 <__aeabi_d2iz>
 8005ab2:	4680      	mov	r8, r0
 8005ab4:	f7fa fd56 	bl	8000564 <__aeabi_i2d>
 8005ab8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005abc:	f7fa fdbc 	bl	8000638 <__aeabi_dmul>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005acc:	f7fa fbfc 	bl	80002c8 <__aeabi_dsub>
 8005ad0:	f806 4b01 	strb.w	r4, [r6], #1
 8005ad4:	9d07      	ldr	r5, [sp, #28]
 8005ad6:	eba6 040a 	sub.w	r4, r6, sl
 8005ada:	42a5      	cmp	r5, r4
 8005adc:	4602      	mov	r2, r0
 8005ade:	460b      	mov	r3, r1
 8005ae0:	f040 8117 	bne.w	8005d12 <_dtoa_r+0x6e2>
 8005ae4:	f7fa fbf2 	bl	80002cc <__adddf3>
 8005ae8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005aec:	4604      	mov	r4, r0
 8005aee:	460d      	mov	r5, r1
 8005af0:	f7fb f832 	bl	8000b58 <__aeabi_dcmpgt>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	f040 80f9 	bne.w	8005cec <_dtoa_r+0x6bc>
 8005afa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005afe:	4620      	mov	r0, r4
 8005b00:	4629      	mov	r1, r5
 8005b02:	f7fb f801 	bl	8000b08 <__aeabi_dcmpeq>
 8005b06:	b118      	cbz	r0, 8005b10 <_dtoa_r+0x4e0>
 8005b08:	f018 0f01 	tst.w	r8, #1
 8005b0c:	f040 80ee 	bne.w	8005cec <_dtoa_r+0x6bc>
 8005b10:	4649      	mov	r1, r9
 8005b12:	4658      	mov	r0, fp
 8005b14:	f000 fc90 	bl	8006438 <_Bfree>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	7033      	strb	r3, [r6, #0]
 8005b1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b1e:	3701      	adds	r7, #1
 8005b20:	601f      	str	r7, [r3, #0]
 8005b22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 831d 	beq.w	8006164 <_dtoa_r+0xb34>
 8005b2a:	601e      	str	r6, [r3, #0]
 8005b2c:	e31a      	b.n	8006164 <_dtoa_r+0xb34>
 8005b2e:	07e2      	lsls	r2, r4, #31
 8005b30:	d505      	bpl.n	8005b3e <_dtoa_r+0x50e>
 8005b32:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b36:	f7fa fd7f 	bl	8000638 <__aeabi_dmul>
 8005b3a:	3601      	adds	r6, #1
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	1064      	asrs	r4, r4, #1
 8005b40:	3508      	adds	r5, #8
 8005b42:	e73f      	b.n	80059c4 <_dtoa_r+0x394>
 8005b44:	2602      	movs	r6, #2
 8005b46:	e742      	b.n	80059ce <_dtoa_r+0x39e>
 8005b48:	9c07      	ldr	r4, [sp, #28]
 8005b4a:	9704      	str	r7, [sp, #16]
 8005b4c:	e761      	b.n	8005a12 <_dtoa_r+0x3e2>
 8005b4e:	4b27      	ldr	r3, [pc, #156]	@ (8005bec <_dtoa_r+0x5bc>)
 8005b50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b5a:	4454      	add	r4, sl
 8005b5c:	2900      	cmp	r1, #0
 8005b5e:	d053      	beq.n	8005c08 <_dtoa_r+0x5d8>
 8005b60:	4928      	ldr	r1, [pc, #160]	@ (8005c04 <_dtoa_r+0x5d4>)
 8005b62:	2000      	movs	r0, #0
 8005b64:	f7fa fe92 	bl	800088c <__aeabi_ddiv>
 8005b68:	4633      	mov	r3, r6
 8005b6a:	462a      	mov	r2, r5
 8005b6c:	f7fa fbac 	bl	80002c8 <__aeabi_dsub>
 8005b70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b74:	4656      	mov	r6, sl
 8005b76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b7a:	f7fb f80d 	bl	8000b98 <__aeabi_d2iz>
 8005b7e:	4605      	mov	r5, r0
 8005b80:	f7fa fcf0 	bl	8000564 <__aeabi_i2d>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b8c:	f7fa fb9c 	bl	80002c8 <__aeabi_dsub>
 8005b90:	3530      	adds	r5, #48	@ 0x30
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b9a:	f806 5b01 	strb.w	r5, [r6], #1
 8005b9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ba2:	f7fa ffbb 	bl	8000b1c <__aeabi_dcmplt>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	d171      	bne.n	8005c8e <_dtoa_r+0x65e>
 8005baa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bae:	4911      	ldr	r1, [pc, #68]	@ (8005bf4 <_dtoa_r+0x5c4>)
 8005bb0:	2000      	movs	r0, #0
 8005bb2:	f7fa fb89 	bl	80002c8 <__aeabi_dsub>
 8005bb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bba:	f7fa ffaf 	bl	8000b1c <__aeabi_dcmplt>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	f040 8095 	bne.w	8005cee <_dtoa_r+0x6be>
 8005bc4:	42a6      	cmp	r6, r4
 8005bc6:	f43f af50 	beq.w	8005a6a <_dtoa_r+0x43a>
 8005bca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bce:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf8 <_dtoa_r+0x5c8>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f7fa fd31 	bl	8000638 <__aeabi_dmul>
 8005bd6:	4b08      	ldr	r3, [pc, #32]	@ (8005bf8 <_dtoa_r+0x5c8>)
 8005bd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bdc:	2200      	movs	r2, #0
 8005bde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005be2:	f7fa fd29 	bl	8000638 <__aeabi_dmul>
 8005be6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bea:	e7c4      	b.n	8005b76 <_dtoa_r+0x546>
 8005bec:	08007698 	.word	0x08007698
 8005bf0:	08007670 	.word	0x08007670
 8005bf4:	3ff00000 	.word	0x3ff00000
 8005bf8:	40240000 	.word	0x40240000
 8005bfc:	401c0000 	.word	0x401c0000
 8005c00:	40140000 	.word	0x40140000
 8005c04:	3fe00000 	.word	0x3fe00000
 8005c08:	4631      	mov	r1, r6
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	f7fa fd14 	bl	8000638 <__aeabi_dmul>
 8005c10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c14:	9415      	str	r4, [sp, #84]	@ 0x54
 8005c16:	4656      	mov	r6, sl
 8005c18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c1c:	f7fa ffbc 	bl	8000b98 <__aeabi_d2iz>
 8005c20:	4605      	mov	r5, r0
 8005c22:	f7fa fc9f 	bl	8000564 <__aeabi_i2d>
 8005c26:	4602      	mov	r2, r0
 8005c28:	460b      	mov	r3, r1
 8005c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c2e:	f7fa fb4b 	bl	80002c8 <__aeabi_dsub>
 8005c32:	3530      	adds	r5, #48	@ 0x30
 8005c34:	f806 5b01 	strb.w	r5, [r6], #1
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	42a6      	cmp	r6, r4
 8005c3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c42:	f04f 0200 	mov.w	r2, #0
 8005c46:	d124      	bne.n	8005c92 <_dtoa_r+0x662>
 8005c48:	4bac      	ldr	r3, [pc, #688]	@ (8005efc <_dtoa_r+0x8cc>)
 8005c4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c4e:	f7fa fb3d 	bl	80002cc <__adddf3>
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c5a:	f7fa ff7d 	bl	8000b58 <__aeabi_dcmpgt>
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	d145      	bne.n	8005cee <_dtoa_r+0x6be>
 8005c62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c66:	49a5      	ldr	r1, [pc, #660]	@ (8005efc <_dtoa_r+0x8cc>)
 8005c68:	2000      	movs	r0, #0
 8005c6a:	f7fa fb2d 	bl	80002c8 <__aeabi_dsub>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c76:	f7fa ff51 	bl	8000b1c <__aeabi_dcmplt>
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	f43f aef5 	beq.w	8005a6a <_dtoa_r+0x43a>
 8005c80:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005c82:	1e73      	subs	r3, r6, #1
 8005c84:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c86:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c8a:	2b30      	cmp	r3, #48	@ 0x30
 8005c8c:	d0f8      	beq.n	8005c80 <_dtoa_r+0x650>
 8005c8e:	9f04      	ldr	r7, [sp, #16]
 8005c90:	e73e      	b.n	8005b10 <_dtoa_r+0x4e0>
 8005c92:	4b9b      	ldr	r3, [pc, #620]	@ (8005f00 <_dtoa_r+0x8d0>)
 8005c94:	f7fa fcd0 	bl	8000638 <__aeabi_dmul>
 8005c98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c9c:	e7bc      	b.n	8005c18 <_dtoa_r+0x5e8>
 8005c9e:	d10c      	bne.n	8005cba <_dtoa_r+0x68a>
 8005ca0:	4b98      	ldr	r3, [pc, #608]	@ (8005f04 <_dtoa_r+0x8d4>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ca8:	f7fa fcc6 	bl	8000638 <__aeabi_dmul>
 8005cac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cb0:	f7fa ff48 	bl	8000b44 <__aeabi_dcmpge>
 8005cb4:	2800      	cmp	r0, #0
 8005cb6:	f000 8157 	beq.w	8005f68 <_dtoa_r+0x938>
 8005cba:	2400      	movs	r4, #0
 8005cbc:	4625      	mov	r5, r4
 8005cbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cc0:	43db      	mvns	r3, r3
 8005cc2:	9304      	str	r3, [sp, #16]
 8005cc4:	4656      	mov	r6, sl
 8005cc6:	2700      	movs	r7, #0
 8005cc8:	4621      	mov	r1, r4
 8005cca:	4658      	mov	r0, fp
 8005ccc:	f000 fbb4 	bl	8006438 <_Bfree>
 8005cd0:	2d00      	cmp	r5, #0
 8005cd2:	d0dc      	beq.n	8005c8e <_dtoa_r+0x65e>
 8005cd4:	b12f      	cbz	r7, 8005ce2 <_dtoa_r+0x6b2>
 8005cd6:	42af      	cmp	r7, r5
 8005cd8:	d003      	beq.n	8005ce2 <_dtoa_r+0x6b2>
 8005cda:	4639      	mov	r1, r7
 8005cdc:	4658      	mov	r0, fp
 8005cde:	f000 fbab 	bl	8006438 <_Bfree>
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	4658      	mov	r0, fp
 8005ce6:	f000 fba7 	bl	8006438 <_Bfree>
 8005cea:	e7d0      	b.n	8005c8e <_dtoa_r+0x65e>
 8005cec:	9704      	str	r7, [sp, #16]
 8005cee:	4633      	mov	r3, r6
 8005cf0:	461e      	mov	r6, r3
 8005cf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cf6:	2a39      	cmp	r2, #57	@ 0x39
 8005cf8:	d107      	bne.n	8005d0a <_dtoa_r+0x6da>
 8005cfa:	459a      	cmp	sl, r3
 8005cfc:	d1f8      	bne.n	8005cf0 <_dtoa_r+0x6c0>
 8005cfe:	9a04      	ldr	r2, [sp, #16]
 8005d00:	3201      	adds	r2, #1
 8005d02:	9204      	str	r2, [sp, #16]
 8005d04:	2230      	movs	r2, #48	@ 0x30
 8005d06:	f88a 2000 	strb.w	r2, [sl]
 8005d0a:	781a      	ldrb	r2, [r3, #0]
 8005d0c:	3201      	adds	r2, #1
 8005d0e:	701a      	strb	r2, [r3, #0]
 8005d10:	e7bd      	b.n	8005c8e <_dtoa_r+0x65e>
 8005d12:	4b7b      	ldr	r3, [pc, #492]	@ (8005f00 <_dtoa_r+0x8d0>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	f7fa fc8f 	bl	8000638 <__aeabi_dmul>
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	4604      	mov	r4, r0
 8005d20:	460d      	mov	r5, r1
 8005d22:	f7fa fef1 	bl	8000b08 <__aeabi_dcmpeq>
 8005d26:	2800      	cmp	r0, #0
 8005d28:	f43f aebb 	beq.w	8005aa2 <_dtoa_r+0x472>
 8005d2c:	e6f0      	b.n	8005b10 <_dtoa_r+0x4e0>
 8005d2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d30:	2a00      	cmp	r2, #0
 8005d32:	f000 80db 	beq.w	8005eec <_dtoa_r+0x8bc>
 8005d36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d38:	2a01      	cmp	r2, #1
 8005d3a:	f300 80bf 	bgt.w	8005ebc <_dtoa_r+0x88c>
 8005d3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005d40:	2a00      	cmp	r2, #0
 8005d42:	f000 80b7 	beq.w	8005eb4 <_dtoa_r+0x884>
 8005d46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d4c:	4646      	mov	r6, r8
 8005d4e:	9a08      	ldr	r2, [sp, #32]
 8005d50:	2101      	movs	r1, #1
 8005d52:	441a      	add	r2, r3
 8005d54:	4658      	mov	r0, fp
 8005d56:	4498      	add	r8, r3
 8005d58:	9208      	str	r2, [sp, #32]
 8005d5a:	f000 fc21 	bl	80065a0 <__i2b>
 8005d5e:	4605      	mov	r5, r0
 8005d60:	b15e      	cbz	r6, 8005d7a <_dtoa_r+0x74a>
 8005d62:	9b08      	ldr	r3, [sp, #32]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	dd08      	ble.n	8005d7a <_dtoa_r+0x74a>
 8005d68:	42b3      	cmp	r3, r6
 8005d6a:	9a08      	ldr	r2, [sp, #32]
 8005d6c:	bfa8      	it	ge
 8005d6e:	4633      	movge	r3, r6
 8005d70:	eba8 0803 	sub.w	r8, r8, r3
 8005d74:	1af6      	subs	r6, r6, r3
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	9308      	str	r3, [sp, #32]
 8005d7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d7c:	b1f3      	cbz	r3, 8005dbc <_dtoa_r+0x78c>
 8005d7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 80b7 	beq.w	8005ef4 <_dtoa_r+0x8c4>
 8005d86:	b18c      	cbz	r4, 8005dac <_dtoa_r+0x77c>
 8005d88:	4629      	mov	r1, r5
 8005d8a:	4622      	mov	r2, r4
 8005d8c:	4658      	mov	r0, fp
 8005d8e:	f000 fcc7 	bl	8006720 <__pow5mult>
 8005d92:	464a      	mov	r2, r9
 8005d94:	4601      	mov	r1, r0
 8005d96:	4605      	mov	r5, r0
 8005d98:	4658      	mov	r0, fp
 8005d9a:	f000 fc17 	bl	80065cc <__multiply>
 8005d9e:	4649      	mov	r1, r9
 8005da0:	9004      	str	r0, [sp, #16]
 8005da2:	4658      	mov	r0, fp
 8005da4:	f000 fb48 	bl	8006438 <_Bfree>
 8005da8:	9b04      	ldr	r3, [sp, #16]
 8005daa:	4699      	mov	r9, r3
 8005dac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dae:	1b1a      	subs	r2, r3, r4
 8005db0:	d004      	beq.n	8005dbc <_dtoa_r+0x78c>
 8005db2:	4649      	mov	r1, r9
 8005db4:	4658      	mov	r0, fp
 8005db6:	f000 fcb3 	bl	8006720 <__pow5mult>
 8005dba:	4681      	mov	r9, r0
 8005dbc:	2101      	movs	r1, #1
 8005dbe:	4658      	mov	r0, fp
 8005dc0:	f000 fbee 	bl	80065a0 <__i2b>
 8005dc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dc6:	4604      	mov	r4, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 81cf 	beq.w	800616c <_dtoa_r+0xb3c>
 8005dce:	461a      	mov	r2, r3
 8005dd0:	4601      	mov	r1, r0
 8005dd2:	4658      	mov	r0, fp
 8005dd4:	f000 fca4 	bl	8006720 <__pow5mult>
 8005dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	4604      	mov	r4, r0
 8005dde:	f300 8095 	bgt.w	8005f0c <_dtoa_r+0x8dc>
 8005de2:	9b02      	ldr	r3, [sp, #8]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f040 8087 	bne.w	8005ef8 <_dtoa_r+0x8c8>
 8005dea:	9b03      	ldr	r3, [sp, #12]
 8005dec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f040 8089 	bne.w	8005f08 <_dtoa_r+0x8d8>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005dfc:	0d1b      	lsrs	r3, r3, #20
 8005dfe:	051b      	lsls	r3, r3, #20
 8005e00:	b12b      	cbz	r3, 8005e0e <_dtoa_r+0x7de>
 8005e02:	9b08      	ldr	r3, [sp, #32]
 8005e04:	3301      	adds	r3, #1
 8005e06:	9308      	str	r3, [sp, #32]
 8005e08:	f108 0801 	add.w	r8, r8, #1
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 81b0 	beq.w	8006178 <_dtoa_r+0xb48>
 8005e18:	6923      	ldr	r3, [r4, #16]
 8005e1a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e1e:	6918      	ldr	r0, [r3, #16]
 8005e20:	f000 fb72 	bl	8006508 <__hi0bits>
 8005e24:	f1c0 0020 	rsb	r0, r0, #32
 8005e28:	9b08      	ldr	r3, [sp, #32]
 8005e2a:	4418      	add	r0, r3
 8005e2c:	f010 001f 	ands.w	r0, r0, #31
 8005e30:	d077      	beq.n	8005f22 <_dtoa_r+0x8f2>
 8005e32:	f1c0 0320 	rsb	r3, r0, #32
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	dd6b      	ble.n	8005f12 <_dtoa_r+0x8e2>
 8005e3a:	9b08      	ldr	r3, [sp, #32]
 8005e3c:	f1c0 001c 	rsb	r0, r0, #28
 8005e40:	4403      	add	r3, r0
 8005e42:	4480      	add	r8, r0
 8005e44:	4406      	add	r6, r0
 8005e46:	9308      	str	r3, [sp, #32]
 8005e48:	f1b8 0f00 	cmp.w	r8, #0
 8005e4c:	dd05      	ble.n	8005e5a <_dtoa_r+0x82a>
 8005e4e:	4649      	mov	r1, r9
 8005e50:	4642      	mov	r2, r8
 8005e52:	4658      	mov	r0, fp
 8005e54:	f000 fcbe 	bl	80067d4 <__lshift>
 8005e58:	4681      	mov	r9, r0
 8005e5a:	9b08      	ldr	r3, [sp, #32]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	dd05      	ble.n	8005e6c <_dtoa_r+0x83c>
 8005e60:	4621      	mov	r1, r4
 8005e62:	461a      	mov	r2, r3
 8005e64:	4658      	mov	r0, fp
 8005e66:	f000 fcb5 	bl	80067d4 <__lshift>
 8005e6a:	4604      	mov	r4, r0
 8005e6c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d059      	beq.n	8005f26 <_dtoa_r+0x8f6>
 8005e72:	4621      	mov	r1, r4
 8005e74:	4648      	mov	r0, r9
 8005e76:	f000 fd19 	bl	80068ac <__mcmp>
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	da53      	bge.n	8005f26 <_dtoa_r+0x8f6>
 8005e7e:	1e7b      	subs	r3, r7, #1
 8005e80:	9304      	str	r3, [sp, #16]
 8005e82:	4649      	mov	r1, r9
 8005e84:	2300      	movs	r3, #0
 8005e86:	220a      	movs	r2, #10
 8005e88:	4658      	mov	r0, fp
 8005e8a:	f000 faf7 	bl	800647c <__multadd>
 8005e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e90:	4681      	mov	r9, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 8172 	beq.w	800617c <_dtoa_r+0xb4c>
 8005e98:	2300      	movs	r3, #0
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	220a      	movs	r2, #10
 8005e9e:	4658      	mov	r0, fp
 8005ea0:	f000 faec 	bl	800647c <__multadd>
 8005ea4:	9b00      	ldr	r3, [sp, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	4605      	mov	r5, r0
 8005eaa:	dc67      	bgt.n	8005f7c <_dtoa_r+0x94c>
 8005eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	dc41      	bgt.n	8005f36 <_dtoa_r+0x906>
 8005eb2:	e063      	b.n	8005f7c <_dtoa_r+0x94c>
 8005eb4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005eb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005eba:	e746      	b.n	8005d4a <_dtoa_r+0x71a>
 8005ebc:	9b07      	ldr	r3, [sp, #28]
 8005ebe:	1e5c      	subs	r4, r3, #1
 8005ec0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ec2:	42a3      	cmp	r3, r4
 8005ec4:	bfbf      	itttt	lt
 8005ec6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005ec8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005eca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005ecc:	1ae3      	sublt	r3, r4, r3
 8005ece:	bfb4      	ite	lt
 8005ed0:	18d2      	addlt	r2, r2, r3
 8005ed2:	1b1c      	subge	r4, r3, r4
 8005ed4:	9b07      	ldr	r3, [sp, #28]
 8005ed6:	bfbc      	itt	lt
 8005ed8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005eda:	2400      	movlt	r4, #0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	bfb5      	itete	lt
 8005ee0:	eba8 0603 	sublt.w	r6, r8, r3
 8005ee4:	9b07      	ldrge	r3, [sp, #28]
 8005ee6:	2300      	movlt	r3, #0
 8005ee8:	4646      	movge	r6, r8
 8005eea:	e730      	b.n	8005d4e <_dtoa_r+0x71e>
 8005eec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005eee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ef0:	4646      	mov	r6, r8
 8005ef2:	e735      	b.n	8005d60 <_dtoa_r+0x730>
 8005ef4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ef6:	e75c      	b.n	8005db2 <_dtoa_r+0x782>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	e788      	b.n	8005e0e <_dtoa_r+0x7de>
 8005efc:	3fe00000 	.word	0x3fe00000
 8005f00:	40240000 	.word	0x40240000
 8005f04:	40140000 	.word	0x40140000
 8005f08:	9b02      	ldr	r3, [sp, #8]
 8005f0a:	e780      	b.n	8005e0e <_dtoa_r+0x7de>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f10:	e782      	b.n	8005e18 <_dtoa_r+0x7e8>
 8005f12:	d099      	beq.n	8005e48 <_dtoa_r+0x818>
 8005f14:	9a08      	ldr	r2, [sp, #32]
 8005f16:	331c      	adds	r3, #28
 8005f18:	441a      	add	r2, r3
 8005f1a:	4498      	add	r8, r3
 8005f1c:	441e      	add	r6, r3
 8005f1e:	9208      	str	r2, [sp, #32]
 8005f20:	e792      	b.n	8005e48 <_dtoa_r+0x818>
 8005f22:	4603      	mov	r3, r0
 8005f24:	e7f6      	b.n	8005f14 <_dtoa_r+0x8e4>
 8005f26:	9b07      	ldr	r3, [sp, #28]
 8005f28:	9704      	str	r7, [sp, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	dc20      	bgt.n	8005f70 <_dtoa_r+0x940>
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	dd1e      	ble.n	8005f74 <_dtoa_r+0x944>
 8005f36:	9b00      	ldr	r3, [sp, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f47f aec0 	bne.w	8005cbe <_dtoa_r+0x68e>
 8005f3e:	4621      	mov	r1, r4
 8005f40:	2205      	movs	r2, #5
 8005f42:	4658      	mov	r0, fp
 8005f44:	f000 fa9a 	bl	800647c <__multadd>
 8005f48:	4601      	mov	r1, r0
 8005f4a:	4604      	mov	r4, r0
 8005f4c:	4648      	mov	r0, r9
 8005f4e:	f000 fcad 	bl	80068ac <__mcmp>
 8005f52:	2800      	cmp	r0, #0
 8005f54:	f77f aeb3 	ble.w	8005cbe <_dtoa_r+0x68e>
 8005f58:	4656      	mov	r6, sl
 8005f5a:	2331      	movs	r3, #49	@ 0x31
 8005f5c:	f806 3b01 	strb.w	r3, [r6], #1
 8005f60:	9b04      	ldr	r3, [sp, #16]
 8005f62:	3301      	adds	r3, #1
 8005f64:	9304      	str	r3, [sp, #16]
 8005f66:	e6ae      	b.n	8005cc6 <_dtoa_r+0x696>
 8005f68:	9c07      	ldr	r4, [sp, #28]
 8005f6a:	9704      	str	r7, [sp, #16]
 8005f6c:	4625      	mov	r5, r4
 8005f6e:	e7f3      	b.n	8005f58 <_dtoa_r+0x928>
 8005f70:	9b07      	ldr	r3, [sp, #28]
 8005f72:	9300      	str	r3, [sp, #0]
 8005f74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 8104 	beq.w	8006184 <_dtoa_r+0xb54>
 8005f7c:	2e00      	cmp	r6, #0
 8005f7e:	dd05      	ble.n	8005f8c <_dtoa_r+0x95c>
 8005f80:	4629      	mov	r1, r5
 8005f82:	4632      	mov	r2, r6
 8005f84:	4658      	mov	r0, fp
 8005f86:	f000 fc25 	bl	80067d4 <__lshift>
 8005f8a:	4605      	mov	r5, r0
 8005f8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d05a      	beq.n	8006048 <_dtoa_r+0xa18>
 8005f92:	6869      	ldr	r1, [r5, #4]
 8005f94:	4658      	mov	r0, fp
 8005f96:	f000 fa0f 	bl	80063b8 <_Balloc>
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	b928      	cbnz	r0, 8005faa <_dtoa_r+0x97a>
 8005f9e:	4b84      	ldr	r3, [pc, #528]	@ (80061b0 <_dtoa_r+0xb80>)
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005fa6:	f7ff bb5a 	b.w	800565e <_dtoa_r+0x2e>
 8005faa:	692a      	ldr	r2, [r5, #16]
 8005fac:	3202      	adds	r2, #2
 8005fae:	0092      	lsls	r2, r2, #2
 8005fb0:	f105 010c 	add.w	r1, r5, #12
 8005fb4:	300c      	adds	r0, #12
 8005fb6:	f001 f813 	bl	8006fe0 <memcpy>
 8005fba:	2201      	movs	r2, #1
 8005fbc:	4631      	mov	r1, r6
 8005fbe:	4658      	mov	r0, fp
 8005fc0:	f000 fc08 	bl	80067d4 <__lshift>
 8005fc4:	f10a 0301 	add.w	r3, sl, #1
 8005fc8:	9307      	str	r3, [sp, #28]
 8005fca:	9b00      	ldr	r3, [sp, #0]
 8005fcc:	4453      	add	r3, sl
 8005fce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fd0:	9b02      	ldr	r3, [sp, #8]
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	462f      	mov	r7, r5
 8005fd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fda:	4605      	mov	r5, r0
 8005fdc:	9b07      	ldr	r3, [sp, #28]
 8005fde:	4621      	mov	r1, r4
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	4648      	mov	r0, r9
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	f7ff fa98 	bl	800551a <quorem>
 8005fea:	4639      	mov	r1, r7
 8005fec:	9002      	str	r0, [sp, #8]
 8005fee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ff2:	4648      	mov	r0, r9
 8005ff4:	f000 fc5a 	bl	80068ac <__mcmp>
 8005ff8:	462a      	mov	r2, r5
 8005ffa:	9008      	str	r0, [sp, #32]
 8005ffc:	4621      	mov	r1, r4
 8005ffe:	4658      	mov	r0, fp
 8006000:	f000 fc70 	bl	80068e4 <__mdiff>
 8006004:	68c2      	ldr	r2, [r0, #12]
 8006006:	4606      	mov	r6, r0
 8006008:	bb02      	cbnz	r2, 800604c <_dtoa_r+0xa1c>
 800600a:	4601      	mov	r1, r0
 800600c:	4648      	mov	r0, r9
 800600e:	f000 fc4d 	bl	80068ac <__mcmp>
 8006012:	4602      	mov	r2, r0
 8006014:	4631      	mov	r1, r6
 8006016:	4658      	mov	r0, fp
 8006018:	920e      	str	r2, [sp, #56]	@ 0x38
 800601a:	f000 fa0d 	bl	8006438 <_Bfree>
 800601e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006020:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006022:	9e07      	ldr	r6, [sp, #28]
 8006024:	ea43 0102 	orr.w	r1, r3, r2
 8006028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800602a:	4319      	orrs	r1, r3
 800602c:	d110      	bne.n	8006050 <_dtoa_r+0xa20>
 800602e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006032:	d029      	beq.n	8006088 <_dtoa_r+0xa58>
 8006034:	9b08      	ldr	r3, [sp, #32]
 8006036:	2b00      	cmp	r3, #0
 8006038:	dd02      	ble.n	8006040 <_dtoa_r+0xa10>
 800603a:	9b02      	ldr	r3, [sp, #8]
 800603c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006040:	9b00      	ldr	r3, [sp, #0]
 8006042:	f883 8000 	strb.w	r8, [r3]
 8006046:	e63f      	b.n	8005cc8 <_dtoa_r+0x698>
 8006048:	4628      	mov	r0, r5
 800604a:	e7bb      	b.n	8005fc4 <_dtoa_r+0x994>
 800604c:	2201      	movs	r2, #1
 800604e:	e7e1      	b.n	8006014 <_dtoa_r+0x9e4>
 8006050:	9b08      	ldr	r3, [sp, #32]
 8006052:	2b00      	cmp	r3, #0
 8006054:	db04      	blt.n	8006060 <_dtoa_r+0xa30>
 8006056:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006058:	430b      	orrs	r3, r1
 800605a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800605c:	430b      	orrs	r3, r1
 800605e:	d120      	bne.n	80060a2 <_dtoa_r+0xa72>
 8006060:	2a00      	cmp	r2, #0
 8006062:	dded      	ble.n	8006040 <_dtoa_r+0xa10>
 8006064:	4649      	mov	r1, r9
 8006066:	2201      	movs	r2, #1
 8006068:	4658      	mov	r0, fp
 800606a:	f000 fbb3 	bl	80067d4 <__lshift>
 800606e:	4621      	mov	r1, r4
 8006070:	4681      	mov	r9, r0
 8006072:	f000 fc1b 	bl	80068ac <__mcmp>
 8006076:	2800      	cmp	r0, #0
 8006078:	dc03      	bgt.n	8006082 <_dtoa_r+0xa52>
 800607a:	d1e1      	bne.n	8006040 <_dtoa_r+0xa10>
 800607c:	f018 0f01 	tst.w	r8, #1
 8006080:	d0de      	beq.n	8006040 <_dtoa_r+0xa10>
 8006082:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006086:	d1d8      	bne.n	800603a <_dtoa_r+0xa0a>
 8006088:	9a00      	ldr	r2, [sp, #0]
 800608a:	2339      	movs	r3, #57	@ 0x39
 800608c:	7013      	strb	r3, [r2, #0]
 800608e:	4633      	mov	r3, r6
 8006090:	461e      	mov	r6, r3
 8006092:	3b01      	subs	r3, #1
 8006094:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006098:	2a39      	cmp	r2, #57	@ 0x39
 800609a:	d052      	beq.n	8006142 <_dtoa_r+0xb12>
 800609c:	3201      	adds	r2, #1
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e612      	b.n	8005cc8 <_dtoa_r+0x698>
 80060a2:	2a00      	cmp	r2, #0
 80060a4:	dd07      	ble.n	80060b6 <_dtoa_r+0xa86>
 80060a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060aa:	d0ed      	beq.n	8006088 <_dtoa_r+0xa58>
 80060ac:	9a00      	ldr	r2, [sp, #0]
 80060ae:	f108 0301 	add.w	r3, r8, #1
 80060b2:	7013      	strb	r3, [r2, #0]
 80060b4:	e608      	b.n	8005cc8 <_dtoa_r+0x698>
 80060b6:	9b07      	ldr	r3, [sp, #28]
 80060b8:	9a07      	ldr	r2, [sp, #28]
 80060ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 80060be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d028      	beq.n	8006116 <_dtoa_r+0xae6>
 80060c4:	4649      	mov	r1, r9
 80060c6:	2300      	movs	r3, #0
 80060c8:	220a      	movs	r2, #10
 80060ca:	4658      	mov	r0, fp
 80060cc:	f000 f9d6 	bl	800647c <__multadd>
 80060d0:	42af      	cmp	r7, r5
 80060d2:	4681      	mov	r9, r0
 80060d4:	f04f 0300 	mov.w	r3, #0
 80060d8:	f04f 020a 	mov.w	r2, #10
 80060dc:	4639      	mov	r1, r7
 80060de:	4658      	mov	r0, fp
 80060e0:	d107      	bne.n	80060f2 <_dtoa_r+0xac2>
 80060e2:	f000 f9cb 	bl	800647c <__multadd>
 80060e6:	4607      	mov	r7, r0
 80060e8:	4605      	mov	r5, r0
 80060ea:	9b07      	ldr	r3, [sp, #28]
 80060ec:	3301      	adds	r3, #1
 80060ee:	9307      	str	r3, [sp, #28]
 80060f0:	e774      	b.n	8005fdc <_dtoa_r+0x9ac>
 80060f2:	f000 f9c3 	bl	800647c <__multadd>
 80060f6:	4629      	mov	r1, r5
 80060f8:	4607      	mov	r7, r0
 80060fa:	2300      	movs	r3, #0
 80060fc:	220a      	movs	r2, #10
 80060fe:	4658      	mov	r0, fp
 8006100:	f000 f9bc 	bl	800647c <__multadd>
 8006104:	4605      	mov	r5, r0
 8006106:	e7f0      	b.n	80060ea <_dtoa_r+0xaba>
 8006108:	9b00      	ldr	r3, [sp, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	bfcc      	ite	gt
 800610e:	461e      	movgt	r6, r3
 8006110:	2601      	movle	r6, #1
 8006112:	4456      	add	r6, sl
 8006114:	2700      	movs	r7, #0
 8006116:	4649      	mov	r1, r9
 8006118:	2201      	movs	r2, #1
 800611a:	4658      	mov	r0, fp
 800611c:	f000 fb5a 	bl	80067d4 <__lshift>
 8006120:	4621      	mov	r1, r4
 8006122:	4681      	mov	r9, r0
 8006124:	f000 fbc2 	bl	80068ac <__mcmp>
 8006128:	2800      	cmp	r0, #0
 800612a:	dcb0      	bgt.n	800608e <_dtoa_r+0xa5e>
 800612c:	d102      	bne.n	8006134 <_dtoa_r+0xb04>
 800612e:	f018 0f01 	tst.w	r8, #1
 8006132:	d1ac      	bne.n	800608e <_dtoa_r+0xa5e>
 8006134:	4633      	mov	r3, r6
 8006136:	461e      	mov	r6, r3
 8006138:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800613c:	2a30      	cmp	r2, #48	@ 0x30
 800613e:	d0fa      	beq.n	8006136 <_dtoa_r+0xb06>
 8006140:	e5c2      	b.n	8005cc8 <_dtoa_r+0x698>
 8006142:	459a      	cmp	sl, r3
 8006144:	d1a4      	bne.n	8006090 <_dtoa_r+0xa60>
 8006146:	9b04      	ldr	r3, [sp, #16]
 8006148:	3301      	adds	r3, #1
 800614a:	9304      	str	r3, [sp, #16]
 800614c:	2331      	movs	r3, #49	@ 0x31
 800614e:	f88a 3000 	strb.w	r3, [sl]
 8006152:	e5b9      	b.n	8005cc8 <_dtoa_r+0x698>
 8006154:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006156:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80061b4 <_dtoa_r+0xb84>
 800615a:	b11b      	cbz	r3, 8006164 <_dtoa_r+0xb34>
 800615c:	f10a 0308 	add.w	r3, sl, #8
 8006160:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006162:	6013      	str	r3, [r2, #0]
 8006164:	4650      	mov	r0, sl
 8006166:	b019      	add	sp, #100	@ 0x64
 8006168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800616c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800616e:	2b01      	cmp	r3, #1
 8006170:	f77f ae37 	ble.w	8005de2 <_dtoa_r+0x7b2>
 8006174:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006176:	930a      	str	r3, [sp, #40]	@ 0x28
 8006178:	2001      	movs	r0, #1
 800617a:	e655      	b.n	8005e28 <_dtoa_r+0x7f8>
 800617c:	9b00      	ldr	r3, [sp, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	f77f aed6 	ble.w	8005f30 <_dtoa_r+0x900>
 8006184:	4656      	mov	r6, sl
 8006186:	4621      	mov	r1, r4
 8006188:	4648      	mov	r0, r9
 800618a:	f7ff f9c6 	bl	800551a <quorem>
 800618e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006192:	f806 8b01 	strb.w	r8, [r6], #1
 8006196:	9b00      	ldr	r3, [sp, #0]
 8006198:	eba6 020a 	sub.w	r2, r6, sl
 800619c:	4293      	cmp	r3, r2
 800619e:	ddb3      	ble.n	8006108 <_dtoa_r+0xad8>
 80061a0:	4649      	mov	r1, r9
 80061a2:	2300      	movs	r3, #0
 80061a4:	220a      	movs	r2, #10
 80061a6:	4658      	mov	r0, fp
 80061a8:	f000 f968 	bl	800647c <__multadd>
 80061ac:	4681      	mov	r9, r0
 80061ae:	e7ea      	b.n	8006186 <_dtoa_r+0xb56>
 80061b0:	080075f4 	.word	0x080075f4
 80061b4:	08007578 	.word	0x08007578

080061b8 <_free_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4605      	mov	r5, r0
 80061bc:	2900      	cmp	r1, #0
 80061be:	d041      	beq.n	8006244 <_free_r+0x8c>
 80061c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061c4:	1f0c      	subs	r4, r1, #4
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	bfb8      	it	lt
 80061ca:	18e4      	addlt	r4, r4, r3
 80061cc:	f000 f8e8 	bl	80063a0 <__malloc_lock>
 80061d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006248 <_free_r+0x90>)
 80061d2:	6813      	ldr	r3, [r2, #0]
 80061d4:	b933      	cbnz	r3, 80061e4 <_free_r+0x2c>
 80061d6:	6063      	str	r3, [r4, #4]
 80061d8:	6014      	str	r4, [r2, #0]
 80061da:	4628      	mov	r0, r5
 80061dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061e0:	f000 b8e4 	b.w	80063ac <__malloc_unlock>
 80061e4:	42a3      	cmp	r3, r4
 80061e6:	d908      	bls.n	80061fa <_free_r+0x42>
 80061e8:	6820      	ldr	r0, [r4, #0]
 80061ea:	1821      	adds	r1, r4, r0
 80061ec:	428b      	cmp	r3, r1
 80061ee:	bf01      	itttt	eq
 80061f0:	6819      	ldreq	r1, [r3, #0]
 80061f2:	685b      	ldreq	r3, [r3, #4]
 80061f4:	1809      	addeq	r1, r1, r0
 80061f6:	6021      	streq	r1, [r4, #0]
 80061f8:	e7ed      	b.n	80061d6 <_free_r+0x1e>
 80061fa:	461a      	mov	r2, r3
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	b10b      	cbz	r3, 8006204 <_free_r+0x4c>
 8006200:	42a3      	cmp	r3, r4
 8006202:	d9fa      	bls.n	80061fa <_free_r+0x42>
 8006204:	6811      	ldr	r1, [r2, #0]
 8006206:	1850      	adds	r0, r2, r1
 8006208:	42a0      	cmp	r0, r4
 800620a:	d10b      	bne.n	8006224 <_free_r+0x6c>
 800620c:	6820      	ldr	r0, [r4, #0]
 800620e:	4401      	add	r1, r0
 8006210:	1850      	adds	r0, r2, r1
 8006212:	4283      	cmp	r3, r0
 8006214:	6011      	str	r1, [r2, #0]
 8006216:	d1e0      	bne.n	80061da <_free_r+0x22>
 8006218:	6818      	ldr	r0, [r3, #0]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	6053      	str	r3, [r2, #4]
 800621e:	4408      	add	r0, r1
 8006220:	6010      	str	r0, [r2, #0]
 8006222:	e7da      	b.n	80061da <_free_r+0x22>
 8006224:	d902      	bls.n	800622c <_free_r+0x74>
 8006226:	230c      	movs	r3, #12
 8006228:	602b      	str	r3, [r5, #0]
 800622a:	e7d6      	b.n	80061da <_free_r+0x22>
 800622c:	6820      	ldr	r0, [r4, #0]
 800622e:	1821      	adds	r1, r4, r0
 8006230:	428b      	cmp	r3, r1
 8006232:	bf04      	itt	eq
 8006234:	6819      	ldreq	r1, [r3, #0]
 8006236:	685b      	ldreq	r3, [r3, #4]
 8006238:	6063      	str	r3, [r4, #4]
 800623a:	bf04      	itt	eq
 800623c:	1809      	addeq	r1, r1, r0
 800623e:	6021      	streq	r1, [r4, #0]
 8006240:	6054      	str	r4, [r2, #4]
 8006242:	e7ca      	b.n	80061da <_free_r+0x22>
 8006244:	bd38      	pop	{r3, r4, r5, pc}
 8006246:	bf00      	nop
 8006248:	20000478 	.word	0x20000478

0800624c <malloc>:
 800624c:	4b02      	ldr	r3, [pc, #8]	@ (8006258 <malloc+0xc>)
 800624e:	4601      	mov	r1, r0
 8006250:	6818      	ldr	r0, [r3, #0]
 8006252:	f000 b825 	b.w	80062a0 <_malloc_r>
 8006256:	bf00      	nop
 8006258:	20000020 	.word	0x20000020

0800625c <sbrk_aligned>:
 800625c:	b570      	push	{r4, r5, r6, lr}
 800625e:	4e0f      	ldr	r6, [pc, #60]	@ (800629c <sbrk_aligned+0x40>)
 8006260:	460c      	mov	r4, r1
 8006262:	6831      	ldr	r1, [r6, #0]
 8006264:	4605      	mov	r5, r0
 8006266:	b911      	cbnz	r1, 800626e <sbrk_aligned+0x12>
 8006268:	f000 feaa 	bl	8006fc0 <_sbrk_r>
 800626c:	6030      	str	r0, [r6, #0]
 800626e:	4621      	mov	r1, r4
 8006270:	4628      	mov	r0, r5
 8006272:	f000 fea5 	bl	8006fc0 <_sbrk_r>
 8006276:	1c43      	adds	r3, r0, #1
 8006278:	d103      	bne.n	8006282 <sbrk_aligned+0x26>
 800627a:	f04f 34ff 	mov.w	r4, #4294967295
 800627e:	4620      	mov	r0, r4
 8006280:	bd70      	pop	{r4, r5, r6, pc}
 8006282:	1cc4      	adds	r4, r0, #3
 8006284:	f024 0403 	bic.w	r4, r4, #3
 8006288:	42a0      	cmp	r0, r4
 800628a:	d0f8      	beq.n	800627e <sbrk_aligned+0x22>
 800628c:	1a21      	subs	r1, r4, r0
 800628e:	4628      	mov	r0, r5
 8006290:	f000 fe96 	bl	8006fc0 <_sbrk_r>
 8006294:	3001      	adds	r0, #1
 8006296:	d1f2      	bne.n	800627e <sbrk_aligned+0x22>
 8006298:	e7ef      	b.n	800627a <sbrk_aligned+0x1e>
 800629a:	bf00      	nop
 800629c:	20000474 	.word	0x20000474

080062a0 <_malloc_r>:
 80062a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062a4:	1ccd      	adds	r5, r1, #3
 80062a6:	f025 0503 	bic.w	r5, r5, #3
 80062aa:	3508      	adds	r5, #8
 80062ac:	2d0c      	cmp	r5, #12
 80062ae:	bf38      	it	cc
 80062b0:	250c      	movcc	r5, #12
 80062b2:	2d00      	cmp	r5, #0
 80062b4:	4606      	mov	r6, r0
 80062b6:	db01      	blt.n	80062bc <_malloc_r+0x1c>
 80062b8:	42a9      	cmp	r1, r5
 80062ba:	d904      	bls.n	80062c6 <_malloc_r+0x26>
 80062bc:	230c      	movs	r3, #12
 80062be:	6033      	str	r3, [r6, #0]
 80062c0:	2000      	movs	r0, #0
 80062c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800639c <_malloc_r+0xfc>
 80062ca:	f000 f869 	bl	80063a0 <__malloc_lock>
 80062ce:	f8d8 3000 	ldr.w	r3, [r8]
 80062d2:	461c      	mov	r4, r3
 80062d4:	bb44      	cbnz	r4, 8006328 <_malloc_r+0x88>
 80062d6:	4629      	mov	r1, r5
 80062d8:	4630      	mov	r0, r6
 80062da:	f7ff ffbf 	bl	800625c <sbrk_aligned>
 80062de:	1c43      	adds	r3, r0, #1
 80062e0:	4604      	mov	r4, r0
 80062e2:	d158      	bne.n	8006396 <_malloc_r+0xf6>
 80062e4:	f8d8 4000 	ldr.w	r4, [r8]
 80062e8:	4627      	mov	r7, r4
 80062ea:	2f00      	cmp	r7, #0
 80062ec:	d143      	bne.n	8006376 <_malloc_r+0xd6>
 80062ee:	2c00      	cmp	r4, #0
 80062f0:	d04b      	beq.n	800638a <_malloc_r+0xea>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	4639      	mov	r1, r7
 80062f6:	4630      	mov	r0, r6
 80062f8:	eb04 0903 	add.w	r9, r4, r3
 80062fc:	f000 fe60 	bl	8006fc0 <_sbrk_r>
 8006300:	4581      	cmp	r9, r0
 8006302:	d142      	bne.n	800638a <_malloc_r+0xea>
 8006304:	6821      	ldr	r1, [r4, #0]
 8006306:	1a6d      	subs	r5, r5, r1
 8006308:	4629      	mov	r1, r5
 800630a:	4630      	mov	r0, r6
 800630c:	f7ff ffa6 	bl	800625c <sbrk_aligned>
 8006310:	3001      	adds	r0, #1
 8006312:	d03a      	beq.n	800638a <_malloc_r+0xea>
 8006314:	6823      	ldr	r3, [r4, #0]
 8006316:	442b      	add	r3, r5
 8006318:	6023      	str	r3, [r4, #0]
 800631a:	f8d8 3000 	ldr.w	r3, [r8]
 800631e:	685a      	ldr	r2, [r3, #4]
 8006320:	bb62      	cbnz	r2, 800637c <_malloc_r+0xdc>
 8006322:	f8c8 7000 	str.w	r7, [r8]
 8006326:	e00f      	b.n	8006348 <_malloc_r+0xa8>
 8006328:	6822      	ldr	r2, [r4, #0]
 800632a:	1b52      	subs	r2, r2, r5
 800632c:	d420      	bmi.n	8006370 <_malloc_r+0xd0>
 800632e:	2a0b      	cmp	r2, #11
 8006330:	d917      	bls.n	8006362 <_malloc_r+0xc2>
 8006332:	1961      	adds	r1, r4, r5
 8006334:	42a3      	cmp	r3, r4
 8006336:	6025      	str	r5, [r4, #0]
 8006338:	bf18      	it	ne
 800633a:	6059      	strne	r1, [r3, #4]
 800633c:	6863      	ldr	r3, [r4, #4]
 800633e:	bf08      	it	eq
 8006340:	f8c8 1000 	streq.w	r1, [r8]
 8006344:	5162      	str	r2, [r4, r5]
 8006346:	604b      	str	r3, [r1, #4]
 8006348:	4630      	mov	r0, r6
 800634a:	f000 f82f 	bl	80063ac <__malloc_unlock>
 800634e:	f104 000b 	add.w	r0, r4, #11
 8006352:	1d23      	adds	r3, r4, #4
 8006354:	f020 0007 	bic.w	r0, r0, #7
 8006358:	1ac2      	subs	r2, r0, r3
 800635a:	bf1c      	itt	ne
 800635c:	1a1b      	subne	r3, r3, r0
 800635e:	50a3      	strne	r3, [r4, r2]
 8006360:	e7af      	b.n	80062c2 <_malloc_r+0x22>
 8006362:	6862      	ldr	r2, [r4, #4]
 8006364:	42a3      	cmp	r3, r4
 8006366:	bf0c      	ite	eq
 8006368:	f8c8 2000 	streq.w	r2, [r8]
 800636c:	605a      	strne	r2, [r3, #4]
 800636e:	e7eb      	b.n	8006348 <_malloc_r+0xa8>
 8006370:	4623      	mov	r3, r4
 8006372:	6864      	ldr	r4, [r4, #4]
 8006374:	e7ae      	b.n	80062d4 <_malloc_r+0x34>
 8006376:	463c      	mov	r4, r7
 8006378:	687f      	ldr	r7, [r7, #4]
 800637a:	e7b6      	b.n	80062ea <_malloc_r+0x4a>
 800637c:	461a      	mov	r2, r3
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	42a3      	cmp	r3, r4
 8006382:	d1fb      	bne.n	800637c <_malloc_r+0xdc>
 8006384:	2300      	movs	r3, #0
 8006386:	6053      	str	r3, [r2, #4]
 8006388:	e7de      	b.n	8006348 <_malloc_r+0xa8>
 800638a:	230c      	movs	r3, #12
 800638c:	6033      	str	r3, [r6, #0]
 800638e:	4630      	mov	r0, r6
 8006390:	f000 f80c 	bl	80063ac <__malloc_unlock>
 8006394:	e794      	b.n	80062c0 <_malloc_r+0x20>
 8006396:	6005      	str	r5, [r0, #0]
 8006398:	e7d6      	b.n	8006348 <_malloc_r+0xa8>
 800639a:	bf00      	nop
 800639c:	20000478 	.word	0x20000478

080063a0 <__malloc_lock>:
 80063a0:	4801      	ldr	r0, [pc, #4]	@ (80063a8 <__malloc_lock+0x8>)
 80063a2:	f7ff b8b8 	b.w	8005516 <__retarget_lock_acquire_recursive>
 80063a6:	bf00      	nop
 80063a8:	20000470 	.word	0x20000470

080063ac <__malloc_unlock>:
 80063ac:	4801      	ldr	r0, [pc, #4]	@ (80063b4 <__malloc_unlock+0x8>)
 80063ae:	f7ff b8b3 	b.w	8005518 <__retarget_lock_release_recursive>
 80063b2:	bf00      	nop
 80063b4:	20000470 	.word	0x20000470

080063b8 <_Balloc>:
 80063b8:	b570      	push	{r4, r5, r6, lr}
 80063ba:	69c6      	ldr	r6, [r0, #28]
 80063bc:	4604      	mov	r4, r0
 80063be:	460d      	mov	r5, r1
 80063c0:	b976      	cbnz	r6, 80063e0 <_Balloc+0x28>
 80063c2:	2010      	movs	r0, #16
 80063c4:	f7ff ff42 	bl	800624c <malloc>
 80063c8:	4602      	mov	r2, r0
 80063ca:	61e0      	str	r0, [r4, #28]
 80063cc:	b920      	cbnz	r0, 80063d8 <_Balloc+0x20>
 80063ce:	4b18      	ldr	r3, [pc, #96]	@ (8006430 <_Balloc+0x78>)
 80063d0:	4818      	ldr	r0, [pc, #96]	@ (8006434 <_Balloc+0x7c>)
 80063d2:	216b      	movs	r1, #107	@ 0x6b
 80063d4:	f000 fe12 	bl	8006ffc <__assert_func>
 80063d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063dc:	6006      	str	r6, [r0, #0]
 80063de:	60c6      	str	r6, [r0, #12]
 80063e0:	69e6      	ldr	r6, [r4, #28]
 80063e2:	68f3      	ldr	r3, [r6, #12]
 80063e4:	b183      	cbz	r3, 8006408 <_Balloc+0x50>
 80063e6:	69e3      	ldr	r3, [r4, #28]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063ee:	b9b8      	cbnz	r0, 8006420 <_Balloc+0x68>
 80063f0:	2101      	movs	r1, #1
 80063f2:	fa01 f605 	lsl.w	r6, r1, r5
 80063f6:	1d72      	adds	r2, r6, #5
 80063f8:	0092      	lsls	r2, r2, #2
 80063fa:	4620      	mov	r0, r4
 80063fc:	f000 fe1c 	bl	8007038 <_calloc_r>
 8006400:	b160      	cbz	r0, 800641c <_Balloc+0x64>
 8006402:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006406:	e00e      	b.n	8006426 <_Balloc+0x6e>
 8006408:	2221      	movs	r2, #33	@ 0x21
 800640a:	2104      	movs	r1, #4
 800640c:	4620      	mov	r0, r4
 800640e:	f000 fe13 	bl	8007038 <_calloc_r>
 8006412:	69e3      	ldr	r3, [r4, #28]
 8006414:	60f0      	str	r0, [r6, #12]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e4      	bne.n	80063e6 <_Balloc+0x2e>
 800641c:	2000      	movs	r0, #0
 800641e:	bd70      	pop	{r4, r5, r6, pc}
 8006420:	6802      	ldr	r2, [r0, #0]
 8006422:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006426:	2300      	movs	r3, #0
 8006428:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800642c:	e7f7      	b.n	800641e <_Balloc+0x66>
 800642e:	bf00      	nop
 8006430:	08007585 	.word	0x08007585
 8006434:	08007605 	.word	0x08007605

08006438 <_Bfree>:
 8006438:	b570      	push	{r4, r5, r6, lr}
 800643a:	69c6      	ldr	r6, [r0, #28]
 800643c:	4605      	mov	r5, r0
 800643e:	460c      	mov	r4, r1
 8006440:	b976      	cbnz	r6, 8006460 <_Bfree+0x28>
 8006442:	2010      	movs	r0, #16
 8006444:	f7ff ff02 	bl	800624c <malloc>
 8006448:	4602      	mov	r2, r0
 800644a:	61e8      	str	r0, [r5, #28]
 800644c:	b920      	cbnz	r0, 8006458 <_Bfree+0x20>
 800644e:	4b09      	ldr	r3, [pc, #36]	@ (8006474 <_Bfree+0x3c>)
 8006450:	4809      	ldr	r0, [pc, #36]	@ (8006478 <_Bfree+0x40>)
 8006452:	218f      	movs	r1, #143	@ 0x8f
 8006454:	f000 fdd2 	bl	8006ffc <__assert_func>
 8006458:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800645c:	6006      	str	r6, [r0, #0]
 800645e:	60c6      	str	r6, [r0, #12]
 8006460:	b13c      	cbz	r4, 8006472 <_Bfree+0x3a>
 8006462:	69eb      	ldr	r3, [r5, #28]
 8006464:	6862      	ldr	r2, [r4, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800646c:	6021      	str	r1, [r4, #0]
 800646e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006472:	bd70      	pop	{r4, r5, r6, pc}
 8006474:	08007585 	.word	0x08007585
 8006478:	08007605 	.word	0x08007605

0800647c <__multadd>:
 800647c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006480:	690d      	ldr	r5, [r1, #16]
 8006482:	4607      	mov	r7, r0
 8006484:	460c      	mov	r4, r1
 8006486:	461e      	mov	r6, r3
 8006488:	f101 0c14 	add.w	ip, r1, #20
 800648c:	2000      	movs	r0, #0
 800648e:	f8dc 3000 	ldr.w	r3, [ip]
 8006492:	b299      	uxth	r1, r3
 8006494:	fb02 6101 	mla	r1, r2, r1, r6
 8006498:	0c1e      	lsrs	r6, r3, #16
 800649a:	0c0b      	lsrs	r3, r1, #16
 800649c:	fb02 3306 	mla	r3, r2, r6, r3
 80064a0:	b289      	uxth	r1, r1
 80064a2:	3001      	adds	r0, #1
 80064a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064a8:	4285      	cmp	r5, r0
 80064aa:	f84c 1b04 	str.w	r1, [ip], #4
 80064ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80064b2:	dcec      	bgt.n	800648e <__multadd+0x12>
 80064b4:	b30e      	cbz	r6, 80064fa <__multadd+0x7e>
 80064b6:	68a3      	ldr	r3, [r4, #8]
 80064b8:	42ab      	cmp	r3, r5
 80064ba:	dc19      	bgt.n	80064f0 <__multadd+0x74>
 80064bc:	6861      	ldr	r1, [r4, #4]
 80064be:	4638      	mov	r0, r7
 80064c0:	3101      	adds	r1, #1
 80064c2:	f7ff ff79 	bl	80063b8 <_Balloc>
 80064c6:	4680      	mov	r8, r0
 80064c8:	b928      	cbnz	r0, 80064d6 <__multadd+0x5a>
 80064ca:	4602      	mov	r2, r0
 80064cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006500 <__multadd+0x84>)
 80064ce:	480d      	ldr	r0, [pc, #52]	@ (8006504 <__multadd+0x88>)
 80064d0:	21ba      	movs	r1, #186	@ 0xba
 80064d2:	f000 fd93 	bl	8006ffc <__assert_func>
 80064d6:	6922      	ldr	r2, [r4, #16]
 80064d8:	3202      	adds	r2, #2
 80064da:	f104 010c 	add.w	r1, r4, #12
 80064de:	0092      	lsls	r2, r2, #2
 80064e0:	300c      	adds	r0, #12
 80064e2:	f000 fd7d 	bl	8006fe0 <memcpy>
 80064e6:	4621      	mov	r1, r4
 80064e8:	4638      	mov	r0, r7
 80064ea:	f7ff ffa5 	bl	8006438 <_Bfree>
 80064ee:	4644      	mov	r4, r8
 80064f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80064f4:	3501      	adds	r5, #1
 80064f6:	615e      	str	r6, [r3, #20]
 80064f8:	6125      	str	r5, [r4, #16]
 80064fa:	4620      	mov	r0, r4
 80064fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006500:	080075f4 	.word	0x080075f4
 8006504:	08007605 	.word	0x08007605

08006508 <__hi0bits>:
 8006508:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800650c:	4603      	mov	r3, r0
 800650e:	bf36      	itet	cc
 8006510:	0403      	lslcc	r3, r0, #16
 8006512:	2000      	movcs	r0, #0
 8006514:	2010      	movcc	r0, #16
 8006516:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800651a:	bf3c      	itt	cc
 800651c:	021b      	lslcc	r3, r3, #8
 800651e:	3008      	addcc	r0, #8
 8006520:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006524:	bf3c      	itt	cc
 8006526:	011b      	lslcc	r3, r3, #4
 8006528:	3004      	addcc	r0, #4
 800652a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652e:	bf3c      	itt	cc
 8006530:	009b      	lslcc	r3, r3, #2
 8006532:	3002      	addcc	r0, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	db05      	blt.n	8006544 <__hi0bits+0x3c>
 8006538:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800653c:	f100 0001 	add.w	r0, r0, #1
 8006540:	bf08      	it	eq
 8006542:	2020      	moveq	r0, #32
 8006544:	4770      	bx	lr

08006546 <__lo0bits>:
 8006546:	6803      	ldr	r3, [r0, #0]
 8006548:	4602      	mov	r2, r0
 800654a:	f013 0007 	ands.w	r0, r3, #7
 800654e:	d00b      	beq.n	8006568 <__lo0bits+0x22>
 8006550:	07d9      	lsls	r1, r3, #31
 8006552:	d421      	bmi.n	8006598 <__lo0bits+0x52>
 8006554:	0798      	lsls	r0, r3, #30
 8006556:	bf49      	itett	mi
 8006558:	085b      	lsrmi	r3, r3, #1
 800655a:	089b      	lsrpl	r3, r3, #2
 800655c:	2001      	movmi	r0, #1
 800655e:	6013      	strmi	r3, [r2, #0]
 8006560:	bf5c      	itt	pl
 8006562:	6013      	strpl	r3, [r2, #0]
 8006564:	2002      	movpl	r0, #2
 8006566:	4770      	bx	lr
 8006568:	b299      	uxth	r1, r3
 800656a:	b909      	cbnz	r1, 8006570 <__lo0bits+0x2a>
 800656c:	0c1b      	lsrs	r3, r3, #16
 800656e:	2010      	movs	r0, #16
 8006570:	b2d9      	uxtb	r1, r3
 8006572:	b909      	cbnz	r1, 8006578 <__lo0bits+0x32>
 8006574:	3008      	adds	r0, #8
 8006576:	0a1b      	lsrs	r3, r3, #8
 8006578:	0719      	lsls	r1, r3, #28
 800657a:	bf04      	itt	eq
 800657c:	091b      	lsreq	r3, r3, #4
 800657e:	3004      	addeq	r0, #4
 8006580:	0799      	lsls	r1, r3, #30
 8006582:	bf04      	itt	eq
 8006584:	089b      	lsreq	r3, r3, #2
 8006586:	3002      	addeq	r0, #2
 8006588:	07d9      	lsls	r1, r3, #31
 800658a:	d403      	bmi.n	8006594 <__lo0bits+0x4e>
 800658c:	085b      	lsrs	r3, r3, #1
 800658e:	f100 0001 	add.w	r0, r0, #1
 8006592:	d003      	beq.n	800659c <__lo0bits+0x56>
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	4770      	bx	lr
 8006598:	2000      	movs	r0, #0
 800659a:	4770      	bx	lr
 800659c:	2020      	movs	r0, #32
 800659e:	4770      	bx	lr

080065a0 <__i2b>:
 80065a0:	b510      	push	{r4, lr}
 80065a2:	460c      	mov	r4, r1
 80065a4:	2101      	movs	r1, #1
 80065a6:	f7ff ff07 	bl	80063b8 <_Balloc>
 80065aa:	4602      	mov	r2, r0
 80065ac:	b928      	cbnz	r0, 80065ba <__i2b+0x1a>
 80065ae:	4b05      	ldr	r3, [pc, #20]	@ (80065c4 <__i2b+0x24>)
 80065b0:	4805      	ldr	r0, [pc, #20]	@ (80065c8 <__i2b+0x28>)
 80065b2:	f240 1145 	movw	r1, #325	@ 0x145
 80065b6:	f000 fd21 	bl	8006ffc <__assert_func>
 80065ba:	2301      	movs	r3, #1
 80065bc:	6144      	str	r4, [r0, #20]
 80065be:	6103      	str	r3, [r0, #16]
 80065c0:	bd10      	pop	{r4, pc}
 80065c2:	bf00      	nop
 80065c4:	080075f4 	.word	0x080075f4
 80065c8:	08007605 	.word	0x08007605

080065cc <__multiply>:
 80065cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d0:	4614      	mov	r4, r2
 80065d2:	690a      	ldr	r2, [r1, #16]
 80065d4:	6923      	ldr	r3, [r4, #16]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	bfa8      	it	ge
 80065da:	4623      	movge	r3, r4
 80065dc:	460f      	mov	r7, r1
 80065de:	bfa4      	itt	ge
 80065e0:	460c      	movge	r4, r1
 80065e2:	461f      	movge	r7, r3
 80065e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80065e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80065ec:	68a3      	ldr	r3, [r4, #8]
 80065ee:	6861      	ldr	r1, [r4, #4]
 80065f0:	eb0a 0609 	add.w	r6, sl, r9
 80065f4:	42b3      	cmp	r3, r6
 80065f6:	b085      	sub	sp, #20
 80065f8:	bfb8      	it	lt
 80065fa:	3101      	addlt	r1, #1
 80065fc:	f7ff fedc 	bl	80063b8 <_Balloc>
 8006600:	b930      	cbnz	r0, 8006610 <__multiply+0x44>
 8006602:	4602      	mov	r2, r0
 8006604:	4b44      	ldr	r3, [pc, #272]	@ (8006718 <__multiply+0x14c>)
 8006606:	4845      	ldr	r0, [pc, #276]	@ (800671c <__multiply+0x150>)
 8006608:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800660c:	f000 fcf6 	bl	8006ffc <__assert_func>
 8006610:	f100 0514 	add.w	r5, r0, #20
 8006614:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006618:	462b      	mov	r3, r5
 800661a:	2200      	movs	r2, #0
 800661c:	4543      	cmp	r3, r8
 800661e:	d321      	bcc.n	8006664 <__multiply+0x98>
 8006620:	f107 0114 	add.w	r1, r7, #20
 8006624:	f104 0214 	add.w	r2, r4, #20
 8006628:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800662c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006630:	9302      	str	r3, [sp, #8]
 8006632:	1b13      	subs	r3, r2, r4
 8006634:	3b15      	subs	r3, #21
 8006636:	f023 0303 	bic.w	r3, r3, #3
 800663a:	3304      	adds	r3, #4
 800663c:	f104 0715 	add.w	r7, r4, #21
 8006640:	42ba      	cmp	r2, r7
 8006642:	bf38      	it	cc
 8006644:	2304      	movcc	r3, #4
 8006646:	9301      	str	r3, [sp, #4]
 8006648:	9b02      	ldr	r3, [sp, #8]
 800664a:	9103      	str	r1, [sp, #12]
 800664c:	428b      	cmp	r3, r1
 800664e:	d80c      	bhi.n	800666a <__multiply+0x9e>
 8006650:	2e00      	cmp	r6, #0
 8006652:	dd03      	ble.n	800665c <__multiply+0x90>
 8006654:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006658:	2b00      	cmp	r3, #0
 800665a:	d05b      	beq.n	8006714 <__multiply+0x148>
 800665c:	6106      	str	r6, [r0, #16]
 800665e:	b005      	add	sp, #20
 8006660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006664:	f843 2b04 	str.w	r2, [r3], #4
 8006668:	e7d8      	b.n	800661c <__multiply+0x50>
 800666a:	f8b1 a000 	ldrh.w	sl, [r1]
 800666e:	f1ba 0f00 	cmp.w	sl, #0
 8006672:	d024      	beq.n	80066be <__multiply+0xf2>
 8006674:	f104 0e14 	add.w	lr, r4, #20
 8006678:	46a9      	mov	r9, r5
 800667a:	f04f 0c00 	mov.w	ip, #0
 800667e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006682:	f8d9 3000 	ldr.w	r3, [r9]
 8006686:	fa1f fb87 	uxth.w	fp, r7
 800668a:	b29b      	uxth	r3, r3
 800668c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006690:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006694:	f8d9 7000 	ldr.w	r7, [r9]
 8006698:	4463      	add	r3, ip
 800669a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800669e:	fb0a c70b 	mla	r7, sl, fp, ip
 80066a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80066ac:	4572      	cmp	r2, lr
 80066ae:	f849 3b04 	str.w	r3, [r9], #4
 80066b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80066b6:	d8e2      	bhi.n	800667e <__multiply+0xb2>
 80066b8:	9b01      	ldr	r3, [sp, #4]
 80066ba:	f845 c003 	str.w	ip, [r5, r3]
 80066be:	9b03      	ldr	r3, [sp, #12]
 80066c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80066c4:	3104      	adds	r1, #4
 80066c6:	f1b9 0f00 	cmp.w	r9, #0
 80066ca:	d021      	beq.n	8006710 <__multiply+0x144>
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	f104 0c14 	add.w	ip, r4, #20
 80066d2:	46ae      	mov	lr, r5
 80066d4:	f04f 0a00 	mov.w	sl, #0
 80066d8:	f8bc b000 	ldrh.w	fp, [ip]
 80066dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80066e0:	fb09 770b 	mla	r7, r9, fp, r7
 80066e4:	4457      	add	r7, sl
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80066ec:	f84e 3b04 	str.w	r3, [lr], #4
 80066f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80066f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066f8:	f8be 3000 	ldrh.w	r3, [lr]
 80066fc:	fb09 330a 	mla	r3, r9, sl, r3
 8006700:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006704:	4562      	cmp	r2, ip
 8006706:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800670a:	d8e5      	bhi.n	80066d8 <__multiply+0x10c>
 800670c:	9f01      	ldr	r7, [sp, #4]
 800670e:	51eb      	str	r3, [r5, r7]
 8006710:	3504      	adds	r5, #4
 8006712:	e799      	b.n	8006648 <__multiply+0x7c>
 8006714:	3e01      	subs	r6, #1
 8006716:	e79b      	b.n	8006650 <__multiply+0x84>
 8006718:	080075f4 	.word	0x080075f4
 800671c:	08007605 	.word	0x08007605

08006720 <__pow5mult>:
 8006720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006724:	4615      	mov	r5, r2
 8006726:	f012 0203 	ands.w	r2, r2, #3
 800672a:	4607      	mov	r7, r0
 800672c:	460e      	mov	r6, r1
 800672e:	d007      	beq.n	8006740 <__pow5mult+0x20>
 8006730:	4c25      	ldr	r4, [pc, #148]	@ (80067c8 <__pow5mult+0xa8>)
 8006732:	3a01      	subs	r2, #1
 8006734:	2300      	movs	r3, #0
 8006736:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800673a:	f7ff fe9f 	bl	800647c <__multadd>
 800673e:	4606      	mov	r6, r0
 8006740:	10ad      	asrs	r5, r5, #2
 8006742:	d03d      	beq.n	80067c0 <__pow5mult+0xa0>
 8006744:	69fc      	ldr	r4, [r7, #28]
 8006746:	b97c      	cbnz	r4, 8006768 <__pow5mult+0x48>
 8006748:	2010      	movs	r0, #16
 800674a:	f7ff fd7f 	bl	800624c <malloc>
 800674e:	4602      	mov	r2, r0
 8006750:	61f8      	str	r0, [r7, #28]
 8006752:	b928      	cbnz	r0, 8006760 <__pow5mult+0x40>
 8006754:	4b1d      	ldr	r3, [pc, #116]	@ (80067cc <__pow5mult+0xac>)
 8006756:	481e      	ldr	r0, [pc, #120]	@ (80067d0 <__pow5mult+0xb0>)
 8006758:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800675c:	f000 fc4e 	bl	8006ffc <__assert_func>
 8006760:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006764:	6004      	str	r4, [r0, #0]
 8006766:	60c4      	str	r4, [r0, #12]
 8006768:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800676c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006770:	b94c      	cbnz	r4, 8006786 <__pow5mult+0x66>
 8006772:	f240 2171 	movw	r1, #625	@ 0x271
 8006776:	4638      	mov	r0, r7
 8006778:	f7ff ff12 	bl	80065a0 <__i2b>
 800677c:	2300      	movs	r3, #0
 800677e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006782:	4604      	mov	r4, r0
 8006784:	6003      	str	r3, [r0, #0]
 8006786:	f04f 0900 	mov.w	r9, #0
 800678a:	07eb      	lsls	r3, r5, #31
 800678c:	d50a      	bpl.n	80067a4 <__pow5mult+0x84>
 800678e:	4631      	mov	r1, r6
 8006790:	4622      	mov	r2, r4
 8006792:	4638      	mov	r0, r7
 8006794:	f7ff ff1a 	bl	80065cc <__multiply>
 8006798:	4631      	mov	r1, r6
 800679a:	4680      	mov	r8, r0
 800679c:	4638      	mov	r0, r7
 800679e:	f7ff fe4b 	bl	8006438 <_Bfree>
 80067a2:	4646      	mov	r6, r8
 80067a4:	106d      	asrs	r5, r5, #1
 80067a6:	d00b      	beq.n	80067c0 <__pow5mult+0xa0>
 80067a8:	6820      	ldr	r0, [r4, #0]
 80067aa:	b938      	cbnz	r0, 80067bc <__pow5mult+0x9c>
 80067ac:	4622      	mov	r2, r4
 80067ae:	4621      	mov	r1, r4
 80067b0:	4638      	mov	r0, r7
 80067b2:	f7ff ff0b 	bl	80065cc <__multiply>
 80067b6:	6020      	str	r0, [r4, #0]
 80067b8:	f8c0 9000 	str.w	r9, [r0]
 80067bc:	4604      	mov	r4, r0
 80067be:	e7e4      	b.n	800678a <__pow5mult+0x6a>
 80067c0:	4630      	mov	r0, r6
 80067c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067c6:	bf00      	nop
 80067c8:	08007660 	.word	0x08007660
 80067cc:	08007585 	.word	0x08007585
 80067d0:	08007605 	.word	0x08007605

080067d4 <__lshift>:
 80067d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067d8:	460c      	mov	r4, r1
 80067da:	6849      	ldr	r1, [r1, #4]
 80067dc:	6923      	ldr	r3, [r4, #16]
 80067de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067e2:	68a3      	ldr	r3, [r4, #8]
 80067e4:	4607      	mov	r7, r0
 80067e6:	4691      	mov	r9, r2
 80067e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80067ec:	f108 0601 	add.w	r6, r8, #1
 80067f0:	42b3      	cmp	r3, r6
 80067f2:	db0b      	blt.n	800680c <__lshift+0x38>
 80067f4:	4638      	mov	r0, r7
 80067f6:	f7ff fddf 	bl	80063b8 <_Balloc>
 80067fa:	4605      	mov	r5, r0
 80067fc:	b948      	cbnz	r0, 8006812 <__lshift+0x3e>
 80067fe:	4602      	mov	r2, r0
 8006800:	4b28      	ldr	r3, [pc, #160]	@ (80068a4 <__lshift+0xd0>)
 8006802:	4829      	ldr	r0, [pc, #164]	@ (80068a8 <__lshift+0xd4>)
 8006804:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006808:	f000 fbf8 	bl	8006ffc <__assert_func>
 800680c:	3101      	adds	r1, #1
 800680e:	005b      	lsls	r3, r3, #1
 8006810:	e7ee      	b.n	80067f0 <__lshift+0x1c>
 8006812:	2300      	movs	r3, #0
 8006814:	f100 0114 	add.w	r1, r0, #20
 8006818:	f100 0210 	add.w	r2, r0, #16
 800681c:	4618      	mov	r0, r3
 800681e:	4553      	cmp	r3, sl
 8006820:	db33      	blt.n	800688a <__lshift+0xb6>
 8006822:	6920      	ldr	r0, [r4, #16]
 8006824:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006828:	f104 0314 	add.w	r3, r4, #20
 800682c:	f019 091f 	ands.w	r9, r9, #31
 8006830:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006834:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006838:	d02b      	beq.n	8006892 <__lshift+0xbe>
 800683a:	f1c9 0e20 	rsb	lr, r9, #32
 800683e:	468a      	mov	sl, r1
 8006840:	2200      	movs	r2, #0
 8006842:	6818      	ldr	r0, [r3, #0]
 8006844:	fa00 f009 	lsl.w	r0, r0, r9
 8006848:	4310      	orrs	r0, r2
 800684a:	f84a 0b04 	str.w	r0, [sl], #4
 800684e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006852:	459c      	cmp	ip, r3
 8006854:	fa22 f20e 	lsr.w	r2, r2, lr
 8006858:	d8f3      	bhi.n	8006842 <__lshift+0x6e>
 800685a:	ebac 0304 	sub.w	r3, ip, r4
 800685e:	3b15      	subs	r3, #21
 8006860:	f023 0303 	bic.w	r3, r3, #3
 8006864:	3304      	adds	r3, #4
 8006866:	f104 0015 	add.w	r0, r4, #21
 800686a:	4584      	cmp	ip, r0
 800686c:	bf38      	it	cc
 800686e:	2304      	movcc	r3, #4
 8006870:	50ca      	str	r2, [r1, r3]
 8006872:	b10a      	cbz	r2, 8006878 <__lshift+0xa4>
 8006874:	f108 0602 	add.w	r6, r8, #2
 8006878:	3e01      	subs	r6, #1
 800687a:	4638      	mov	r0, r7
 800687c:	612e      	str	r6, [r5, #16]
 800687e:	4621      	mov	r1, r4
 8006880:	f7ff fdda 	bl	8006438 <_Bfree>
 8006884:	4628      	mov	r0, r5
 8006886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800688a:	f842 0f04 	str.w	r0, [r2, #4]!
 800688e:	3301      	adds	r3, #1
 8006890:	e7c5      	b.n	800681e <__lshift+0x4a>
 8006892:	3904      	subs	r1, #4
 8006894:	f853 2b04 	ldr.w	r2, [r3], #4
 8006898:	f841 2f04 	str.w	r2, [r1, #4]!
 800689c:	459c      	cmp	ip, r3
 800689e:	d8f9      	bhi.n	8006894 <__lshift+0xc0>
 80068a0:	e7ea      	b.n	8006878 <__lshift+0xa4>
 80068a2:	bf00      	nop
 80068a4:	080075f4 	.word	0x080075f4
 80068a8:	08007605 	.word	0x08007605

080068ac <__mcmp>:
 80068ac:	690a      	ldr	r2, [r1, #16]
 80068ae:	4603      	mov	r3, r0
 80068b0:	6900      	ldr	r0, [r0, #16]
 80068b2:	1a80      	subs	r0, r0, r2
 80068b4:	b530      	push	{r4, r5, lr}
 80068b6:	d10e      	bne.n	80068d6 <__mcmp+0x2a>
 80068b8:	3314      	adds	r3, #20
 80068ba:	3114      	adds	r1, #20
 80068bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80068c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80068c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068cc:	4295      	cmp	r5, r2
 80068ce:	d003      	beq.n	80068d8 <__mcmp+0x2c>
 80068d0:	d205      	bcs.n	80068de <__mcmp+0x32>
 80068d2:	f04f 30ff 	mov.w	r0, #4294967295
 80068d6:	bd30      	pop	{r4, r5, pc}
 80068d8:	42a3      	cmp	r3, r4
 80068da:	d3f3      	bcc.n	80068c4 <__mcmp+0x18>
 80068dc:	e7fb      	b.n	80068d6 <__mcmp+0x2a>
 80068de:	2001      	movs	r0, #1
 80068e0:	e7f9      	b.n	80068d6 <__mcmp+0x2a>
	...

080068e4 <__mdiff>:
 80068e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e8:	4689      	mov	r9, r1
 80068ea:	4606      	mov	r6, r0
 80068ec:	4611      	mov	r1, r2
 80068ee:	4648      	mov	r0, r9
 80068f0:	4614      	mov	r4, r2
 80068f2:	f7ff ffdb 	bl	80068ac <__mcmp>
 80068f6:	1e05      	subs	r5, r0, #0
 80068f8:	d112      	bne.n	8006920 <__mdiff+0x3c>
 80068fa:	4629      	mov	r1, r5
 80068fc:	4630      	mov	r0, r6
 80068fe:	f7ff fd5b 	bl	80063b8 <_Balloc>
 8006902:	4602      	mov	r2, r0
 8006904:	b928      	cbnz	r0, 8006912 <__mdiff+0x2e>
 8006906:	4b3f      	ldr	r3, [pc, #252]	@ (8006a04 <__mdiff+0x120>)
 8006908:	f240 2137 	movw	r1, #567	@ 0x237
 800690c:	483e      	ldr	r0, [pc, #248]	@ (8006a08 <__mdiff+0x124>)
 800690e:	f000 fb75 	bl	8006ffc <__assert_func>
 8006912:	2301      	movs	r3, #1
 8006914:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006918:	4610      	mov	r0, r2
 800691a:	b003      	add	sp, #12
 800691c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006920:	bfbc      	itt	lt
 8006922:	464b      	movlt	r3, r9
 8006924:	46a1      	movlt	r9, r4
 8006926:	4630      	mov	r0, r6
 8006928:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800692c:	bfba      	itte	lt
 800692e:	461c      	movlt	r4, r3
 8006930:	2501      	movlt	r5, #1
 8006932:	2500      	movge	r5, #0
 8006934:	f7ff fd40 	bl	80063b8 <_Balloc>
 8006938:	4602      	mov	r2, r0
 800693a:	b918      	cbnz	r0, 8006944 <__mdiff+0x60>
 800693c:	4b31      	ldr	r3, [pc, #196]	@ (8006a04 <__mdiff+0x120>)
 800693e:	f240 2145 	movw	r1, #581	@ 0x245
 8006942:	e7e3      	b.n	800690c <__mdiff+0x28>
 8006944:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006948:	6926      	ldr	r6, [r4, #16]
 800694a:	60c5      	str	r5, [r0, #12]
 800694c:	f109 0310 	add.w	r3, r9, #16
 8006950:	f109 0514 	add.w	r5, r9, #20
 8006954:	f104 0e14 	add.w	lr, r4, #20
 8006958:	f100 0b14 	add.w	fp, r0, #20
 800695c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006960:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006964:	9301      	str	r3, [sp, #4]
 8006966:	46d9      	mov	r9, fp
 8006968:	f04f 0c00 	mov.w	ip, #0
 800696c:	9b01      	ldr	r3, [sp, #4]
 800696e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006972:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006976:	9301      	str	r3, [sp, #4]
 8006978:	fa1f f38a 	uxth.w	r3, sl
 800697c:	4619      	mov	r1, r3
 800697e:	b283      	uxth	r3, r0
 8006980:	1acb      	subs	r3, r1, r3
 8006982:	0c00      	lsrs	r0, r0, #16
 8006984:	4463      	add	r3, ip
 8006986:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800698a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800698e:	b29b      	uxth	r3, r3
 8006990:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006994:	4576      	cmp	r6, lr
 8006996:	f849 3b04 	str.w	r3, [r9], #4
 800699a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800699e:	d8e5      	bhi.n	800696c <__mdiff+0x88>
 80069a0:	1b33      	subs	r3, r6, r4
 80069a2:	3b15      	subs	r3, #21
 80069a4:	f023 0303 	bic.w	r3, r3, #3
 80069a8:	3415      	adds	r4, #21
 80069aa:	3304      	adds	r3, #4
 80069ac:	42a6      	cmp	r6, r4
 80069ae:	bf38      	it	cc
 80069b0:	2304      	movcc	r3, #4
 80069b2:	441d      	add	r5, r3
 80069b4:	445b      	add	r3, fp
 80069b6:	461e      	mov	r6, r3
 80069b8:	462c      	mov	r4, r5
 80069ba:	4544      	cmp	r4, r8
 80069bc:	d30e      	bcc.n	80069dc <__mdiff+0xf8>
 80069be:	f108 0103 	add.w	r1, r8, #3
 80069c2:	1b49      	subs	r1, r1, r5
 80069c4:	f021 0103 	bic.w	r1, r1, #3
 80069c8:	3d03      	subs	r5, #3
 80069ca:	45a8      	cmp	r8, r5
 80069cc:	bf38      	it	cc
 80069ce:	2100      	movcc	r1, #0
 80069d0:	440b      	add	r3, r1
 80069d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069d6:	b191      	cbz	r1, 80069fe <__mdiff+0x11a>
 80069d8:	6117      	str	r7, [r2, #16]
 80069da:	e79d      	b.n	8006918 <__mdiff+0x34>
 80069dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80069e0:	46e6      	mov	lr, ip
 80069e2:	0c08      	lsrs	r0, r1, #16
 80069e4:	fa1c fc81 	uxtah	ip, ip, r1
 80069e8:	4471      	add	r1, lr
 80069ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80069ee:	b289      	uxth	r1, r1
 80069f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80069f4:	f846 1b04 	str.w	r1, [r6], #4
 80069f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069fc:	e7dd      	b.n	80069ba <__mdiff+0xd6>
 80069fe:	3f01      	subs	r7, #1
 8006a00:	e7e7      	b.n	80069d2 <__mdiff+0xee>
 8006a02:	bf00      	nop
 8006a04:	080075f4 	.word	0x080075f4
 8006a08:	08007605 	.word	0x08007605

08006a0c <__d2b>:
 8006a0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a10:	460f      	mov	r7, r1
 8006a12:	2101      	movs	r1, #1
 8006a14:	ec59 8b10 	vmov	r8, r9, d0
 8006a18:	4616      	mov	r6, r2
 8006a1a:	f7ff fccd 	bl	80063b8 <_Balloc>
 8006a1e:	4604      	mov	r4, r0
 8006a20:	b930      	cbnz	r0, 8006a30 <__d2b+0x24>
 8006a22:	4602      	mov	r2, r0
 8006a24:	4b23      	ldr	r3, [pc, #140]	@ (8006ab4 <__d2b+0xa8>)
 8006a26:	4824      	ldr	r0, [pc, #144]	@ (8006ab8 <__d2b+0xac>)
 8006a28:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a2c:	f000 fae6 	bl	8006ffc <__assert_func>
 8006a30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a38:	b10d      	cbz	r5, 8006a3e <__d2b+0x32>
 8006a3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a3e:	9301      	str	r3, [sp, #4]
 8006a40:	f1b8 0300 	subs.w	r3, r8, #0
 8006a44:	d023      	beq.n	8006a8e <__d2b+0x82>
 8006a46:	4668      	mov	r0, sp
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	f7ff fd7c 	bl	8006546 <__lo0bits>
 8006a4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a52:	b1d0      	cbz	r0, 8006a8a <__d2b+0x7e>
 8006a54:	f1c0 0320 	rsb	r3, r0, #32
 8006a58:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5c:	430b      	orrs	r3, r1
 8006a5e:	40c2      	lsrs	r2, r0
 8006a60:	6163      	str	r3, [r4, #20]
 8006a62:	9201      	str	r2, [sp, #4]
 8006a64:	9b01      	ldr	r3, [sp, #4]
 8006a66:	61a3      	str	r3, [r4, #24]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	bf0c      	ite	eq
 8006a6c:	2201      	moveq	r2, #1
 8006a6e:	2202      	movne	r2, #2
 8006a70:	6122      	str	r2, [r4, #16]
 8006a72:	b1a5      	cbz	r5, 8006a9e <__d2b+0x92>
 8006a74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a78:	4405      	add	r5, r0
 8006a7a:	603d      	str	r5, [r7, #0]
 8006a7c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a80:	6030      	str	r0, [r6, #0]
 8006a82:	4620      	mov	r0, r4
 8006a84:	b003      	add	sp, #12
 8006a86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a8a:	6161      	str	r1, [r4, #20]
 8006a8c:	e7ea      	b.n	8006a64 <__d2b+0x58>
 8006a8e:	a801      	add	r0, sp, #4
 8006a90:	f7ff fd59 	bl	8006546 <__lo0bits>
 8006a94:	9b01      	ldr	r3, [sp, #4]
 8006a96:	6163      	str	r3, [r4, #20]
 8006a98:	3020      	adds	r0, #32
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	e7e8      	b.n	8006a70 <__d2b+0x64>
 8006a9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006aa2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006aa6:	6038      	str	r0, [r7, #0]
 8006aa8:	6918      	ldr	r0, [r3, #16]
 8006aaa:	f7ff fd2d 	bl	8006508 <__hi0bits>
 8006aae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ab2:	e7e5      	b.n	8006a80 <__d2b+0x74>
 8006ab4:	080075f4 	.word	0x080075f4
 8006ab8:	08007605 	.word	0x08007605

08006abc <__sfputc_r>:
 8006abc:	6893      	ldr	r3, [r2, #8]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	b410      	push	{r4}
 8006ac4:	6093      	str	r3, [r2, #8]
 8006ac6:	da08      	bge.n	8006ada <__sfputc_r+0x1e>
 8006ac8:	6994      	ldr	r4, [r2, #24]
 8006aca:	42a3      	cmp	r3, r4
 8006acc:	db01      	blt.n	8006ad2 <__sfputc_r+0x16>
 8006ace:	290a      	cmp	r1, #10
 8006ad0:	d103      	bne.n	8006ada <__sfputc_r+0x1e>
 8006ad2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ad6:	f000 b9df 	b.w	8006e98 <__swbuf_r>
 8006ada:	6813      	ldr	r3, [r2, #0]
 8006adc:	1c58      	adds	r0, r3, #1
 8006ade:	6010      	str	r0, [r2, #0]
 8006ae0:	7019      	strb	r1, [r3, #0]
 8006ae2:	4608      	mov	r0, r1
 8006ae4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <__sfputs_r>:
 8006aea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aec:	4606      	mov	r6, r0
 8006aee:	460f      	mov	r7, r1
 8006af0:	4614      	mov	r4, r2
 8006af2:	18d5      	adds	r5, r2, r3
 8006af4:	42ac      	cmp	r4, r5
 8006af6:	d101      	bne.n	8006afc <__sfputs_r+0x12>
 8006af8:	2000      	movs	r0, #0
 8006afa:	e007      	b.n	8006b0c <__sfputs_r+0x22>
 8006afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b00:	463a      	mov	r2, r7
 8006b02:	4630      	mov	r0, r6
 8006b04:	f7ff ffda 	bl	8006abc <__sfputc_r>
 8006b08:	1c43      	adds	r3, r0, #1
 8006b0a:	d1f3      	bne.n	8006af4 <__sfputs_r+0xa>
 8006b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b10 <_vfiprintf_r>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	460d      	mov	r5, r1
 8006b16:	b09d      	sub	sp, #116	@ 0x74
 8006b18:	4614      	mov	r4, r2
 8006b1a:	4698      	mov	r8, r3
 8006b1c:	4606      	mov	r6, r0
 8006b1e:	b118      	cbz	r0, 8006b28 <_vfiprintf_r+0x18>
 8006b20:	6a03      	ldr	r3, [r0, #32]
 8006b22:	b90b      	cbnz	r3, 8006b28 <_vfiprintf_r+0x18>
 8006b24:	f7fe fbee 	bl	8005304 <__sinit>
 8006b28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b2a:	07d9      	lsls	r1, r3, #31
 8006b2c:	d405      	bmi.n	8006b3a <_vfiprintf_r+0x2a>
 8006b2e:	89ab      	ldrh	r3, [r5, #12]
 8006b30:	059a      	lsls	r2, r3, #22
 8006b32:	d402      	bmi.n	8006b3a <_vfiprintf_r+0x2a>
 8006b34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b36:	f7fe fcee 	bl	8005516 <__retarget_lock_acquire_recursive>
 8006b3a:	89ab      	ldrh	r3, [r5, #12]
 8006b3c:	071b      	lsls	r3, r3, #28
 8006b3e:	d501      	bpl.n	8006b44 <_vfiprintf_r+0x34>
 8006b40:	692b      	ldr	r3, [r5, #16]
 8006b42:	b99b      	cbnz	r3, 8006b6c <_vfiprintf_r+0x5c>
 8006b44:	4629      	mov	r1, r5
 8006b46:	4630      	mov	r0, r6
 8006b48:	f000 f9e4 	bl	8006f14 <__swsetup_r>
 8006b4c:	b170      	cbz	r0, 8006b6c <_vfiprintf_r+0x5c>
 8006b4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b50:	07dc      	lsls	r4, r3, #31
 8006b52:	d504      	bpl.n	8006b5e <_vfiprintf_r+0x4e>
 8006b54:	f04f 30ff 	mov.w	r0, #4294967295
 8006b58:	b01d      	add	sp, #116	@ 0x74
 8006b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5e:	89ab      	ldrh	r3, [r5, #12]
 8006b60:	0598      	lsls	r0, r3, #22
 8006b62:	d4f7      	bmi.n	8006b54 <_vfiprintf_r+0x44>
 8006b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b66:	f7fe fcd7 	bl	8005518 <__retarget_lock_release_recursive>
 8006b6a:	e7f3      	b.n	8006b54 <_vfiprintf_r+0x44>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b70:	2320      	movs	r3, #32
 8006b72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b76:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b7a:	2330      	movs	r3, #48	@ 0x30
 8006b7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d2c <_vfiprintf_r+0x21c>
 8006b80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b84:	f04f 0901 	mov.w	r9, #1
 8006b88:	4623      	mov	r3, r4
 8006b8a:	469a      	mov	sl, r3
 8006b8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b90:	b10a      	cbz	r2, 8006b96 <_vfiprintf_r+0x86>
 8006b92:	2a25      	cmp	r2, #37	@ 0x25
 8006b94:	d1f9      	bne.n	8006b8a <_vfiprintf_r+0x7a>
 8006b96:	ebba 0b04 	subs.w	fp, sl, r4
 8006b9a:	d00b      	beq.n	8006bb4 <_vfiprintf_r+0xa4>
 8006b9c:	465b      	mov	r3, fp
 8006b9e:	4622      	mov	r2, r4
 8006ba0:	4629      	mov	r1, r5
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f7ff ffa1 	bl	8006aea <__sfputs_r>
 8006ba8:	3001      	adds	r0, #1
 8006baa:	f000 80a7 	beq.w	8006cfc <_vfiprintf_r+0x1ec>
 8006bae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bb0:	445a      	add	r2, fp
 8006bb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f000 809f 	beq.w	8006cfc <_vfiprintf_r+0x1ec>
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bc8:	f10a 0a01 	add.w	sl, sl, #1
 8006bcc:	9304      	str	r3, [sp, #16]
 8006bce:	9307      	str	r3, [sp, #28]
 8006bd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006bd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006bd6:	4654      	mov	r4, sl
 8006bd8:	2205      	movs	r2, #5
 8006bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bde:	4853      	ldr	r0, [pc, #332]	@ (8006d2c <_vfiprintf_r+0x21c>)
 8006be0:	f7f9 fb16 	bl	8000210 <memchr>
 8006be4:	9a04      	ldr	r2, [sp, #16]
 8006be6:	b9d8      	cbnz	r0, 8006c20 <_vfiprintf_r+0x110>
 8006be8:	06d1      	lsls	r1, r2, #27
 8006bea:	bf44      	itt	mi
 8006bec:	2320      	movmi	r3, #32
 8006bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bf2:	0713      	lsls	r3, r2, #28
 8006bf4:	bf44      	itt	mi
 8006bf6:	232b      	movmi	r3, #43	@ 0x2b
 8006bf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bfc:	f89a 3000 	ldrb.w	r3, [sl]
 8006c00:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c02:	d015      	beq.n	8006c30 <_vfiprintf_r+0x120>
 8006c04:	9a07      	ldr	r2, [sp, #28]
 8006c06:	4654      	mov	r4, sl
 8006c08:	2000      	movs	r0, #0
 8006c0a:	f04f 0c0a 	mov.w	ip, #10
 8006c0e:	4621      	mov	r1, r4
 8006c10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c14:	3b30      	subs	r3, #48	@ 0x30
 8006c16:	2b09      	cmp	r3, #9
 8006c18:	d94b      	bls.n	8006cb2 <_vfiprintf_r+0x1a2>
 8006c1a:	b1b0      	cbz	r0, 8006c4a <_vfiprintf_r+0x13a>
 8006c1c:	9207      	str	r2, [sp, #28]
 8006c1e:	e014      	b.n	8006c4a <_vfiprintf_r+0x13a>
 8006c20:	eba0 0308 	sub.w	r3, r0, r8
 8006c24:	fa09 f303 	lsl.w	r3, r9, r3
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	9304      	str	r3, [sp, #16]
 8006c2c:	46a2      	mov	sl, r4
 8006c2e:	e7d2      	b.n	8006bd6 <_vfiprintf_r+0xc6>
 8006c30:	9b03      	ldr	r3, [sp, #12]
 8006c32:	1d19      	adds	r1, r3, #4
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	9103      	str	r1, [sp, #12]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	bfbb      	ittet	lt
 8006c3c:	425b      	neglt	r3, r3
 8006c3e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c42:	9307      	strge	r3, [sp, #28]
 8006c44:	9307      	strlt	r3, [sp, #28]
 8006c46:	bfb8      	it	lt
 8006c48:	9204      	strlt	r2, [sp, #16]
 8006c4a:	7823      	ldrb	r3, [r4, #0]
 8006c4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c4e:	d10a      	bne.n	8006c66 <_vfiprintf_r+0x156>
 8006c50:	7863      	ldrb	r3, [r4, #1]
 8006c52:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c54:	d132      	bne.n	8006cbc <_vfiprintf_r+0x1ac>
 8006c56:	9b03      	ldr	r3, [sp, #12]
 8006c58:	1d1a      	adds	r2, r3, #4
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	9203      	str	r2, [sp, #12]
 8006c5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c62:	3402      	adds	r4, #2
 8006c64:	9305      	str	r3, [sp, #20]
 8006c66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006d3c <_vfiprintf_r+0x22c>
 8006c6a:	7821      	ldrb	r1, [r4, #0]
 8006c6c:	2203      	movs	r2, #3
 8006c6e:	4650      	mov	r0, sl
 8006c70:	f7f9 face 	bl	8000210 <memchr>
 8006c74:	b138      	cbz	r0, 8006c86 <_vfiprintf_r+0x176>
 8006c76:	9b04      	ldr	r3, [sp, #16]
 8006c78:	eba0 000a 	sub.w	r0, r0, sl
 8006c7c:	2240      	movs	r2, #64	@ 0x40
 8006c7e:	4082      	lsls	r2, r0
 8006c80:	4313      	orrs	r3, r2
 8006c82:	3401      	adds	r4, #1
 8006c84:	9304      	str	r3, [sp, #16]
 8006c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c8a:	4829      	ldr	r0, [pc, #164]	@ (8006d30 <_vfiprintf_r+0x220>)
 8006c8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c90:	2206      	movs	r2, #6
 8006c92:	f7f9 fabd 	bl	8000210 <memchr>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	d03f      	beq.n	8006d1a <_vfiprintf_r+0x20a>
 8006c9a:	4b26      	ldr	r3, [pc, #152]	@ (8006d34 <_vfiprintf_r+0x224>)
 8006c9c:	bb1b      	cbnz	r3, 8006ce6 <_vfiprintf_r+0x1d6>
 8006c9e:	9b03      	ldr	r3, [sp, #12]
 8006ca0:	3307      	adds	r3, #7
 8006ca2:	f023 0307 	bic.w	r3, r3, #7
 8006ca6:	3308      	adds	r3, #8
 8006ca8:	9303      	str	r3, [sp, #12]
 8006caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cac:	443b      	add	r3, r7
 8006cae:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cb0:	e76a      	b.n	8006b88 <_vfiprintf_r+0x78>
 8006cb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	2001      	movs	r0, #1
 8006cba:	e7a8      	b.n	8006c0e <_vfiprintf_r+0xfe>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	3401      	adds	r4, #1
 8006cc0:	9305      	str	r3, [sp, #20]
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	f04f 0c0a 	mov.w	ip, #10
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cce:	3a30      	subs	r2, #48	@ 0x30
 8006cd0:	2a09      	cmp	r2, #9
 8006cd2:	d903      	bls.n	8006cdc <_vfiprintf_r+0x1cc>
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d0c6      	beq.n	8006c66 <_vfiprintf_r+0x156>
 8006cd8:	9105      	str	r1, [sp, #20]
 8006cda:	e7c4      	b.n	8006c66 <_vfiprintf_r+0x156>
 8006cdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ce0:	4604      	mov	r4, r0
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e7f0      	b.n	8006cc8 <_vfiprintf_r+0x1b8>
 8006ce6:	ab03      	add	r3, sp, #12
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	462a      	mov	r2, r5
 8006cec:	4b12      	ldr	r3, [pc, #72]	@ (8006d38 <_vfiprintf_r+0x228>)
 8006cee:	a904      	add	r1, sp, #16
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	f7fd fec3 	bl	8004a7c <_printf_float>
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	1c78      	adds	r0, r7, #1
 8006cfa:	d1d6      	bne.n	8006caa <_vfiprintf_r+0x19a>
 8006cfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cfe:	07d9      	lsls	r1, r3, #31
 8006d00:	d405      	bmi.n	8006d0e <_vfiprintf_r+0x1fe>
 8006d02:	89ab      	ldrh	r3, [r5, #12]
 8006d04:	059a      	lsls	r2, r3, #22
 8006d06:	d402      	bmi.n	8006d0e <_vfiprintf_r+0x1fe>
 8006d08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d0a:	f7fe fc05 	bl	8005518 <__retarget_lock_release_recursive>
 8006d0e:	89ab      	ldrh	r3, [r5, #12]
 8006d10:	065b      	lsls	r3, r3, #25
 8006d12:	f53f af1f 	bmi.w	8006b54 <_vfiprintf_r+0x44>
 8006d16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d18:	e71e      	b.n	8006b58 <_vfiprintf_r+0x48>
 8006d1a:	ab03      	add	r3, sp, #12
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	462a      	mov	r2, r5
 8006d20:	4b05      	ldr	r3, [pc, #20]	@ (8006d38 <_vfiprintf_r+0x228>)
 8006d22:	a904      	add	r1, sp, #16
 8006d24:	4630      	mov	r0, r6
 8006d26:	f7fe f941 	bl	8004fac <_printf_i>
 8006d2a:	e7e4      	b.n	8006cf6 <_vfiprintf_r+0x1e6>
 8006d2c:	08007760 	.word	0x08007760
 8006d30:	0800776a 	.word	0x0800776a
 8006d34:	08004a7d 	.word	0x08004a7d
 8006d38:	08006aeb 	.word	0x08006aeb
 8006d3c:	08007766 	.word	0x08007766

08006d40 <__sflush_r>:
 8006d40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d48:	0716      	lsls	r6, r2, #28
 8006d4a:	4605      	mov	r5, r0
 8006d4c:	460c      	mov	r4, r1
 8006d4e:	d454      	bmi.n	8006dfa <__sflush_r+0xba>
 8006d50:	684b      	ldr	r3, [r1, #4]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	dc02      	bgt.n	8006d5c <__sflush_r+0x1c>
 8006d56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	dd48      	ble.n	8006dee <__sflush_r+0xae>
 8006d5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d5e:	2e00      	cmp	r6, #0
 8006d60:	d045      	beq.n	8006dee <__sflush_r+0xae>
 8006d62:	2300      	movs	r3, #0
 8006d64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d68:	682f      	ldr	r7, [r5, #0]
 8006d6a:	6a21      	ldr	r1, [r4, #32]
 8006d6c:	602b      	str	r3, [r5, #0]
 8006d6e:	d030      	beq.n	8006dd2 <__sflush_r+0x92>
 8006d70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d72:	89a3      	ldrh	r3, [r4, #12]
 8006d74:	0759      	lsls	r1, r3, #29
 8006d76:	d505      	bpl.n	8006d84 <__sflush_r+0x44>
 8006d78:	6863      	ldr	r3, [r4, #4]
 8006d7a:	1ad2      	subs	r2, r2, r3
 8006d7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d7e:	b10b      	cbz	r3, 8006d84 <__sflush_r+0x44>
 8006d80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d82:	1ad2      	subs	r2, r2, r3
 8006d84:	2300      	movs	r3, #0
 8006d86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d88:	6a21      	ldr	r1, [r4, #32]
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	47b0      	blx	r6
 8006d8e:	1c43      	adds	r3, r0, #1
 8006d90:	89a3      	ldrh	r3, [r4, #12]
 8006d92:	d106      	bne.n	8006da2 <__sflush_r+0x62>
 8006d94:	6829      	ldr	r1, [r5, #0]
 8006d96:	291d      	cmp	r1, #29
 8006d98:	d82b      	bhi.n	8006df2 <__sflush_r+0xb2>
 8006d9a:	4a2a      	ldr	r2, [pc, #168]	@ (8006e44 <__sflush_r+0x104>)
 8006d9c:	410a      	asrs	r2, r1
 8006d9e:	07d6      	lsls	r6, r2, #31
 8006da0:	d427      	bmi.n	8006df2 <__sflush_r+0xb2>
 8006da2:	2200      	movs	r2, #0
 8006da4:	6062      	str	r2, [r4, #4]
 8006da6:	04d9      	lsls	r1, r3, #19
 8006da8:	6922      	ldr	r2, [r4, #16]
 8006daa:	6022      	str	r2, [r4, #0]
 8006dac:	d504      	bpl.n	8006db8 <__sflush_r+0x78>
 8006dae:	1c42      	adds	r2, r0, #1
 8006db0:	d101      	bne.n	8006db6 <__sflush_r+0x76>
 8006db2:	682b      	ldr	r3, [r5, #0]
 8006db4:	b903      	cbnz	r3, 8006db8 <__sflush_r+0x78>
 8006db6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006db8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006dba:	602f      	str	r7, [r5, #0]
 8006dbc:	b1b9      	cbz	r1, 8006dee <__sflush_r+0xae>
 8006dbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006dc2:	4299      	cmp	r1, r3
 8006dc4:	d002      	beq.n	8006dcc <__sflush_r+0x8c>
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	f7ff f9f6 	bl	80061b8 <_free_r>
 8006dcc:	2300      	movs	r3, #0
 8006dce:	6363      	str	r3, [r4, #52]	@ 0x34
 8006dd0:	e00d      	b.n	8006dee <__sflush_r+0xae>
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	47b0      	blx	r6
 8006dd8:	4602      	mov	r2, r0
 8006dda:	1c50      	adds	r0, r2, #1
 8006ddc:	d1c9      	bne.n	8006d72 <__sflush_r+0x32>
 8006dde:	682b      	ldr	r3, [r5, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d0c6      	beq.n	8006d72 <__sflush_r+0x32>
 8006de4:	2b1d      	cmp	r3, #29
 8006de6:	d001      	beq.n	8006dec <__sflush_r+0xac>
 8006de8:	2b16      	cmp	r3, #22
 8006dea:	d11e      	bne.n	8006e2a <__sflush_r+0xea>
 8006dec:	602f      	str	r7, [r5, #0]
 8006dee:	2000      	movs	r0, #0
 8006df0:	e022      	b.n	8006e38 <__sflush_r+0xf8>
 8006df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006df6:	b21b      	sxth	r3, r3
 8006df8:	e01b      	b.n	8006e32 <__sflush_r+0xf2>
 8006dfa:	690f      	ldr	r7, [r1, #16]
 8006dfc:	2f00      	cmp	r7, #0
 8006dfe:	d0f6      	beq.n	8006dee <__sflush_r+0xae>
 8006e00:	0793      	lsls	r3, r2, #30
 8006e02:	680e      	ldr	r6, [r1, #0]
 8006e04:	bf08      	it	eq
 8006e06:	694b      	ldreq	r3, [r1, #20]
 8006e08:	600f      	str	r7, [r1, #0]
 8006e0a:	bf18      	it	ne
 8006e0c:	2300      	movne	r3, #0
 8006e0e:	eba6 0807 	sub.w	r8, r6, r7
 8006e12:	608b      	str	r3, [r1, #8]
 8006e14:	f1b8 0f00 	cmp.w	r8, #0
 8006e18:	dde9      	ble.n	8006dee <__sflush_r+0xae>
 8006e1a:	6a21      	ldr	r1, [r4, #32]
 8006e1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e1e:	4643      	mov	r3, r8
 8006e20:	463a      	mov	r2, r7
 8006e22:	4628      	mov	r0, r5
 8006e24:	47b0      	blx	r6
 8006e26:	2800      	cmp	r0, #0
 8006e28:	dc08      	bgt.n	8006e3c <__sflush_r+0xfc>
 8006e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e32:	81a3      	strh	r3, [r4, #12]
 8006e34:	f04f 30ff 	mov.w	r0, #4294967295
 8006e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e3c:	4407      	add	r7, r0
 8006e3e:	eba8 0800 	sub.w	r8, r8, r0
 8006e42:	e7e7      	b.n	8006e14 <__sflush_r+0xd4>
 8006e44:	dfbffffe 	.word	0xdfbffffe

08006e48 <_fflush_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	690b      	ldr	r3, [r1, #16]
 8006e4c:	4605      	mov	r5, r0
 8006e4e:	460c      	mov	r4, r1
 8006e50:	b913      	cbnz	r3, 8006e58 <_fflush_r+0x10>
 8006e52:	2500      	movs	r5, #0
 8006e54:	4628      	mov	r0, r5
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
 8006e58:	b118      	cbz	r0, 8006e62 <_fflush_r+0x1a>
 8006e5a:	6a03      	ldr	r3, [r0, #32]
 8006e5c:	b90b      	cbnz	r3, 8006e62 <_fflush_r+0x1a>
 8006e5e:	f7fe fa51 	bl	8005304 <__sinit>
 8006e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0f3      	beq.n	8006e52 <_fflush_r+0xa>
 8006e6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e6c:	07d0      	lsls	r0, r2, #31
 8006e6e:	d404      	bmi.n	8006e7a <_fflush_r+0x32>
 8006e70:	0599      	lsls	r1, r3, #22
 8006e72:	d402      	bmi.n	8006e7a <_fflush_r+0x32>
 8006e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e76:	f7fe fb4e 	bl	8005516 <__retarget_lock_acquire_recursive>
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	4621      	mov	r1, r4
 8006e7e:	f7ff ff5f 	bl	8006d40 <__sflush_r>
 8006e82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e84:	07da      	lsls	r2, r3, #31
 8006e86:	4605      	mov	r5, r0
 8006e88:	d4e4      	bmi.n	8006e54 <_fflush_r+0xc>
 8006e8a:	89a3      	ldrh	r3, [r4, #12]
 8006e8c:	059b      	lsls	r3, r3, #22
 8006e8e:	d4e1      	bmi.n	8006e54 <_fflush_r+0xc>
 8006e90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e92:	f7fe fb41 	bl	8005518 <__retarget_lock_release_recursive>
 8006e96:	e7dd      	b.n	8006e54 <_fflush_r+0xc>

08006e98 <__swbuf_r>:
 8006e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e9a:	460e      	mov	r6, r1
 8006e9c:	4614      	mov	r4, r2
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	b118      	cbz	r0, 8006eaa <__swbuf_r+0x12>
 8006ea2:	6a03      	ldr	r3, [r0, #32]
 8006ea4:	b90b      	cbnz	r3, 8006eaa <__swbuf_r+0x12>
 8006ea6:	f7fe fa2d 	bl	8005304 <__sinit>
 8006eaa:	69a3      	ldr	r3, [r4, #24]
 8006eac:	60a3      	str	r3, [r4, #8]
 8006eae:	89a3      	ldrh	r3, [r4, #12]
 8006eb0:	071a      	lsls	r2, r3, #28
 8006eb2:	d501      	bpl.n	8006eb8 <__swbuf_r+0x20>
 8006eb4:	6923      	ldr	r3, [r4, #16]
 8006eb6:	b943      	cbnz	r3, 8006eca <__swbuf_r+0x32>
 8006eb8:	4621      	mov	r1, r4
 8006eba:	4628      	mov	r0, r5
 8006ebc:	f000 f82a 	bl	8006f14 <__swsetup_r>
 8006ec0:	b118      	cbz	r0, 8006eca <__swbuf_r+0x32>
 8006ec2:	f04f 37ff 	mov.w	r7, #4294967295
 8006ec6:	4638      	mov	r0, r7
 8006ec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eca:	6823      	ldr	r3, [r4, #0]
 8006ecc:	6922      	ldr	r2, [r4, #16]
 8006ece:	1a98      	subs	r0, r3, r2
 8006ed0:	6963      	ldr	r3, [r4, #20]
 8006ed2:	b2f6      	uxtb	r6, r6
 8006ed4:	4283      	cmp	r3, r0
 8006ed6:	4637      	mov	r7, r6
 8006ed8:	dc05      	bgt.n	8006ee6 <__swbuf_r+0x4e>
 8006eda:	4621      	mov	r1, r4
 8006edc:	4628      	mov	r0, r5
 8006ede:	f7ff ffb3 	bl	8006e48 <_fflush_r>
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	d1ed      	bne.n	8006ec2 <__swbuf_r+0x2a>
 8006ee6:	68a3      	ldr	r3, [r4, #8]
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	60a3      	str	r3, [r4, #8]
 8006eec:	6823      	ldr	r3, [r4, #0]
 8006eee:	1c5a      	adds	r2, r3, #1
 8006ef0:	6022      	str	r2, [r4, #0]
 8006ef2:	701e      	strb	r6, [r3, #0]
 8006ef4:	6962      	ldr	r2, [r4, #20]
 8006ef6:	1c43      	adds	r3, r0, #1
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d004      	beq.n	8006f06 <__swbuf_r+0x6e>
 8006efc:	89a3      	ldrh	r3, [r4, #12]
 8006efe:	07db      	lsls	r3, r3, #31
 8006f00:	d5e1      	bpl.n	8006ec6 <__swbuf_r+0x2e>
 8006f02:	2e0a      	cmp	r6, #10
 8006f04:	d1df      	bne.n	8006ec6 <__swbuf_r+0x2e>
 8006f06:	4621      	mov	r1, r4
 8006f08:	4628      	mov	r0, r5
 8006f0a:	f7ff ff9d 	bl	8006e48 <_fflush_r>
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	d0d9      	beq.n	8006ec6 <__swbuf_r+0x2e>
 8006f12:	e7d6      	b.n	8006ec2 <__swbuf_r+0x2a>

08006f14 <__swsetup_r>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	4b29      	ldr	r3, [pc, #164]	@ (8006fbc <__swsetup_r+0xa8>)
 8006f18:	4605      	mov	r5, r0
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	460c      	mov	r4, r1
 8006f1e:	b118      	cbz	r0, 8006f28 <__swsetup_r+0x14>
 8006f20:	6a03      	ldr	r3, [r0, #32]
 8006f22:	b90b      	cbnz	r3, 8006f28 <__swsetup_r+0x14>
 8006f24:	f7fe f9ee 	bl	8005304 <__sinit>
 8006f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f2c:	0719      	lsls	r1, r3, #28
 8006f2e:	d422      	bmi.n	8006f76 <__swsetup_r+0x62>
 8006f30:	06da      	lsls	r2, r3, #27
 8006f32:	d407      	bmi.n	8006f44 <__swsetup_r+0x30>
 8006f34:	2209      	movs	r2, #9
 8006f36:	602a      	str	r2, [r5, #0]
 8006f38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f3c:	81a3      	strh	r3, [r4, #12]
 8006f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f42:	e033      	b.n	8006fac <__swsetup_r+0x98>
 8006f44:	0758      	lsls	r0, r3, #29
 8006f46:	d512      	bpl.n	8006f6e <__swsetup_r+0x5a>
 8006f48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f4a:	b141      	cbz	r1, 8006f5e <__swsetup_r+0x4a>
 8006f4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f50:	4299      	cmp	r1, r3
 8006f52:	d002      	beq.n	8006f5a <__swsetup_r+0x46>
 8006f54:	4628      	mov	r0, r5
 8006f56:	f7ff f92f 	bl	80061b8 <_free_r>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f5e:	89a3      	ldrh	r3, [r4, #12]
 8006f60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f64:	81a3      	strh	r3, [r4, #12]
 8006f66:	2300      	movs	r3, #0
 8006f68:	6063      	str	r3, [r4, #4]
 8006f6a:	6923      	ldr	r3, [r4, #16]
 8006f6c:	6023      	str	r3, [r4, #0]
 8006f6e:	89a3      	ldrh	r3, [r4, #12]
 8006f70:	f043 0308 	orr.w	r3, r3, #8
 8006f74:	81a3      	strh	r3, [r4, #12]
 8006f76:	6923      	ldr	r3, [r4, #16]
 8006f78:	b94b      	cbnz	r3, 8006f8e <__swsetup_r+0x7a>
 8006f7a:	89a3      	ldrh	r3, [r4, #12]
 8006f7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f84:	d003      	beq.n	8006f8e <__swsetup_r+0x7a>
 8006f86:	4621      	mov	r1, r4
 8006f88:	4628      	mov	r0, r5
 8006f8a:	f000 f8c1 	bl	8007110 <__smakebuf_r>
 8006f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f92:	f013 0201 	ands.w	r2, r3, #1
 8006f96:	d00a      	beq.n	8006fae <__swsetup_r+0x9a>
 8006f98:	2200      	movs	r2, #0
 8006f9a:	60a2      	str	r2, [r4, #8]
 8006f9c:	6962      	ldr	r2, [r4, #20]
 8006f9e:	4252      	negs	r2, r2
 8006fa0:	61a2      	str	r2, [r4, #24]
 8006fa2:	6922      	ldr	r2, [r4, #16]
 8006fa4:	b942      	cbnz	r2, 8006fb8 <__swsetup_r+0xa4>
 8006fa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006faa:	d1c5      	bne.n	8006f38 <__swsetup_r+0x24>
 8006fac:	bd38      	pop	{r3, r4, r5, pc}
 8006fae:	0799      	lsls	r1, r3, #30
 8006fb0:	bf58      	it	pl
 8006fb2:	6962      	ldrpl	r2, [r4, #20]
 8006fb4:	60a2      	str	r2, [r4, #8]
 8006fb6:	e7f4      	b.n	8006fa2 <__swsetup_r+0x8e>
 8006fb8:	2000      	movs	r0, #0
 8006fba:	e7f7      	b.n	8006fac <__swsetup_r+0x98>
 8006fbc:	20000020 	.word	0x20000020

08006fc0 <_sbrk_r>:
 8006fc0:	b538      	push	{r3, r4, r5, lr}
 8006fc2:	4d06      	ldr	r5, [pc, #24]	@ (8006fdc <_sbrk_r+0x1c>)
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	4608      	mov	r0, r1
 8006fca:	602b      	str	r3, [r5, #0]
 8006fcc:	f7fa fe22 	bl	8001c14 <_sbrk>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d102      	bne.n	8006fda <_sbrk_r+0x1a>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	b103      	cbz	r3, 8006fda <_sbrk_r+0x1a>
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	bd38      	pop	{r3, r4, r5, pc}
 8006fdc:	2000046c 	.word	0x2000046c

08006fe0 <memcpy>:
 8006fe0:	440a      	add	r2, r1
 8006fe2:	4291      	cmp	r1, r2
 8006fe4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fe8:	d100      	bne.n	8006fec <memcpy+0xc>
 8006fea:	4770      	bx	lr
 8006fec:	b510      	push	{r4, lr}
 8006fee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ff2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ff6:	4291      	cmp	r1, r2
 8006ff8:	d1f9      	bne.n	8006fee <memcpy+0xe>
 8006ffa:	bd10      	pop	{r4, pc}

08006ffc <__assert_func>:
 8006ffc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ffe:	4614      	mov	r4, r2
 8007000:	461a      	mov	r2, r3
 8007002:	4b09      	ldr	r3, [pc, #36]	@ (8007028 <__assert_func+0x2c>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4605      	mov	r5, r0
 8007008:	68d8      	ldr	r0, [r3, #12]
 800700a:	b954      	cbnz	r4, 8007022 <__assert_func+0x26>
 800700c:	4b07      	ldr	r3, [pc, #28]	@ (800702c <__assert_func+0x30>)
 800700e:	461c      	mov	r4, r3
 8007010:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007014:	9100      	str	r1, [sp, #0]
 8007016:	462b      	mov	r3, r5
 8007018:	4905      	ldr	r1, [pc, #20]	@ (8007030 <__assert_func+0x34>)
 800701a:	f000 f841 	bl	80070a0 <fiprintf>
 800701e:	f000 f8d5 	bl	80071cc <abort>
 8007022:	4b04      	ldr	r3, [pc, #16]	@ (8007034 <__assert_func+0x38>)
 8007024:	e7f4      	b.n	8007010 <__assert_func+0x14>
 8007026:	bf00      	nop
 8007028:	20000020 	.word	0x20000020
 800702c:	080077b6 	.word	0x080077b6
 8007030:	08007788 	.word	0x08007788
 8007034:	0800777b 	.word	0x0800777b

08007038 <_calloc_r>:
 8007038:	b570      	push	{r4, r5, r6, lr}
 800703a:	fba1 5402 	umull	r5, r4, r1, r2
 800703e:	b93c      	cbnz	r4, 8007050 <_calloc_r+0x18>
 8007040:	4629      	mov	r1, r5
 8007042:	f7ff f92d 	bl	80062a0 <_malloc_r>
 8007046:	4606      	mov	r6, r0
 8007048:	b928      	cbnz	r0, 8007056 <_calloc_r+0x1e>
 800704a:	2600      	movs	r6, #0
 800704c:	4630      	mov	r0, r6
 800704e:	bd70      	pop	{r4, r5, r6, pc}
 8007050:	220c      	movs	r2, #12
 8007052:	6002      	str	r2, [r0, #0]
 8007054:	e7f9      	b.n	800704a <_calloc_r+0x12>
 8007056:	462a      	mov	r2, r5
 8007058:	4621      	mov	r1, r4
 800705a:	f7fe f9de 	bl	800541a <memset>
 800705e:	e7f5      	b.n	800704c <_calloc_r+0x14>

08007060 <__ascii_mbtowc>:
 8007060:	b082      	sub	sp, #8
 8007062:	b901      	cbnz	r1, 8007066 <__ascii_mbtowc+0x6>
 8007064:	a901      	add	r1, sp, #4
 8007066:	b142      	cbz	r2, 800707a <__ascii_mbtowc+0x1a>
 8007068:	b14b      	cbz	r3, 800707e <__ascii_mbtowc+0x1e>
 800706a:	7813      	ldrb	r3, [r2, #0]
 800706c:	600b      	str	r3, [r1, #0]
 800706e:	7812      	ldrb	r2, [r2, #0]
 8007070:	1e10      	subs	r0, r2, #0
 8007072:	bf18      	it	ne
 8007074:	2001      	movne	r0, #1
 8007076:	b002      	add	sp, #8
 8007078:	4770      	bx	lr
 800707a:	4610      	mov	r0, r2
 800707c:	e7fb      	b.n	8007076 <__ascii_mbtowc+0x16>
 800707e:	f06f 0001 	mvn.w	r0, #1
 8007082:	e7f8      	b.n	8007076 <__ascii_mbtowc+0x16>

08007084 <__ascii_wctomb>:
 8007084:	4603      	mov	r3, r0
 8007086:	4608      	mov	r0, r1
 8007088:	b141      	cbz	r1, 800709c <__ascii_wctomb+0x18>
 800708a:	2aff      	cmp	r2, #255	@ 0xff
 800708c:	d904      	bls.n	8007098 <__ascii_wctomb+0x14>
 800708e:	228a      	movs	r2, #138	@ 0x8a
 8007090:	601a      	str	r2, [r3, #0]
 8007092:	f04f 30ff 	mov.w	r0, #4294967295
 8007096:	4770      	bx	lr
 8007098:	700a      	strb	r2, [r1, #0]
 800709a:	2001      	movs	r0, #1
 800709c:	4770      	bx	lr
	...

080070a0 <fiprintf>:
 80070a0:	b40e      	push	{r1, r2, r3}
 80070a2:	b503      	push	{r0, r1, lr}
 80070a4:	4601      	mov	r1, r0
 80070a6:	ab03      	add	r3, sp, #12
 80070a8:	4805      	ldr	r0, [pc, #20]	@ (80070c0 <fiprintf+0x20>)
 80070aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80070ae:	6800      	ldr	r0, [r0, #0]
 80070b0:	9301      	str	r3, [sp, #4]
 80070b2:	f7ff fd2d 	bl	8006b10 <_vfiprintf_r>
 80070b6:	b002      	add	sp, #8
 80070b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80070bc:	b003      	add	sp, #12
 80070be:	4770      	bx	lr
 80070c0:	20000020 	.word	0x20000020

080070c4 <__swhatbuf_r>:
 80070c4:	b570      	push	{r4, r5, r6, lr}
 80070c6:	460c      	mov	r4, r1
 80070c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070cc:	2900      	cmp	r1, #0
 80070ce:	b096      	sub	sp, #88	@ 0x58
 80070d0:	4615      	mov	r5, r2
 80070d2:	461e      	mov	r6, r3
 80070d4:	da0d      	bge.n	80070f2 <__swhatbuf_r+0x2e>
 80070d6:	89a3      	ldrh	r3, [r4, #12]
 80070d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070dc:	f04f 0100 	mov.w	r1, #0
 80070e0:	bf14      	ite	ne
 80070e2:	2340      	movne	r3, #64	@ 0x40
 80070e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80070e8:	2000      	movs	r0, #0
 80070ea:	6031      	str	r1, [r6, #0]
 80070ec:	602b      	str	r3, [r5, #0]
 80070ee:	b016      	add	sp, #88	@ 0x58
 80070f0:	bd70      	pop	{r4, r5, r6, pc}
 80070f2:	466a      	mov	r2, sp
 80070f4:	f000 f848 	bl	8007188 <_fstat_r>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	dbec      	blt.n	80070d6 <__swhatbuf_r+0x12>
 80070fc:	9901      	ldr	r1, [sp, #4]
 80070fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007102:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007106:	4259      	negs	r1, r3
 8007108:	4159      	adcs	r1, r3
 800710a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800710e:	e7eb      	b.n	80070e8 <__swhatbuf_r+0x24>

08007110 <__smakebuf_r>:
 8007110:	898b      	ldrh	r3, [r1, #12]
 8007112:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007114:	079d      	lsls	r5, r3, #30
 8007116:	4606      	mov	r6, r0
 8007118:	460c      	mov	r4, r1
 800711a:	d507      	bpl.n	800712c <__smakebuf_r+0x1c>
 800711c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	6123      	str	r3, [r4, #16]
 8007124:	2301      	movs	r3, #1
 8007126:	6163      	str	r3, [r4, #20]
 8007128:	b003      	add	sp, #12
 800712a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800712c:	ab01      	add	r3, sp, #4
 800712e:	466a      	mov	r2, sp
 8007130:	f7ff ffc8 	bl	80070c4 <__swhatbuf_r>
 8007134:	9f00      	ldr	r7, [sp, #0]
 8007136:	4605      	mov	r5, r0
 8007138:	4639      	mov	r1, r7
 800713a:	4630      	mov	r0, r6
 800713c:	f7ff f8b0 	bl	80062a0 <_malloc_r>
 8007140:	b948      	cbnz	r0, 8007156 <__smakebuf_r+0x46>
 8007142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007146:	059a      	lsls	r2, r3, #22
 8007148:	d4ee      	bmi.n	8007128 <__smakebuf_r+0x18>
 800714a:	f023 0303 	bic.w	r3, r3, #3
 800714e:	f043 0302 	orr.w	r3, r3, #2
 8007152:	81a3      	strh	r3, [r4, #12]
 8007154:	e7e2      	b.n	800711c <__smakebuf_r+0xc>
 8007156:	89a3      	ldrh	r3, [r4, #12]
 8007158:	6020      	str	r0, [r4, #0]
 800715a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800715e:	81a3      	strh	r3, [r4, #12]
 8007160:	9b01      	ldr	r3, [sp, #4]
 8007162:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007166:	b15b      	cbz	r3, 8007180 <__smakebuf_r+0x70>
 8007168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800716c:	4630      	mov	r0, r6
 800716e:	f000 f81d 	bl	80071ac <_isatty_r>
 8007172:	b128      	cbz	r0, 8007180 <__smakebuf_r+0x70>
 8007174:	89a3      	ldrh	r3, [r4, #12]
 8007176:	f023 0303 	bic.w	r3, r3, #3
 800717a:	f043 0301 	orr.w	r3, r3, #1
 800717e:	81a3      	strh	r3, [r4, #12]
 8007180:	89a3      	ldrh	r3, [r4, #12]
 8007182:	431d      	orrs	r5, r3
 8007184:	81a5      	strh	r5, [r4, #12]
 8007186:	e7cf      	b.n	8007128 <__smakebuf_r+0x18>

08007188 <_fstat_r>:
 8007188:	b538      	push	{r3, r4, r5, lr}
 800718a:	4d07      	ldr	r5, [pc, #28]	@ (80071a8 <_fstat_r+0x20>)
 800718c:	2300      	movs	r3, #0
 800718e:	4604      	mov	r4, r0
 8007190:	4608      	mov	r0, r1
 8007192:	4611      	mov	r1, r2
 8007194:	602b      	str	r3, [r5, #0]
 8007196:	f7fa fd15 	bl	8001bc4 <_fstat>
 800719a:	1c43      	adds	r3, r0, #1
 800719c:	d102      	bne.n	80071a4 <_fstat_r+0x1c>
 800719e:	682b      	ldr	r3, [r5, #0]
 80071a0:	b103      	cbz	r3, 80071a4 <_fstat_r+0x1c>
 80071a2:	6023      	str	r3, [r4, #0]
 80071a4:	bd38      	pop	{r3, r4, r5, pc}
 80071a6:	bf00      	nop
 80071a8:	2000046c 	.word	0x2000046c

080071ac <_isatty_r>:
 80071ac:	b538      	push	{r3, r4, r5, lr}
 80071ae:	4d06      	ldr	r5, [pc, #24]	@ (80071c8 <_isatty_r+0x1c>)
 80071b0:	2300      	movs	r3, #0
 80071b2:	4604      	mov	r4, r0
 80071b4:	4608      	mov	r0, r1
 80071b6:	602b      	str	r3, [r5, #0]
 80071b8:	f7fa fd14 	bl	8001be4 <_isatty>
 80071bc:	1c43      	adds	r3, r0, #1
 80071be:	d102      	bne.n	80071c6 <_isatty_r+0x1a>
 80071c0:	682b      	ldr	r3, [r5, #0]
 80071c2:	b103      	cbz	r3, 80071c6 <_isatty_r+0x1a>
 80071c4:	6023      	str	r3, [r4, #0]
 80071c6:	bd38      	pop	{r3, r4, r5, pc}
 80071c8:	2000046c 	.word	0x2000046c

080071cc <abort>:
 80071cc:	b508      	push	{r3, lr}
 80071ce:	2006      	movs	r0, #6
 80071d0:	f000 f82c 	bl	800722c <raise>
 80071d4:	2001      	movs	r0, #1
 80071d6:	f7fa fca5 	bl	8001b24 <_exit>

080071da <_raise_r>:
 80071da:	291f      	cmp	r1, #31
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4605      	mov	r5, r0
 80071e0:	460c      	mov	r4, r1
 80071e2:	d904      	bls.n	80071ee <_raise_r+0x14>
 80071e4:	2316      	movs	r3, #22
 80071e6:	6003      	str	r3, [r0, #0]
 80071e8:	f04f 30ff 	mov.w	r0, #4294967295
 80071ec:	bd38      	pop	{r3, r4, r5, pc}
 80071ee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80071f0:	b112      	cbz	r2, 80071f8 <_raise_r+0x1e>
 80071f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071f6:	b94b      	cbnz	r3, 800720c <_raise_r+0x32>
 80071f8:	4628      	mov	r0, r5
 80071fa:	f000 f831 	bl	8007260 <_getpid_r>
 80071fe:	4622      	mov	r2, r4
 8007200:	4601      	mov	r1, r0
 8007202:	4628      	mov	r0, r5
 8007204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007208:	f000 b818 	b.w	800723c <_kill_r>
 800720c:	2b01      	cmp	r3, #1
 800720e:	d00a      	beq.n	8007226 <_raise_r+0x4c>
 8007210:	1c59      	adds	r1, r3, #1
 8007212:	d103      	bne.n	800721c <_raise_r+0x42>
 8007214:	2316      	movs	r3, #22
 8007216:	6003      	str	r3, [r0, #0]
 8007218:	2001      	movs	r0, #1
 800721a:	e7e7      	b.n	80071ec <_raise_r+0x12>
 800721c:	2100      	movs	r1, #0
 800721e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007222:	4620      	mov	r0, r4
 8007224:	4798      	blx	r3
 8007226:	2000      	movs	r0, #0
 8007228:	e7e0      	b.n	80071ec <_raise_r+0x12>
	...

0800722c <raise>:
 800722c:	4b02      	ldr	r3, [pc, #8]	@ (8007238 <raise+0xc>)
 800722e:	4601      	mov	r1, r0
 8007230:	6818      	ldr	r0, [r3, #0]
 8007232:	f7ff bfd2 	b.w	80071da <_raise_r>
 8007236:	bf00      	nop
 8007238:	20000020 	.word	0x20000020

0800723c <_kill_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d07      	ldr	r5, [pc, #28]	@ (800725c <_kill_r+0x20>)
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	4608      	mov	r0, r1
 8007246:	4611      	mov	r1, r2
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	f7fa fc5b 	bl	8001b04 <_kill>
 800724e:	1c43      	adds	r3, r0, #1
 8007250:	d102      	bne.n	8007258 <_kill_r+0x1c>
 8007252:	682b      	ldr	r3, [r5, #0]
 8007254:	b103      	cbz	r3, 8007258 <_kill_r+0x1c>
 8007256:	6023      	str	r3, [r4, #0]
 8007258:	bd38      	pop	{r3, r4, r5, pc}
 800725a:	bf00      	nop
 800725c:	2000046c 	.word	0x2000046c

08007260 <_getpid_r>:
 8007260:	f7fa bc48 	b.w	8001af4 <_getpid>

08007264 <fmod>:
 8007264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007266:	ed2d 8b02 	vpush	{d8}
 800726a:	ec57 6b10 	vmov	r6, r7, d0
 800726e:	ec55 4b11 	vmov	r4, r5, d1
 8007272:	f000 f825 	bl	80072c0 <__ieee754_fmod>
 8007276:	4622      	mov	r2, r4
 8007278:	462b      	mov	r3, r5
 800727a:	4630      	mov	r0, r6
 800727c:	4639      	mov	r1, r7
 800727e:	eeb0 8a40 	vmov.f32	s16, s0
 8007282:	eef0 8a60 	vmov.f32	s17, s1
 8007286:	f7f9 fc71 	bl	8000b6c <__aeabi_dcmpun>
 800728a:	b990      	cbnz	r0, 80072b2 <fmod+0x4e>
 800728c:	2200      	movs	r2, #0
 800728e:	2300      	movs	r3, #0
 8007290:	4620      	mov	r0, r4
 8007292:	4629      	mov	r1, r5
 8007294:	f7f9 fc38 	bl	8000b08 <__aeabi_dcmpeq>
 8007298:	b158      	cbz	r0, 80072b2 <fmod+0x4e>
 800729a:	f7fe f911 	bl	80054c0 <__errno>
 800729e:	2321      	movs	r3, #33	@ 0x21
 80072a0:	6003      	str	r3, [r0, #0]
 80072a2:	2200      	movs	r2, #0
 80072a4:	2300      	movs	r3, #0
 80072a6:	4610      	mov	r0, r2
 80072a8:	4619      	mov	r1, r3
 80072aa:	f7f9 faef 	bl	800088c <__aeabi_ddiv>
 80072ae:	ec41 0b18 	vmov	d8, r0, r1
 80072b2:	eeb0 0a48 	vmov.f32	s0, s16
 80072b6:	eef0 0a68 	vmov.f32	s1, s17
 80072ba:	ecbd 8b02 	vpop	{d8}
 80072be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072c0 <__ieee754_fmod>:
 80072c0:	ec53 2b11 	vmov	r2, r3, d1
 80072c4:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 80072c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072cc:	ea52 040c 	orrs.w	r4, r2, ip
 80072d0:	ec51 0b10 	vmov	r0, r1, d0
 80072d4:	461e      	mov	r6, r3
 80072d6:	4617      	mov	r7, r2
 80072d8:	4696      	mov	lr, r2
 80072da:	d00c      	beq.n	80072f6 <__ieee754_fmod+0x36>
 80072dc:	4c77      	ldr	r4, [pc, #476]	@ (80074bc <__ieee754_fmod+0x1fc>)
 80072de:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80072e2:	45a0      	cmp	r8, r4
 80072e4:	4689      	mov	r9, r1
 80072e6:	d806      	bhi.n	80072f6 <__ieee754_fmod+0x36>
 80072e8:	4254      	negs	r4, r2
 80072ea:	4d75      	ldr	r5, [pc, #468]	@ (80074c0 <__ieee754_fmod+0x200>)
 80072ec:	4314      	orrs	r4, r2
 80072ee:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 80072f2:	42ac      	cmp	r4, r5
 80072f4:	d909      	bls.n	800730a <__ieee754_fmod+0x4a>
 80072f6:	f7f9 f99f 	bl	8000638 <__aeabi_dmul>
 80072fa:	4602      	mov	r2, r0
 80072fc:	460b      	mov	r3, r1
 80072fe:	f7f9 fac5 	bl	800088c <__aeabi_ddiv>
 8007302:	ec41 0b10 	vmov	d0, r0, r1
 8007306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800730a:	45e0      	cmp	r8, ip
 800730c:	4682      	mov	sl, r0
 800730e:	4604      	mov	r4, r0
 8007310:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007314:	dc09      	bgt.n	800732a <__ieee754_fmod+0x6a>
 8007316:	dbf4      	blt.n	8007302 <__ieee754_fmod+0x42>
 8007318:	4282      	cmp	r2, r0
 800731a:	d8f2      	bhi.n	8007302 <__ieee754_fmod+0x42>
 800731c:	d105      	bne.n	800732a <__ieee754_fmod+0x6a>
 800731e:	4b69      	ldr	r3, [pc, #420]	@ (80074c4 <__ieee754_fmod+0x204>)
 8007320:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8007324:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007328:	e7eb      	b.n	8007302 <__ieee754_fmod+0x42>
 800732a:	4a65      	ldr	r2, [pc, #404]	@ (80074c0 <__ieee754_fmod+0x200>)
 800732c:	ea19 0f02 	tst.w	r9, r2
 8007330:	d148      	bne.n	80073c4 <__ieee754_fmod+0x104>
 8007332:	f1b8 0f00 	cmp.w	r8, #0
 8007336:	d13d      	bne.n	80073b4 <__ieee754_fmod+0xf4>
 8007338:	4963      	ldr	r1, [pc, #396]	@ (80074c8 <__ieee754_fmod+0x208>)
 800733a:	4653      	mov	r3, sl
 800733c:	2b00      	cmp	r3, #0
 800733e:	dc36      	bgt.n	80073ae <__ieee754_fmod+0xee>
 8007340:	4216      	tst	r6, r2
 8007342:	d14f      	bne.n	80073e4 <__ieee754_fmod+0x124>
 8007344:	f1bc 0f00 	cmp.w	ip, #0
 8007348:	d144      	bne.n	80073d4 <__ieee754_fmod+0x114>
 800734a:	4a5f      	ldr	r2, [pc, #380]	@ (80074c8 <__ieee754_fmod+0x208>)
 800734c:	463b      	mov	r3, r7
 800734e:	2b00      	cmp	r3, #0
 8007350:	dc3d      	bgt.n	80073ce <__ieee754_fmod+0x10e>
 8007352:	485e      	ldr	r0, [pc, #376]	@ (80074cc <__ieee754_fmod+0x20c>)
 8007354:	4281      	cmp	r1, r0
 8007356:	db4a      	blt.n	80073ee <__ieee754_fmod+0x12e>
 8007358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800735c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007360:	485a      	ldr	r0, [pc, #360]	@ (80074cc <__ieee754_fmod+0x20c>)
 8007362:	4282      	cmp	r2, r0
 8007364:	db57      	blt.n	8007416 <__ieee754_fmod+0x156>
 8007366:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800736a:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 800736e:	1a89      	subs	r1, r1, r2
 8007370:	1b98      	subs	r0, r3, r6
 8007372:	eba4 070e 	sub.w	r7, r4, lr
 8007376:	2900      	cmp	r1, #0
 8007378:	d162      	bne.n	8007440 <__ieee754_fmod+0x180>
 800737a:	4574      	cmp	r4, lr
 800737c:	bf38      	it	cc
 800737e:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8007382:	2800      	cmp	r0, #0
 8007384:	bfa4      	itt	ge
 8007386:	463c      	movge	r4, r7
 8007388:	4603      	movge	r3, r0
 800738a:	ea53 0104 	orrs.w	r1, r3, r4
 800738e:	d0c6      	beq.n	800731e <__ieee754_fmod+0x5e>
 8007390:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007394:	db69      	blt.n	800746a <__ieee754_fmod+0x1aa>
 8007396:	494d      	ldr	r1, [pc, #308]	@ (80074cc <__ieee754_fmod+0x20c>)
 8007398:	428a      	cmp	r2, r1
 800739a:	db6c      	blt.n	8007476 <__ieee754_fmod+0x1b6>
 800739c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80073a0:	432b      	orrs	r3, r5
 80073a2:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 80073a6:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80073aa:	4620      	mov	r0, r4
 80073ac:	e7a9      	b.n	8007302 <__ieee754_fmod+0x42>
 80073ae:	3901      	subs	r1, #1
 80073b0:	005b      	lsls	r3, r3, #1
 80073b2:	e7c3      	b.n	800733c <__ieee754_fmod+0x7c>
 80073b4:	4945      	ldr	r1, [pc, #276]	@ (80074cc <__ieee754_fmod+0x20c>)
 80073b6:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	ddc0      	ble.n	8007340 <__ieee754_fmod+0x80>
 80073be:	3901      	subs	r1, #1
 80073c0:	005b      	lsls	r3, r3, #1
 80073c2:	e7fa      	b.n	80073ba <__ieee754_fmod+0xfa>
 80073c4:	ea4f 5128 	mov.w	r1, r8, asr #20
 80073c8:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80073cc:	e7b8      	b.n	8007340 <__ieee754_fmod+0x80>
 80073ce:	3a01      	subs	r2, #1
 80073d0:	005b      	lsls	r3, r3, #1
 80073d2:	e7bc      	b.n	800734e <__ieee754_fmod+0x8e>
 80073d4:	4a3d      	ldr	r2, [pc, #244]	@ (80074cc <__ieee754_fmod+0x20c>)
 80073d6:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 80073da:	2b00      	cmp	r3, #0
 80073dc:	ddb9      	ble.n	8007352 <__ieee754_fmod+0x92>
 80073de:	3a01      	subs	r2, #1
 80073e0:	005b      	lsls	r3, r3, #1
 80073e2:	e7fa      	b.n	80073da <__ieee754_fmod+0x11a>
 80073e4:	ea4f 522c 	mov.w	r2, ip, asr #20
 80073e8:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80073ec:	e7b1      	b.n	8007352 <__ieee754_fmod+0x92>
 80073ee:	1a40      	subs	r0, r0, r1
 80073f0:	281f      	cmp	r0, #31
 80073f2:	dc0a      	bgt.n	800740a <__ieee754_fmod+0x14a>
 80073f4:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 80073f8:	fa08 f800 	lsl.w	r8, r8, r0
 80073fc:	fa2a f303 	lsr.w	r3, sl, r3
 8007400:	ea43 0308 	orr.w	r3, r3, r8
 8007404:	fa0a f400 	lsl.w	r4, sl, r0
 8007408:	e7aa      	b.n	8007360 <__ieee754_fmod+0xa0>
 800740a:	4b31      	ldr	r3, [pc, #196]	@ (80074d0 <__ieee754_fmod+0x210>)
 800740c:	1a5b      	subs	r3, r3, r1
 800740e:	fa0a f303 	lsl.w	r3, sl, r3
 8007412:	2400      	movs	r4, #0
 8007414:	e7a4      	b.n	8007360 <__ieee754_fmod+0xa0>
 8007416:	1a80      	subs	r0, r0, r2
 8007418:	281f      	cmp	r0, #31
 800741a:	dc0a      	bgt.n	8007432 <__ieee754_fmod+0x172>
 800741c:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8007420:	fa0c fc00 	lsl.w	ip, ip, r0
 8007424:	fa27 f606 	lsr.w	r6, r7, r6
 8007428:	ea46 060c 	orr.w	r6, r6, ip
 800742c:	fa07 fe00 	lsl.w	lr, r7, r0
 8007430:	e79d      	b.n	800736e <__ieee754_fmod+0xae>
 8007432:	4e27      	ldr	r6, [pc, #156]	@ (80074d0 <__ieee754_fmod+0x210>)
 8007434:	1ab6      	subs	r6, r6, r2
 8007436:	fa07 f606 	lsl.w	r6, r7, r6
 800743a:	f04f 0e00 	mov.w	lr, #0
 800743e:	e796      	b.n	800736e <__ieee754_fmod+0xae>
 8007440:	4574      	cmp	r4, lr
 8007442:	bf38      	it	cc
 8007444:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8007448:	2800      	cmp	r0, #0
 800744a:	da05      	bge.n	8007458 <__ieee754_fmod+0x198>
 800744c:	0fe0      	lsrs	r0, r4, #31
 800744e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8007452:	0064      	lsls	r4, r4, #1
 8007454:	3901      	subs	r1, #1
 8007456:	e78b      	b.n	8007370 <__ieee754_fmod+0xb0>
 8007458:	ea50 0307 	orrs.w	r3, r0, r7
 800745c:	f43f af5f 	beq.w	800731e <__ieee754_fmod+0x5e>
 8007460:	0ffb      	lsrs	r3, r7, #31
 8007462:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007466:	007c      	lsls	r4, r7, #1
 8007468:	e7f4      	b.n	8007454 <__ieee754_fmod+0x194>
 800746a:	0fe1      	lsrs	r1, r4, #31
 800746c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8007470:	0064      	lsls	r4, r4, #1
 8007472:	3a01      	subs	r2, #1
 8007474:	e78c      	b.n	8007390 <__ieee754_fmod+0xd0>
 8007476:	1a89      	subs	r1, r1, r2
 8007478:	2914      	cmp	r1, #20
 800747a:	dc0a      	bgt.n	8007492 <__ieee754_fmod+0x1d2>
 800747c:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8007480:	fa03 f202 	lsl.w	r2, r3, r2
 8007484:	40cc      	lsrs	r4, r1
 8007486:	4322      	orrs	r2, r4
 8007488:	410b      	asrs	r3, r1
 800748a:	ea43 0105 	orr.w	r1, r3, r5
 800748e:	4610      	mov	r0, r2
 8007490:	e737      	b.n	8007302 <__ieee754_fmod+0x42>
 8007492:	291f      	cmp	r1, #31
 8007494:	dc07      	bgt.n	80074a6 <__ieee754_fmod+0x1e6>
 8007496:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 800749a:	40cc      	lsrs	r4, r1
 800749c:	fa03 f202 	lsl.w	r2, r3, r2
 80074a0:	4322      	orrs	r2, r4
 80074a2:	462b      	mov	r3, r5
 80074a4:	e7f1      	b.n	800748a <__ieee754_fmod+0x1ca>
 80074a6:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 80074aa:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80074ae:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 80074b2:	32e2      	adds	r2, #226	@ 0xe2
 80074b4:	fa43 f202 	asr.w	r2, r3, r2
 80074b8:	e7f3      	b.n	80074a2 <__ieee754_fmod+0x1e2>
 80074ba:	bf00      	nop
 80074bc:	7fefffff 	.word	0x7fefffff
 80074c0:	7ff00000 	.word	0x7ff00000
 80074c4:	080078b8 	.word	0x080078b8
 80074c8:	fffffbed 	.word	0xfffffbed
 80074cc:	fffffc02 	.word	0xfffffc02
 80074d0:	fffffbe2 	.word	0xfffffbe2

080074d4 <_init>:
 80074d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074d6:	bf00      	nop
 80074d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074da:	bc08      	pop	{r3}
 80074dc:	469e      	mov	lr, r3
 80074de:	4770      	bx	lr

080074e0 <_fini>:
 80074e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e2:	bf00      	nop
 80074e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074e6:	bc08      	pop	{r3}
 80074e8:	469e      	mov	lr, r3
 80074ea:	4770      	bx	lr
