#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564872aad120 .scope module, "ULPI_REG_WRITE_tb" "ULPI_REG_WRITE_tb" 2 35;
 .timescale 0 0;
v0x564872b1f060_0 .var "ADDR", 5 0;
v0x564872b1f140_0 .var "DATA", 7 0;
v0x564872b1f1e0_0 .var "NXT", 0 0;
v0x564872b1f280_0 .net "STP", 0 0, L_0x564872ae7920;  1 drivers
v0x564872b1f320_0 .net "ULPI_DATA", 7 0, L_0x564872aeaa00;  1 drivers
v0x564872b1f3c0_0 .var "WD", 0 0;
v0x564872b1f460_0 .net "busy", 0 0, L_0x564872b20310;  1 drivers
v0x564872b1f500_0 .var "clk", 0 0;
v0x564872b1f5d0_0 .var "rst", 0 0;
S_0x564872aad2a0 .scope module, "WRITE_tb" "ULPI_REG_WRITE" 2 50, 3 50 0, S_0x564872aad120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "WRITE_DATA"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /INPUT 6 "ADDR"
    .port_info 5 /OUTPUT 1 "BUSY"
    .port_info 6 /INPUT 1 "NXT"
    .port_info 7 /OUTPUT 1 "STP"
    .port_info 8 /OUTPUT 8 "ULPI_DATA"
P_0x564872ae5aa0 .param/l "REG_WRITE_CMD" 0 3 66, C4<10>;
P_0x564872ae5ae0 .param/l "WRITE_IDLE" 1 3 98, C4<00>;
P_0x564872ae5b20 .param/l "WRITE_SEND_DATA" 1 3 100, C4<10>;
P_0x564872ae5b60 .param/l "WRITE_STP" 1 3 101, C4<11>;
P_0x564872ae5ba0 .param/l "WRITE_TXCMD" 1 3 99, C4<01>;
L_0x564872ae7920 .functor BUFZ 1, v0x564872b1d710_0, C4<0>, C4<0>, C4<0>;
L_0x564872aeaa00 .functor BUFZ 8, v0x564872b1d8b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x564872afdbc0_0 .net "ADDR", 5 0, v0x564872b1f060_0;  1 drivers
v0x564872b1d2e0_0 .net "BUSY", 0 0, L_0x564872b20310;  alias, 1 drivers
v0x564872b1d3a0_0 .net "DATA", 7 0, v0x564872b1f140_0;  1 drivers
v0x564872b1d460_0 .var "DATA_buf_r", 7 0;
v0x564872b1d540_0 .net "NXT", 0 0, v0x564872b1f1e0_0;  1 drivers
v0x564872b1d650_0 .net "STP", 0 0, L_0x564872ae7920;  alias, 1 drivers
v0x564872b1d710_0 .var "STP_r", 0 0;
v0x564872b1d7d0_0 .net "ULPI_DATA", 7 0, L_0x564872aeaa00;  alias, 1 drivers
v0x564872b1d8b0_0 .var "ULPI_DATA_buf_r", 7 0;
v0x564872b1d990_0 .net "WRITE_DATA", 0 0, v0x564872b1f3c0_0;  1 drivers
v0x564872b1da50_0 .net "WRITE_s_IDLE", 0 0, L_0x564872b1f880;  1 drivers
v0x564872b1db10_0 .net "WRITE_s_SEND_DATA", 0 0, L_0x564872b1fe80;  1 drivers
v0x564872b1dbd0_0 .net "WRITE_s_STP", 0 0, L_0x564872b20130;  1 drivers
v0x564872b1dc90_0 .net "WRITE_s_TXCMD", 0 0, L_0x564872b1fbd0;  1 drivers
v0x564872b1dd50_0 .var "WRITE_state_r", 1 0;
L_0x7efc4b9af0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564872b1de30_0 .net/2u *"_s12", 1 0, L_0x7efc4b9af0f0;  1 drivers
v0x564872b1df10_0 .net *"_s14", 0 0, L_0x564872b1fa40;  1 drivers
L_0x7efc4b9af138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564872b1dfd0_0 .net/2u *"_s16", 0 0, L_0x7efc4b9af138;  1 drivers
L_0x7efc4b9af180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564872b1e0b0_0 .net/2u *"_s18", 0 0, L_0x7efc4b9af180;  1 drivers
L_0x7efc4b9af018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564872b1e190_0 .net/2u *"_s2", 1 0, L_0x7efc4b9af018;  1 drivers
L_0x7efc4b9af1c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564872b1e270_0 .net/2u *"_s22", 1 0, L_0x7efc4b9af1c8;  1 drivers
v0x564872b1e350_0 .net *"_s24", 0 0, L_0x564872b1fd90;  1 drivers
L_0x7efc4b9af210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564872b1e410_0 .net/2u *"_s26", 0 0, L_0x7efc4b9af210;  1 drivers
L_0x7efc4b9af258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564872b1e4f0_0 .net/2u *"_s28", 0 0, L_0x7efc4b9af258;  1 drivers
L_0x7efc4b9af2a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564872b1e5d0_0 .net/2u *"_s32", 1 0, L_0x7efc4b9af2a0;  1 drivers
v0x564872b1e6b0_0 .net *"_s34", 0 0, L_0x564872b20000;  1 drivers
L_0x7efc4b9af2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564872b1e770_0 .net/2u *"_s36", 0 0, L_0x7efc4b9af2e8;  1 drivers
L_0x7efc4b9af330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564872b1e850_0 .net/2u *"_s38", 0 0, L_0x7efc4b9af330;  1 drivers
v0x564872b1e930_0 .net *"_s4", 0 0, L_0x564872b1f6d0;  1 drivers
L_0x7efc4b9af060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564872b1e9f0_0 .net/2u *"_s6", 0 0, L_0x7efc4b9af060;  1 drivers
L_0x7efc4b9af0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564872b1ead0_0 .net/2u *"_s8", 0 0, L_0x7efc4b9af0a8;  1 drivers
v0x564872b1ebb0_0 .net "clk", 0 0, v0x564872b1f500_0;  1 drivers
v0x564872b1ec70_0 .net "rst", 0 0, v0x564872b1f5d0_0;  1 drivers
E_0x564872ae8f40 .event posedge, v0x564872b1ebb0_0;
L_0x564872b1f6d0 .cmp/eq 2, v0x564872b1dd50_0, L_0x7efc4b9af018;
L_0x564872b1f880 .functor MUXZ 1, L_0x7efc4b9af0a8, L_0x7efc4b9af060, L_0x564872b1f6d0, C4<>;
L_0x564872b1fa40 .cmp/eq 2, v0x564872b1dd50_0, L_0x7efc4b9af0f0;
L_0x564872b1fbd0 .functor MUXZ 1, L_0x7efc4b9af180, L_0x7efc4b9af138, L_0x564872b1fa40, C4<>;
L_0x564872b1fd90 .cmp/eq 2, v0x564872b1dd50_0, L_0x7efc4b9af1c8;
L_0x564872b1fe80 .functor MUXZ 1, L_0x7efc4b9af258, L_0x7efc4b9af210, L_0x564872b1fd90, C4<>;
L_0x564872b20000 .cmp/eq 2, v0x564872b1dd50_0, L_0x7efc4b9af2a0;
L_0x564872b20130 .functor MUXZ 1, L_0x7efc4b9af330, L_0x7efc4b9af2e8, L_0x564872b20000, C4<>;
L_0x564872b20310 .reduce/nor L_0x564872b1f880;
    .scope S_0x564872aad2a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564872b1d710_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564872b1d460_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564872b1d8b0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564872b1dd50_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x564872aad2a0;
T_1 ;
    %wait E_0x564872ae8f40;
    %load/vec4 v0x564872b1ec70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564872b1d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564872b1d8b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564872b1dd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564872b1d8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564872b1d710_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564872b1d710_0, 0;
    %load/vec4 v0x564872b1d990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
    %load/vec4 v0x564872b1d3a0_0;
    %assign/vec4 v0x564872b1d460_0, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x564872afdbc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564872b1d8b0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564872b1d8b0_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x564872b1d540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
    %load/vec4 v0x564872b1d460_0;
    %assign/vec4 v0x564872b1d8b0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x564872b1d540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564872b1d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564872b1d8b0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564872b1dd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564872b1d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564872b1d8b0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564872aad120;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564872b1f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564872b1f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564872b1f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564872b1f1e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564872b1f140_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564872b1f060_0, 0, 6;
    %end;
    .thread T_2;
    .scope S_0x564872aad120;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x564872b1f500_0;
    %inv;
    %assign/vec4 v0x564872b1f500_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564872aad120;
T_4 ;
    %vpi_call 2 58 "$dumpfile", "sim/ULPI_REG_WRITE_tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564872aad120 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x564872b1f060_0, 0, 6;
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0x564872b1f140_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564872b1f3c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564872b1f3c0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564872b1f1e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564872b1f1e0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/ULPI_REG_WRITE_tb.v";
    "rtl/ULPI_REG_WRITE.v";
