Warning (10268): Verilog HDL information at UART.sv(35): always construct contains both blocking and non-blocking assignments File: C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/UART.sv Line: 35
