OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/uart_tx/runs/RUN_2025.12.11_20.26.15/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/sjh/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/uart_tx/runs/RUN_2025.12.11_20.26.15/tmp/17-uart_tx.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   uart_tx
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3498
Number of terminals:      15
Number of snets:          2
Number of nets:           203

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 109.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 23326.
[INFO DRT-0033] mcon shape region query size = 41568.
[INFO DRT-0033] met1 shape region query size = 7899.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 403.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 402.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 326 pins.
[INFO DRT-0081]   Complete 91 unique inst patterns.
[INFO DRT-0084]   Complete 104 groups.
#scanned instances     = 3498
#unique  instances     = 109
#stdCellGenAp          = 2583
#stdCellValidPlanarAp  = 37
#stdCellValidViaAp     = 1920
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 631
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 121.32 (MB), peak = 121.32 (MB)

Number of guides:     1325

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 455.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 352.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 179.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 637 vertical wires in 1 frboxes and 364 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 37 vertical wires in 1 frboxes and 107 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.54 (MB), peak = 131.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.54 (MB), peak = 131.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 147.85 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 172.43 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 154.93 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 179.43 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:01, memory = 179.14 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:01, memory = 158.07 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:02, memory = 169.82 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:02, memory = 156.50 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:03, memory = 171.62 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:03, memory = 158.90 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        3     17      0      0      0
Recheck              0     14      6      4      1
Short                0     14      4      0      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:04, memory = 497.02 (MB), peak = 497.02 (MB)
Total wire length = 4678 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2387 um.
Total wire length on LAYER met2 = 2106 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 59 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1227.
Up-via summary (total 1227):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     609
           met2      16
           met3       4
           met4       0
-----------------------
                   1227


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 497.02 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 505.52 (MB).
    Completing 30% with 63 violations.
    elapsed time = 00:00:00, memory = 506.02 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:00, memory = 493.58 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:00, memory = 508.20 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 511.95 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:00, memory = 498.25 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:01, memory = 510.25 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:01, memory = 498.27 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:01, memory = 497.14 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1   met2
Metal Spacing        4      0
Short               27      2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 497.14 (MB), peak = 522.15 (MB)
Total wire length = 4680 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2410 um.
Total wire length on LAYER met2 = 2106 um.
Total wire length on LAYER met3 = 113 um.
Total wire length on LAYER met4 = 50 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1210.
Up-via summary (total 1210):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     598
           met2      12
           met3       2
           met4       0
-----------------------
                   1210


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:00, memory = 497.14 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:01, memory = 485.46 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met2
Metal Spacing        4      1
Short               22      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 485.46 (MB), peak = 524.76 (MB)
Total wire length = 4650 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2408 um.
Total wire length on LAYER met2 = 2085 um.
Total wire length on LAYER met3 = 106 um.
Total wire length on LAYER met4 = 50 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1201.
Up-via summary (total 1201):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     589
           met2      12
           met3       2
           met4       0
-----------------------
                   1201


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 485.46 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 485.21 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 485.21 (MB), peak = 524.76 (MB)
Total wire length = 4640 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2359 um.
Total wire length on LAYER met2 = 2102 um.
Total wire length on LAYER met3 = 127 um.
Total wire length on LAYER met4 = 50 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1227.
Up-via summary (total 1227):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     605
           met2      22
           met3       2
           met4       0
-----------------------
                   1227


[INFO DRT-0198] Complete detail routing.
Total wire length = 4640 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2359 um.
Total wire length on LAYER met2 = 2102 um.
Total wire length on LAYER met3 = 127 um.
Total wire length on LAYER met4 = 50 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1227.
Up-via summary (total 1227):.

-----------------------
 FR_MASTERSLICE       0
            li1     598
           met1     605
           met2      22
           met3       2
           met4       0
-----------------------
                   1227


[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 485.21 (MB), peak = 524.76 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/uart_tx/runs/RUN_2025.12.11_20.26.15/results/routing/uart_tx.odb'…
Writing netlist to '/openlane/designs/uart_tx/runs/RUN_2025.12.11_20.26.15/results/routing/uart_tx.nl.v'…
Writing powered netlist to '/openlane/designs/uart_tx/runs/RUN_2025.12.11_20.26.15/results/routing/uart_tx.pnl.v'…
Writing layout to '/openlane/designs/uart_tx/runs/RUN_2025.12.11_20.26.15/results/routing/uart_tx.def'…
