{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715401677712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715401677713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 21:27:57 2024 " "Processing started: Fri May 10 21:27:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715401677713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401677713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started " "Command: quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401677713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715401677956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715401677956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getting-started.v 1 1 " "Found 1 design units, including 1 entities, in source file getting-started.v" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "getting-started.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/getting-started.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/getting-started.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/getting-started.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 getting-started " "Found entity 1: getting-started" {  } { { "output_files/getting-started.bdf" "" { Schematic "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/getting-started.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vs_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vs_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VS_Counter " "Found entity 1: VS_Counter" {  } { { "output_files/VS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/VS_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hs_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hs_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HS_Counter " "Found entity 1: HS_Counter" {  } { { "output_files/HS_Counter.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/HS_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/v_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/v_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 V_Sync " "Found entity 1: V_Sync" {  } { { "output_files/V_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/V_Sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/h_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/h_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 H_Sync " "Found entity 1: H_Sync" {  } { { "output_files/H_Sync.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/H_Sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/display_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ready " "Found entity 1: Display_Ready" {  } { { "output_files/Display_Ready.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/Display_Ready.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/assignrgbtopins.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/assignrgbtopins.v" { { "Info" "ISGN_ENTITY_NAME" "1 AssignRGBToPins " "Found entity 1: AssignRGBToPins" {  } { { "output_files/AssignRGBToPins.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/AssignRGBToPins.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715401684542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684542 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" DisplayLines.v(31) " "Verilog HDL syntax error at DisplayLines.v(31) near text: \"always\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "output_files/DisplayLines.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/DisplayLines.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1715401684543 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DisplayLines DisplayLines.v(1) " "Ignored design unit \"DisplayLines\" at DisplayLines.v(1) due to previous errors" {  } { { "output_files/DisplayLines.v" "" { Text "C:/Users/birdp/main-data/hdev/fpga-getting-started/output_files/DisplayLines.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1715401684543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displaylines.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/displaylines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684543 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715401684591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 10 21:28:04 2024 " "Processing ended: Fri May 10 21:28:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715401684591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715401684591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715401684591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401684591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715401685185 ""}
