

================================================================
== Vitis HLS Report for 'layer_top'
================================================================
* Date:           Tue Aug 29 22:28:03 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2232130401|  2232130401|  22.321 sec|  22.321 sec|  2232130402|  2232130402|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                 |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- KERNEL_LOOP    |  973195009|  973195009|   7603086|          -|          -|   128|        no|
        | + CHANNEL_LOOP  |    7588352|    7588352|     14821|          -|          -|   512|        no|
        +-----------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 35 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 33 
30 --> 31 
31 --> 32 
32 --> 29 
33 --> 34 
34 --> 20 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 38 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%f_1 = alloca i32 1"   --->   Operation 39 'alloca' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 40 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%layer_bias_3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias_3"   --->   Operation 41 'read' 'layer_bias_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%layer_weights_3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights_3"   --->   Operation 42 'read' 'layer_weights_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%layer_bias_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias_2"   --->   Operation 43 'read' 'layer_bias_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%layer_weights_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights_2"   --->   Operation 44 'read' 'layer_weights_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%layer_bias_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias_1"   --->   Operation 45 'read' 'layer_bias_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%layer_weights_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights_1"   --->   Operation 46 'read' 'layer_weights_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 47 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_in_buf = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 48 'alloca' 'conv_in_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_in_buf_1 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 49 'alloca' 'conv_in_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_in_buf_2 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 50 'alloca' 'conv_in_buf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_in_buf_3 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 51 'alloca' 'conv_in_buf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_in_buf_4 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 52 'alloca' 'conv_in_buf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_in_buf_5 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 53 'alloca' 'conv_in_buf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_in_buf_6 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 54 'alloca' 'conv_in_buf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_in_buf_7 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 55 'alloca' 'conv_in_buf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_in_buf_8 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 56 'alloca' 'conv_in_buf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_in_buf_9 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 57 'alloca' 'conv_in_buf_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_in_buf_10 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 58 'alloca' 'conv_in_buf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_in_buf_11 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 59 'alloca' 'conv_in_buf_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_in_buf_12 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 60 'alloca' 'conv_in_buf_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_in_buf_13 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 61 'alloca' 'conv_in_buf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_in_buf_14 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 62 'alloca' 'conv_in_buf_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_in_buf_15 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 63 'alloca' 'conv_in_buf_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_in_buf_16 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 64 'alloca' 'conv_in_buf_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_in_buf_17 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 65 'alloca' 'conv_in_buf_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_in_buf_18 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 66 'alloca' 'conv_in_buf_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_in_buf_19 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 67 'alloca' 'conv_in_buf_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_in_buf_20 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 68 'alloca' 'conv_in_buf_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_in_buf_21 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 69 'alloca' 'conv_in_buf_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_in_buf_22 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 70 'alloca' 'conv_in_buf_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_in_buf_23 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 71 'alloca' 'conv_in_buf_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_in_buf_24 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 72 'alloca' 'conv_in_buf_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_in_buf_25 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 73 'alloca' 'conv_in_buf_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_in_buf_26 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 74 'alloca' 'conv_in_buf_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_in_buf_27 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 75 'alloca' 'conv_in_buf_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_in_buf_28 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 76 'alloca' 'conv_in_buf_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_in_buf_29 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 77 'alloca' 'conv_in_buf_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_in_buf_30 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 78 'alloca' 'conv_in_buf_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_in_buf_31 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 79 'alloca' 'conv_in_buf_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv_in_buf_32 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 80 'alloca' 'conv_in_buf_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_in_buf_33 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 81 'alloca' 'conv_in_buf_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_in_buf_34 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 82 'alloca' 'conv_in_buf_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_in_buf_35 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 83 'alloca' 'conv_in_buf_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_in_buf_36 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 84 'alloca' 'conv_in_buf_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_in_buf_37 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 85 'alloca' 'conv_in_buf_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv_in_buf_38 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 86 'alloca' 'conv_in_buf_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_in_buf_39 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 87 'alloca' 'conv_in_buf_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_in_buf_40 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 88 'alloca' 'conv_in_buf_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_in_buf_41 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 89 'alloca' 'conv_in_buf_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv_in_buf_42 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 90 'alloca' 'conv_in_buf_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_in_buf_43 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 91 'alloca' 'conv_in_buf_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv_in_buf_44 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 92 'alloca' 'conv_in_buf_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_in_buf_45 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 93 'alloca' 'conv_in_buf_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_in_buf_46 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 94 'alloca' 'conv_in_buf_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_in_buf_47 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 95 'alloca' 'conv_in_buf_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_in_buf_48 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 96 'alloca' 'conv_in_buf_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_in_buf_49 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 97 'alloca' 'conv_in_buf_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_in_buf_50 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 98 'alloca' 'conv_in_buf_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_in_buf_51 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 99 'alloca' 'conv_in_buf_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_in_buf_52 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 100 'alloca' 'conv_in_buf_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_in_buf_53 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 101 'alloca' 'conv_in_buf_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_in_buf_54 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 102 'alloca' 'conv_in_buf_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_in_buf_55 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 103 'alloca' 'conv_in_buf_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_in_buf_56 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 104 'alloca' 'conv_in_buf_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_in_buf_57 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 105 'alloca' 'conv_in_buf_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_in_buf_58 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 106 'alloca' 'conv_in_buf_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_in_buf_59 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 107 'alloca' 'conv_in_buf_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_in_buf_60 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 108 'alloca' 'conv_in_buf_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_in_buf_61 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 109 'alloca' 'conv_in_buf_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_in_buf_62 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 110 'alloca' 'conv_in_buf_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_in_buf_63 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 111 'alloca' 'conv_in_buf_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_in_buf_64 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 112 'alloca' 'conv_in_buf_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_in_buf_65 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 113 'alloca' 'conv_in_buf_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_in_buf_66 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 114 'alloca' 'conv_in_buf_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_in_buf_67 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 115 'alloca' 'conv_in_buf_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_in_buf_68 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 116 'alloca' 'conv_in_buf_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv_in_buf_69 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 117 'alloca' 'conv_in_buf_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_in_buf_70 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 118 'alloca' 'conv_in_buf_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_in_buf_71 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 119 'alloca' 'conv_in_buf_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv_in_buf_72 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 120 'alloca' 'conv_in_buf_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv_in_buf_73 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 121 'alloca' 'conv_in_buf_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_in_buf_74 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 122 'alloca' 'conv_in_buf_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv_in_buf_75 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 123 'alloca' 'conv_in_buf_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv_in_buf_76 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 124 'alloca' 'conv_in_buf_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv_in_buf_77 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 125 'alloca' 'conv_in_buf_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv_in_buf_78 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 126 'alloca' 'conv_in_buf_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv_in_buf_79 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 127 'alloca' 'conv_in_buf_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_in_buf_80 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 128 'alloca' 'conv_in_buf_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_in_buf_81 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 129 'alloca' 'conv_in_buf_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_in_buf_82 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 130 'alloca' 'conv_in_buf_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv_in_buf_83 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 131 'alloca' 'conv_in_buf_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv_in_buf_84 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 132 'alloca' 'conv_in_buf_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_in_buf_85 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 133 'alloca' 'conv_in_buf_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_in_buf_86 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 134 'alloca' 'conv_in_buf_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_in_buf_87 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 135 'alloca' 'conv_in_buf_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_in_buf_88 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 136 'alloca' 'conv_in_buf_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_in_buf_89 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 137 'alloca' 'conv_in_buf_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv_in_buf_90 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 138 'alloca' 'conv_in_buf_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_in_buf_91 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 139 'alloca' 'conv_in_buf_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv_in_buf_92 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 140 'alloca' 'conv_in_buf_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv_in_buf_93 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 141 'alloca' 'conv_in_buf_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv_in_buf_94 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 142 'alloca' 'conv_in_buf_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv_in_buf_95 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 143 'alloca' 'conv_in_buf_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv_in_buf_96 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 144 'alloca' 'conv_in_buf_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_in_buf_97 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 145 'alloca' 'conv_in_buf_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv_in_buf_98 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 146 'alloca' 'conv_in_buf_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv_in_buf_99 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 147 'alloca' 'conv_in_buf_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv_in_buf_100 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 148 'alloca' 'conv_in_buf_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv_in_buf_101 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 149 'alloca' 'conv_in_buf_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv_in_buf_102 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 150 'alloca' 'conv_in_buf_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv_in_buf_103 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 151 'alloca' 'conv_in_buf_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv_in_buf_104 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 152 'alloca' 'conv_in_buf_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv_in_buf_105 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 153 'alloca' 'conv_in_buf_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv_in_buf_106 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 154 'alloca' 'conv_in_buf_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv_in_buf_107 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 155 'alloca' 'conv_in_buf_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv_in_buf_108 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 156 'alloca' 'conv_in_buf_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv_in_buf_109 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 157 'alloca' 'conv_in_buf_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv_in_buf_110 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 158 'alloca' 'conv_in_buf_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv_in_buf_111 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 159 'alloca' 'conv_in_buf_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_in_buf_112 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 160 'alloca' 'conv_in_buf_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv_in_buf_113 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 161 'alloca' 'conv_in_buf_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv_in_buf_114 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 162 'alloca' 'conv_in_buf_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv_in_buf_115 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 163 'alloca' 'conv_in_buf_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv_in_buf_116 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 164 'alloca' 'conv_in_buf_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv_in_buf_117 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 165 'alloca' 'conv_in_buf_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_in_buf_118 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 166 'alloca' 'conv_in_buf_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv_in_buf_119 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 167 'alloca' 'conv_in_buf_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv_in_buf_120 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 168 'alloca' 'conv_in_buf_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv_in_buf_121 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 169 'alloca' 'conv_in_buf_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv_in_buf_122 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 170 'alloca' 'conv_in_buf_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv_in_buf_123 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 171 'alloca' 'conv_in_buf_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv_in_buf_124 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 172 'alloca' 'conv_in_buf_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv_in_buf_125 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 173 'alloca' 'conv_in_buf_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv_in_buf_126 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 174 'alloca' 'conv_in_buf_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv_in_buf_127 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 175 'alloca' 'conv_in_buf_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv_in_buf_128 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 176 'alloca' 'conv_in_buf_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv_in_buf_129 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 177 'alloca' 'conv_in_buf_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv_in_buf_130 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 178 'alloca' 'conv_in_buf_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv_in_buf_131 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 179 'alloca' 'conv_in_buf_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv_in_buf_132 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 180 'alloca' 'conv_in_buf_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv_in_buf_133 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 181 'alloca' 'conv_in_buf_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%conv_in_buf_134 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 182 'alloca' 'conv_in_buf_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%conv_in_buf_135 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 183 'alloca' 'conv_in_buf_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%conv_in_buf_136 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 184 'alloca' 'conv_in_buf_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%conv_in_buf_137 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 185 'alloca' 'conv_in_buf_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%conv_in_buf_138 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 186 'alloca' 'conv_in_buf_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%conv_in_buf_139 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 187 'alloca' 'conv_in_buf_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%conv_in_buf_140 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 188 'alloca' 'conv_in_buf_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%conv_in_buf_141 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 189 'alloca' 'conv_in_buf_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%conv_in_buf_142 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 190 'alloca' 'conv_in_buf_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%conv_in_buf_143 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 191 'alloca' 'conv_in_buf_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%conv_in_buf_144 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 192 'alloca' 'conv_in_buf_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%conv_in_buf_145 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 193 'alloca' 'conv_in_buf_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%conv_in_buf_146 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 194 'alloca' 'conv_in_buf_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%conv_in_buf_147 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 195 'alloca' 'conv_in_buf_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%conv_in_buf_148 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 196 'alloca' 'conv_in_buf_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%conv_in_buf_149 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 197 'alloca' 'conv_in_buf_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%conv_in_buf_150 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 198 'alloca' 'conv_in_buf_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%conv_in_buf_151 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 199 'alloca' 'conv_in_buf_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%conv_in_buf_152 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 200 'alloca' 'conv_in_buf_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%conv_in_buf_153 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 201 'alloca' 'conv_in_buf_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%conv_in_buf_154 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 202 'alloca' 'conv_in_buf_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%conv_in_buf_155 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 203 'alloca' 'conv_in_buf_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%conv_in_buf_156 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 204 'alloca' 'conv_in_buf_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%conv_in_buf_157 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 205 'alloca' 'conv_in_buf_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%conv_in_buf_158 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 206 'alloca' 'conv_in_buf_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%conv_in_buf_159 = alloca i64 1" [vhls_src/layer1_layer1.cpp:40->vhls_src/layer_top.cpp:51]   --->   Operation 207 'alloca' 'conv_in_buf_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%conv_bias_buf = alloca i64 1" [vhls_src/layer1_layer1.cpp:47->vhls_src/layer_top.cpp:51]   --->   Operation 208 'alloca' 'conv_bias_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%conv_out_buf = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 209 'alloca' 'conv_out_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%conv_out_buf_1 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 210 'alloca' 'conv_out_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%conv_out_buf_2 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 211 'alloca' 'conv_out_buf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%conv_out_buf_3 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 212 'alloca' 'conv_out_buf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%conv_out_buf_4 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 213 'alloca' 'conv_out_buf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%conv_out_buf_5 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 214 'alloca' 'conv_out_buf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%conv_out_buf_6 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 215 'alloca' 'conv_out_buf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%conv_out_buf_7 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 216 'alloca' 'conv_out_buf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%conv_out_buf_8 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 217 'alloca' 'conv_out_buf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%conv_out_buf_9 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 218 'alloca' 'conv_out_buf_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%conv_out_buf_10 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 219 'alloca' 'conv_out_buf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%conv_out_buf_11 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 220 'alloca' 'conv_out_buf_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%conv_out_buf_12 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 221 'alloca' 'conv_out_buf_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%conv_out_buf_13 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 222 'alloca' 'conv_out_buf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%conv_out_buf_14 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 223 'alloca' 'conv_out_buf_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%conv_out_buf_15 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 224 'alloca' 'conv_out_buf_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%conv_out_buf_16 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 225 'alloca' 'conv_out_buf_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%conv_out_buf_17 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 226 'alloca' 'conv_out_buf_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%conv_out_buf_18 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 227 'alloca' 'conv_out_buf_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%conv_out_buf_19 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 228 'alloca' 'conv_out_buf_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%conv_out_buf_20 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 229 'alloca' 'conv_out_buf_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%conv_out_buf_21 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 230 'alloca' 'conv_out_buf_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%conv_out_buf_22 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 231 'alloca' 'conv_out_buf_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%conv_out_buf_23 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 232 'alloca' 'conv_out_buf_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%conv_out_buf_24 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 233 'alloca' 'conv_out_buf_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%conv_out_buf_25 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 234 'alloca' 'conv_out_buf_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%conv_out_buf_26 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 235 'alloca' 'conv_out_buf_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%conv_out_buf_27 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 236 'alloca' 'conv_out_buf_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%conv_out_buf_28 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 237 'alloca' 'conv_out_buf_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%conv_out_buf_29 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 238 'alloca' 'conv_out_buf_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%conv_out_buf_30 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 239 'alloca' 'conv_out_buf_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%conv_out_buf_31 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 240 'alloca' 'conv_out_buf_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%conv_out_buf_32 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 241 'alloca' 'conv_out_buf_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%conv_out_buf_33 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 242 'alloca' 'conv_out_buf_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%conv_out_buf_34 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 243 'alloca' 'conv_out_buf_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%conv_out_buf_35 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 244 'alloca' 'conv_out_buf_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%conv_out_buf_36 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 245 'alloca' 'conv_out_buf_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%conv_out_buf_37 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 246 'alloca' 'conv_out_buf_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%conv_out_buf_38 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 247 'alloca' 'conv_out_buf_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%conv_out_buf_39 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 248 'alloca' 'conv_out_buf_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%conv_out_buf_40 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 249 'alloca' 'conv_out_buf_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%conv_out_buf_41 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 250 'alloca' 'conv_out_buf_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%conv_out_buf_42 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 251 'alloca' 'conv_out_buf_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%conv_out_buf_43 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 252 'alloca' 'conv_out_buf_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%conv_out_buf_44 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 253 'alloca' 'conv_out_buf_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%conv_out_buf_45 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 254 'alloca' 'conv_out_buf_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%conv_out_buf_46 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 255 'alloca' 'conv_out_buf_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%conv_out_buf_47 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 256 'alloca' 'conv_out_buf_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%conv_out_buf_48 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 257 'alloca' 'conv_out_buf_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%conv_out_buf_49 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 258 'alloca' 'conv_out_buf_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%conv_out_buf_50 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 259 'alloca' 'conv_out_buf_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%conv_out_buf_51 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 260 'alloca' 'conv_out_buf_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%conv_out_buf_52 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 261 'alloca' 'conv_out_buf_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%conv_out_buf_53 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 262 'alloca' 'conv_out_buf_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%conv_out_buf_54 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 263 'alloca' 'conv_out_buf_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%conv_out_buf_55 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 264 'alloca' 'conv_out_buf_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%conv_out_buf_56 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 265 'alloca' 'conv_out_buf_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%conv_out_buf_57 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 266 'alloca' 'conv_out_buf_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%conv_out_buf_58 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 267 'alloca' 'conv_out_buf_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%conv_out_buf_59 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 268 'alloca' 'conv_out_buf_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%conv_out_buf_60 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 269 'alloca' 'conv_out_buf_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%conv_out_buf_61 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 270 'alloca' 'conv_out_buf_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%conv_out_buf_62 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 271 'alloca' 'conv_out_buf_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%conv_out_buf_63 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 272 'alloca' 'conv_out_buf_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%conv_out_buf_64 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 273 'alloca' 'conv_out_buf_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%conv_out_buf_65 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 274 'alloca' 'conv_out_buf_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%conv_out_buf_66 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 275 'alloca' 'conv_out_buf_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%conv_out_buf_67 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 276 'alloca' 'conv_out_buf_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%conv_out_buf_68 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 277 'alloca' 'conv_out_buf_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%conv_out_buf_69 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 278 'alloca' 'conv_out_buf_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%conv_out_buf_70 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 279 'alloca' 'conv_out_buf_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%conv_out_buf_71 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 280 'alloca' 'conv_out_buf_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%conv_out_buf_72 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 281 'alloca' 'conv_out_buf_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%conv_out_buf_73 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 282 'alloca' 'conv_out_buf_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%conv_out_buf_74 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 283 'alloca' 'conv_out_buf_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%conv_out_buf_75 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 284 'alloca' 'conv_out_buf_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%conv_out_buf_76 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 285 'alloca' 'conv_out_buf_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%conv_out_buf_77 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 286 'alloca' 'conv_out_buf_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%conv_out_buf_78 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 287 'alloca' 'conv_out_buf_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv_out_buf_79 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 288 'alloca' 'conv_out_buf_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%conv_out_buf_80 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 289 'alloca' 'conv_out_buf_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%conv_out_buf_81 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 290 'alloca' 'conv_out_buf_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%conv_out_buf_82 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 291 'alloca' 'conv_out_buf_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%conv_out_buf_83 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 292 'alloca' 'conv_out_buf_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%conv_out_buf_84 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 293 'alloca' 'conv_out_buf_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%conv_out_buf_85 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 294 'alloca' 'conv_out_buf_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%conv_out_buf_86 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 295 'alloca' 'conv_out_buf_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%conv_out_buf_87 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 296 'alloca' 'conv_out_buf_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%conv_out_buf_88 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 297 'alloca' 'conv_out_buf_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%conv_out_buf_89 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 298 'alloca' 'conv_out_buf_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%conv_out_buf_90 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 299 'alloca' 'conv_out_buf_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%conv_out_buf_91 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 300 'alloca' 'conv_out_buf_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%conv_out_buf_92 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 301 'alloca' 'conv_out_buf_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%conv_out_buf_93 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 302 'alloca' 'conv_out_buf_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%conv_out_buf_94 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 303 'alloca' 'conv_out_buf_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%conv_out_buf_95 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 304 'alloca' 'conv_out_buf_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%conv_out_buf_96 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 305 'alloca' 'conv_out_buf_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%conv_out_buf_97 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 306 'alloca' 'conv_out_buf_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%conv_out_buf_98 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 307 'alloca' 'conv_out_buf_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%conv_out_buf_99 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 308 'alloca' 'conv_out_buf_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%conv_out_buf_100 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 309 'alloca' 'conv_out_buf_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%conv_out_buf_101 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 310 'alloca' 'conv_out_buf_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%conv_out_buf_102 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 311 'alloca' 'conv_out_buf_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%conv_out_buf_103 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 312 'alloca' 'conv_out_buf_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%conv_out_buf_104 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 313 'alloca' 'conv_out_buf_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%conv_out_buf_105 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 314 'alloca' 'conv_out_buf_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%conv_out_buf_106 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 315 'alloca' 'conv_out_buf_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%conv_out_buf_107 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 316 'alloca' 'conv_out_buf_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%conv_out_buf_108 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 317 'alloca' 'conv_out_buf_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%conv_out_buf_109 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 318 'alloca' 'conv_out_buf_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%conv_out_buf_110 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 319 'alloca' 'conv_out_buf_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%conv_out_buf_111 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 320 'alloca' 'conv_out_buf_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%conv_out_buf_112 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 321 'alloca' 'conv_out_buf_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%conv_out_buf_113 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 322 'alloca' 'conv_out_buf_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%conv_out_buf_114 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 323 'alloca' 'conv_out_buf_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%conv_out_buf_115 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 324 'alloca' 'conv_out_buf_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%conv_out_buf_116 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 325 'alloca' 'conv_out_buf_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%conv_out_buf_117 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 326 'alloca' 'conv_out_buf_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%conv_out_buf_118 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 327 'alloca' 'conv_out_buf_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%conv_out_buf_119 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 328 'alloca' 'conv_out_buf_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%conv_out_buf_120 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 329 'alloca' 'conv_out_buf_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%conv_out_buf_121 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 330 'alloca' 'conv_out_buf_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%conv_out_buf_122 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 331 'alloca' 'conv_out_buf_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%conv_out_buf_123 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 332 'alloca' 'conv_out_buf_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%conv_out_buf_124 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 333 'alloca' 'conv_out_buf_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%conv_out_buf_125 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 334 'alloca' 'conv_out_buf_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%conv_out_buf_126 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 335 'alloca' 'conv_out_buf_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%conv_out_buf_127 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 336 'alloca' 'conv_out_buf_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%conv_out_buf_128 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 337 'alloca' 'conv_out_buf_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%conv_out_buf_129 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 338 'alloca' 'conv_out_buf_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%conv_out_buf_130 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 339 'alloca' 'conv_out_buf_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%conv_out_buf_131 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 340 'alloca' 'conv_out_buf_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%conv_out_buf_132 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 341 'alloca' 'conv_out_buf_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%conv_out_buf_133 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 342 'alloca' 'conv_out_buf_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%conv_out_buf_134 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 343 'alloca' 'conv_out_buf_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%conv_out_buf_135 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 344 'alloca' 'conv_out_buf_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%conv_out_buf_136 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 345 'alloca' 'conv_out_buf_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%conv_out_buf_137 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 346 'alloca' 'conv_out_buf_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%conv_out_buf_138 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 347 'alloca' 'conv_out_buf_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%conv_out_buf_139 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 348 'alloca' 'conv_out_buf_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%conv_out_buf_140 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 349 'alloca' 'conv_out_buf_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%conv_out_buf_141 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 350 'alloca' 'conv_out_buf_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%conv_out_buf_142 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 351 'alloca' 'conv_out_buf_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%conv_out_buf_143 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 352 'alloca' 'conv_out_buf_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%conv_out_buf_144 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 353 'alloca' 'conv_out_buf_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%conv_out_buf_145 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 354 'alloca' 'conv_out_buf_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%conv_out_buf_146 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 355 'alloca' 'conv_out_buf_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%conv_out_buf_147 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 356 'alloca' 'conv_out_buf_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%conv_out_buf_148 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 357 'alloca' 'conv_out_buf_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%conv_out_buf_149 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 358 'alloca' 'conv_out_buf_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%conv_out_buf_150 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 359 'alloca' 'conv_out_buf_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%conv_out_buf_151 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 360 'alloca' 'conv_out_buf_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%conv_out_buf_152 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 361 'alloca' 'conv_out_buf_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%conv_out_buf_153 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 362 'alloca' 'conv_out_buf_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%conv_out_buf_154 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 363 'alloca' 'conv_out_buf_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%conv_out_buf_155 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 364 'alloca' 'conv_out_buf_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%conv_out_buf_156 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 365 'alloca' 'conv_out_buf_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%conv_out_buf_157 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 366 'alloca' 'conv_out_buf_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%conv_out_buf_158 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 367 'alloca' 'conv_out_buf_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%conv_out_buf_159 = alloca i64 1" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 368 'alloca' 'conv_out_buf_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %layer_bias_1_read, i32 1, i32 63" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 369 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %layer_weights_1_read, i32 1, i32 63" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 370 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i63 %trunc_ln1" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 371 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln74" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 372 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %input_feature_map_read, i32 1, i32 63" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 373 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.42ns)   --->   "%store_ln74 = store i8 0, i8 %f_1" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 374 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 375 [1/1] (0.42ns)   --->   "%store_ln74 = store i14 0, i14 %phi_mul" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 375 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i63 %trunc_ln" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 376 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln89" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 377 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 378 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 379 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 379 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 380 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 380 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 381 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 381 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 382 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 382 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 383 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 383 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 384 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 384 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 385 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 128" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 385 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 386 [2/2] (0.00ns)   --->   "%call_ln89 = call void @layer_top_Pipeline_BIAS_LOOP, i16 %wt, i63 %trunc_ln, i16 %conv_bias_buf" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 386 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 387 [1/2] (0.00ns)   --->   "%call_ln89 = call void @layer_top_Pipeline_BIAS_LOOP, i16 %wt, i63 %trunc_ln, i16 %conv_bias_buf" [vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51]   --->   Operation 387 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 388 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 388 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 389 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 389 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 390 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 390 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 391 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 391 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 392 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 392 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 393 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 393 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 394 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 394 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [vhls_src/layer_top.cpp:13]   --->   Operation 395 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 1, void @empty_22, void @empty_23, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 397 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_20, i32 0, i32 0, void @empty_16, i32 0, i32 1, void @empty_24, void @empty_23, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 399 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_13, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights_1, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_2, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 402 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights_1, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias_1, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 404 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias_1, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 405 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights_2, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights_2, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 407 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias_2, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_21, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias_2, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights_3, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 410 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights_3, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias_3, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_19, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 412 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias_3, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_4, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "%conv_out_buf_addr = getelementptr i16 %conv_out_buf, i64 0, i64 0" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 417 'getelementptr' 'conv_out_buf_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 418 [1/1] (1.23ns)   --->   "%store_ln50 = store i16 0, i7 %conv_out_buf_addr" [vhls_src/layer1_layer1.cpp:50->vhls_src/layer_top.cpp:51]   --->   Operation 418 'store' 'store_ln50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 92> <RAM>
ST_19 : Operation 419 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 65536" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 419 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i63 %trunc_ln2" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 420 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln77" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 421 'getelementptr' 'fm_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln74 = br void %CHANNEL_LOOP.i" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 422 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.76>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%f = load i8 %f_1" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 423 'load' 'f' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.76ns)   --->   "%icmp_ln74 = icmp_eq  i8 %f, i8 128" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 424 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 425 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 426 [1/1] (0.83ns)   --->   "%add_ln74_1 = add i14 %phi_mul_load, i14 92" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 426 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 427 [1/1] (0.76ns)   --->   "%add_ln74 = add i8 %f, i8 1" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 427 'add' 'add_ln74' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %CHANNEL_LOOP.i.split, void %_ZN7layer_16layer1EPA92_A160_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA512_A1_A1_S3_PS3_S6_.exit" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 428 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [8/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 429 'readreq' 'empty_41' <Predicate = (!icmp_ln74)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 430 [2/2] (7.30ns)   --->   "%call_ln63 = call void @layer2, i16 %wt, i64 %layer_weights_2_read, i64 %layer_bias_2_read, i15 %layer1_fm_buf, i15 %layer2_fm_buf" [vhls_src/layer_top.cpp:63]   --->   Operation 430 'call' 'call_ln63' <Predicate = (icmp_ln74)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 431 [7/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 431 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 432 [6/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 432 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 433 [5/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 433 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 434 [4/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 434 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 435 [3/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 435 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 436 [2/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 436 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %f" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 437 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 438 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 438 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 439 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 440 [1/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %fm_addr, i32 7536640" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 440 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 441 [1/1] (0.42ns)   --->   "%br_ln77 = br void %for.inc.i" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 441 'br' 'br_ln77' <Predicate = true> <Delay = 0.42>

State 29 <SV = 28> <Delay = 1.23>
ST_29 : Operation 442 [1/1] (0.00ns)   --->   "%c = phi i10 %add_ln77, void %for.inc.i.split, i10 0, void %CHANNEL_LOOP.i.split" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 442 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 443 [1/1] (0.78ns)   --->   "%icmp_ln77 = icmp_eq  i10 %c, i10 512" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 443 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 444 [1/1] (0.78ns)   --->   "%add_ln77 = add i10 %c, i10 1" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 444 'add' 'add_ln77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc.i.split, void %for.inc67.i" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 445 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 446 [2/2] (0.00ns)   --->   "%call_ln77 = call void @layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i63 %trunc_ln2, i16 %conv_in_buf, i16 %conv_in_buf_1, i16 %conv_in_buf_2, i16 %conv_in_buf_3, i16 %conv_in_buf_4, i16 %conv_in_buf_5, i16 %conv_in_buf_6, i16 %conv_in_buf_7, i16 %conv_in_buf_8, i16 %conv_in_buf_9, i16 %conv_in_buf_10, i16 %conv_in_buf_11, i16 %conv_in_buf_12, i16 %conv_in_buf_13, i16 %conv_in_buf_14, i16 %conv_in_buf_15, i16 %conv_in_buf_16, i16 %conv_in_buf_17, i16 %conv_in_buf_18, i16 %conv_in_buf_19, i16 %conv_in_buf_20, i16 %conv_in_buf_21, i16 %conv_in_buf_22, i16 %conv_in_buf_23, i16 %conv_in_buf_24, i16 %conv_in_buf_25, i16 %conv_in_buf_26, i16 %conv_in_buf_27, i16 %conv_in_buf_28, i16 %conv_in_buf_29, i16 %conv_in_buf_30, i16 %conv_in_buf_31, i16 %conv_in_buf_32, i16 %conv_in_buf_33, i16 %conv_in_buf_34, i16 %conv_in_buf_35, i16 %conv_in_buf_36, i16 %conv_in_buf_37, i16 %conv_in_buf_38, i16 %conv_in_buf_39, i16 %conv_in_buf_40, i16 %conv_in_buf_41, i16 %conv_in_buf_42, i16 %conv_in_buf_43, i16 %conv_in_buf_44, i16 %conv_in_buf_45, i16 %conv_in_buf_46, i16 %conv_in_buf_47, i16 %conv_in_buf_48, i16 %conv_in_buf_49, i16 %conv_in_buf_50, i16 %conv_in_buf_51, i16 %conv_in_buf_52, i16 %conv_in_buf_53, i16 %conv_in_buf_54, i16 %conv_in_buf_55, i16 %conv_in_buf_56, i16 %conv_in_buf_57, i16 %conv_in_buf_58, i16 %conv_in_buf_59, i16 %conv_in_buf_60, i16 %conv_in_buf_61, i16 %conv_in_buf_62, i16 %conv_in_buf_63, i16 %conv_in_buf_64, i16 %conv_in_buf_65, i16 %conv_in_buf_66, i16 %conv_in_buf_67, i16 %conv_in_buf_68, i16 %conv_in_buf_69, i16 %conv_in_buf_70, i16 %conv_in_buf_71, i16 %conv_in_buf_72, i16 %conv_in_buf_73, i16 %conv_in_buf_74, i16 %conv_in_buf_75, i16 %conv_in_buf_76, i16 %conv_in_buf_77, i16 %conv_in_buf_78, i16 %conv_in_buf_79, i16 %conv_in_buf_80, i16 %conv_in_buf_81, i16 %conv_in_buf_82, i16 %conv_in_buf_83, i16 %conv_in_buf_84, i16 %conv_in_buf_85, i16 %conv_in_buf_86, i16 %conv_in_buf_87, i16 %conv_in_buf_88, i16 %conv_in_buf_89, i16 %conv_in_buf_90, i16 %conv_in_buf_91, i16 %conv_in_buf_92, i16 %conv_in_buf_93, i16 %conv_in_buf_94, i16 %conv_in_buf_95, i16 %conv_in_buf_96, i16 %conv_in_buf_97, i16 %conv_in_buf_98, i16 %conv_in_buf_99, i16 %conv_in_buf_100, i16 %conv_in_buf_101, i16 %conv_in_buf_102, i16 %conv_in_buf_103, i16 %conv_in_buf_104, i16 %conv_in_buf_105, i16 %conv_in_buf_106, i16 %conv_in_buf_107, i16 %conv_in_buf_108, i16 %conv_in_buf_109, i16 %conv_in_buf_110, i16 %conv_in_buf_111, i16 %conv_in_buf_112, i16 %conv_in_buf_113, i16 %conv_in_buf_114, i16 %conv_in_buf_115, i16 %conv_in_buf_116, i16 %conv_in_buf_117, i16 %conv_in_buf_118, i16 %conv_in_buf_119, i16 %conv_in_buf_120, i16 %conv_in_buf_121, i16 %conv_in_buf_122, i16 %conv_in_buf_123, i16 %conv_in_buf_124, i16 %conv_in_buf_125, i16 %conv_in_buf_126, i16 %conv_in_buf_127, i16 %conv_in_buf_128, i16 %conv_in_buf_129, i16 %conv_in_buf_130, i16 %conv_in_buf_131, i16 %conv_in_buf_132, i16 %conv_in_buf_133, i16 %conv_in_buf_134, i16 %conv_in_buf_135, i16 %conv_in_buf_136, i16 %conv_in_buf_137, i16 %conv_in_buf_138, i16 %conv_in_buf_139, i16 %conv_in_buf_140, i16 %conv_in_buf_141, i16 %conv_in_buf_142, i16 %conv_in_buf_143, i16 %conv_in_buf_144, i16 %conv_in_buf_145, i16 %conv_in_buf_146, i16 %conv_in_buf_147, i16 %conv_in_buf_148, i16 %conv_in_buf_149, i16 %conv_in_buf_150, i16 %conv_in_buf_151, i16 %conv_in_buf_152, i16 %conv_in_buf_153, i16 %conv_in_buf_154, i16 %conv_in_buf_155, i16 %conv_in_buf_156, i16 %conv_in_buf_157, i16 %conv_in_buf_158, i16 %conv_in_buf_159" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 446 'call' 'call_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i10 %c" [vhls_src/layer1_layer1.cpp:101->vhls_src/layer_top.cpp:51]   --->   Operation 447 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (0.00ns)   --->   "%bias_buf_addr = getelementptr i16 %conv_bias_buf, i64 0, i64 %zext_ln74" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 448 'getelementptr' 'bias_buf_addr' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_29 : Operation 449 [2/2] (1.23ns)   --->   "%bias_buf_load = load i7 %bias_buf_addr" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 449 'load' 'bias_buf_load' <Predicate = (icmp_ln77)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_29 : Operation 450 [1/1] (0.42ns)   --->   "%store_ln74 = store i8 %add_ln74, i8 %f_1" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 450 'store' 'store_ln74' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_29 : Operation 451 [1/1] (0.42ns)   --->   "%store_ln74 = store i14 %add_ln74_1, i14 %phi_mul" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 451 'store' 'store_ln74' <Predicate = (icmp_ln77)> <Delay = 0.42>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 452 [1/2] (0.00ns)   --->   "%call_ln77 = call void @layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i63 %trunc_ln2, i16 %conv_in_buf, i16 %conv_in_buf_1, i16 %conv_in_buf_2, i16 %conv_in_buf_3, i16 %conv_in_buf_4, i16 %conv_in_buf_5, i16 %conv_in_buf_6, i16 %conv_in_buf_7, i16 %conv_in_buf_8, i16 %conv_in_buf_9, i16 %conv_in_buf_10, i16 %conv_in_buf_11, i16 %conv_in_buf_12, i16 %conv_in_buf_13, i16 %conv_in_buf_14, i16 %conv_in_buf_15, i16 %conv_in_buf_16, i16 %conv_in_buf_17, i16 %conv_in_buf_18, i16 %conv_in_buf_19, i16 %conv_in_buf_20, i16 %conv_in_buf_21, i16 %conv_in_buf_22, i16 %conv_in_buf_23, i16 %conv_in_buf_24, i16 %conv_in_buf_25, i16 %conv_in_buf_26, i16 %conv_in_buf_27, i16 %conv_in_buf_28, i16 %conv_in_buf_29, i16 %conv_in_buf_30, i16 %conv_in_buf_31, i16 %conv_in_buf_32, i16 %conv_in_buf_33, i16 %conv_in_buf_34, i16 %conv_in_buf_35, i16 %conv_in_buf_36, i16 %conv_in_buf_37, i16 %conv_in_buf_38, i16 %conv_in_buf_39, i16 %conv_in_buf_40, i16 %conv_in_buf_41, i16 %conv_in_buf_42, i16 %conv_in_buf_43, i16 %conv_in_buf_44, i16 %conv_in_buf_45, i16 %conv_in_buf_46, i16 %conv_in_buf_47, i16 %conv_in_buf_48, i16 %conv_in_buf_49, i16 %conv_in_buf_50, i16 %conv_in_buf_51, i16 %conv_in_buf_52, i16 %conv_in_buf_53, i16 %conv_in_buf_54, i16 %conv_in_buf_55, i16 %conv_in_buf_56, i16 %conv_in_buf_57, i16 %conv_in_buf_58, i16 %conv_in_buf_59, i16 %conv_in_buf_60, i16 %conv_in_buf_61, i16 %conv_in_buf_62, i16 %conv_in_buf_63, i16 %conv_in_buf_64, i16 %conv_in_buf_65, i16 %conv_in_buf_66, i16 %conv_in_buf_67, i16 %conv_in_buf_68, i16 %conv_in_buf_69, i16 %conv_in_buf_70, i16 %conv_in_buf_71, i16 %conv_in_buf_72, i16 %conv_in_buf_73, i16 %conv_in_buf_74, i16 %conv_in_buf_75, i16 %conv_in_buf_76, i16 %conv_in_buf_77, i16 %conv_in_buf_78, i16 %conv_in_buf_79, i16 %conv_in_buf_80, i16 %conv_in_buf_81, i16 %conv_in_buf_82, i16 %conv_in_buf_83, i16 %conv_in_buf_84, i16 %conv_in_buf_85, i16 %conv_in_buf_86, i16 %conv_in_buf_87, i16 %conv_in_buf_88, i16 %conv_in_buf_89, i16 %conv_in_buf_90, i16 %conv_in_buf_91, i16 %conv_in_buf_92, i16 %conv_in_buf_93, i16 %conv_in_buf_94, i16 %conv_in_buf_95, i16 %conv_in_buf_96, i16 %conv_in_buf_97, i16 %conv_in_buf_98, i16 %conv_in_buf_99, i16 %conv_in_buf_100, i16 %conv_in_buf_101, i16 %conv_in_buf_102, i16 %conv_in_buf_103, i16 %conv_in_buf_104, i16 %conv_in_buf_105, i16 %conv_in_buf_106, i16 %conv_in_buf_107, i16 %conv_in_buf_108, i16 %conv_in_buf_109, i16 %conv_in_buf_110, i16 %conv_in_buf_111, i16 %conv_in_buf_112, i16 %conv_in_buf_113, i16 %conv_in_buf_114, i16 %conv_in_buf_115, i16 %conv_in_buf_116, i16 %conv_in_buf_117, i16 %conv_in_buf_118, i16 %conv_in_buf_119, i16 %conv_in_buf_120, i16 %conv_in_buf_121, i16 %conv_in_buf_122, i16 %conv_in_buf_123, i16 %conv_in_buf_124, i16 %conv_in_buf_125, i16 %conv_in_buf_126, i16 %conv_in_buf_127, i16 %conv_in_buf_128, i16 %conv_in_buf_129, i16 %conv_in_buf_130, i16 %conv_in_buf_131, i16 %conv_in_buf_132, i16 %conv_in_buf_133, i16 %conv_in_buf_134, i16 %conv_in_buf_135, i16 %conv_in_buf_136, i16 %conv_in_buf_137, i16 %conv_in_buf_138, i16 %conv_in_buf_139, i16 %conv_in_buf_140, i16 %conv_in_buf_141, i16 %conv_in_buf_142, i16 %conv_in_buf_143, i16 %conv_in_buf_144, i16 %conv_in_buf_145, i16 %conv_in_buf_146, i16 %conv_in_buf_147, i16 %conv_in_buf_148, i16 %conv_in_buf_149, i16 %conv_in_buf_150, i16 %conv_in_buf_151, i16 %conv_in_buf_152, i16 %conv_in_buf_153, i16 %conv_in_buf_154, i16 %conv_in_buf_155, i16 %conv_in_buf_156, i16 %conv_in_buf_157, i16 %conv_in_buf_158, i16 %conv_in_buf_159" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 452 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 453 [1/1] (7.30ns)   --->   "%conv_wt_buf = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr_1" [vhls_src/layer1_utils.cpp:77->vhls_src/layer1_layer1.cpp:96->vhls_src/layer_top.cpp:51]   --->   Operation 453 'read' 'conv_wt_buf' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 0.77>
ST_31 : Operation 454 [2/2] (0.77ns)   --->   "%call_ln101 = call void @conv.2, i16 %conv_out_buf, i16 %conv_out_buf_1, i16 %conv_out_buf_2, i16 %conv_out_buf_3, i16 %conv_out_buf_4, i16 %conv_out_buf_5, i16 %conv_out_buf_6, i16 %conv_out_buf_7, i16 %conv_out_buf_8, i16 %conv_out_buf_9, i16 %conv_out_buf_10, i16 %conv_out_buf_11, i16 %conv_out_buf_12, i16 %conv_out_buf_13, i16 %conv_out_buf_14, i16 %conv_out_buf_15, i16 %conv_out_buf_16, i16 %conv_out_buf_17, i16 %conv_out_buf_18, i16 %conv_out_buf_19, i16 %conv_out_buf_20, i16 %conv_out_buf_21, i16 %conv_out_buf_22, i16 %conv_out_buf_23, i16 %conv_out_buf_24, i16 %conv_out_buf_25, i16 %conv_out_buf_26, i16 %conv_out_buf_27, i16 %conv_out_buf_28, i16 %conv_out_buf_29, i16 %conv_out_buf_30, i16 %conv_out_buf_31, i16 %conv_out_buf_32, i16 %conv_out_buf_33, i16 %conv_out_buf_34, i16 %conv_out_buf_35, i16 %conv_out_buf_36, i16 %conv_out_buf_37, i16 %conv_out_buf_38, i16 %conv_out_buf_39, i16 %conv_out_buf_40, i16 %conv_out_buf_41, i16 %conv_out_buf_42, i16 %conv_out_buf_43, i16 %conv_out_buf_44, i16 %conv_out_buf_45, i16 %conv_out_buf_46, i16 %conv_out_buf_47, i16 %conv_out_buf_48, i16 %conv_out_buf_49, i16 %conv_out_buf_50, i16 %conv_out_buf_51, i16 %conv_out_buf_52, i16 %conv_out_buf_53, i16 %conv_out_buf_54, i16 %conv_out_buf_55, i16 %conv_out_buf_56, i16 %conv_out_buf_57, i16 %conv_out_buf_58, i16 %conv_out_buf_59, i16 %conv_out_buf_60, i16 %conv_out_buf_61, i16 %conv_out_buf_62, i16 %conv_out_buf_63, i16 %conv_out_buf_64, i16 %conv_out_buf_65, i16 %conv_out_buf_66, i16 %conv_out_buf_67, i16 %conv_out_buf_68, i16 %conv_out_buf_69, i16 %conv_out_buf_70, i16 %conv_out_buf_71, i16 %conv_out_buf_72, i16 %conv_out_buf_73, i16 %conv_out_buf_74, i16 %conv_out_buf_75, i16 %conv_out_buf_76, i16 %conv_out_buf_77, i16 %conv_out_buf_78, i16 %conv_out_buf_79, i16 %conv_out_buf_80, i16 %conv_out_buf_81, i16 %conv_out_buf_82, i16 %conv_out_buf_83, i16 %conv_out_buf_84, i16 %conv_out_buf_85, i16 %conv_out_buf_86, i16 %conv_out_buf_87, i16 %conv_out_buf_88, i16 %conv_out_buf_89, i16 %conv_out_buf_90, i16 %conv_out_buf_91, i16 %conv_out_buf_92, i16 %conv_out_buf_93, i16 %conv_out_buf_94, i16 %conv_out_buf_95, i16 %conv_out_buf_96, i16 %conv_out_buf_97, i16 %conv_out_buf_98, i16 %conv_out_buf_99, i16 %conv_out_buf_100, i16 %conv_out_buf_101, i16 %conv_out_buf_102, i16 %conv_out_buf_103, i16 %conv_out_buf_104, i16 %conv_out_buf_105, i16 %conv_out_buf_106, i16 %conv_out_buf_107, i16 %conv_out_buf_108, i16 %conv_out_buf_109, i16 %conv_out_buf_110, i16 %conv_out_buf_111, i16 %conv_out_buf_112, i16 %conv_out_buf_113, i16 %conv_out_buf_114, i16 %conv_out_buf_115, i16 %conv_out_buf_116, i16 %conv_out_buf_117, i16 %conv_out_buf_118, i16 %conv_out_buf_119, i16 %conv_out_buf_120, i16 %conv_out_buf_121, i16 %conv_out_buf_122, i16 %conv_out_buf_123, i16 %conv_out_buf_124, i16 %conv_out_buf_125, i16 %conv_out_buf_126, i16 %conv_out_buf_127, i16 %conv_out_buf_128, i16 %conv_out_buf_129, i16 %conv_out_buf_130, i16 %conv_out_buf_131, i16 %conv_out_buf_132, i16 %conv_out_buf_133, i16 %conv_out_buf_134, i16 %conv_out_buf_135, i16 %conv_out_buf_136, i16 %conv_out_buf_137, i16 %conv_out_buf_138, i16 %conv_out_buf_139, i16 %conv_out_buf_140, i16 %conv_out_buf_141, i16 %conv_out_buf_142, i16 %conv_out_buf_143, i16 %conv_out_buf_144, i16 %conv_out_buf_145, i16 %conv_out_buf_146, i16 %conv_out_buf_147, i16 %conv_out_buf_148, i16 %conv_out_buf_149, i16 %conv_out_buf_150, i16 %conv_out_buf_151, i16 %conv_out_buf_152, i16 %conv_out_buf_153, i16 %conv_out_buf_154, i16 %conv_out_buf_155, i16 %conv_out_buf_156, i16 %conv_out_buf_157, i16 %conv_out_buf_158, i16 %conv_out_buf_159, i16 %conv_in_buf, i16 %conv_in_buf_1, i16 %conv_in_buf_2, i16 %conv_in_buf_3, i16 %conv_in_buf_4, i16 %conv_in_buf_5, i16 %conv_in_buf_6, i16 %conv_in_buf_7, i16 %conv_in_buf_8, i16 %conv_in_buf_9, i16 %conv_in_buf_10, i16 %conv_in_buf_11, i16 %conv_in_buf_12, i16 %conv_in_buf_13, i16 %conv_in_buf_14, i16 %conv_in_buf_15, i16 %conv_in_buf_16, i16 %conv_in_buf_17, i16 %conv_in_buf_18, i16 %conv_in_buf_19, i16 %conv_in_buf_20, i16 %conv_in_buf_21, i16 %conv_in_buf_22, i16 %conv_in_buf_23, i16 %conv_in_buf_24, i16 %conv_in_buf_25, i16 %conv_in_buf_26, i16 %conv_in_buf_27, i16 %conv_in_buf_28, i16 %conv_in_buf_29, i16 %conv_in_buf_30, i16 %conv_in_buf_31, i16 %conv_in_buf_32, i16 %conv_in_buf_33, i16 %conv_in_buf_34, i16 %conv_in_buf_35, i16 %conv_in_buf_36, i16 %conv_in_buf_37, i16 %conv_in_buf_38, i16 %conv_in_buf_39, i16 %conv_in_buf_40, i16 %conv_in_buf_41, i16 %conv_in_buf_42, i16 %conv_in_buf_43, i16 %conv_in_buf_44, i16 %conv_in_buf_45, i16 %conv_in_buf_46, i16 %conv_in_buf_47, i16 %conv_in_buf_48, i16 %conv_in_buf_49, i16 %conv_in_buf_50, i16 %conv_in_buf_51, i16 %conv_in_buf_52, i16 %conv_in_buf_53, i16 %conv_in_buf_54, i16 %conv_in_buf_55, i16 %conv_in_buf_56, i16 %conv_in_buf_57, i16 %conv_in_buf_58, i16 %conv_in_buf_59, i16 %conv_in_buf_60, i16 %conv_in_buf_61, i16 %conv_in_buf_62, i16 %conv_in_buf_63, i16 %conv_in_buf_64, i16 %conv_in_buf_65, i16 %conv_in_buf_66, i16 %conv_in_buf_67, i16 %conv_in_buf_68, i16 %conv_in_buf_69, i16 %conv_in_buf_70, i16 %conv_in_buf_71, i16 %conv_in_buf_72, i16 %conv_in_buf_73, i16 %conv_in_buf_74, i16 %conv_in_buf_75, i16 %conv_in_buf_76, i16 %conv_in_buf_77, i16 %conv_in_buf_78, i16 %conv_in_buf_79, i16 %conv_in_buf_80, i16 %conv_in_buf_81, i16 %conv_in_buf_82, i16 %conv_in_buf_83, i16 %conv_in_buf_84, i16 %conv_in_buf_85, i16 %conv_in_buf_86, i16 %conv_in_buf_87, i16 %conv_in_buf_88, i16 %conv_in_buf_89, i16 %conv_in_buf_90, i16 %conv_in_buf_91, i16 %conv_in_buf_92, i16 %conv_in_buf_93, i16 %conv_in_buf_94, i16 %conv_in_buf_95, i16 %conv_in_buf_96, i16 %conv_in_buf_97, i16 %conv_in_buf_98, i16 %conv_in_buf_99, i16 %conv_in_buf_100, i16 %conv_in_buf_101, i16 %conv_in_buf_102, i16 %conv_in_buf_103, i16 %conv_in_buf_104, i16 %conv_in_buf_105, i16 %conv_in_buf_106, i16 %conv_in_buf_107, i16 %conv_in_buf_108, i16 %conv_in_buf_109, i16 %conv_in_buf_110, i16 %conv_in_buf_111, i16 %conv_in_buf_112, i16 %conv_in_buf_113, i16 %conv_in_buf_114, i16 %conv_in_buf_115, i16 %conv_in_buf_116, i16 %conv_in_buf_117, i16 %conv_in_buf_118, i16 %conv_in_buf_119, i16 %conv_in_buf_120, i16 %conv_in_buf_121, i16 %conv_in_buf_122, i16 %conv_in_buf_123, i16 %conv_in_buf_124, i16 %conv_in_buf_125, i16 %conv_in_buf_126, i16 %conv_in_buf_127, i16 %conv_in_buf_128, i16 %conv_in_buf_129, i16 %conv_in_buf_130, i16 %conv_in_buf_131, i16 %conv_in_buf_132, i16 %conv_in_buf_133, i16 %conv_in_buf_134, i16 %conv_in_buf_135, i16 %conv_in_buf_136, i16 %conv_in_buf_137, i16 %conv_in_buf_138, i16 %conv_in_buf_139, i16 %conv_in_buf_140, i16 %conv_in_buf_141, i16 %conv_in_buf_142, i16 %conv_in_buf_143, i16 %conv_in_buf_144, i16 %conv_in_buf_145, i16 %conv_in_buf_146, i16 %conv_in_buf_147, i16 %conv_in_buf_148, i16 %conv_in_buf_149, i16 %conv_in_buf_150, i16 %conv_in_buf_151, i16 %conv_in_buf_152, i16 %conv_in_buf_153, i16 %conv_in_buf_154, i16 %conv_in_buf_155, i16 %conv_in_buf_156, i16 %conv_in_buf_157, i16 %conv_in_buf_158, i16 %conv_in_buf_159, i16 %conv_wt_buf, i9 %trunc_ln101" [vhls_src/layer1_layer1.cpp:101->vhls_src/layer_top.cpp:51]   --->   Operation 454 'call' 'call_ln101' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 455 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 455 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 456 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 456 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 457 [1/2] (0.00ns)   --->   "%call_ln101 = call void @conv.2, i16 %conv_out_buf, i16 %conv_out_buf_1, i16 %conv_out_buf_2, i16 %conv_out_buf_3, i16 %conv_out_buf_4, i16 %conv_out_buf_5, i16 %conv_out_buf_6, i16 %conv_out_buf_7, i16 %conv_out_buf_8, i16 %conv_out_buf_9, i16 %conv_out_buf_10, i16 %conv_out_buf_11, i16 %conv_out_buf_12, i16 %conv_out_buf_13, i16 %conv_out_buf_14, i16 %conv_out_buf_15, i16 %conv_out_buf_16, i16 %conv_out_buf_17, i16 %conv_out_buf_18, i16 %conv_out_buf_19, i16 %conv_out_buf_20, i16 %conv_out_buf_21, i16 %conv_out_buf_22, i16 %conv_out_buf_23, i16 %conv_out_buf_24, i16 %conv_out_buf_25, i16 %conv_out_buf_26, i16 %conv_out_buf_27, i16 %conv_out_buf_28, i16 %conv_out_buf_29, i16 %conv_out_buf_30, i16 %conv_out_buf_31, i16 %conv_out_buf_32, i16 %conv_out_buf_33, i16 %conv_out_buf_34, i16 %conv_out_buf_35, i16 %conv_out_buf_36, i16 %conv_out_buf_37, i16 %conv_out_buf_38, i16 %conv_out_buf_39, i16 %conv_out_buf_40, i16 %conv_out_buf_41, i16 %conv_out_buf_42, i16 %conv_out_buf_43, i16 %conv_out_buf_44, i16 %conv_out_buf_45, i16 %conv_out_buf_46, i16 %conv_out_buf_47, i16 %conv_out_buf_48, i16 %conv_out_buf_49, i16 %conv_out_buf_50, i16 %conv_out_buf_51, i16 %conv_out_buf_52, i16 %conv_out_buf_53, i16 %conv_out_buf_54, i16 %conv_out_buf_55, i16 %conv_out_buf_56, i16 %conv_out_buf_57, i16 %conv_out_buf_58, i16 %conv_out_buf_59, i16 %conv_out_buf_60, i16 %conv_out_buf_61, i16 %conv_out_buf_62, i16 %conv_out_buf_63, i16 %conv_out_buf_64, i16 %conv_out_buf_65, i16 %conv_out_buf_66, i16 %conv_out_buf_67, i16 %conv_out_buf_68, i16 %conv_out_buf_69, i16 %conv_out_buf_70, i16 %conv_out_buf_71, i16 %conv_out_buf_72, i16 %conv_out_buf_73, i16 %conv_out_buf_74, i16 %conv_out_buf_75, i16 %conv_out_buf_76, i16 %conv_out_buf_77, i16 %conv_out_buf_78, i16 %conv_out_buf_79, i16 %conv_out_buf_80, i16 %conv_out_buf_81, i16 %conv_out_buf_82, i16 %conv_out_buf_83, i16 %conv_out_buf_84, i16 %conv_out_buf_85, i16 %conv_out_buf_86, i16 %conv_out_buf_87, i16 %conv_out_buf_88, i16 %conv_out_buf_89, i16 %conv_out_buf_90, i16 %conv_out_buf_91, i16 %conv_out_buf_92, i16 %conv_out_buf_93, i16 %conv_out_buf_94, i16 %conv_out_buf_95, i16 %conv_out_buf_96, i16 %conv_out_buf_97, i16 %conv_out_buf_98, i16 %conv_out_buf_99, i16 %conv_out_buf_100, i16 %conv_out_buf_101, i16 %conv_out_buf_102, i16 %conv_out_buf_103, i16 %conv_out_buf_104, i16 %conv_out_buf_105, i16 %conv_out_buf_106, i16 %conv_out_buf_107, i16 %conv_out_buf_108, i16 %conv_out_buf_109, i16 %conv_out_buf_110, i16 %conv_out_buf_111, i16 %conv_out_buf_112, i16 %conv_out_buf_113, i16 %conv_out_buf_114, i16 %conv_out_buf_115, i16 %conv_out_buf_116, i16 %conv_out_buf_117, i16 %conv_out_buf_118, i16 %conv_out_buf_119, i16 %conv_out_buf_120, i16 %conv_out_buf_121, i16 %conv_out_buf_122, i16 %conv_out_buf_123, i16 %conv_out_buf_124, i16 %conv_out_buf_125, i16 %conv_out_buf_126, i16 %conv_out_buf_127, i16 %conv_out_buf_128, i16 %conv_out_buf_129, i16 %conv_out_buf_130, i16 %conv_out_buf_131, i16 %conv_out_buf_132, i16 %conv_out_buf_133, i16 %conv_out_buf_134, i16 %conv_out_buf_135, i16 %conv_out_buf_136, i16 %conv_out_buf_137, i16 %conv_out_buf_138, i16 %conv_out_buf_139, i16 %conv_out_buf_140, i16 %conv_out_buf_141, i16 %conv_out_buf_142, i16 %conv_out_buf_143, i16 %conv_out_buf_144, i16 %conv_out_buf_145, i16 %conv_out_buf_146, i16 %conv_out_buf_147, i16 %conv_out_buf_148, i16 %conv_out_buf_149, i16 %conv_out_buf_150, i16 %conv_out_buf_151, i16 %conv_out_buf_152, i16 %conv_out_buf_153, i16 %conv_out_buf_154, i16 %conv_out_buf_155, i16 %conv_out_buf_156, i16 %conv_out_buf_157, i16 %conv_out_buf_158, i16 %conv_out_buf_159, i16 %conv_in_buf, i16 %conv_in_buf_1, i16 %conv_in_buf_2, i16 %conv_in_buf_3, i16 %conv_in_buf_4, i16 %conv_in_buf_5, i16 %conv_in_buf_6, i16 %conv_in_buf_7, i16 %conv_in_buf_8, i16 %conv_in_buf_9, i16 %conv_in_buf_10, i16 %conv_in_buf_11, i16 %conv_in_buf_12, i16 %conv_in_buf_13, i16 %conv_in_buf_14, i16 %conv_in_buf_15, i16 %conv_in_buf_16, i16 %conv_in_buf_17, i16 %conv_in_buf_18, i16 %conv_in_buf_19, i16 %conv_in_buf_20, i16 %conv_in_buf_21, i16 %conv_in_buf_22, i16 %conv_in_buf_23, i16 %conv_in_buf_24, i16 %conv_in_buf_25, i16 %conv_in_buf_26, i16 %conv_in_buf_27, i16 %conv_in_buf_28, i16 %conv_in_buf_29, i16 %conv_in_buf_30, i16 %conv_in_buf_31, i16 %conv_in_buf_32, i16 %conv_in_buf_33, i16 %conv_in_buf_34, i16 %conv_in_buf_35, i16 %conv_in_buf_36, i16 %conv_in_buf_37, i16 %conv_in_buf_38, i16 %conv_in_buf_39, i16 %conv_in_buf_40, i16 %conv_in_buf_41, i16 %conv_in_buf_42, i16 %conv_in_buf_43, i16 %conv_in_buf_44, i16 %conv_in_buf_45, i16 %conv_in_buf_46, i16 %conv_in_buf_47, i16 %conv_in_buf_48, i16 %conv_in_buf_49, i16 %conv_in_buf_50, i16 %conv_in_buf_51, i16 %conv_in_buf_52, i16 %conv_in_buf_53, i16 %conv_in_buf_54, i16 %conv_in_buf_55, i16 %conv_in_buf_56, i16 %conv_in_buf_57, i16 %conv_in_buf_58, i16 %conv_in_buf_59, i16 %conv_in_buf_60, i16 %conv_in_buf_61, i16 %conv_in_buf_62, i16 %conv_in_buf_63, i16 %conv_in_buf_64, i16 %conv_in_buf_65, i16 %conv_in_buf_66, i16 %conv_in_buf_67, i16 %conv_in_buf_68, i16 %conv_in_buf_69, i16 %conv_in_buf_70, i16 %conv_in_buf_71, i16 %conv_in_buf_72, i16 %conv_in_buf_73, i16 %conv_in_buf_74, i16 %conv_in_buf_75, i16 %conv_in_buf_76, i16 %conv_in_buf_77, i16 %conv_in_buf_78, i16 %conv_in_buf_79, i16 %conv_in_buf_80, i16 %conv_in_buf_81, i16 %conv_in_buf_82, i16 %conv_in_buf_83, i16 %conv_in_buf_84, i16 %conv_in_buf_85, i16 %conv_in_buf_86, i16 %conv_in_buf_87, i16 %conv_in_buf_88, i16 %conv_in_buf_89, i16 %conv_in_buf_90, i16 %conv_in_buf_91, i16 %conv_in_buf_92, i16 %conv_in_buf_93, i16 %conv_in_buf_94, i16 %conv_in_buf_95, i16 %conv_in_buf_96, i16 %conv_in_buf_97, i16 %conv_in_buf_98, i16 %conv_in_buf_99, i16 %conv_in_buf_100, i16 %conv_in_buf_101, i16 %conv_in_buf_102, i16 %conv_in_buf_103, i16 %conv_in_buf_104, i16 %conv_in_buf_105, i16 %conv_in_buf_106, i16 %conv_in_buf_107, i16 %conv_in_buf_108, i16 %conv_in_buf_109, i16 %conv_in_buf_110, i16 %conv_in_buf_111, i16 %conv_in_buf_112, i16 %conv_in_buf_113, i16 %conv_in_buf_114, i16 %conv_in_buf_115, i16 %conv_in_buf_116, i16 %conv_in_buf_117, i16 %conv_in_buf_118, i16 %conv_in_buf_119, i16 %conv_in_buf_120, i16 %conv_in_buf_121, i16 %conv_in_buf_122, i16 %conv_in_buf_123, i16 %conv_in_buf_124, i16 %conv_in_buf_125, i16 %conv_in_buf_126, i16 %conv_in_buf_127, i16 %conv_in_buf_128, i16 %conv_in_buf_129, i16 %conv_in_buf_130, i16 %conv_in_buf_131, i16 %conv_in_buf_132, i16 %conv_in_buf_133, i16 %conv_in_buf_134, i16 %conv_in_buf_135, i16 %conv_in_buf_136, i16 %conv_in_buf_137, i16 %conv_in_buf_138, i16 %conv_in_buf_139, i16 %conv_in_buf_140, i16 %conv_in_buf_141, i16 %conv_in_buf_142, i16 %conv_in_buf_143, i16 %conv_in_buf_144, i16 %conv_in_buf_145, i16 %conv_in_buf_146, i16 %conv_in_buf_147, i16 %conv_in_buf_148, i16 %conv_in_buf_149, i16 %conv_in_buf_150, i16 %conv_in_buf_151, i16 %conv_in_buf_152, i16 %conv_in_buf_153, i16 %conv_in_buf_154, i16 %conv_in_buf_155, i16 %conv_in_buf_156, i16 %conv_in_buf_157, i16 %conv_in_buf_158, i16 %conv_in_buf_159, i16 %conv_wt_buf, i9 %trunc_ln101" [vhls_src/layer1_layer1.cpp:101->vhls_src/layer_top.cpp:51]   --->   Operation 457 'call' 'call_ln101' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc.i" [vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51]   --->   Operation 458 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 33 <SV = 29> <Delay = 1.23>
ST_33 : Operation 459 [1/2] (1.23ns)   --->   "%bias_buf_load = load i7 %bias_buf_addr" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 459 'load' 'bias_buf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_33 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i16 %bias_buf_load" [vhls_src/layer1_utils.cpp:125->vhls_src/layer1_layer1.cpp:109->vhls_src/layer_top.cpp:51]   --->   Operation 460 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 461 [2/2] (0.00ns)   --->   "%call_ln74 = call void @layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i14 %phi_mul_load, i16 %conv_out_buf, i16 %conv_out_buf_1, i16 %conv_out_buf_2, i16 %conv_out_buf_3, i16 %conv_out_buf_4, i16 %conv_out_buf_5, i16 %conv_out_buf_6, i16 %conv_out_buf_7, i16 %conv_out_buf_8, i16 %conv_out_buf_9, i16 %conv_out_buf_10, i16 %conv_out_buf_11, i16 %conv_out_buf_12, i16 %conv_out_buf_13, i16 %conv_out_buf_14, i16 %conv_out_buf_15, i16 %conv_out_buf_16, i16 %conv_out_buf_17, i16 %conv_out_buf_18, i16 %conv_out_buf_19, i16 %conv_out_buf_20, i16 %conv_out_buf_21, i16 %conv_out_buf_22, i16 %conv_out_buf_23, i16 %conv_out_buf_24, i16 %conv_out_buf_25, i16 %conv_out_buf_26, i16 %conv_out_buf_27, i16 %conv_out_buf_28, i16 %conv_out_buf_29, i16 %conv_out_buf_30, i16 %conv_out_buf_31, i16 %conv_out_buf_32, i16 %conv_out_buf_33, i16 %conv_out_buf_34, i16 %conv_out_buf_35, i16 %conv_out_buf_36, i16 %conv_out_buf_37, i16 %conv_out_buf_38, i16 %conv_out_buf_39, i16 %conv_out_buf_40, i16 %conv_out_buf_41, i16 %conv_out_buf_42, i16 %conv_out_buf_43, i16 %conv_out_buf_44, i16 %conv_out_buf_45, i16 %conv_out_buf_46, i16 %conv_out_buf_47, i16 %conv_out_buf_48, i16 %conv_out_buf_49, i16 %conv_out_buf_50, i16 %conv_out_buf_51, i16 %conv_out_buf_52, i16 %conv_out_buf_53, i16 %conv_out_buf_54, i16 %conv_out_buf_55, i16 %conv_out_buf_56, i16 %conv_out_buf_57, i16 %conv_out_buf_58, i16 %conv_out_buf_59, i16 %conv_out_buf_60, i16 %conv_out_buf_61, i16 %conv_out_buf_62, i16 %conv_out_buf_63, i16 %conv_out_buf_64, i16 %conv_out_buf_65, i16 %conv_out_buf_66, i16 %conv_out_buf_67, i16 %conv_out_buf_68, i16 %conv_out_buf_69, i16 %conv_out_buf_70, i16 %conv_out_buf_71, i16 %conv_out_buf_72, i16 %conv_out_buf_73, i16 %conv_out_buf_74, i16 %conv_out_buf_75, i16 %conv_out_buf_76, i16 %conv_out_buf_77, i16 %conv_out_buf_78, i16 %conv_out_buf_79, i16 %conv_out_buf_80, i16 %conv_out_buf_81, i16 %conv_out_buf_82, i16 %conv_out_buf_83, i16 %conv_out_buf_84, i16 %conv_out_buf_85, i16 %conv_out_buf_86, i16 %conv_out_buf_87, i16 %conv_out_buf_88, i16 %conv_out_buf_89, i16 %conv_out_buf_90, i16 %conv_out_buf_91, i16 %conv_out_buf_92, i16 %conv_out_buf_93, i16 %conv_out_buf_94, i16 %conv_out_buf_95, i16 %conv_out_buf_96, i16 %conv_out_buf_97, i16 %conv_out_buf_98, i16 %conv_out_buf_99, i16 %conv_out_buf_100, i16 %conv_out_buf_101, i16 %conv_out_buf_102, i16 %conv_out_buf_103, i16 %conv_out_buf_104, i16 %conv_out_buf_105, i16 %conv_out_buf_106, i16 %conv_out_buf_107, i16 %conv_out_buf_108, i16 %conv_out_buf_109, i16 %conv_out_buf_110, i16 %conv_out_buf_111, i16 %conv_out_buf_112, i16 %conv_out_buf_113, i16 %conv_out_buf_114, i16 %conv_out_buf_115, i16 %conv_out_buf_116, i16 %conv_out_buf_117, i16 %conv_out_buf_118, i16 %conv_out_buf_119, i16 %conv_out_buf_120, i16 %conv_out_buf_121, i16 %conv_out_buf_122, i16 %conv_out_buf_123, i16 %conv_out_buf_124, i16 %conv_out_buf_125, i16 %conv_out_buf_126, i16 %conv_out_buf_127, i16 %conv_out_buf_128, i16 %conv_out_buf_129, i16 %conv_out_buf_130, i16 %conv_out_buf_131, i16 %conv_out_buf_132, i16 %conv_out_buf_133, i16 %conv_out_buf_134, i16 %conv_out_buf_135, i16 %conv_out_buf_136, i16 %conv_out_buf_137, i16 %conv_out_buf_138, i16 %conv_out_buf_139, i16 %conv_out_buf_140, i16 %conv_out_buf_141, i16 %conv_out_buf_142, i16 %conv_out_buf_143, i16 %conv_out_buf_144, i16 %conv_out_buf_145, i16 %conv_out_buf_146, i16 %conv_out_buf_147, i16 %conv_out_buf_148, i16 %conv_out_buf_149, i16 %conv_out_buf_150, i16 %conv_out_buf_151, i16 %conv_out_buf_152, i16 %conv_out_buf_153, i16 %conv_out_buf_154, i16 %conv_out_buf_155, i16 %conv_out_buf_156, i16 %conv_out_buf_157, i16 %conv_out_buf_158, i16 %conv_out_buf_159, i16 %bias_buf_load, i15 %trunc_ln125, i15 %layer1_fm_buf" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 461 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 30> <Delay = 0.00>
ST_34 : Operation 462 [1/2] (0.00ns)   --->   "%call_ln74 = call void @layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i14 %phi_mul_load, i16 %conv_out_buf, i16 %conv_out_buf_1, i16 %conv_out_buf_2, i16 %conv_out_buf_3, i16 %conv_out_buf_4, i16 %conv_out_buf_5, i16 %conv_out_buf_6, i16 %conv_out_buf_7, i16 %conv_out_buf_8, i16 %conv_out_buf_9, i16 %conv_out_buf_10, i16 %conv_out_buf_11, i16 %conv_out_buf_12, i16 %conv_out_buf_13, i16 %conv_out_buf_14, i16 %conv_out_buf_15, i16 %conv_out_buf_16, i16 %conv_out_buf_17, i16 %conv_out_buf_18, i16 %conv_out_buf_19, i16 %conv_out_buf_20, i16 %conv_out_buf_21, i16 %conv_out_buf_22, i16 %conv_out_buf_23, i16 %conv_out_buf_24, i16 %conv_out_buf_25, i16 %conv_out_buf_26, i16 %conv_out_buf_27, i16 %conv_out_buf_28, i16 %conv_out_buf_29, i16 %conv_out_buf_30, i16 %conv_out_buf_31, i16 %conv_out_buf_32, i16 %conv_out_buf_33, i16 %conv_out_buf_34, i16 %conv_out_buf_35, i16 %conv_out_buf_36, i16 %conv_out_buf_37, i16 %conv_out_buf_38, i16 %conv_out_buf_39, i16 %conv_out_buf_40, i16 %conv_out_buf_41, i16 %conv_out_buf_42, i16 %conv_out_buf_43, i16 %conv_out_buf_44, i16 %conv_out_buf_45, i16 %conv_out_buf_46, i16 %conv_out_buf_47, i16 %conv_out_buf_48, i16 %conv_out_buf_49, i16 %conv_out_buf_50, i16 %conv_out_buf_51, i16 %conv_out_buf_52, i16 %conv_out_buf_53, i16 %conv_out_buf_54, i16 %conv_out_buf_55, i16 %conv_out_buf_56, i16 %conv_out_buf_57, i16 %conv_out_buf_58, i16 %conv_out_buf_59, i16 %conv_out_buf_60, i16 %conv_out_buf_61, i16 %conv_out_buf_62, i16 %conv_out_buf_63, i16 %conv_out_buf_64, i16 %conv_out_buf_65, i16 %conv_out_buf_66, i16 %conv_out_buf_67, i16 %conv_out_buf_68, i16 %conv_out_buf_69, i16 %conv_out_buf_70, i16 %conv_out_buf_71, i16 %conv_out_buf_72, i16 %conv_out_buf_73, i16 %conv_out_buf_74, i16 %conv_out_buf_75, i16 %conv_out_buf_76, i16 %conv_out_buf_77, i16 %conv_out_buf_78, i16 %conv_out_buf_79, i16 %conv_out_buf_80, i16 %conv_out_buf_81, i16 %conv_out_buf_82, i16 %conv_out_buf_83, i16 %conv_out_buf_84, i16 %conv_out_buf_85, i16 %conv_out_buf_86, i16 %conv_out_buf_87, i16 %conv_out_buf_88, i16 %conv_out_buf_89, i16 %conv_out_buf_90, i16 %conv_out_buf_91, i16 %conv_out_buf_92, i16 %conv_out_buf_93, i16 %conv_out_buf_94, i16 %conv_out_buf_95, i16 %conv_out_buf_96, i16 %conv_out_buf_97, i16 %conv_out_buf_98, i16 %conv_out_buf_99, i16 %conv_out_buf_100, i16 %conv_out_buf_101, i16 %conv_out_buf_102, i16 %conv_out_buf_103, i16 %conv_out_buf_104, i16 %conv_out_buf_105, i16 %conv_out_buf_106, i16 %conv_out_buf_107, i16 %conv_out_buf_108, i16 %conv_out_buf_109, i16 %conv_out_buf_110, i16 %conv_out_buf_111, i16 %conv_out_buf_112, i16 %conv_out_buf_113, i16 %conv_out_buf_114, i16 %conv_out_buf_115, i16 %conv_out_buf_116, i16 %conv_out_buf_117, i16 %conv_out_buf_118, i16 %conv_out_buf_119, i16 %conv_out_buf_120, i16 %conv_out_buf_121, i16 %conv_out_buf_122, i16 %conv_out_buf_123, i16 %conv_out_buf_124, i16 %conv_out_buf_125, i16 %conv_out_buf_126, i16 %conv_out_buf_127, i16 %conv_out_buf_128, i16 %conv_out_buf_129, i16 %conv_out_buf_130, i16 %conv_out_buf_131, i16 %conv_out_buf_132, i16 %conv_out_buf_133, i16 %conv_out_buf_134, i16 %conv_out_buf_135, i16 %conv_out_buf_136, i16 %conv_out_buf_137, i16 %conv_out_buf_138, i16 %conv_out_buf_139, i16 %conv_out_buf_140, i16 %conv_out_buf_141, i16 %conv_out_buf_142, i16 %conv_out_buf_143, i16 %conv_out_buf_144, i16 %conv_out_buf_145, i16 %conv_out_buf_146, i16 %conv_out_buf_147, i16 %conv_out_buf_148, i16 %conv_out_buf_149, i16 %conv_out_buf_150, i16 %conv_out_buf_151, i16 %conv_out_buf_152, i16 %conv_out_buf_153, i16 %conv_out_buf_154, i16 %conv_out_buf_155, i16 %conv_out_buf_156, i16 %conv_out_buf_157, i16 %conv_out_buf_158, i16 %conv_out_buf_159, i16 %bias_buf_load, i15 %trunc_ln125, i15 %layer1_fm_buf" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 462 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln74 = br void %CHANNEL_LOOP.i" [vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51]   --->   Operation 463 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 35 <SV = 21> <Delay = 0.00>
ST_35 : Operation 464 [1/2] (0.00ns)   --->   "%call_ln63 = call void @layer2, i16 %wt, i64 %layer_weights_2_read, i64 %layer_bias_2_read, i15 %layer1_fm_buf, i15 %layer2_fm_buf" [vhls_src/layer_top.cpp:63]   --->   Operation 464 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 22> <Delay = 7.30>
ST_36 : Operation 465 [2/2] (7.30ns)   --->   "%call_ln74 = call void @layer3, i16 %wt, i64 %layer_weights_3_read, i64 %layer_bias_3_read, i16 %fm, i64 %output_feature_map_read, i64 %input_feature_map_read, i15 %layer2_fm_buf" [vhls_src/layer_top.cpp:74]   --->   Operation 465 'call' 'call_ln74' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 23> <Delay = 0.00>
ST_37 : Operation 466 [1/2] (0.00ns)   --->   "%call_ln74 = call void @layer3, i16 %wt, i64 %layer_weights_3_read, i64 %layer_bias_3_read, i16 %fm, i64 %output_feature_map_read, i64 %input_feature_map_read, i15 %layer2_fm_buf" [vhls_src/layer_top.cpp:74]   --->   Operation 466 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [vhls_src/layer_top.cpp:82]   --->   Operation 467 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('output_feature_map_read') on port 'output_feature_map' [37]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('wt_addr', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [370]  (0.000 ns)
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:89->vhls_src/layer1_layer1.cpp:58->vhls_src/layer_top.cpp:51) [371]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [376]  (7.300 ns)

 <State 20>: 0.765ns
The critical path consists of the following:
	'load' operation ('f', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on local variable 'f' [385]  (0.000 ns)
	'icmp' operation ('icmp_ln74', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [387]  (0.765 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	'call' operation ('call_ln63', vhls_src/layer_top.cpp:63) to 'layer2' [418]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) on port 'fm' (vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) [394]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) on port 'fm' (vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) [394]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) on port 'fm' (vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) [394]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) on port 'fm' (vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) [394]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) on port 'fm' (vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) [394]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) on port 'fm' (vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) [394]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) on port 'fm' (vhls_src/layer1_layer1.cpp:77->vhls_src/layer_top.cpp:51) [394]  (7.300 ns)

 <State 29>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('bias_buf_addr', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) [410]  (0.000 ns)
	'load' operation ('bias_buf_load', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on array 'conv_bias_buf', vhls_src/layer1_layer1.cpp:47->vhls_src/layer_top.cpp:51 [411]  (1.237 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('conv_wt_buf', vhls_src/layer1_utils.cpp:77->vhls_src/layer1_layer1.cpp:96->vhls_src/layer_top.cpp:51) on port 'wt' (vhls_src/layer1_utils.cpp:77->vhls_src/layer1_layer1.cpp:96->vhls_src/layer_top.cpp:51) [405]  (7.300 ns)

 <State 31>: 0.776ns
The critical path consists of the following:
	'call' operation ('call_ln101', vhls_src/layer1_layer1.cpp:101->vhls_src/layer_top.cpp:51) to 'conv.2' [407]  (0.776 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 1.237ns
The critical path consists of the following:
	'load' operation ('bias_buf_load', vhls_src/layer1_layer1.cpp:74->vhls_src/layer_top.cpp:51) on array 'conv_bias_buf', vhls_src/layer1_layer1.cpp:47->vhls_src/layer_top.cpp:51 [411]  (1.237 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 7.300ns
The critical path consists of the following:
	'call' operation ('call_ln74', vhls_src/layer_top.cpp:74) to 'layer3' [419]  (7.300 ns)

 <State 37>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
