Timing Analyzer report for timer
Mon Apr 14 20:05:47 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; timer                                                  ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; CLOCK_50                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                    ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { timer_rtl:u_timer|clk_div:u_clk_div|neg_clk } ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                         ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 252.21 MHz ; 250.0 MHz       ; CLOCK_50                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 422.3 MHz  ; 422.3 MHz       ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ;                                                               ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -2.965 ; -62.571       ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -1.368 ; -5.270        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.272 ; 0.000         ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.402 ; 0.000         ;
+---------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -3.000 ; -35.125       ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -1.285 ; -6.425        ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                  ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.965 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.883      ;
; -2.965 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.883      ;
; -2.965 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.883      ;
; -2.965 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.883      ;
; -2.965 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.883      ;
; -2.965 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.883      ;
; -2.937 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.855      ;
; -2.937 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.855      ;
; -2.937 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.855      ;
; -2.937 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.855      ;
; -2.937 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.855      ;
; -2.937 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.855      ;
; -2.863 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.786      ;
; -2.863 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.786      ;
; -2.863 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.786      ;
; -2.863 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.786      ;
; -2.863 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.786      ;
; -2.863 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.786      ;
; -2.834 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.756      ;
; -2.834 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.756      ;
; -2.834 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.756      ;
; -2.834 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.756      ;
; -2.834 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.756      ;
; -2.834 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.756      ;
; -2.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.750      ;
; -2.778 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.696      ;
; -2.778 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.696      ;
; -2.778 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.696      ;
; -2.778 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.696      ;
; -2.778 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.696      ;
; -2.778 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.696      ;
; -2.759 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.681      ;
; -2.759 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.681      ;
; -2.759 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.681      ;
; -2.759 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.681      ;
; -2.759 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.681      ;
; -2.759 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.681      ;
; -2.716 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.202      ;
; -2.716 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.202      ;
; -2.716 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.202      ;
; -2.716 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.202      ;
; -2.716 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.202      ;
; -2.716 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.512     ; 3.202      ;
; -2.703 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.626      ;
; -2.703 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.626      ;
; -2.703 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.626      ;
; -2.703 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.626      ;
; -2.703 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.626      ;
; -2.703 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.626      ;
; -2.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.621      ;
; -2.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.621      ;
; -2.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.621      ;
; -2.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.621      ;
; -2.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.621      ;
; -2.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.621      ;
; -2.664 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.578      ;
; -2.664 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.578      ;
; -2.664 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.578      ;
; -2.664 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.578      ;
; -2.662 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.580      ;
; -2.662 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.580      ;
; -2.662 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.580      ;
; -2.662 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.580      ;
; -2.662 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.580      ;
; -2.662 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.580      ;
; -2.636 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.550      ;
; -2.636 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.550      ;
; -2.636 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.550      ;
; -2.636 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.550      ;
; -2.634 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.557      ;
; -2.634 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.557      ;
; -2.634 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.557      ;
; -2.634 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.557      ;
; -2.634 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.557      ;
; -2.634 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.557      ;
; -2.619 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.537      ;
; -2.619 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.537      ;
; -2.619 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.537      ;
; -2.619 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.537      ;
; -2.619 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.537      ;
; -2.619 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.537      ;
; -2.573 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.516     ; 3.055      ;
; -2.571 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.489      ;
; -2.570 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.570 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.570 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.570 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.570 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.570 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.562 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.481      ;
; -2.562 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.481      ;
; -2.562 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.481      ;
; -2.562 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.481      ;
; -2.550 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.883      ;
; -2.533 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.455      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'                                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.368 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.285      ;
; -1.356 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.273      ;
; -1.349 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.266      ;
; -1.251 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.168      ;
; -1.248 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.165      ;
; -1.223 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.140      ;
; -1.219 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.136      ;
; -1.136 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.053      ;
; -1.121 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.038      ;
; -1.087 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 2.004      ;
; -1.011 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.928      ;
; -0.936 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.853      ;
; -0.912 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.829      ;
; -0.902 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.819      ;
; -0.878 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.795      ;
; -0.846 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.763      ;
; -0.742 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.659      ;
; -0.737 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.654      ;
; -0.713 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.630      ;
; -0.597 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.514      ;
; -0.247 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.081     ; 1.164      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                  ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.272 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 1.221      ;
; 0.456 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 1.405      ;
; 0.559 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.257      ;
; 0.641 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.924      ;
; 0.642 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.647 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.914      ;
; 0.654 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.937      ;
; 0.657 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.929      ;
; 0.666 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.932      ;
; 0.668 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.366      ;
; 0.670 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.368      ;
; 0.672 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.370      ;
; 0.679 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.945      ;
; 0.684 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.382      ;
; 0.712 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.410      ;
; 0.790 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.488      ;
; 0.795 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.493      ;
; 0.803 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 1.752      ;
; 0.810 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.076      ;
; 0.812 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.510      ;
; 0.824 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 1.773      ;
; 0.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.093      ;
; 0.901 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.599      ;
; 0.917 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.615      ;
; 0.920 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.618      ;
; 0.932 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 1.881      ;
; 0.938 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 1.887      ;
; 0.945 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.762      ; 1.893      ;
; 0.947 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.645      ;
; 0.950 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 1.899      ;
; 0.960 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.226      ;
; 0.971 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.237      ;
; 0.974 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.980 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.246      ;
; 0.985 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.253      ;
; 0.990 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.992 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.258      ;
; 1.006 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.272      ;
; 1.008 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.710      ;
; 1.009 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.707      ;
; 1.011 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.277      ;
; 1.014 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.762      ; 1.962      ;
; 1.058 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 2.007      ;
; 1.081 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.347      ;
; 1.086 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.352      ;
; 1.092 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 2.041      ;
; 1.095 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.100 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.368      ;
; 1.106 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.372      ;
; 1.111 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.377      ;
; 1.111 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.377      ;
; 1.112 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.378      ;
; 1.113 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.379      ;
; 1.117 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.383      ;
; 1.118 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.384      ;
; 1.127 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.393      ;
; 1.207 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.473      ;
; 1.221 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.487      ;
; 1.223 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.489      ;
; 1.223 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.489      ;
; 1.226 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.492      ;
; 1.228 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.494      ;
; 1.237 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.503      ;
; 1.238 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.504      ;
; 1.239 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.505      ;
; 1.242 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.508      ;
; 1.243 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.509      ;
; 1.248 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.514      ;
; 1.249 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 2.198      ;
; 1.250 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.763      ; 2.199      ;
; 1.253 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.519      ;
; 1.265 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.531      ;
; 1.270 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.536      ;
; 1.308 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 2.001      ;
; 1.312 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 2.005      ;
; 1.347 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.613      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'                                                                                                                                                                        ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.402 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.692 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 0.959      ;
; 0.809 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.076      ;
; 0.859 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.126      ;
; 0.875 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.142      ;
; 0.878 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.145      ;
; 0.941 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.208      ;
; 0.946 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.213      ;
; 1.028 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.295      ;
; 1.066 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.333      ;
; 1.108 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.375      ;
; 1.142 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.156 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.423      ;
; 1.161 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.428      ;
; 1.248 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.515      ;
; 1.281 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.548      ;
; 1.347 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.614      ;
; 1.373 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.640      ;
; 1.415 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.682      ;
; 1.467 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.734      ;
; 1.483 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.081      ; 1.750      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 275.41 MHz ; 250.0 MHz       ; CLOCK_50                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 470.37 MHz ; 437.64 MHz      ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -2.631 ; -55.358       ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -1.126 ; -4.248        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.222 ; 0.000         ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.354 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -3.000 ; -35.125       ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -1.285 ; -6.425        ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.631 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.559      ;
; -2.631 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.559      ;
; -2.631 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.559      ;
; -2.631 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.559      ;
; -2.631 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.559      ;
; -2.631 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.559      ;
; -2.607 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.535      ;
; -2.607 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.535      ;
; -2.607 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.535      ;
; -2.607 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.535      ;
; -2.607 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.535      ;
; -2.607 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.535      ;
; -2.525 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.457      ;
; -2.525 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.457      ;
; -2.525 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.457      ;
; -2.525 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.457      ;
; -2.525 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.457      ;
; -2.525 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.457      ;
; -2.520 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.452      ;
; -2.520 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.452      ;
; -2.520 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.452      ;
; -2.520 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.452      ;
; -2.520 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.452      ;
; -2.520 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.452      ;
; -2.496 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.428      ;
; -2.496 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.428      ;
; -2.496 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.428      ;
; -2.496 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.428      ;
; -2.496 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.428      ;
; -2.496 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.428      ;
; -2.471 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.399      ;
; -2.471 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.399      ;
; -2.471 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.399      ;
; -2.471 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.399      ;
; -2.471 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.399      ;
; -2.471 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.399      ;
; -2.430 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.961      ;
; -2.430 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.961      ;
; -2.430 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.961      ;
; -2.430 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.961      ;
; -2.430 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.961      ;
; -2.430 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.468     ; 2.961      ;
; -2.428 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.360      ;
; -2.428 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.360      ;
; -2.428 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.360      ;
; -2.428 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.360      ;
; -2.428 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.360      ;
; -2.428 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.360      ;
; -2.406 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.338      ;
; -2.406 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.338      ;
; -2.406 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.338      ;
; -2.406 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.338      ;
; -2.406 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.338      ;
; -2.406 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.338      ;
; -2.402 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.334      ;
; -2.402 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.334      ;
; -2.402 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.334      ;
; -2.402 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.334      ;
; -2.402 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.334      ;
; -2.402 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.334      ;
; -2.364 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.292      ;
; -2.364 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.292      ;
; -2.364 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.292      ;
; -2.364 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.292      ;
; -2.364 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.292      ;
; -2.364 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.292      ;
; -2.356 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.280      ;
; -2.356 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.280      ;
; -2.356 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.280      ;
; -2.356 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.280      ;
; -2.332 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.256      ;
; -2.332 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.256      ;
; -2.332 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.256      ;
; -2.332 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.256      ;
; -2.325 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.257      ;
; -2.325 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.257      ;
; -2.325 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.257      ;
; -2.325 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.257      ;
; -2.325 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.257      ;
; -2.325 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.257      ;
; -2.311 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.239      ;
; -2.311 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.239      ;
; -2.311 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.239      ;
; -2.311 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.239      ;
; -2.311 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.239      ;
; -2.311 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.239      ;
; -2.282 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.210      ;
; -2.271 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.199      ;
; -2.271 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.199      ;
; -2.271 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.199      ;
; -2.271 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.199      ;
; -2.271 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.199      ;
; -2.271 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.199      ;
; -2.256 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.783      ;
; -2.250 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 3.559      ;
; -2.245 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.173      ;
; -2.245 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.173      ;
; -2.245 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.173      ;
; -2.245 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.173      ;
; -2.244 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.172      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.126 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 2.053      ;
; -1.113 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 2.040      ;
; -1.103 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 2.030      ;
; -1.027 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.954      ;
; -1.020 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.947      ;
; -1.003 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.930      ;
; -0.999 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.926      ;
; -0.927 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.854      ;
; -0.913 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.840      ;
; -0.892 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.819      ;
; -0.796 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.723      ;
; -0.739 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.666      ;
; -0.717 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.644      ;
; -0.705 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.632      ;
; -0.683 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.610      ;
; -0.658 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.585      ;
; -0.572 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.499      ;
; -0.567 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.494      ;
; -0.545 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.472      ;
; -0.450 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.377      ;
; -0.118 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.072     ; 1.045      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                   ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.222 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.115      ;
; 0.376 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.269      ;
; 0.506 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.143      ;
; 0.587 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.845      ;
; 0.588 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.592 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.232      ;
; 0.597 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.855      ;
; 0.599 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.238      ;
; 0.600 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.243      ;
; 0.607 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.849      ;
; 0.610 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.854      ;
; 0.615 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.252      ;
; 0.619 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.862      ;
; 0.661 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.298      ;
; 0.693 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.586      ;
; 0.703 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.342      ;
; 0.704 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.343      ;
; 0.714 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.607      ;
; 0.729 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.366      ;
; 0.751 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.994      ;
; 0.768 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.011      ;
; 0.796 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.435      ;
; 0.809 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.721      ; 1.701      ;
; 0.809 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.448      ;
; 0.822 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.715      ;
; 0.824 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.461      ;
; 0.829 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.722      ;
; 0.833 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.726      ;
; 0.864 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.501      ;
; 0.870 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.721      ; 1.762      ;
; 0.874 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.116      ;
; 0.876 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.118      ;
; 0.880 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.123      ;
; 0.887 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.897 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.140      ;
; 0.898 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.141      ;
; 0.899 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.903 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.907 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.150      ;
; 0.910 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.553      ;
; 0.918 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.161      ;
; 0.933 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.570      ;
; 0.934 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.827      ;
; 0.960 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.853      ;
; 0.973 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.215      ;
; 0.984 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.226      ;
; 0.986 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.989 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.233      ;
; 0.996 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.002 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.007 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.250      ;
; 1.010 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.038 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.281      ;
; 1.083 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.325      ;
; 1.096 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.338      ;
; 1.097 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.340      ;
; 1.099 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.104 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.997      ;
; 1.106 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 1.999      ;
; 1.108 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.112 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.115 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.358      ;
; 1.119 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.362      ;
; 1.120 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.363      ;
; 1.131 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.374      ;
; 1.148 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.391      ;
; 1.161 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.793      ;
; 1.165 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.408      ;
; 1.167 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.799      ;
; 1.207 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.450      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'                                                                                                                                                                         ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.354 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.633 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 0.876      ;
; 0.728 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 0.971      ;
; 0.763 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.006      ;
; 0.808 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.051      ;
; 0.811 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.054      ;
; 0.860 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.103      ;
; 0.864 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.107      ;
; 0.942 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.185      ;
; 0.975 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.218      ;
; 1.017 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.260      ;
; 1.048 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.291      ;
; 1.053 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.296      ;
; 1.057 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.300      ;
; 1.147 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.390      ;
; 1.168 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.411      ;
; 1.235 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.478      ;
; 1.262 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.505      ;
; 1.304 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.547      ;
; 1.346 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.589      ;
; 1.351 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.072      ; 1.594      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -0.882 ; -16.778       ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -0.150 ; -0.362        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.029 ; 0.000         ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.181 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -3.000 ; -35.210       ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -1.000 ; -5.000        ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.882 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.828      ;
; -0.882 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.828      ;
; -0.882 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.828      ;
; -0.882 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.828      ;
; -0.882 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.828      ;
; -0.882 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.828      ;
; -0.867 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.813      ;
; -0.867 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.813      ;
; -0.867 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.813      ;
; -0.867 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.813      ;
; -0.867 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.813      ;
; -0.867 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.813      ;
; -0.838 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.789      ;
; -0.838 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.789      ;
; -0.838 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.789      ;
; -0.838 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.789      ;
; -0.838 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.789      ;
; -0.838 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.789      ;
; -0.836 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.787      ;
; -0.836 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.787      ;
; -0.836 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.787      ;
; -0.836 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.787      ;
; -0.836 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.787      ;
; -0.836 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.787      ;
; -0.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.570      ;
; -0.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.570      ;
; -0.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.570      ;
; -0.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.570      ;
; -0.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.570      ;
; -0.827 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 1.570      ;
; -0.823 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.773      ;
; -0.784 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.784 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.734      ;
; -0.783 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.729      ;
; -0.783 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.729      ;
; -0.783 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.729      ;
; -0.783 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.729      ;
; -0.783 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.729      ;
; -0.783 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.729      ;
; -0.782 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.733      ;
; -0.782 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.733      ;
; -0.782 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.733      ;
; -0.782 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.733      ;
; -0.782 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.733      ;
; -0.782 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.733      ;
; -0.754 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.705      ;
; -0.754 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.705      ;
; -0.754 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.705      ;
; -0.754 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.705      ;
; -0.754 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.705      ;
; -0.754 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.705      ;
; -0.738 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.689      ;
; -0.731 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.677      ;
; -0.731 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.677      ;
; -0.731 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.677      ;
; -0.731 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.677      ;
; -0.731 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.677      ;
; -0.731 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.677      ;
; -0.725 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.671      ;
; -0.725 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.671      ;
; -0.725 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.671      ;
; -0.725 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.671      ;
; -0.725 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.671      ;
; -0.725 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.671      ;
; -0.722 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.665      ;
; -0.722 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.665      ;
; -0.722 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.665      ;
; -0.722 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.665      ;
; -0.714 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.454      ;
; -0.709 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.652      ;
; -0.709 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.652      ;
; -0.709 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.652      ;
; -0.709 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.652      ;
; -0.708 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.655      ;
; -0.706 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.653      ;
; -0.706 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.446      ;
; -0.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.644      ;
; -0.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.644      ;
; -0.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.644      ;
; -0.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.644      ;
; -0.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.644      ;
; -0.698 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.644      ;
; -0.688 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.428      ;
; -0.687 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.828      ;
; -0.686 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.629      ;
; -0.682 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.633      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'                                                                                                                                                                         ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.150 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 1.095      ;
; -0.139 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 1.084      ;
; -0.131 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 1.076      ;
; -0.088 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 1.033      ;
; -0.076 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 1.021      ;
; -0.073 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 1.018      ;
; -0.072 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 1.017      ;
; -0.027 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.972      ;
; -0.022 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.967      ;
; 0.000  ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.945      ;
; 0.011  ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.934      ;
; 0.045  ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.900      ;
; 0.057  ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.888      ;
; 0.064  ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.881      ;
; 0.076  ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.869      ;
; 0.096  ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.849      ;
; 0.155  ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.790      ;
; 0.160  ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.785      ;
; 0.172  ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.773      ;
; 0.233  ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.712      ;
; 0.387  ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 1.000        ; -0.042     ; 0.558      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                   ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.029 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.556      ;
; 0.111 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.638      ;
; 0.260 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.587      ;
; 0.293 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.295 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.300 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.432      ;
; 0.301 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.432      ;
; 0.311 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.838      ;
; 0.313 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.437      ;
; 0.314 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.841      ;
; 0.314 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.641      ;
; 0.314 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.642      ;
; 0.316 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.644      ;
; 0.319 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.646      ;
; 0.326 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.653      ;
; 0.350 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.877      ;
; 0.350 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.877      ;
; 0.365 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.489      ;
; 0.373 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.497      ;
; 0.374 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.901      ;
; 0.376 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.704      ;
; 0.382 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.710      ;
; 0.383 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[10] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 0.909      ;
; 0.392 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.719      ;
; 0.402 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[9]  ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 0.928      ;
; 0.420 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.947      ;
; 0.430 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 0.957      ;
; 0.434 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.762      ;
; 0.442 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.770      ;
; 0.445 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.772      ;
; 0.447 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.775      ;
; 0.450 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.777      ;
; 0.450 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.455 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.581      ;
; 0.460 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.463 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.466 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[6]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.797      ;
; 0.471 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.595      ;
; 0.474 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.598      ;
; 0.505 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
; 0.507 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.034      ;
; 0.508 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.035      ;
; 0.508 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.633      ;
; 0.513 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.638      ;
; 0.516 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.640      ;
; 0.518 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[2]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.644      ;
; 0.521 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.646      ;
; 0.526 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.650      ;
; 0.529 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.653      ;
; 0.529 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.653      ;
; 0.571 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[1]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.696      ;
; 0.577 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.701      ;
; 0.579 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.703      ;
; 0.580 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.704      ;
; 0.580 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.704      ;
; 0.582 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[11] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.706      ;
; 0.583 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[15] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.707      ;
; 0.584 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[0]  ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.709      ;
; 0.585 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.709      ;
; 0.588 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.712      ;
; 0.592 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.716      ;
; 0.592 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[12] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.716      ;
; 0.592 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.716      ;
; 0.595 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[16] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.719      ;
; 0.595 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[14] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.719      ;
; 0.623 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[8]  ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.149      ;
; 0.632 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[18] ; timer_rtl:u_timer|clk_div:u_clk_div|pos_clk ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.964      ;
; 0.643 ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[13] ; timer_rtl:u_timer|clk_div:u_clk_div|cnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.767      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timer_rtl:u_timer|clk_div:u_clk_div|neg_clk'                                                                                                                                                                         ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.181 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.316 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.442      ;
; 0.366 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.492      ;
; 0.373 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.499      ;
; 0.393 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.519      ;
; 0.396 ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.522      ;
; 0.428 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.554      ;
; 0.431 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.557      ;
; 0.466 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.592      ;
; 0.484 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.610      ;
; 0.505 ; timer_rtl:u_timer|counter_M:u_counter|counter[0] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.631      ;
; 0.522 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.648      ;
; 0.534 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.660      ;
; 0.537 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.663      ;
; 0.565 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.691      ;
; 0.590 ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.716      ;
; 0.612 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.738      ;
; 0.621 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.747      ;
; 0.642 ; timer_rtl:u_timer|counter_M:u_counter|counter[4] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.768      ;
; 0.665 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[1] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.791      ;
; 0.683 ; timer_rtl:u_timer|counter_M:u_counter|counter[2] ; timer_rtl:u_timer|counter_M:u_counter|counter[3] ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 0.000        ; 0.042      ; 0.809      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -2.965  ; 0.029 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                    ; -2.965  ; 0.029 ; N/A      ; N/A     ; -3.000              ;
;  timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -1.368  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                              ; -67.841 ; 0.0   ; 0.0      ; 0.0     ; -41.55              ;
;  CLOCK_50                                    ; -62.571 ; 0.000 ; N/A      ; N/A     ; -35.210             ;
;  timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; -5.270  ; 0.000 ; N/A      ; N/A     ; -6.425              ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                    ; CLOCK_50                                    ; 988      ; 0        ; 0        ; 0        ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 35       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                    ; CLOCK_50                                    ; 988      ; 0        ; 0        ; 0        ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; 35       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 58    ; 58   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                           ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Target                                      ; Clock                                       ; Type ; Status      ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; CLOCK_50                                    ; CLOCK_50                                    ; Base ; Constrained ;
; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; timer_rtl:u_timer|clk_div:u_clk_div|neg_clk ; Base ; Constrained ;
+---------------------------------------------+---------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Apr 14 20:05:44 2025
Info: Command: quartus_sta timer -c timer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'timer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name timer_rtl:u_timer|clk_div:u_clk_div|neg_clk timer_rtl:u_timer|clk_div:u_clk_div|neg_clk
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.965
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.965             -62.571 CLOCK_50 
    Info (332119):    -1.368              -5.270 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info (332146): Worst-case hold slack is 0.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.272               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 CLOCK_50 
    Info (332119):    -1.285              -6.425 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.631             -55.358 CLOCK_50 
    Info (332119):    -1.126              -4.248 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info (332146): Worst-case hold slack is 0.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.222               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 CLOCK_50 
    Info (332119):    -1.285              -6.425 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.882
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.882             -16.778 CLOCK_50 
    Info (332119):    -0.150              -0.362 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info (332146): Worst-case hold slack is 0.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.029               0.000 CLOCK_50 
    Info (332119):     0.181               0.000 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.210 CLOCK_50 
    Info (332119):    -1.000              -5.000 timer_rtl:u_timer|clk_div:u_clk_div|neg_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4971 megabytes
    Info: Processing ended: Mon Apr 14 20:05:47 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


