<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d3/daf/common__counter_8vhd" kind="file" language="VHDL">
    <compoundname>common_counter.vhd</compoundname>
    <innerclass refid="d1/dc3/classcommon__counter" prot="public">common_counter</innerclass>
    <innerclass refid="d0/d4b/classcommon__counter_1_1rtl" prot="private">common_counter::rtl</innerclass>
    <briefdescription>
<para>Common counter with sync or async clear. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="4"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="8"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="12"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="14"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="19"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="32"></codeline>
<codeline lineno="34" refid="d1/dc3/classcommon__counter_1ac14da77d3d5ded18977de50569862ad6" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="35" refid="d1/dc3/classcommon__counter_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d4/daa/classcommon__components__pkg_1ac14da77d3d5ded18977de50569862ad6" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="36" refid="d1/dc3/classcommon__counter_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d4/daa/classcommon__components__pkg_1a88d849b66a6ff92ebc8e591884f9b8d6" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37"></codeline>
<codeline lineno="64"></codeline>
<codeline lineno="65" refid="d1/dc3/classcommon__counter" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="d1/dc3/classcommon__counter" kindref="compound">common_counter</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="67" refid="d1/dc3/classcommon__counter_1a95ec3a363599c003a78ad4400301979b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a95ec3a363599c003a78ad4400301979b" kindref="member">g_latency</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68" refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">INTEGER</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69" refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">32</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70" refid="d1/dc3/classcommon__counter_1a2f30a68feb488c6a19c92610629a2ae8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a2f30a68feb488c6a19c92610629a2ae8" kindref="member">g_max</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1afcf494de0e8842fb27fac7831e89c632" kindref="member">g_step_size</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">INTEGER</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight></codeline>
<codeline lineno="72" refid="d1/dc3/classcommon__counter_1afcf494de0e8842fb27fac7831e89c632" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="74" refid="d1/dc3/classcommon__counter_1ae9b5070dc93368d71f49ae554bc2de22" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75" refid="d1/dc3/classcommon__counter_1a70120f1e8cec2d88609e7ce3c4d8f941" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76" refid="d1/dc3/classcommon__counter_1acea3987784765b87fe360c8ece3c7587" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77" refid="d1/dc3/classcommon__counter_1a03f0c3c8f88e895a0f1f834861098cd1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a03f0c3c8f88e895a0f1f834861098cd1" kindref="member">cnt_clr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78" refid="d1/dc3/classcommon__counter_1abcd7f3d11869760f1b845b0afd555992" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1abcd7f3d11869760f1b845b0afd555992" kindref="member">cnt_ld</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="79" refid="d1/dc3/classcommon__counter_1ad2fe0513aa4e4f5326093ca63fbb48a9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1ad2fe0513aa4e4f5326093ca63fbb48a9" kindref="member">cnt_en</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80" refid="d1/dc3/classcommon__counter_1aa38183da72b80ccbc5d3d04930f0a172" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1aa38183da72b80ccbc5d3d04930f0a172" kindref="member">cnt_max</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_UVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">sel_a_b</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">ceil_log2</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a2f30a68feb488c6a19c92610629a2ae8" kindref="member">g_max</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a2f30a68feb488c6a19c92610629a2ae8" kindref="member">g_max</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81" refid="d1/dc3/classcommon__counter_1aba16565fa2695fb0cd920da67afe5c86" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1aba16565fa2695fb0cd920da67afe5c86" kindref="member">load</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="83" refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="d1/dc3/classcommon__counter" kindref="compound">common_counter</ref>;</highlight></codeline>
<codeline lineno="85"></codeline>
<codeline lineno="86" refid="d0/d4b/classcommon__counter_1_1rtl" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="d0/d4b/classcommon__counter_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="d1/dc3/classcommon__counter" kindref="compound">common_counter</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="87"></codeline>
<codeline lineno="88" refid="d0/d4b/classcommon__counter_1_1rtl_1aa36c1f981490f03dc86e95dd9e4b6dc7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">CONSTANT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1aa36c1f981490f03dc86e95dd9e4b6dc7" kindref="member">zeros</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">OTHERS</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="89" refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90" refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" kindref="member">nxt_count</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91" refid="d0/d4b/classcommon__counter_1_1rtl_1a94308b3a38ae19f3e598655ecc058242" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a94308b3a38ae19f3e598655ecc058242" kindref="member">comb_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"></codeline>
<codeline lineno="93"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="94"></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a94308b3a38ae19f3e598655ecc058242" kindref="member">comb_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" kindref="member">nxt_count</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a40e3ef614f1f55b88b0ed16a2ac5b186" kindref="member">count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a94308b3a38ae19f3e598655ecc058242" kindref="member">comb_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a95ec3a363599c003a78ad4400301979b" kindref="member">g_latency</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="98"></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ASSERT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1afcf494de0e8842fb27fac7831e89c632" kindref="member">g_step_size</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">REPORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;common_counter:<sp/>g_step_size<sp/>must<sp/>be<sp/>/=<sp/>0&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">SEVERITY</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">FAILURE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"></codeline>
<codeline lineno="101" refid="d0/d4b/classcommon__counter_1_1rtl_1a0d670458f9e7fcc4703d9e63418e573f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_clk<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="d1/dc3/classcommon__counter_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref>,<sp/><ref refid="d1/dc3/classcommon__counter_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="102"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a3fcaac0a20358eef8f48e94fd4933c5e" kindref="member">g_init</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a44bcdee410b3f40aadd6cf9c5e4bddfa" kindref="member">g_width</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSIF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" kindref="member">nxt_count</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="111"></codeline>
<codeline lineno="112" refid="d0/d4b/classcommon__counter_1_1rtl_1aca77d5a8129e2c5fdfb91c7bc44fd3f0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_count<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref>,<sp/><ref refid="d1/dc3/classcommon__counter_1a03f0c3c8f88e895a0f1f834861098cd1" kindref="member">cnt_clr</ref>,<sp/><ref refid="d1/dc3/classcommon__counter_1ad2fe0513aa4e4f5326093ca63fbb48a9" kindref="member">cnt_en</ref>,<sp/><ref refid="d1/dc3/classcommon__counter_1abcd7f3d11869760f1b845b0afd555992" kindref="member">cnt_ld</ref>,<sp/><ref refid="d1/dc3/classcommon__counter_1aba16565fa2695fb0cd920da67afe5c86" kindref="member">load</ref>,<sp/><ref refid="d1/dc3/classcommon__counter_1aa38183da72b80ccbc5d3d04930f0a172" kindref="member">cnt_max</ref>)</highlight></codeline>
<codeline lineno="113"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" kindref="member">nxt_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1a03f0c3c8f88e895a0f1f834861098cd1" kindref="member">cnt_clr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1aa38183da72b80ccbc5d3d04930f0a172" kindref="member">cnt_max</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AND</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1aa38183da72b80ccbc5d3d04930f0a172" kindref="member">cnt_max</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1aa36c1f981490f03dc86e95dd9e4b6dc7" kindref="member">zeros</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" kindref="member">nxt_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">OTHERS</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSIF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1abcd7f3d11869760f1b845b0afd555992" kindref="member">cnt_ld</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" kindref="member">nxt_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1aba16565fa2695fb0cd920da67afe5c86" kindref="member">load</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSIF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1ad2fe0513aa4e4f5326093ca63fbb48a9" kindref="member">cnt_en</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a41ec6ee79712521d98811d43dca941f0" kindref="member">nxt_count</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">INCR_UVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d0/d4b/classcommon__counter_1_1rtl_1a01b4d0d9abec3af77c2fdea4b3b6fb85" kindref="member">reg_count</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d1/dc3/classcommon__counter_1afcf494de0e8842fb27fac7831e89c632" kindref="member">g_step_size</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="123"></codeline>
<codeline lineno="124"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd"/>
  </compounddef>
</doxygen>
