Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: serie_serie.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serie_serie.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serie_serie"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : serie_serie
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/tutorias_DSD/FF_estructurados/ff_d.vhd" in Library work.
Entity <ff_d> compiled.
Entity <ff_d> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/tutorias_DSD/FF_estructurados/serie_serie.vhd" in Library work.
Entity <serie_serie> compiled.
Entity <serie_serie> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <serie_serie> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ff_d> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <serie_serie> in library <work> (Architecture <behavioral>).
Entity <serie_serie> analyzed. Unit <serie_serie> generated.

Analyzing Entity <ff_d> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/ise/tutorias_DSD/FF_estructurados/ff_d.vhd" line 14: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <q0>
Entity <ff_d> analyzed. Unit <ff_d> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ff_d>.
    Related source file is "/home/ise/tutorias_DSD/FF_estructurados/ff_d.vhd".
    Found 1-bit register for signal <q0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ff_d> synthesized.


Synthesizing Unit <serie_serie>.
    Related source file is "/home/ise/tutorias_DSD/FF_estructurados/serie_serie.vhd".
    Found 1-bit register for signal <clk_state>.
    Found 3-bit up counter for signal <count>.
    Found 3-bit comparator less for signal <count$cmp_lt0000> created at line 22.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <serie_serie> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 5
# Comparators                                          : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 1
 3-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <serie_serie> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serie_serie, actual ratio is 0.

Final Macro Processing ...

Processing Unit <serie_serie> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <ff_d3/q0> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <serie_serie> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : serie_serie.ngr
Top Level Output File Name         : serie_serie
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 5
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 2
# FlipFlops/Latches                : 8
#      FDE                         : 1
#      FDR                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        4  out of   4656     0%  
 Number of Slice Flip Flops:              8  out of   9312     0%  
 Number of 4 input LUTs:                  5  out of   9312     0%  
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    232     2%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk50Mhz                           | BUFGP                  | 4     |
clk_state                          | NONE(ff_d3/q0)         | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.415ns (Maximum Frequency: 292.826MHz)
   Minimum input arrival time before clock: 2.716ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk50Mhz'
  Clock period: 3.415ns (frequency: 292.826MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.415ns (Levels of Logic = 1)
  Source:            count_2 (FF)
  Destination:       count_0 (FF)
  Source Clock:      Clk50Mhz rising
  Destination Clock: Clk50Mhz rising

  Data Path: count_2 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count_2 (count_2)
     LUT3:I0->O            4   0.704   0.587  count_not00011 (count_not0001)
     FDR:R                     0.911          count_0
    ----------------------------------------
    Total                      3.415ns (2.206ns logic, 1.209ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_state'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            ff_d2/q0 (FF)
  Destination:       ff_d3/q0 (FF)
  Source Clock:      clk_state rising
  Destination Clock: clk_state rising

  Data Path: ff_d2/q0 to ff_d3/q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  ff_d2/q0 (ff_d2/q0)
     FDR:D                     0.308          ff_d3/q0
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_state'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.716ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       ff_d3/q0 (FF)
  Destination Clock: clk_state rising

  Data Path: Reset to ff_d3/q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  Reset_IBUF (Reset_IBUF)
     FDR:R                     0.911          ff_d3/q0
    ----------------------------------------
    Total                      2.716ns (2.129ns logic, 0.587ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_state'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            ff_d3/q0 (FF)
  Destination:       Q (PAD)
  Source Clock:      clk_state rising

  Data Path: ff_d3/q0 to Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  ff_d3/q0 (ff_d3/q0)
     OBUF:I->O                 3.272          Q_OBUF (Q)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk50Mhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            clk_state (FF)
  Destination:       led (PAD)
  Source Clock:      Clk50Mhz rising

  Data Path: clk_state to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.669  clk_state (clk_state)
     OBUF:I->O                 3.272          led_OBUF (led)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 4.00 secs
 
--> 


Total memory usage is 607788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

