

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Tue Apr 16 21:49:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_810  |sin_or_cos_double_s  |       26|       34|  0.390 us|  0.510 us|   26|   34|       no|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1           |      441|      441|          1|          -|          -|    441|        no|
        |- Loop 2           |    88200|    88200|          1|          -|          -|  88200|        no|
        |- Loop 3           |      100|      100|          1|          -|          -|    100|        no|
        |- VITIS_LOOP_88_2  |        ?|        ?|  6 ~ 14171|          -|          -|      ?|        no|
        | + LPF_Loop        |    12348|    12348|         28|          -|          -|    441|        no|
        | + WAH_LOOP        |     1600|     1600|         16|          -|          -|    100|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4925|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   78|    7579|  11672|    -|
|Memory           |      259|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2076|    -|
|Register         |        -|    -|    2975|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      267|   78|   10554|  18673|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       95|   35|       9|     35|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                   |control_r_s_axi                 |        0|   0|   454|   744|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U38  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|   445|  1149|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U40   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U39   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|   299|   566|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U33  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   403|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U35   |fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U34   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   320|    0|
    |gmem_m_axi_U                        |gmem_m_axi                      |        0|   0|   743|  1415|    0|
    |mul_32s_16s_48_1_1_U51              |mul_32s_16s_48_1_1              |        0|   2|     0|    20|    0|
    |mul_32s_8s_40_1_1_U42               |mul_32s_8s_40_1_1               |        0|   1|     0|    20|    0|
    |mul_32s_8s_40_1_1_U44               |mul_32s_8s_40_1_1               |        0|   1|     0|    20|    0|
    |mul_32s_9ns_41_1_1_U49              |mul_32s_9ns_41_1_1              |        0|   1|     0|    20|    0|
    |grp_sin_or_cos_double_s_fu_810      |sin_or_cos_double_s             |        8|  54|  3447|  5917|    0|
    |sitodp_32ns_64_5_no_dsp_1_U41       |sitodp_32ns_64_5_no_dsp_1       |        0|   0|     0|     0|    0|
    |sitofp_32ns_32_4_no_dsp_1_U36       |sitofp_32ns_32_4_no_dsp_1       |        0|   0|     0|     0|    0|
    |sitofp_32ns_32_4_no_dsp_1_U37       |sitofp_32ns_32_4_no_dsp_1       |        0|   0|     0|     0|    0|
    |srem_11ns_10ns_9_15_seq_1_U45       |srem_11ns_10ns_9_15_seq_1       |        0|   0|   142|    73|    0|
    |srem_32ns_10ns_32_36_seq_1_U43      |srem_32ns_10ns_32_36_seq_1      |        0|   0|   394|   238|    0|
    |srem_32ns_18ns_17_36_seq_1_U46      |srem_32ns_18ns_17_36_seq_1      |        0|   0|   394|   238|    0|
    |srem_32ns_18ns_32_36_seq_1_U47      |srem_32ns_18ns_32_36_seq_1      |        0|   0|   394|   238|    0|
    |srem_32ns_8ns_32_36_seq_1_U48       |srem_32ns_8ns_32_36_seq_1       |        0|   0|   394|   238|    0|
    |srem_9ns_8ns_7_13_seq_1_U50         |srem_9ns_8ns_7_13_seq_1         |        0|   0|   118|    53|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        8|  78|  7579| 11672|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |compression_buffer_U  |compression_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|    441|   32|     1|        14112|
    |delay_buffer_U        |delay_buffer_RAM_AUTO_1R1W        |      256|  0|   0|    0|  88200|   32|     1|      2822400|
    |lpf_coefficients_U    |lpf_coefficients_ROM_AUTO_1R      |        1|  0|   0|    0|    441|   32|     1|        14112|
    |wah_values_buffer_U   |wah_values_buffer_RAM_AUTO_1R1W   |        1|  0|   0|    0|    100|   32|     1|         3200|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                  |      259|  0|   0|    0|  89182|  128|     4|      2853824|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln165_fu_1326_p2           |         +|   0|  0|   14|           9|           1|
    |add_ln234_1_fu_2256_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln234_fu_2211_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln346_1_fu_1766_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_2_fu_1600_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_3_fu_1912_p2         |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_1460_p2           |         +|   0|  0|   14|           9|           8|
    |add_ln515_fu_2103_p2           |         +|   0|  0|   12|          12|          11|
    |current_sample_fu_1109_p2      |         +|   0|  0|   39|          32|           1|
    |empty_71_fu_918_p2             |         +|   0|  0|   14|           9|           1|
    |empty_74_fu_948_p2             |         +|   0|  0|   24|          17|           1|
    |empty_77_fu_978_p2             |         +|   0|  0|   14|           7|           1|
    |grp_fu_1240_p0                 |         +|   0|  0|   39|          32|           1|
    |grp_fu_1341_p0                 |         +|   0|  0|   12|          11|          11|
    |grp_fu_1716_p0                 |         +|   0|  0|   39|          32|           1|
    |grp_fu_2053_p0                 |         +|   0|  0|   39|          32|           1|
    |output_fu_2021_p2              |         +|   0|  0|   39|          32|          32|
    |r_V_fu_1131_p2                 |         +|   0|  0|   39|          32|          32|
    |result_3_fu_2352_p2            |         +|   0|  0|   39|          32|          32|
    |result_fu_1225_p2              |         +|   0|  0|   39|          32|          32|
    |ret_V_10_fu_1176_p2            |         +|   0|  0|   39|          32|           1|
    |ret_V_13_fu_2329_p2            |         +|   0|  0|   23|          16|           1|
    |ret_V_fu_1207_p2               |         +|   0|  0|   39|          32|           1|
    |grp_fu_1704_p0                 |         -|   0|  0|   39|          32|          32|
    |grp_fu_2271_p0                 |         -|   0|  0|   14|           9|           9|
    |negative_threshold_fu_1060_p2  |         -|   0|  0|   39|           1|          32|
    |r_V_21_fu_1136_p2              |         -|   0|  0|   39|          32|          32|
    |result_1_fu_1194_p2            |         -|   0|  0|   39|          32|          32|
    |result_V_13_fu_2009_p2         |         -|   0|  0|   39|           1|          32|
    |result_V_16_fu_2185_p2         |         -|   0|  0|   39|           1|          32|
    |result_V_2_fu_1542_p2          |         -|   0|  0|   39|           1|          32|
    |result_V_7_fu_1848_p2          |         -|   0|  0|   39|           1|          32|
    |result_V_8_fu_1682_p2          |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_2_fu_2117_p2        |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_3_fu_1474_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_4_fu_1780_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_5_fu_1614_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_1926_p2          |         -|   0|  0|   15|           7|           8|
    |sub_ln157_fu_1282_p2           |         -|   0|  0|   39|           1|          32|
    |and_ln188_1_fu_1386_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln188_fu_1380_p2           |       and|   0|  0|    2|           1|           1|
    |ap_condition_4073              |       and|   0|  0|    2|           1|           1|
    |exitcond3554_fu_972_p2         |      icmp|   0|  0|   10|           7|           6|
    |exitcond3565_fu_942_p2         |      icmp|   0|  0|   13|          17|          17|
    |exitcond3618_fu_912_p2         |      icmp|   0|  0|   11|           9|           8|
    |icmp_ln1049_1_fu_1163_p2       |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln1049_2_fu_2324_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1049_fu_1268_p2         |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln141_fu_1121_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln143_fu_1126_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln165_fu_1320_p2          |      icmp|   0|  0|   11|           9|           8|
    |icmp_ln171_fu_1347_p2          |      icmp|   0|  0|   18|          32|           9|
    |icmp_ln179_fu_1359_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln188_1_fu_1375_p2        |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln188_fu_1370_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln189_fu_1364_p2          |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln234_fu_2250_p2          |      icmp|   0|  0|   10|           7|           6|
    |r_V_35_fu_1500_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_38_fu_1806_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_40_fu_1640_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_42_fu_1952_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_44_fu_2143_p2              |      lshr|   0|  0|  460|         137|         137|
    |ap_block_state264              |        or|   0|  0|    2|           1|           1|
    |ap_block_state266              |        or|   0|  0|    2|           1|           1|
    |or_ln101_fu_1301_p2            |        or|   0|  0|   32|          32|           3|
    |or_ln106_fu_1994_p2            |        or|   0|  0|   32|          32|           2|
    |or_ln111_fu_2236_p2            |        or|   0|  0|   32|          32|           1|
    |or_ln96_fu_1115_p2             |        or|   0|  0|   32|          32|           4|
    |abs_in_1_fu_1288_p3            |    select|   0|  0|   32|           1|          32|
    |current_level_fu_1352_p3       |    select|   0|  0|   32|           1|          32|
    |result_V_18_fu_1548_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_19_fu_1854_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_20_fu_2014_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_21_fu_2191_p3         |    select|   0|  0|   32|           1|          32|
    |result_V_fu_1688_p3            |    select|   0|  0|   32|           1|          32|
    |ret_V_11_fu_1187_p3            |    select|   0|  0|   32|           1|          32|
    |ret_V_14_fu_2341_p3            |    select|   0|  0|   16|           1|          16|
    |ret_V_9_fu_1218_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln1048_1_fu_1181_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln1048_2_fu_2334_p3     |    select|   0|  0|   16|           1|          16|
    |select_ln1048_fu_1212_p3       |    select|   0|  0|   32|           1|          32|
    |ush_2_fu_1790_p3               |    select|   0|  0|    9|           1|           9|
    |ush_3_fu_1624_p3               |    select|   0|  0|    9|           1|           9|
    |ush_4_fu_1936_p3               |    select|   0|  0|    9|           1|           9|
    |ush_5_fu_2127_p3               |    select|   0|  0|   12|           1|          12|
    |ush_fu_1484_p3                 |    select|   0|  0|    9|           1|           9|
    |val_1_fu_1840_p3               |    select|   0|  0|   32|           1|          32|
    |val_2_fu_1674_p3               |    select|   0|  0|   32|           1|          32|
    |val_3_fu_1986_p3               |    select|   0|  0|   32|           1|          32|
    |val_4_fu_2177_p3               |    select|   0|  0|   32|           1|          32|
    |val_fu_1534_p3                 |    select|   0|  0|   32|           1|          32|
    |r_V_36_fu_1506_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_39_fu_1812_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_41_fu_1646_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_43_fu_1958_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_45_fu_2149_p2              |       shl|   0|  0|  460|         137|         137|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0| 4925|        2039|        2361|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+------+-----------+-----+-----------+
    |                      Name                     |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+------+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n                            |     9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n                           |     9|          2|    1|          2|
    |OUTPUT_r_TLAST_int_regslice                    |    14|          3|    1|          3|
    |ap_NS_fsm                                      |  1419|        267|    1|        267|
    |ap_phi_mux_axilite_out_local_1_phi_fu_603_p8   |     9|          2|   32|         64|
    |ap_phi_mux_axilite_out_local_2_phi_fu_668_p10  |     9|          2|   32|         64|
    |ap_phi_mux_axilite_out_local_3_phi_fu_721_p4   |     9|          2|   32|         64|
    |ap_phi_mux_empty_80_phi_fu_617_p8              |     9|          2|   32|         64|
    |ap_phi_mux_empty_83_phi_fu_685_p10             |     9|          2|   32|         64|
    |ap_phi_mux_empty_84_phi_fu_732_p4              |     9|          2|   32|         64|
    |ap_phi_mux_tmp_int_3_phi_fu_702_p10            |    14|          3|   32|         96|
    |ap_phi_mux_tmp_int_7_phi_fu_631_p8             |    14|          3|   32|         96|
    |ap_phi_mux_tmp_int_phi_fu_744_p4               |     9|          2|   32|         64|
    |axilite_out_local_0_fu_356                     |     9|          2|   32|         64|
    |axilite_out_local_1_reg_600                    |    14|          3|   32|         96|
    |axilite_out_local_2_reg_665                    |     9|          2|   32|         64|
    |axilite_out_local_3_reg_718                    |     9|          2|   32|         64|
    |axilite_out_local_4_reg_775                    |     9|          2|   32|         64|
    |compression_buffer_address0                    |    20|          4|    9|         36|
    |compression_buffer_d0                          |    14|          3|   32|         96|
    |compression_buffer_index_fu_348                |     9|          2|   32|         64|
    |current_sample_1_fu_332                        |     9|          2|   32|         64|
    |debug_output_local_0_fu_352                    |     9|          2|   16|         32|
    |delay_buffer_address0                          |    20|          4|   17|         68|
    |delay_buffer_d0                                |    14|          3|   32|         96|
    |delay_buffer_index_fu_344                      |     9|          2|   32|         64|
    |empty_72_fu_324                                |     9|          2|   17|         34|
    |empty_75_fu_328                                |     9|          2|    7|         14|
    |empty_78_fu_336                                |     9|          2|   32|         64|
    |empty_80_reg_614                               |    14|          3|   32|         96|
    |empty_81_reg_653                               |     9|          2|   32|         64|
    |empty_83_reg_682                               |     9|          2|   32|         64|
    |empty_84_reg_729                               |     9|          2|   32|         64|
    |empty_87_reg_786                               |     9|          2|   32|         64|
    |empty_fu_308                                   |     9|          2|    9|         18|
    |gmem_ARADDR                                    |    14|          3|   64|        192|
    |gmem_ARLEN                                     |    14|          3|   32|         96|
    |gmem_blk_n_AR                                  |     9|          2|    1|          2|
    |gmem_blk_n_R                                   |     9|          2|    1|          2|
    |grp_fu_831_p1                                  |    20|          4|   32|        128|
    |grp_fu_835_p0                                  |    14|          3|   32|         96|
    |grp_fu_839_p0                                  |    37|          7|   32|        224|
    |grp_fu_852_p0                                  |    25|          5|   64|        320|
    |grp_fu_852_p1                                  |    25|          5|   64|        320|
    |grp_fu_864_p0                                  |    14|          3|   32|         96|
    |i_7_reg_752                                    |     9|          2|    7|         14|
    |i_reg_642                                      |     9|          2|    9|         18|
    |tmp_int_3_reg_699                              |    20|          4|   32|        128|
    |tmp_int_7_reg_628                              |    14|          3|   32|         96|
    |tmp_int_8_reg_796                              |     9|          2|   32|         64|
    |tmp_int_reg_740                                |     9|          2|   32|         64|
    |wah_buffer_index_fu_340                        |     9|          2|   32|         64|
    |wah_values_buffer_address0                     |    20|          4|    7|         28|
    |wah_values_buffer_d0                           |    14|          3|   32|         96|
    +-----------------------------------------------+------+-----------+-----+-----------+
    |Total                                          |  2076|        407| 1448|       4316|
    +-----------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |add5_i_reg_2852                              |   64|   0|   64|          0|
    |add_ln165_reg_2724                           |    9|   0|    9|          0|
    |add_ln234_1_reg_2892                         |    7|   0|    7|          0|
    |and_ln188_1_reg_2752                         |    1|   0|    1|          0|
    |ap_CS_fsm                                    |  266|   0|  266|          0|
    |axilite_out_local_0_fu_356                   |   32|   0|   32|          0|
    |axilite_out_local_1_reg_600                  |   32|   0|   32|          0|
    |axilite_out_local_2_reg_665                  |   32|   0|   32|          0|
    |axilite_out_local_3_reg_718                  |   32|   0|   32|          0|
    |axilite_out_local_4_reg_775                  |   32|   0|   32|          0|
    |compression_buffer_index_1_reg_2708          |   32|   0|   32|          0|
    |compression_buffer_index_fu_348              |   32|   0|   32|          0|
    |compression_buffer_load_reg_2766             |   32|   0|   32|          0|
    |compression_max_threshold_read_reg_2414      |   32|   0|   32|          0|
    |compression_min_threshold_read_reg_2420      |   32|   0|   32|          0|
    |compression_zero_threshold_read_reg_2409     |   32|   0|   32|          0|
    |control_read_reg_2442                        |    8|   0|    8|          0|
    |conv18_i_reg_2567                            |   32|   0|   32|          0|
    |conv2_i_reg_2562                             |   64|   0|   64|          0|
    |conv30_i_reg_2572                            |   32|   0|   32|          0|
    |conv7_i_i_i_reg_2556                         |   40|   0|   40|          0|
    |conv_i2_reg_2832                             |   64|   0|   64|          0|
    |current_level_reg_2739                       |   32|   0|   32|          0|
    |current_sample_1_fu_332                      |   32|   0|   32|          0|
    |current_sample_reg_2621                      |   32|   0|   32|          0|
    |data_V_3_reg_2816                            |   32|   0|   32|          0|
    |dc_reg_2771                                  |   32|   0|   32|          0|
    |debug_output_local_0_fu_352                  |   16|   0|   16|          0|
    |delay_buffer_index_fu_344                    |   32|   0|   32|          0|
    |delay_buffer_index_load_reg_2786             |   32|   0|   32|          0|
    |delay_buffer_load_reg_2811                   |   32|   0|   32|          0|
    |delay_mult_read_reg_2404                     |   32|   0|   32|          0|
    |delay_samples_read_reg_2399                  |   32|   0|   32|          0|
    |distortion_clip_factor_read_reg_2427         |    8|   0|    8|          0|
    |distortion_threshold_read_reg_2432           |   32|   0|   32|          0|
    |empty_72_fu_324                              |   17|   0|   17|          0|
    |empty_75_fu_328                              |    7|   0|    7|          0|
    |empty_78_fu_336                              |   32|   0|   32|          0|
    |empty_80_reg_614                             |   32|   0|   32|          0|
    |empty_81_reg_653                             |   32|   0|   32|          0|
    |empty_83_reg_682                             |   32|   0|   32|          0|
    |empty_84_reg_729                             |   32|   0|   32|          0|
    |empty_87_reg_786                             |   32|   0|   32|          0|
    |empty_fu_308                                 |    9|   0|    9|          0|
    |gmem_addr_1_reg_2867                         |   64|   0|   64|          0|
    |gmem_addr_read_reg_2546                      |   16|   0|   16|          0|
    |grp_sin_or_cos_double_s_fu_810_ap_start_reg  |    1|   0|    1|          0|
    |i_7_reg_752                                  |    7|   0|    7|          0|
    |i_reg_642                                    |    9|   0|    9|          0|
    |icmp_ln1049_1_reg_2666                       |    1|   0|    1|          0|
    |icmp_ln1049_reg_2691                         |    1|   0|    1|          0|
    |icmp_ln141_reg_2636                          |    1|   0|    1|          0|
    |icmp_ln143_reg_2640                          |    1|   0|    1|          0|
    |icmp_ln179_reg_2744                          |    1|   0|    1|          0|
    |icmp_ln189_reg_2748                          |    1|   0|    1|          0|
    |lpf_coefficients_load_reg_2756               |   32|   0|   32|          0|
    |mul_ln234_reg_2862                           |   41|   0|   41|          0|
    |negative_threshold_reg_2551                  |   32|   0|   32|          0|
    |or_ln101_reg_2696                            |   31|   0|   32|          1|
    |or_ln111_reg_2873                            |   31|   0|   32|          1|
    |or_ln96_reg_2626                             |   31|   0|   32|          1|
    |r_V_21_reg_2649                              |   32|   0|   32|          0|
    |r_V_46_reg_2907                              |   32|   0|   32|          0|
    |r_V_48_reg_2679                              |   40|   0|   40|          0|
    |r_V_49_reg_2654                              |   40|   0|   40|          0|
    |r_V_50_reg_2912                              |   48|   0|   48|          0|
    |r_V_reg_2644                                 |   32|   0|   32|          0|
    |reg_867                                      |   32|   0|   32|          0|
    |reg_874                                      |   32|   0|   32|          0|
    |reg_879                                      |   32|   0|   32|          0|
    |reg_884                                      |   64|   0|   64|          0|
    |reg_891                                      |   16|   0|   16|          0|
    |result_2_reg_763                             |   32|   0|   32|          0|
    |result_V_19_reg_2801                         |   32|   0|   32|          0|
    |result_V_21_reg_2857                         |   32|   0|   32|          0|
    |result_V_reg_2781                            |   32|   0|   32|          0|
    |ret_V_12_reg_2917                            |   16|   0|   16|          0|
    |ret_V_9_cast_reg_2659                        |   32|   0|   32|          0|
    |ret_V_cast_reg_2684                          |   32|   0|   32|          0|
    |sext_ln65_reg_2716                           |   11|   0|   11|          0|
    |sext_ln77_reg_2884                           |    9|   0|    9|          0|
    |tempo_read_reg_2394                          |   32|   0|   32|          0|
    |tmp_11_reg_2532                              |    1|   0|    1|          0|
    |tmp_13_reg_2536                              |    1|   0|    1|          0|
    |tmp_2_reg_2847                               |   64|   0|   64|          0|
    |tmp_dest_V_reg_2616                          |    6|   0|    6|          0|
    |tmp_id_V_reg_2611                            |    5|   0|    5|          0|
    |tmp_int_3_reg_699                            |   32|   0|   32|          0|
    |tmp_int_7_reg_628                            |   32|   0|   32|          0|
    |tmp_int_8_reg_796                            |   32|   0|   32|          0|
    |tmp_int_reg_740                              |   32|   0|   32|          0|
    |tmp_keep_V_reg_2592                          |    4|   0|    4|          0|
    |tmp_last_V_reg_2607                          |    1|   0|    1|          0|
    |tmp_reg_2528                                 |    1|   0|    1|          0|
    |tmp_strb_V_reg_2597                          |    4|   0|    4|          0|
    |tmp_user_V_reg_2602                          |    2|   0|    2|          0|
    |trunc_ln1049_2_reg_2924                      |   32|   0|   32|          0|
    |trunc_ln23_reg_2449                          |    1|   0|    1|          0|
    |val_3_reg_2821                               |   32|   0|   32|          0|
    |wah_buffer_index_1_reg_2879                  |   32|   0|   32|          0|
    |wah_buffer_index_fu_340                      |   32|   0|   32|          0|
    |wah_coeffs_read_reg_2388                     |   64|   0|   64|          0|
    |x_assign_reg_2842                            |   64|   0|   64|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 2975|   0| 2978|          3|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_AWADDR   |   in|    7|         s_axi|          control_r|       pointer|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|          control_r|       pointer|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|          control_r|       pointer|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_ARADDR   |   in|    7|         s_axi|          control_r|       pointer|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|          control_r|       pointer|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|          control_r|       pointer|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|          control_r|       pointer|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|          control_r|       pointer|
|ap_clk                   |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|m_axi_gmem_AWVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|         m_axi|               gmem|       pointer|
|INPUT_r_TDATA            |   in|   32|          axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    4|          axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    4|          axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|          axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|          axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|          axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   32|          axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    4|          axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    4|          axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|          axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|          axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|          axis|    OUTPUT_r_V_id_V|       pointer|
+-------------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 266
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 16 17 15 
15 --> 16 
16 --> 18 101 
17 --> 16 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 81 101 102 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 53 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 122 166 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 101 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 264 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 255 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 239 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 266 
265 --> 14 
266 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 267 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.00ns)   --->   "%wah_coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wah_coeffs" [guitar_effects.cpp:23]   --->   Operation 268 'read' 'wah_coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 269 [1/1] (1.00ns)   --->   "%tempo_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %tempo" [guitar_effects.cpp:23]   --->   Operation 269 'read' 'tempo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 270 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples" [guitar_effects.cpp:23]   --->   Operation 270 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 271 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult" [guitar_effects.cpp:23]   --->   Operation 271 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 272 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold" [guitar_effects.cpp:23]   --->   Operation 272 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 273 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold" [guitar_effects.cpp:23]   --->   Operation 273 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 274 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold" [guitar_effects.cpp:23]   --->   Operation 274 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 275 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %distortion_clip_factor" [guitar_effects.cpp:23]   --->   Operation 275 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 276 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold" [guitar_effects.cpp:23]   --->   Operation 276 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 277 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control" [guitar_effects.cpp:23]   --->   Operation 277 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %control_read" [guitar_effects.cpp:23]   --->   Operation 278 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [guitar_effects.cpp:23]   --->   Operation 279 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0" [guitar_effects.cpp:23]   --->   Operation 280 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_15, i32 0, i32 0, void @empty_23, i32 0, i32 2000, void @empty_24, void @empty, void @empty_23, i32 16, i32 16, i32 16, i32 16, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 290 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 292 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 293 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 294 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 295 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 296 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 297 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 298 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 299 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 302 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_25, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 305 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %distortion_clip_factor"   --->   Operation 308 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 311 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 314 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_22, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 317 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_21, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 320 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_20, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 323 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_19, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tempo"   --->   Operation 326 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_8, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_8, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %debug_output"   --->   Operation 331 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %debug_output, void @empty_2, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %debug_output, void @empty_16, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (3.25ns)   --->   "%compression_buffer = alloca i64 1" [guitar_effects.cpp:64]   --->   Operation 334 'alloca' 'compression_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_1 : Operation 335 [1/1] (3.25ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:73]   --->   Operation 335 'alloca' 'delay_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_1 : Operation 336 [1/1] (3.25ns)   --->   "%wah_values_buffer = alloca i64 1" [guitar_effects.cpp:78]   --->   Operation 336 'alloca' 'wah_values_buffer' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 337 [1/1] (1.58ns)   --->   "%store_ln64 = store i9 0, i9 %empty" [guitar_effects.cpp:64]   --->   Operation 337 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln64 = br void %memset.loop52" [guitar_effects.cpp:64]   --->   Operation 338 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 339 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %p_load"   --->   Operation 340 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (1.66ns)   --->   "%exitcond3618 = icmp_eq  i9 %p_load, i9 441"   --->   Operation 341 'icmp' 'exitcond3618' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 342 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (1.82ns)   --->   "%empty_71 = add i9 %p_load, i9 1"   --->   Operation 343 'add' 'empty_71' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3618, void %memset.loop52.split, void %memset.loop48.preheader"   --->   Operation 344 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %p_cast"   --->   Operation 345 'getelementptr' 'compression_buffer_addr' <Predicate = (!exitcond3618)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i9 %compression_buffer_addr"   --->   Operation 346 'store' 'store_ln0' <Predicate = (!exitcond3618)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_2 : Operation 347 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_71, i9 %empty"   --->   Operation 347 'store' 'store_ln0' <Predicate = (!exitcond3618)> <Delay = 1.58>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop52"   --->   Operation 348 'br' 'br_ln0' <Predicate = (!exitcond3618)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%empty_72 = alloca i32 1"   --->   Operation 349 'alloca' 'empty_72' <Predicate = (exitcond3618)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %empty_72"   --->   Operation 350 'store' 'store_ln0' <Predicate = (exitcond3618)> <Delay = 1.58>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop48"   --->   Operation 351 'br' 'br_ln0' <Predicate = (exitcond3618)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%p_load86 = load i17 %empty_72"   --->   Operation 352 'load' 'p_load86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%p_cast5 = zext i17 %p_load86"   --->   Operation 353 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (2.43ns)   --->   "%exitcond3565 = icmp_eq  i17 %p_load86, i17 88200"   --->   Operation 354 'icmp' 'exitcond3565' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88200, i64 88200, i64 88200"   --->   Operation 355 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (2.10ns)   --->   "%empty_74 = add i17 %p_load86, i17 1"   --->   Operation 356 'add' 'empty_74' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3565, void %memset.loop48.split, void %memset.loop.preheader"   --->   Operation 357 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 %p_cast5"   --->   Operation 358 'getelementptr' 'delay_buffer_addr' <Predicate = (!exitcond3565)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i17 %delay_buffer_addr"   --->   Operation 359 'store' 'store_ln0' <Predicate = (!exitcond3565)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_3 : Operation 360 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %empty_74, i17 %empty_72"   --->   Operation 360 'store' 'store_ln0' <Predicate = (!exitcond3565)> <Delay = 1.58>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop48"   --->   Operation 361 'br' 'br_ln0' <Predicate = (!exitcond3565)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%empty_75 = alloca i32 1"   --->   Operation 362 'alloca' 'empty_75' <Predicate = (exitcond3565)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %empty_75"   --->   Operation 363 'store' 'store_ln0' <Predicate = (exitcond3565)> <Delay = 1.58>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 364 'br' 'br_ln0' <Predicate = (exitcond3565)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.74>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%p_load87 = load i7 %empty_75"   --->   Operation 365 'load' 'p_load87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%p_cast6 = zext i7 %p_load87"   --->   Operation 366 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (1.48ns)   --->   "%exitcond3554 = icmp_eq  i7 %p_load87, i7 100"   --->   Operation 367 'icmp' 'exitcond3554' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 368 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (1.87ns)   --->   "%empty_77 = add i7 %p_load87, i7 1"   --->   Operation 369 'add' 'empty_77' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3554, void %memset.loop.split, void %split"   --->   Operation 370 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %p_cast6"   --->   Operation 371 'getelementptr' 'wah_values_buffer_addr' <Predicate = (!exitcond3554)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i7 %wah_values_buffer_addr"   --->   Operation 372 'store' 'store_ln0' <Predicate = (!exitcond3554)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 373 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %empty_77, i7 %empty_75"   --->   Operation 373 'store' 'store_ln0' <Predicate = (!exitcond3554)> <Delay = 1.58>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 374 'br' 'br_ln0' <Predicate = (!exitcond3554)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%current_sample_1 = alloca i32 1"   --->   Operation 375 'alloca' 'current_sample_1' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%empty_78 = alloca i32 1"   --->   Operation 376 'alloca' 'empty_78' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%wah_buffer_index = alloca i32 1"   --->   Operation 377 'alloca' 'wah_buffer_index' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%delay_buffer_index = alloca i32 1"   --->   Operation 378 'alloca' 'delay_buffer_index' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%compression_buffer_index = alloca i32 1"   --->   Operation 379 'alloca' 'compression_buffer_index' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%debug_output_local_0 = alloca i32 1"   --->   Operation 380 'alloca' 'debug_output_local_0' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%axilite_out_local_0 = alloca i32 1"   --->   Operation 381 'alloca' 'axilite_out_local_0' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3" [guitar_effects.cpp:23]   --->   Operation 382 'bitselect' 'tmp' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2" [guitar_effects.cpp:23]   --->   Operation 383 'bitselect' 'tmp_11' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1" [guitar_effects.cpp:23]   --->   Operation 384 'bitselect' 'tmp_13' <Predicate = (exitcond3554)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %axilite_out_local_0" [guitar_effects.cpp:88]   --->   Operation 385 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 386 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %compression_buffer_index" [guitar_effects.cpp:88]   --->   Operation 386 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 387 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %delay_buffer_index" [guitar_effects.cpp:88]   --->   Operation 387 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 388 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %wah_buffer_index" [guitar_effects.cpp:88]   --->   Operation 388 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 389 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %empty_78" [guitar_effects.cpp:88]   --->   Operation 389 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>
ST_4 : Operation 390 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 0, i32 %current_sample_1" [guitar_effects.cpp:88]   --->   Operation 390 'store' 'store_ln88' <Predicate = (exitcond3554)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %wah_coeffs_read, i32 1, i32 63" [guitar_effects.cpp:85]   --->   Operation 391 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i63 %trunc_ln6" [guitar_effects.cpp:85]   --->   Operation 392 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln85" [guitar_effects.cpp:85]   --->   Operation 393 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [7/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 394 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 395 [6/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 395 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 396 [5/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 396 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 397 [4/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 397 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 398 [3/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 398 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 399 [5/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 399 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 400 [2/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 400 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 401 [4/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 401 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 402 [4/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 402 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 403 [4/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 403 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 404 [1/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [guitar_effects.cpp:85]   --->   Operation 404 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 405 [3/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 405 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 406 [3/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 406 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 407 [3/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 407 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.9>
ST_12 : Operation 408 [1/1] (10.9ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr" [guitar_effects.cpp:85]   --->   Operation 408 'read' 'gmem_addr_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 409 [2/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 409 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 410 [2/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 410 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 411 [2/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 411 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.6>
ST_13 : Operation 412 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read" [guitar_effects.cpp:23]   --->   Operation 412 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%conv7_i_i_i = sext i8 %distortion_clip_factor_read" [guitar_effects.cpp:23]   --->   Operation 413 'sext' 'conv7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [1/5] (8.81ns)   --->   "%conv2_i = sitodp i32 %tempo_read" [guitar_effects.cpp:23]   --->   Operation 414 'sitodp' 'conv2_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 415 [1/4] (10.6ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read" [guitar_effects.cpp:23]   --->   Operation 415 'sitofp' 'conv18_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 416 [1/4] (10.6ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read" [guitar_effects.cpp:23]   --->   Operation 416 'sitofp' 'conv30_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (1.58ns)   --->   "%store_ln88 = store i16 %gmem_addr_read, i16 %debug_output_local_0" [guitar_effects.cpp:88]   --->   Operation 417 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.body" [guitar_effects.cpp:88]   --->   Operation 418 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.18>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%current_sample_2 = load i32 %current_sample_1" [guitar_effects.cpp:227]   --->   Operation 419 'load' 'current_sample_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%p_load88 = load i32 %empty_78" [guitar_effects.cpp:96]   --->   Operation 420 'load' 'p_load88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%axilite_out_local_0_load = load i32 %axilite_out_local_0"   --->   Operation 421 'load' 'axilite_out_local_0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [guitar_effects.cpp:77]   --->   Operation 422 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%empty_79 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 423 'read' 'empty_79' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_79"   --->   Operation 424 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_79"   --->   Operation 425 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_79"   --->   Operation 426 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_79"   --->   Operation 427 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_79"   --->   Operation 428 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_79"   --->   Operation 429 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_79"   --->   Operation 430 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (2.55ns)   --->   "%current_sample = add i32 %current_sample_2, i32 1" [guitar_effects.cpp:115]   --->   Operation 431 'add' 'current_sample' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 432 [1/1] (1.70ns)   --->   "%br_ln95 = br i1 %tmp, void %if.end, void %if.then" [guitar_effects.cpp:95]   --->   Operation 432 'br' 'br_ln95' <Predicate = true> <Delay = 1.70>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln96 = or i32 %p_load88, i32 8" [guitar_effects.cpp:96]   --->   Operation 433 'or' 'or_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (2.47ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:141]   --->   Operation 434 'icmp' 'icmp_ln141' <Predicate = (tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.else.i, void %if.then.i_ifconv" [guitar_effects.cpp:141]   --->   Operation 435 'br' 'br_ln141' <Predicate = (tmp)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (2.47ns)   --->   "%icmp_ln143 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:143]   --->   Operation 436 'icmp' 'icmp_ln143' <Predicate = (tmp & !icmp_ln141)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [1/1] (1.70ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %if.end, void %if.then3.i_ifconv" [guitar_effects.cpp:143]   --->   Operation 437 'br' 'br_ln143' <Predicate = (tmp & !icmp_ln141)> <Delay = 1.70>
ST_14 : Operation 438 [1/1] (2.55ns)   --->   "%r_V = add i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:144]   --->   Operation 438 'add' 'r_V' <Predicate = (tmp & !icmp_ln141 & icmp_ln143)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [1/1] (2.55ns)   --->   "%r_V_21 = sub i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:142]   --->   Operation 439 'sub' 'r_V_21' <Predicate = (tmp & icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.99>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i32 %r_V"   --->   Operation 440 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (8.51ns)   --->   "%r_V_49 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 441 'mul' 'r_V_49' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [1/1] (0.00ns)   --->   "%ret_V_9_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_49, i32 7, i32 38"   --->   Operation 442 'partselect' 'ret_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i40 %r_V_49"   --->   Operation 443 'trunc' 'trunc_ln1049_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (1.48ns)   --->   "%icmp_ln1049_1 = icmp_eq  i7 %trunc_ln1049_1, i7 0"   --->   Operation 444 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.81>
ST_16 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_49, i32 39"   --->   Operation 445 'bitselect' 'p_Result_28' <Predicate = (tmp & !icmp_ln141 & icmp_ln143)> <Delay = 0.00>
ST_16 : Operation 446 [1/1] (2.55ns)   --->   "%ret_V_10 = add i32 %ret_V_9_cast, i32 1"   --->   Operation 446 'add' 'ret_V_10' <Predicate = (tmp & !icmp_ln141 & icmp_ln143 & !icmp_ln1049_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i32 %ret_V_9_cast, i32 %ret_V_10"   --->   Operation 447 'select' 'select_ln1048_1' <Predicate = (tmp & !icmp_ln141 & icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_11 = select i1 %p_Result_28, i32 %select_ln1048_1, i32 %ret_V_9_cast"   --->   Operation 448 'select' 'ret_V_11' <Predicate = (tmp & !icmp_ln141 & icmp_ln143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 449 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_1 = sub i32 %ret_V_11, i32 %distortion_threshold_read" [guitar_effects.cpp:144]   --->   Operation 449 'sub' 'result_1' <Predicate = (tmp & !icmp_ln141 & icmp_ln143)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (1.70ns)   --->   "%br_ln145 = br void %if.end" [guitar_effects.cpp:145]   --->   Operation 450 'br' 'br_ln145' <Predicate = (tmp & !icmp_ln141 & icmp_ln143)> <Delay = 1.70>
ST_16 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_48, i32 39"   --->   Operation 451 'bitselect' 'p_Result_s' <Predicate = (tmp & icmp_ln141)> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (2.55ns)   --->   "%ret_V = add i32 %ret_V_cast, i32 1"   --->   Operation 452 'add' 'ret_V' <Predicate = (tmp & icmp_ln141 & !icmp_ln1049)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i32 %ret_V_cast, i32 %ret_V"   --->   Operation 453 'select' 'select_ln1048' <Predicate = (tmp & icmp_ln141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%ret_V_9 = select i1 %p_Result_s, i32 %select_ln1048, i32 %ret_V_cast"   --->   Operation 454 'select' 'ret_V_9' <Predicate = (tmp & icmp_ln141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 455 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = add i32 %ret_V_9, i32 %distortion_threshold_read" [guitar_effects.cpp:142]   --->   Operation 455 'add' 'result' <Predicate = (tmp & icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [1/1] (1.70ns)   --->   "%br_ln143 = br void %if.end" [guitar_effects.cpp:143]   --->   Operation 456 'br' 'br_ln143' <Predicate = (tmp & icmp_ln141)> <Delay = 1.70>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%axilite_out_local_1 = phi i32 %axilite_out_local_0_load, void %while.body, i32 %or_ln96, void %if.then.i_ifconv, i32 %or_ln96, void %if.then3.i_ifconv, i32 %or_ln96, void %if.else.i" [guitar_effects.cpp:96]   --->   Operation 457 'phi' 'axilite_out_local_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%empty_80 = phi i32 %p_load88, void %while.body, i32 %or_ln96, void %if.then.i_ifconv, i32 %or_ln96, void %if.then3.i_ifconv, i32 %or_ln96, void %if.else.i" [guitar_effects.cpp:96]   --->   Operation 458 'phi' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_int_7 = phi i32 %tmp_data_V_1, void %while.body, i32 %result, void %if.then.i_ifconv, i32 %result_1, void %if.then3.i_ifconv, i32 %tmp_data_V_1, void %if.else.i"   --->   Operation 459 'phi' 'tmp_int_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (1.70ns)   --->   "%br_ln99 = br i1 %tmp_11, void %if.end12, void %if.then8" [guitar_effects.cpp:99]   --->   Operation 460 'br' 'br_ln99' <Predicate = true> <Delay = 1.70>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%compression_buffer_index_load = load i32 %compression_buffer_index" [guitar_effects.cpp:162]   --->   Operation 461 'load' 'compression_buffer_index_load' <Predicate = (tmp_11)> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (2.55ns)   --->   "%add_ln162 = add i32 %compression_buffer_index_load, i32 1" [guitar_effects.cpp:162]   --->   Operation 462 'add' 'add_ln162' <Predicate = (tmp_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 463 [36/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 463 'srem' 'compression_buffer_index_1' <Predicate = (tmp_11)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 9.99>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V_21"   --->   Operation 464 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 465 [1/1] (8.51ns)   --->   "%r_V_48 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 465 'mul' 'r_V_48' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 466 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_48, i32 7, i32 38"   --->   Operation 466 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %r_V_48"   --->   Operation 467 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 468 [1/1] (1.48ns)   --->   "%icmp_ln1049 = icmp_eq  i7 %trunc_ln1049, i7 0"   --->   Operation 468 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 6.50>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_int_7, i32 31" [guitar_effects.cpp:156]   --->   Operation 469 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (2.55ns)   --->   "%sub_ln157 = sub i32 0, i32 %tmp_int_7" [guitar_effects.cpp:157]   --->   Operation 470 'sub' 'sub_ln157' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [1/1] (0.69ns)   --->   "%abs_in_1 = select i1 %tmp_17, i32 %sub_ln157, i32 %tmp_int_7" [guitar_effects.cpp:156]   --->   Operation 471 'select' 'abs_in_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i32 %compression_buffer_index_load" [guitar_effects.cpp:161]   --->   Operation 472 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%compression_buffer_addr_1 = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln161" [guitar_effects.cpp:161]   --->   Operation 473 'getelementptr' 'compression_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 474 [1/1] (3.25ns)   --->   "%store_ln161 = store i32 %abs_in_1, i9 %compression_buffer_addr_1" [guitar_effects.cpp:161]   --->   Operation 474 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_18 : Operation 475 [35/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 475 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.13>
ST_19 : Operation 476 [34/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 476 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.13>
ST_20 : Operation 477 [33/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 477 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.13>
ST_21 : Operation 478 [32/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 478 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.13>
ST_22 : Operation 479 [31/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 479 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 4.13>
ST_23 : Operation 480 [30/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 480 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 4.13>
ST_24 : Operation 481 [29/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 481 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 4.13>
ST_25 : Operation 482 [28/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 482 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 4.13>
ST_26 : Operation 483 [27/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 483 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 4.13>
ST_27 : Operation 484 [26/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 484 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 4.13>
ST_28 : Operation 485 [25/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 485 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 4.13>
ST_29 : Operation 486 [24/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 486 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 4.13>
ST_30 : Operation 487 [23/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 487 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 4.13>
ST_31 : Operation 488 [22/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 488 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 4.13>
ST_32 : Operation 489 [21/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 489 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 4.13>
ST_33 : Operation 490 [20/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 490 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 4.13>
ST_34 : Operation 491 [19/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 491 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 4.13>
ST_35 : Operation 492 [18/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 492 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 4.13>
ST_36 : Operation 493 [17/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 493 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 4.13>
ST_37 : Operation 494 [16/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 494 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 4.13>
ST_38 : Operation 495 [15/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 495 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 4.13>
ST_39 : Operation 496 [14/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 496 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 4.13>
ST_40 : Operation 497 [13/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 497 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 4.13>
ST_41 : Operation 498 [12/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 498 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 4.13>
ST_42 : Operation 499 [11/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 499 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 4.13>
ST_43 : Operation 500 [10/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 500 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 4.13>
ST_44 : Operation 501 [9/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 501 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 4.13>
ST_45 : Operation 502 [8/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 502 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 4.13>
ST_46 : Operation 503 [7/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 503 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 4.13>
ST_47 : Operation 504 [6/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 504 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 4.13>
ST_48 : Operation 505 [5/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 505 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 4.13>
ST_49 : Operation 506 [4/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 506 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 4.13>
ST_50 : Operation 507 [3/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 507 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 4.13>
ST_51 : Operation 508 [2/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 508 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 4.13>
ST_52 : Operation 509 [1/1] (0.00ns)   --->   "%or_ln101 = or i32 %empty_80, i32 4" [guitar_effects.cpp:101]   --->   Operation 509 'or' 'or_ln101' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 510 [1/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln162, i32 441" [guitar_effects.cpp:162]   --->   Operation 510 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %compression_buffer_index_1" [guitar_effects.cpp:65]   --->   Operation 511 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i10 %trunc_ln65" [guitar_effects.cpp:65]   --->   Operation 512 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 513 [1/1] (1.58ns)   --->   "%br_ln165 = br void %for.inc.i" [guitar_effects.cpp:165]   --->   Operation 513 'br' 'br_ln165' <Predicate = true> <Delay = 1.58>

State 53 <SV = 51> <Delay = 9.18>
ST_53 : Operation 514 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln165, void %for.inc.i.split, i9 0, void %if.then8" [guitar_effects.cpp:167]   --->   Operation 514 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 515 [1/1] (0.00ns)   --->   "%empty_81 = phi i32 %result_V_18, void %for.inc.i.split, i32 0, void %if.then8"   --->   Operation 515 'phi' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i9 %i" [guitar_effects.cpp:165]   --->   Operation 516 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 517 [1/1] (1.66ns)   --->   "%icmp_ln165 = icmp_eq  i9 %i, i9 441" [guitar_effects.cpp:165]   --->   Operation 517 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 518 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 518 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 519 [1/1] (1.82ns)   --->   "%add_ln165 = add i9 %i, i9 1" [guitar_effects.cpp:165]   --->   Operation 519 'add' 'add_ln165' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc.i.split, void %for.end.i" [guitar_effects.cpp:165]   --->   Operation 520 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i9 %i" [guitar_effects.cpp:167]   --->   Operation 521 'zext' 'zext_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_53 : Operation 522 [1/1] (1.73ns)   --->   "%add_ln167 = add i11 %zext_ln167, i11 %sext_ln65" [guitar_effects.cpp:167]   --->   Operation 522 'add' 'add_ln167' <Predicate = (!icmp_ln165)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 523 [15/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 523 'srem' 'coeff_index' <Predicate = (!icmp_ln165)> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 524 [1/1] (0.00ns)   --->   "%lpf_coefficients_addr = getelementptr i32 %lpf_coefficients, i64 0, i64 %zext_ln165" [guitar_effects.cpp:168]   --->   Operation 524 'getelementptr' 'lpf_coefficients_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_53 : Operation 525 [2/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:168]   --->   Operation 525 'load' 'lpf_coefficients_load' <Predicate = (!icmp_ln165)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>
ST_53 : Operation 526 [1/1] (2.47ns)   --->   "%icmp_ln171 = icmp_slt  i32 %current_sample_2, i32 441" [guitar_effects.cpp:171]   --->   Operation 526 'icmp' 'icmp_ln171' <Predicate = (icmp_ln165)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 527 [1/1] (0.69ns)   --->   "%current_level = select i1 %icmp_ln171, i32 %compression_min_threshold_read, i32 %empty_81" [guitar_effects.cpp:171]   --->   Operation 527 'select' 'current_level' <Predicate = (icmp_ln165)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 528 [1/1] (2.47ns)   --->   "%icmp_ln179 = icmp_sgt  i32 %current_level, i32 %compression_max_threshold_read" [guitar_effects.cpp:179]   --->   Operation 528 'icmp' 'icmp_ln179' <Predicate = (icmp_ln165)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 529 [1/1] (2.47ns)   --->   "%icmp_ln189 = icmp_sgt  i32 %current_level, i32 0" [guitar_effects.cpp:189]   --->   Operation 529 'icmp' 'icmp_ln189' <Predicate = (icmp_ln165)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %if.else24.i, void %if.then15.i" [guitar_effects.cpp:179]   --->   Operation 530 'br' 'br_ln179' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_53 : Operation 531 [1/1] (2.47ns)   --->   "%icmp_ln188 = icmp_slt  i32 %current_level, i32 %compression_min_threshold_read" [guitar_effects.cpp:188]   --->   Operation 531 'icmp' 'icmp_ln188' <Predicate = (icmp_ln165 & !icmp_ln179)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 532 [1/1] (2.47ns)   --->   "%icmp_ln188_1 = icmp_sgt  i32 %current_level, i32 %compression_zero_threshold_read" [guitar_effects.cpp:188]   --->   Operation 532 'icmp' 'icmp_ln188_1' <Predicate = (icmp_ln165 & !icmp_ln179)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln188_1)   --->   "%and_ln188 = and i1 %icmp_ln188_1, i1 %icmp_ln189" [guitar_effects.cpp:188]   --->   Operation 533 'and' 'and_ln188' <Predicate = (icmp_ln165 & !icmp_ln179)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 534 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln188_1 = and i1 %and_ln188, i1 %icmp_ln188" [guitar_effects.cpp:188]   --->   Operation 534 'and' 'and_ln188_1' <Predicate = (icmp_ln165 & !icmp_ln179)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %and_ln188_1, void %if.else24.i.if.end12_crit_edge, void %if.then29.i" [guitar_effects.cpp:188]   --->   Operation 535 'br' 'br_ln188' <Predicate = (icmp_ln165 & !icmp_ln179)> <Delay = 0.00>
ST_53 : Operation 536 [1/1] (1.58ns)   --->   "%store_ln188 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:188]   --->   Operation 536 'store' 'store_ln188' <Predicate = (icmp_ln165 & !icmp_ln179 & !and_ln188_1)> <Delay = 1.58>
ST_53 : Operation 537 [1/1] (1.70ns)   --->   "%br_ln188 = br void %if.end12" [guitar_effects.cpp:188]   --->   Operation 537 'br' 'br_ln188' <Predicate = (icmp_ln165 & !icmp_ln179 & !and_ln188_1)> <Delay = 1.70>
ST_53 : Operation 538 [1/1] (1.58ns)   --->   "%store_ln192 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:192]   --->   Operation 538 'store' 'store_ln192' <Predicate = (icmp_ln165 & !icmp_ln179 & and_ln188_1)> <Delay = 1.58>
ST_53 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln189, void %if.then15.i.if.end12_crit_edge, void %if.then17.i" [guitar_effects.cpp:180]   --->   Operation 539 'br' 'br_ln180' <Predicate = (icmp_ln165 & icmp_ln179)> <Delay = 0.00>
ST_53 : Operation 540 [1/1] (1.58ns)   --->   "%store_ln180 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:180]   --->   Operation 540 'store' 'store_ln180' <Predicate = (icmp_ln165 & icmp_ln179 & !icmp_ln189)> <Delay = 1.58>
ST_53 : Operation 541 [1/1] (1.70ns)   --->   "%br_ln180 = br void %if.end12" [guitar_effects.cpp:180]   --->   Operation 541 'br' 'br_ln180' <Predicate = (icmp_ln165 & icmp_ln179 & !icmp_ln189)> <Delay = 1.70>
ST_53 : Operation 542 [1/1] (1.58ns)   --->   "%store_ln184 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:184]   --->   Operation 542 'store' 'store_ln184' <Predicate = (icmp_ln165 & icmp_ln179 & icmp_ln189)> <Delay = 1.58>

State 54 <SV = 52> <Delay = 3.50>
ST_54 : Operation 543 [14/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 543 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 544 [1/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr" [guitar_effects.cpp:168]   --->   Operation 544 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 441> <ROM>

State 55 <SV = 53> <Delay = 3.50>
ST_55 : Operation 545 [13/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 545 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 3.50>
ST_56 : Operation 546 [12/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 546 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 3.50>
ST_57 : Operation 547 [11/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 547 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 3.50>
ST_58 : Operation 548 [10/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 548 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 3.50>
ST_59 : Operation 549 [9/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 549 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 3.50>
ST_60 : Operation 550 [8/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 550 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 3.50>
ST_61 : Operation 551 [7/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 551 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 3.50>
ST_62 : Operation 552 [6/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 552 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 3.50>
ST_63 : Operation 553 [5/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 553 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 3.50>
ST_64 : Operation 554 [4/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 554 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 3.50>
ST_65 : Operation 555 [3/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 555 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 3.50>
ST_66 : Operation 556 [2/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 556 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 6.75>
ST_67 : Operation 557 [1/15] (3.50ns)   --->   "%coeff_index = srem i11 %add_ln167, i11 441" [guitar_effects.cpp:167]   --->   Operation 557 'srem' 'coeff_index' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 14> <II = 9> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i9 %coeff_index" [guitar_effects.cpp:168]   --->   Operation 558 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i9 %trunc_ln168" [guitar_effects.cpp:168]   --->   Operation 559 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 560 [1/1] (0.00ns)   --->   "%compression_buffer_addr_2 = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln168" [guitar_effects.cpp:168]   --->   Operation 560 'getelementptr' 'compression_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 561 [2/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr_2" [guitar_effects.cpp:168]   --->   Operation 561 'load' 'compression_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 68 <SV = 66> <Delay = 3.25>
ST_68 : Operation 562 [1/2] (3.25ns)   --->   "%compression_buffer_load = load i9 %compression_buffer_addr_2" [guitar_effects.cpp:168]   --->   Operation 562 'load' 'compression_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>

State 69 <SV = 67> <Delay = 10.6>
ST_69 : Operation 563 [4/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:168]   --->   Operation 563 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 68> <Delay = 10.6>
ST_70 : Operation 564 [3/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:168]   --->   Operation 564 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 69> <Delay = 10.6>
ST_71 : Operation 565 [2/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:168]   --->   Operation 565 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 70> <Delay = 10.6>
ST_72 : Operation 566 [1/4] (10.6ns)   --->   "%conv_i = sitofp i32 %compression_buffer_load" [guitar_effects.cpp:168]   --->   Operation 566 'sitofp' 'conv_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 567 [4/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_81" [guitar_effects.cpp:168]   --->   Operation 567 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 71> <Delay = 10.6>
ST_73 : Operation 568 [3/3] (10.3ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:168]   --->   Operation 568 'fmul' 'mul_i' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 569 [3/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_81" [guitar_effects.cpp:168]   --->   Operation 569 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 72> <Delay = 10.6>
ST_74 : Operation 570 [2/3] (10.3ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:168]   --->   Operation 570 'fmul' 'mul_i' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 571 [2/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_81" [guitar_effects.cpp:168]   --->   Operation 571 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 73> <Delay = 10.6>
ST_75 : Operation 572 [1/3] (10.3ns)   --->   "%mul_i = fmul i32 %conv_i, i32 %lpf_coefficients_load" [guitar_effects.cpp:168]   --->   Operation 572 'fmul' 'mul_i' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 573 [1/4] (10.6ns)   --->   "%conv8_i = sitofp i32 %empty_81" [guitar_effects.cpp:168]   --->   Operation 573 'sitofp' 'conv8_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 74> <Delay = 10.5>
ST_76 : Operation 574 [4/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:168]   --->   Operation 574 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 10.5>
ST_77 : Operation 575 [3/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:168]   --->   Operation 575 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 10.5>
ST_78 : Operation 576 [2/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:168]   --->   Operation 576 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 10.5>
ST_79 : Operation 577 [1/4] (10.5ns)   --->   "%dc = fadd i32 %conv8_i, i32 %mul_i" [guitar_effects.cpp:168]   --->   Operation 577 'fadd' 'dc' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 10.5>
ST_80 : Operation 578 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [guitar_effects.cpp:165]   --->   Operation 578 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 579 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 579 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 580 [1/1] (0.00ns)   --->   "%p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 580 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 581 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 581 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 582 [1/1] (0.00ns)   --->   "%p_Result_46 = trunc i32 %data_V"   --->   Operation 582 'trunc' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 583 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_46, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 583 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 584 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 585 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 586 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 586 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 587 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 587 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 588 [1/1] (1.91ns)   --->   "%sub_ln1512_3 = sub i8 127, i8 %xs_exp_V"   --->   Operation 588 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512_3"   --->   Operation 589 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 590 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 590 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 591 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 592 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_35 = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 593 'lshr' 'r_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_36 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 594 'shl' 'r_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_35, i32 24"   --->   Operation 595 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_22"   --->   Operation 596 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_36, i32 24, i32 55"   --->   Operation 597 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 598 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_6"   --->   Operation 598 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 599 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 599 'sub' 'result_V_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 600 [1/1] (0.69ns)   --->   "%result_V_18 = select i1 %p_Result_45, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 600 'select' 'result_V_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc.i" [guitar_effects.cpp:165]   --->   Operation 601 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>

State 81 <SV = 52> <Delay = 10.6>
ST_81 : Operation 602 [4/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 602 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 53> <Delay = 10.6>
ST_82 : Operation 603 [3/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 603 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 54> <Delay = 10.6>
ST_83 : Operation 604 [2/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 604 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 55> <Delay = 10.6>
ST_84 : Operation 605 [1/4] (10.6ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:190]   --->   Operation 605 'sitofp' 'conv31_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 56> <Delay = 8.75>
ST_85 : Operation 606 [12/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 606 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 57> <Delay = 8.75>
ST_86 : Operation 607 [11/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 607 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 58> <Delay = 8.75>
ST_87 : Operation 608 [10/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 608 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 59> <Delay = 8.75>
ST_88 : Operation 609 [9/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 609 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 60> <Delay = 8.75>
ST_89 : Operation 610 [8/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 610 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 61> <Delay = 8.75>
ST_90 : Operation 611 [7/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 611 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 62> <Delay = 8.75>
ST_91 : Operation 612 [6/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 612 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 63> <Delay = 8.75>
ST_92 : Operation 613 [5/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 613 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 64> <Delay = 10.6>
ST_93 : Operation 614 [4/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 614 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 615 [4/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:191]   --->   Operation 615 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 65> <Delay = 10.6>
ST_94 : Operation 616 [3/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 616 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 617 [3/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:191]   --->   Operation 617 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 66> <Delay = 10.6>
ST_95 : Operation 618 [2/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 618 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 619 [2/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:191]   --->   Operation 619 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 67> <Delay = 10.6>
ST_96 : Operation 620 [1/12] (8.75ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:190]   --->   Operation 620 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 621 [1/4] (10.6ns)   --->   "%conv33_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:191]   --->   Operation 621 'sitofp' 'conv33_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 68> <Delay = 10.3>
ST_97 : Operation 622 [3/3] (10.3ns)   --->   "%dc_2 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:191]   --->   Operation 622 'fmul' 'dc_2' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 69> <Delay = 10.3>
ST_98 : Operation 623 [2/3] (10.3ns)   --->   "%dc_2 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:191]   --->   Operation 623 'fmul' 'dc_2' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 70> <Delay = 10.3>
ST_99 : Operation 624 [1/3] (10.3ns)   --->   "%dc_2 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:191]   --->   Operation 624 'fmul' 'dc_2' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 71> <Delay = 10.5>
ST_100 : Operation 625 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 625 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 626 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 626 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 627 [1/1] (0.00ns)   --->   "%xs_exp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 627 'partselect' 'xs_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 628 [1/1] (0.00ns)   --->   "%p_Result_50 = trunc i32 %data_V_2"   --->   Operation 628 'trunc' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 629 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_50, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 629 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 630 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 631 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 632 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 632 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 633 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 633 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 634 [1/1] (1.91ns)   --->   "%sub_ln1512_5 = sub i8 127, i8 %xs_exp_V_2"   --->   Operation 634 'sub' 'sub_ln1512_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512_5"   --->   Operation 635 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 636 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 636 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_3"   --->   Operation 637 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_2"   --->   Operation 638 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_40 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 639 'lshr' 'r_V_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_41 = shl i79 %zext_ln15_2, i79 %zext_ln1488_3"   --->   Operation 640 'shl' 'r_V_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_40, i32 24"   --->   Operation 641 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_30"   --->   Operation 642 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_41, i32 24, i32 55"   --->   Operation 643 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 644 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_3, i32 %zext_ln818_2, i32 %tmp_s"   --->   Operation 644 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 645 [1/1] (2.55ns)   --->   "%result_V_8 = sub i32 0, i32 %val_2"   --->   Operation 645 'sub' 'result_V_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 646 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_49, i32 %result_V_8, i32 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 646 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 101 <SV = 72> <Delay = 6.68>
ST_101 : Operation 647 [1/1] (1.70ns)   --->   "%br_ln192 = br void %if.end12" [guitar_effects.cpp:192]   --->   Operation 647 'br' 'br_ln192' <Predicate = (tmp_11 & !icmp_ln179 & and_ln188_1)> <Delay = 1.70>
ST_101 : Operation 648 [1/1] (1.70ns)   --->   "%br_ln184 = br void %if.end12" [guitar_effects.cpp:184]   --->   Operation 648 'br' 'br_ln184' <Predicate = (tmp_11 & icmp_ln179 & icmp_ln189)> <Delay = 1.70>
ST_101 : Operation 649 [1/1] (0.00ns)   --->   "%axilite_out_local_2 = phi i32 %axilite_out_local_1, void %if.end, i32 %or_ln101, void %if.then17.i, i32 %or_ln101, void %if.then15.i.if.end12_crit_edge, i32 %or_ln101, void %if.then29.i, i32 %or_ln101, void %if.else24.i.if.end12_crit_edge" [guitar_effects.cpp:96]   --->   Operation 649 'phi' 'axilite_out_local_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 650 [1/1] (0.00ns)   --->   "%empty_83 = phi i32 %empty_80, void %if.end, i32 %or_ln101, void %if.then17.i, i32 %or_ln101, void %if.then15.i.if.end12_crit_edge, i32 %or_ln101, void %if.then29.i, i32 %or_ln101, void %if.else24.i.if.end12_crit_edge" [guitar_effects.cpp:96]   --->   Operation 650 'phi' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_int_3 = phi i32 %tmp_int_7, void %if.end, i32 %result_V_19, void %if.then17.i, i32 %tmp_int_7, void %if.then15.i.if.end12_crit_edge, i32 %result_V, void %if.then29.i, i32 %tmp_int_7, void %if.else24.i.if.end12_crit_edge"   --->   Operation 651 'phi' 'tmp_int_3' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 652 [1/1] (1.58ns)   --->   "%br_ln104 = br i1 %tmp_13, void %if.end20, void %if.then16" [guitar_effects.cpp:104]   --->   Operation 652 'br' 'br_ln104' <Predicate = true> <Delay = 1.58>
ST_101 : Operation 653 [1/1] (0.00ns)   --->   "%delay_buffer_index_load = load i32 %delay_buffer_index" [guitar_effects.cpp:211]   --->   Operation 653 'load' 'delay_buffer_index_load' <Predicate = (tmp_13)> <Delay = 0.00>
ST_101 : Operation 654 [1/1] (2.55ns)   --->   "%sub_ln207 = sub i32 %delay_buffer_index_load, i32 %delay_samples_read" [guitar_effects.cpp:207]   --->   Operation 654 'sub' 'sub_ln207' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 655 [36/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 655 'srem' 'srem_ln207' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 656 [1/1] (2.55ns)   --->   "%add_ln211 = add i32 %delay_buffer_index_load, i32 1" [guitar_effects.cpp:211]   --->   Operation 656 'add' 'add_ln211' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 657 [36/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 657 'srem' 'delay_buffer_index_1' <Predicate = (tmp_13)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 52> <Delay = 10.6>
ST_102 : Operation 658 [4/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:182]   --->   Operation 658 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 53> <Delay = 10.6>
ST_103 : Operation 659 [3/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:182]   --->   Operation 659 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 54> <Delay = 10.6>
ST_104 : Operation 660 [2/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:182]   --->   Operation 660 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 55> <Delay = 10.6>
ST_105 : Operation 661 [1/4] (10.6ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:182]   --->   Operation 661 'sitofp' 'conv19_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 56> <Delay = 8.75>
ST_106 : Operation 662 [12/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 662 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 57> <Delay = 8.75>
ST_107 : Operation 663 [11/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 663 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 58> <Delay = 8.75>
ST_108 : Operation 664 [10/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 664 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 59> <Delay = 8.75>
ST_109 : Operation 665 [9/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 665 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 60> <Delay = 8.75>
ST_110 : Operation 666 [8/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 666 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 61> <Delay = 8.75>
ST_111 : Operation 667 [7/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 667 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 62> <Delay = 8.75>
ST_112 : Operation 668 [6/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 668 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 63> <Delay = 8.75>
ST_113 : Operation 669 [5/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 669 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 64> <Delay = 10.6>
ST_114 : Operation 670 [4/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 670 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 671 [4/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:183]   --->   Operation 671 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 65> <Delay = 10.6>
ST_115 : Operation 672 [3/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 672 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 673 [3/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:183]   --->   Operation 673 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 66> <Delay = 10.6>
ST_116 : Operation 674 [2/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 674 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 675 [2/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:183]   --->   Operation 675 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 67> <Delay = 10.6>
ST_117 : Operation 676 [1/12] (8.75ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:182]   --->   Operation 676 'fdiv' 'compression_factor' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 677 [1/4] (10.6ns)   --->   "%conv20_i = sitofp i32 %tmp_int_7" [guitar_effects.cpp:183]   --->   Operation 677 'sitofp' 'conv20_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 68> <Delay = 10.3>
ST_118 : Operation 678 [3/3] (10.3ns)   --->   "%dc_1 = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:183]   --->   Operation 678 'fmul' 'dc_1' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 69> <Delay = 10.3>
ST_119 : Operation 679 [2/3] (10.3ns)   --->   "%dc_1 = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:183]   --->   Operation 679 'fmul' 'dc_1' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 70> <Delay = 10.3>
ST_120 : Operation 680 [1/3] (10.3ns)   --->   "%dc_1 = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:183]   --->   Operation 680 'fmul' 'dc_1' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 71> <Delay = 10.5>
ST_121 : Operation 681 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 681 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 682 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 682 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 683 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 683 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 684 [1/1] (0.00ns)   --->   "%p_Result_48 = trunc i32 %data_V_1"   --->   Operation 684 'trunc' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 685 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_48, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 685 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 686 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 687 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 688 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 688 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 689 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 689 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 690 [1/1] (1.91ns)   --->   "%sub_ln1512_4 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 690 'sub' 'sub_ln1512_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_4"   --->   Operation 691 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 692 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 692 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_2"   --->   Operation 693 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_1"   --->   Operation 694 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_38 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_2"   --->   Operation 695 'lshr' 'r_V_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_39 = shl i79 %zext_ln15_1, i79 %zext_ln1488_2"   --->   Operation 696 'shl' 'r_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_38, i32 24"   --->   Operation 697 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_26"   --->   Operation 698 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_39, i32 24, i32 55"   --->   Operation 699 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 700 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln818_1, i32 %tmp_9"   --->   Operation 700 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 701 [1/1] (2.55ns)   --->   "%result_V_7 = sub i32 0, i32 %val_1"   --->   Operation 701 'sub' 'result_V_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 702 [1/1] (0.69ns)   --->   "%result_V_19 = select i1 %p_Result_47, i32 %result_V_7, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 702 'select' 'result_V_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 122 <SV = 73> <Delay = 4.13>
ST_122 : Operation 703 [35/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 703 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 704 [35/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 704 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 74> <Delay = 4.13>
ST_123 : Operation 705 [34/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 705 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 706 [34/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 706 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 75> <Delay = 4.13>
ST_124 : Operation 707 [33/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 707 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 708 [33/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 708 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 76> <Delay = 4.13>
ST_125 : Operation 709 [32/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 709 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 710 [32/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 710 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 77> <Delay = 4.13>
ST_126 : Operation 711 [31/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 711 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 712 [31/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 712 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 78> <Delay = 4.13>
ST_127 : Operation 713 [30/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 713 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 714 [30/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 714 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 79> <Delay = 4.13>
ST_128 : Operation 715 [29/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 715 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 716 [29/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 716 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 80> <Delay = 4.13>
ST_129 : Operation 717 [28/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 717 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 718 [28/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 718 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 81> <Delay = 4.13>
ST_130 : Operation 719 [27/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 719 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 720 [27/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 720 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 82> <Delay = 4.13>
ST_131 : Operation 721 [26/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 721 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 722 [26/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 722 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 83> <Delay = 4.13>
ST_132 : Operation 723 [25/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 723 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 724 [25/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 724 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 84> <Delay = 4.13>
ST_133 : Operation 725 [24/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 725 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 726 [24/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 726 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 85> <Delay = 4.13>
ST_134 : Operation 727 [23/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 727 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 728 [23/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 728 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 86> <Delay = 4.13>
ST_135 : Operation 729 [22/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 729 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 730 [22/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 730 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 87> <Delay = 4.13>
ST_136 : Operation 731 [21/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 731 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 732 [21/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 732 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 88> <Delay = 4.13>
ST_137 : Operation 733 [20/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 733 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 734 [20/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 734 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 89> <Delay = 4.13>
ST_138 : Operation 735 [19/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 735 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 736 [19/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 736 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 90> <Delay = 4.13>
ST_139 : Operation 737 [18/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 737 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 738 [18/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 738 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 91> <Delay = 4.13>
ST_140 : Operation 739 [17/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 739 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 740 [17/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 740 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 92> <Delay = 4.13>
ST_141 : Operation 741 [16/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 741 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 742 [16/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 742 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 93> <Delay = 4.13>
ST_142 : Operation 743 [15/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 743 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 744 [15/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 744 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 94> <Delay = 4.13>
ST_143 : Operation 745 [14/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 745 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 746 [14/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 746 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 95> <Delay = 4.13>
ST_144 : Operation 747 [13/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 747 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 748 [13/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 748 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 96> <Delay = 4.13>
ST_145 : Operation 749 [12/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 749 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 750 [12/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 750 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 97> <Delay = 4.13>
ST_146 : Operation 751 [11/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 751 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 752 [11/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 752 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 98> <Delay = 4.13>
ST_147 : Operation 753 [10/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 753 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 754 [10/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 754 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 99> <Delay = 4.13>
ST_148 : Operation 755 [9/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 755 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 756 [9/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 756 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 100> <Delay = 4.13>
ST_149 : Operation 757 [8/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 757 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 758 [8/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 758 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 101> <Delay = 4.13>
ST_150 : Operation 759 [7/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 759 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 760 [7/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 760 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 102> <Delay = 4.13>
ST_151 : Operation 761 [6/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 761 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 762 [6/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 762 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 103> <Delay = 4.13>
ST_152 : Operation 763 [5/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 763 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 764 [5/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 764 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 104> <Delay = 4.13>
ST_153 : Operation 765 [4/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 765 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 766 [4/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 766 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 105> <Delay = 4.13>
ST_154 : Operation 767 [3/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 767 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 768 [3/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 768 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 106> <Delay = 4.13>
ST_155 : Operation 769 [2/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 769 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 770 [2/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 770 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 107> <Delay = 7.38>
ST_156 : Operation 771 [1/36] (4.13ns)   --->   "%srem_ln207 = srem i32 %sub_ln207, i32 88200" [guitar_effects.cpp:207]   --->   Operation 771 'srem' 'srem_ln207' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i17 %srem_ln207" [guitar_effects.cpp:207]   --->   Operation 772 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i17 %trunc_ln207" [guitar_effects.cpp:207]   --->   Operation 773 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 774 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln207" [guitar_effects.cpp:207]   --->   Operation 774 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 775 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:207]   --->   Operation 775 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_156 : Operation 776 [1/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln211, i32 88200" [guitar_effects.cpp:211]   --->   Operation 776 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 777 [1/1] (1.58ns)   --->   "%store_ln108 = store i32 %delay_buffer_index_1, i32 %delay_buffer_index" [guitar_effects.cpp:108]   --->   Operation 777 'store' 'store_ln108' <Predicate = true> <Delay = 1.58>

State 157 <SV = 108> <Delay = 3.25>
ST_157 : Operation 778 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:207]   --->   Operation 778 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>

State 158 <SV = 109> <Delay = 10.6>
ST_158 : Operation 779 [4/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:207]   --->   Operation 779 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 159 <SV = 110> <Delay = 10.6>
ST_159 : Operation 780 [3/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:207]   --->   Operation 780 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 111> <Delay = 10.6>
ST_160 : Operation 781 [2/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:207]   --->   Operation 781 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 112> <Delay = 10.6>
ST_161 : Operation 782 [1/4] (10.6ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:207]   --->   Operation 782 'sitofp' 'conv_i1' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 113> <Delay = 10.3>
ST_162 : Operation 783 [3/3] (10.3ns)   --->   "%dc_3 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:207]   --->   Operation 783 'fmul' 'dc_3' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 114> <Delay = 10.3>
ST_163 : Operation 784 [2/3] (10.3ns)   --->   "%dc_3 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:207]   --->   Operation 784 'fmul' 'dc_3' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 115> <Delay = 10.3>
ST_164 : Operation 785 [1/3] (10.3ns)   --->   "%dc_3 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:207]   --->   Operation 785 'fmul' 'dc_3' <Predicate = true> <Delay = 10.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 116> <Delay = 7.30>
ST_165 : Operation 786 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 786 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 787 [1/1] (0.00ns)   --->   "%xs_exp_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 787 'partselect' 'xs_exp_V_4' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 788 [1/1] (0.00ns)   --->   "%p_Result_52 = trunc i32 %data_V_3"   --->   Operation 788 'trunc' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 789 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_52, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 789 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 790 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln346_3 = zext i8 %xs_exp_V_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 791 'zext' 'zext_ln346_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 792 [1/1] (1.91ns)   --->   "%add_ln346_3 = add i9 %zext_ln346_3, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 792 'add' 'add_ln346_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 793 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8"   --->   Operation 793 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 794 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_4"   --->   Operation 794 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i8 %sub_ln1512"   --->   Operation 795 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 796 [1/1] (0.96ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %sext_ln1512_3, i9 %add_ln346_3"   --->   Operation 796 'select' 'ush_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i9 %ush_4"   --->   Operation 797 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln1488_4 = zext i32 %sext_ln1488_3"   --->   Operation 798 'zext' 'zext_ln1488_4' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_42 = lshr i79 %zext_ln15_3, i79 %zext_ln1488_4"   --->   Operation 799 'lshr' 'r_V_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_43 = shl i79 %zext_ln15_3, i79 %zext_ln1488_4"   --->   Operation 800 'shl' 'r_V_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_42, i32 24"   --->   Operation 801 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_34"   --->   Operation 802 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_43, i32 24, i32 55"   --->   Operation 803 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 804 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_4, i32 %zext_ln818_3, i32 %tmp_3"   --->   Operation 804 'select' 'val_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 166 <SV = 117> <Delay = 8.81>
ST_166 : Operation 805 [1/1] (0.00ns)   --->   "%or_ln106 = or i32 %empty_83, i32 2" [guitar_effects.cpp:106]   --->   Operation 805 'or' 'or_ln106' <Predicate = (tmp_13)> <Delay = 0.00>
ST_166 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 806 'bitselect' 'p_Result_51' <Predicate = (tmp_13)> <Delay = 0.00>
ST_166 : Operation 807 [1/1] (2.55ns)   --->   "%result_V_13 = sub i32 0, i32 %val_3"   --->   Operation 807 'sub' 'result_V_13' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%result_V_20 = select i1 %p_Result_51, i32 %result_V_13, i32 %val_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 808 'select' 'result_V_20' <Predicate = (tmp_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 809 [1/1] (2.55ns) (out node of the LUT)   --->   "%output = add i32 %result_V_20, i32 %tmp_int_3" [guitar_effects.cpp:207]   --->   Operation 809 'add' 'output' <Predicate = (tmp_13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i32 %delay_buffer_index_load" [guitar_effects.cpp:210]   --->   Operation 810 'zext' 'zext_ln210' <Predicate = (tmp_13)> <Delay = 0.00>
ST_166 : Operation 811 [1/1] (0.00ns)   --->   "%delay_buffer_addr_2 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln210" [guitar_effects.cpp:210]   --->   Operation 811 'getelementptr' 'delay_buffer_addr_2' <Predicate = (tmp_13)> <Delay = 0.00>
ST_166 : Operation 812 [1/1] (3.25ns)   --->   "%store_ln210 = store i32 %output, i17 %delay_buffer_addr_2" [guitar_effects.cpp:210]   --->   Operation 812 'store' 'store_ln210' <Predicate = (tmp_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_166 : Operation 813 [1/1] (1.58ns)   --->   "%br_ln108 = br void %if.end20" [guitar_effects.cpp:108]   --->   Operation 813 'br' 'br_ln108' <Predicate = (tmp_13)> <Delay = 1.58>
ST_166 : Operation 814 [1/1] (0.00ns)   --->   "%axilite_out_local_3 = phi i32 %axilite_out_local_2, void %if.end12, i32 %or_ln106, void %if.then16" [guitar_effects.cpp:96]   --->   Operation 814 'phi' 'axilite_out_local_3' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 815 [1/1] (0.00ns)   --->   "%empty_84 = phi i32 %empty_83, void %if.end12, i32 %or_ln106, void %if.then16" [guitar_effects.cpp:96]   --->   Operation 815 'phi' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %tmp_int_3, void %if.end12, i32 %output, void %if.then16"   --->   Operation 816 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 817 [1/1] (1.58ns)   --->   "%br_ln109 = br i1 %trunc_ln23, void %if.end28, void %if.then24" [guitar_effects.cpp:109]   --->   Operation 817 'br' 'br_ln109' <Predicate = true> <Delay = 1.58>
ST_166 : Operation 818 [1/1] (0.00ns)   --->   "%shl_ln227 = shl i32 %current_sample_2, i32 1" [guitar_effects.cpp:227]   --->   Operation 818 'shl' 'shl_ln227' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_166 : Operation 819 [5/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln227" [guitar_effects.cpp:227]   --->   Operation 819 'sitodp' 'conv_i2' <Predicate = (trunc_ln23)> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 118> <Delay = 8.81>
ST_167 : Operation 820 [4/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln227" [guitar_effects.cpp:227]   --->   Operation 820 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 119> <Delay = 8.81>
ST_168 : Operation 821 [3/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln227" [guitar_effects.cpp:227]   --->   Operation 821 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 120> <Delay = 8.81>
ST_169 : Operation 822 [2/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln227" [guitar_effects.cpp:227]   --->   Operation 822 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 121> <Delay = 8.81>
ST_170 : Operation 823 [1/5] (8.81ns)   --->   "%conv_i2 = sitodp i32 %shl_ln227" [guitar_effects.cpp:227]   --->   Operation 823 'sitodp' 'conv_i2' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 122> <Delay = 10.0>
ST_171 : Operation 824 [5/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:227]   --->   Operation 824 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 123> <Delay = 10.0>
ST_172 : Operation 825 [4/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:227]   --->   Operation 825 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 124> <Delay = 10.0>
ST_173 : Operation 826 [3/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:227]   --->   Operation 826 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 125> <Delay = 10.0>
ST_174 : Operation 827 [2/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:227]   --->   Operation 827 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 126> <Delay = 10.0>
ST_175 : Operation 828 [1/5] (10.0ns)   --->   "%mul1_i = dmul i64 %conv_i2, i64 3.14159" [guitar_effects.cpp:227]   --->   Operation 828 'dmul' 'mul1_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 127> <Delay = 10.0>
ST_176 : Operation 829 [5/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:227]   --->   Operation 829 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 128> <Delay = 10.0>
ST_177 : Operation 830 [4/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:227]   --->   Operation 830 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 129> <Delay = 10.0>
ST_178 : Operation 831 [3/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:227]   --->   Operation 831 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 130> <Delay = 10.0>
ST_179 : Operation 832 [2/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:227]   --->   Operation 832 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 131> <Delay = 10.0>
ST_180 : Operation 833 [1/5] (10.0ns)   --->   "%mul3_i = dmul i64 %mul1_i, i64 %conv2_i" [guitar_effects.cpp:227]   --->   Operation 833 'dmul' 'mul3_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 132> <Delay = 8.62>
ST_181 : Operation 834 [31/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 834 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 133> <Delay = 8.62>
ST_182 : Operation 835 [30/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 835 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 134> <Delay = 8.62>
ST_183 : Operation 836 [29/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 836 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 135> <Delay = 8.62>
ST_184 : Operation 837 [28/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 837 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 136> <Delay = 8.62>
ST_185 : Operation 838 [27/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 838 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 137> <Delay = 8.62>
ST_186 : Operation 839 [26/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 839 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 138> <Delay = 8.62>
ST_187 : Operation 840 [25/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 840 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 139> <Delay = 8.62>
ST_188 : Operation 841 [24/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 841 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 140> <Delay = 8.62>
ST_189 : Operation 842 [23/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 842 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 141> <Delay = 8.62>
ST_190 : Operation 843 [22/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 843 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 142> <Delay = 8.62>
ST_191 : Operation 844 [21/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 844 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 143> <Delay = 8.62>
ST_192 : Operation 845 [20/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 845 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 144> <Delay = 8.62>
ST_193 : Operation 846 [19/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 846 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 145> <Delay = 8.62>
ST_194 : Operation 847 [18/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 847 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 146> <Delay = 8.62>
ST_195 : Operation 848 [17/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 848 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 147> <Delay = 8.62>
ST_196 : Operation 849 [16/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 849 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 148> <Delay = 8.62>
ST_197 : Operation 850 [15/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 850 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 149> <Delay = 8.62>
ST_198 : Operation 851 [14/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 851 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 150> <Delay = 8.62>
ST_199 : Operation 852 [13/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 852 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 151> <Delay = 8.62>
ST_200 : Operation 853 [12/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 853 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 152> <Delay = 8.62>
ST_201 : Operation 854 [11/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 854 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 153> <Delay = 8.62>
ST_202 : Operation 855 [10/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 855 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 154> <Delay = 8.62>
ST_203 : Operation 856 [1/1] (0.00ns)   --->   "%wah_buffer_index_load = load i32 %wah_buffer_index" [guitar_effects.cpp:224]   --->   Operation 856 'load' 'wah_buffer_index_load' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i32 %wah_buffer_index_load" [guitar_effects.cpp:223]   --->   Operation 857 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 858 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr_1 = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln223" [guitar_effects.cpp:223]   --->   Operation 858 'getelementptr' 'wah_values_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 859 [1/1] (3.25ns)   --->   "%store_ln223 = store i32 %tmp_int, i7 %wah_values_buffer_addr_1" [guitar_effects.cpp:223]   --->   Operation 859 'store' 'store_ln223' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_203 : Operation 860 [1/1] (2.55ns)   --->   "%add_ln224 = add i32 %wah_buffer_index_load, i32 1" [guitar_effects.cpp:224]   --->   Operation 860 'add' 'add_ln224' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 861 [36/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 861 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 862 [9/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 862 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 155> <Delay = 8.62>
ST_204 : Operation 863 [35/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 863 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 864 [8/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 864 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 156> <Delay = 8.62>
ST_205 : Operation 865 [34/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 865 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 866 [7/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 866 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 157> <Delay = 8.62>
ST_206 : Operation 867 [33/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 867 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 868 [6/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 868 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 158> <Delay = 8.62>
ST_207 : Operation 869 [32/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 869 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 870 [5/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 870 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 159> <Delay = 8.62>
ST_208 : Operation 871 [31/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 871 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 872 [4/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 872 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 160> <Delay = 8.62>
ST_209 : Operation 873 [30/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 873 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 874 [3/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 874 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 161> <Delay = 8.62>
ST_210 : Operation 875 [29/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 875 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 876 [2/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 876 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 162> <Delay = 8.62>
ST_211 : Operation 877 [28/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 877 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 878 [1/31] (8.62ns)   --->   "%x_assign = ddiv i64 %mul3_i, i64 88200" [guitar_effects.cpp:227]   --->   Operation 878 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 163> <Delay = 5.82>
ST_212 : Operation 879 [27/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 879 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 880 [2/2] (5.82ns)   --->   "%tmp_2 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 880 'call' 'tmp_2' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 213 <SV = 164> <Delay = 10.7>
ST_213 : Operation 881 [26/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 881 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 882 [1/2] (10.7ns)   --->   "%tmp_2 = call i64 @sin_or_cos<double>, i64 %x_assign, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 882 'call' 'tmp_2' <Predicate = true> <Delay = 10.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 214 <SV = 165> <Delay = 10.0>
ST_214 : Operation 883 [25/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 883 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 884 [5/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 884 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 166> <Delay = 10.0>
ST_215 : Operation 885 [24/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 885 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 886 [4/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 886 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 167> <Delay = 10.0>
ST_216 : Operation 887 [23/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 887 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 888 [3/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 888 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 168> <Delay = 10.0>
ST_217 : Operation 889 [22/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 889 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 890 [2/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 890 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 169> <Delay = 10.0>
ST_218 : Operation 891 [21/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 891 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 892 [1/5] (10.0ns)   --->   "%mul4_i = dmul i64 %tmp_2, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 892 'dmul' 'mul4_i' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 170> <Delay = 8.23>
ST_219 : Operation 893 [20/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 893 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 894 [5/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 894 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 171> <Delay = 8.23>
ST_220 : Operation 895 [19/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 895 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 896 [4/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 896 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 172> <Delay = 8.23>
ST_221 : Operation 897 [18/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 897 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 898 [3/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 898 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 173> <Delay = 8.23>
ST_222 : Operation 899 [17/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 899 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 900 [2/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 900 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 174> <Delay = 8.23>
ST_223 : Operation 901 [16/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 901 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 902 [1/5] (8.23ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.5" [guitar_effects.cpp:227]   --->   Operation 902 'dadd' 'add5_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 175> <Delay = 10.0>
ST_224 : Operation 903 [15/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 903 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 904 [5/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:227]   --->   Operation 904 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 176> <Delay = 10.0>
ST_225 : Operation 905 [14/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 905 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 906 [4/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:227]   --->   Operation 906 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 177> <Delay = 10.0>
ST_226 : Operation 907 [13/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 907 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 908 [3/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:227]   --->   Operation 908 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 178> <Delay = 10.0>
ST_227 : Operation 909 [12/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 909 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 910 [2/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:227]   --->   Operation 910 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 179> <Delay = 10.0>
ST_228 : Operation 911 [11/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 911 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 912 [1/5] (10.0ns)   --->   "%dc_4 = dmul i64 %add5_i, i64 20" [guitar_effects.cpp:227]   --->   Operation 912 'dmul' 'dc_4' <Predicate = true> <Delay = 10.0> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 10.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 180> <Delay = 10.1>
ST_229 : Operation 913 [10/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 913 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 914 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i64 %dc_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 914 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 915 [1/1] (0.00ns)   --->   "%p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_4, i32 63"   --->   Operation 915 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 916 [1/1] (0.00ns)   --->   "%xs_exp_V_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62"   --->   Operation 916 'partselect' 'xs_exp_V_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 917 [1/1] (0.00ns)   --->   "%p_Result_54 = trunc i64 %data_V_4"   --->   Operation 917 'trunc' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 918 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_54, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 918 'bitconcatenate' 'mantissa_4' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i54 %mantissa_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 919 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V_5" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 920 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 921 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 921 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 922 [1/1] (0.00ns)   --->   "%isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 922 'bitselect' 'isNeg_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 923 [1/1] (1.63ns)   --->   "%sub_ln1512_2 = sub i11 1023, i11 %xs_exp_V_5"   --->   Operation 923 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1512_4 = sext i11 %sub_ln1512_2"   --->   Operation 924 'sext' 'sext_ln1512_4' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 925 [1/1] (0.69ns)   --->   "%ush_5 = select i1 %isNeg_5, i12 %sext_ln1512_4, i12 %add_ln515"   --->   Operation 925 'select' 'ush_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1488_4 = sext i12 %ush_5"   --->   Operation 926 'sext' 'sext_ln1488_4' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln1488_5 = zext i32 %sext_ln1488_4"   --->   Operation 927 'zext' 'zext_ln1488_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_44 = lshr i137 %zext_ln15_4, i137 %zext_ln1488_5"   --->   Operation 928 'lshr' 'r_V_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_45 = shl i137 %zext_ln15_4, i137 %zext_ln1488_5"   --->   Operation 929 'shl' 'r_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_44, i32 53"   --->   Operation 930 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%zext_ln818_4 = zext i1 %tmp_38"   --->   Operation 931 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_45, i32 53, i32 84"   --->   Operation 932 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 933 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_4 = select i1 %isNeg_5, i32 %zext_ln818_4, i32 %tmp_4"   --->   Operation 933 'select' 'val_4' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 934 [1/1] (2.55ns)   --->   "%result_V_16 = sub i32 0, i32 %val_4"   --->   Operation 934 'sub' 'result_V_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 935 [1/1] (0.69ns)   --->   "%result_V_21 = select i1 %p_Result_53, i32 %result_V_16, i32 %val_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 935 'select' 'result_V_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 230 <SV = 181> <Delay = 8.51>
ST_230 : Operation 936 [9/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 936 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln234_1 = sext i32 %result_V_21" [guitar_effects.cpp:234]   --->   Operation 937 'sext' 'sext_ln234_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 938 [1/1] (8.51ns)   --->   "%mul_ln234 = mul i41 %sext_ln234_1, i41 200" [guitar_effects.cpp:234]   --->   Operation 938 'mul' 'mul_ln234' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 182> <Delay = 4.13>
ST_231 : Operation 939 [8/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 939 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln234_2 = sext i41 %mul_ln234" [guitar_effects.cpp:234]   --->   Operation 940 'sext' 'sext_ln234_2' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 941 [1/1] (3.52ns)   --->   "%add_ln234 = add i64 %sext_ln234_2, i64 %wah_coeffs_read" [guitar_effects.cpp:234]   --->   Operation 941 'add' 'add_ln234' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln234, i32 1, i32 63" [guitar_effects.cpp:234]   --->   Operation 942 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln234 = sext i63 %trunc_ln" [guitar_effects.cpp:234]   --->   Operation 943 'sext' 'sext_ln234' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 944 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln234" [guitar_effects.cpp:234]   --->   Operation 944 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 232 <SV = 183> <Delay = 10.9>
ST_232 : Operation 945 [7/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 945 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 946 [7/7] (10.9ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:234]   --->   Operation 946 'readreq' 'empty_85' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 184> <Delay = 10.9>
ST_233 : Operation 947 [6/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 947 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 948 [6/7] (10.9ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:234]   --->   Operation 948 'readreq' 'empty_85' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 185> <Delay = 10.9>
ST_234 : Operation 949 [5/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 949 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 950 [5/7] (10.9ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:234]   --->   Operation 950 'readreq' 'empty_85' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 186> <Delay = 10.9>
ST_235 : Operation 951 [4/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 951 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 952 [4/7] (10.9ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:234]   --->   Operation 952 'readreq' 'empty_85' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 187> <Delay = 10.9>
ST_236 : Operation 953 [3/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 953 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 954 [3/7] (10.9ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:234]   --->   Operation 954 'readreq' 'empty_85' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 188> <Delay = 10.9>
ST_237 : Operation 955 [2/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 955 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 956 [2/7] (10.9ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:234]   --->   Operation 956 'readreq' 'empty_85' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 189> <Delay = 10.9>
ST_238 : Operation 957 [1/1] (0.00ns)   --->   "%or_ln111 = or i32 %empty_84, i32 1" [guitar_effects.cpp:111]   --->   Operation 957 'or' 'or_ln111' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 958 [1/36] (4.13ns)   --->   "%wah_buffer_index_1 = srem i32 %add_ln224, i32 100" [guitar_effects.cpp:224]   --->   Operation 958 'srem' 'wah_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %wah_buffer_index_1" [guitar_effects.cpp:77]   --->   Operation 959 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i8 %trunc_ln77" [guitar_effects.cpp:77]   --->   Operation 960 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 961 [1/7] (10.9ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem_addr_1, i32 100" [guitar_effects.cpp:234]   --->   Operation 961 'readreq' 'empty_85' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 962 [1/1] (1.58ns)   --->   "%br_ln234 = br void %for.body.i" [guitar_effects.cpp:234]   --->   Operation 962 'br' 'br_ln234' <Predicate = true> <Delay = 1.58>

State 239 <SV = 190> <Delay = 5.35>
ST_239 : Operation 963 [1/1] (0.00ns)   --->   "%i_7 = phi i7 %add_ln234_1, void %for.body.i.split_ifconv, i7 0, void %if.then24" [guitar_effects.cpp:236]   --->   Operation 963 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 964 [1/1] (0.00ns)   --->   "%result_2 = phi i32 %result_3, void %for.body.i.split_ifconv, i32 0, void %if.then24"   --->   Operation 964 'phi' 'result_2' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 965 [1/1] (1.48ns)   --->   "%icmp_ln234 = icmp_eq  i7 %i_7, i7 100" [guitar_effects.cpp:234]   --->   Operation 965 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 966 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 966 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 967 [1/1] (1.87ns)   --->   "%add_ln234_1 = add i7 %i_7, i7 1" [guitar_effects.cpp:234]   --->   Operation 967 'add' 'add_ln234_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %for.body.i.split_ifconv, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit" [guitar_effects.cpp:234]   --->   Operation 968 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i7 %i_7" [guitar_effects.cpp:236]   --->   Operation 969 'zext' 'zext_ln236' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_239 : Operation 970 [1/1] (1.91ns)   --->   "%sub_ln236 = sub i9 %sext_ln77, i9 %zext_ln236" [guitar_effects.cpp:236]   --->   Operation 970 'sub' 'sub_ln236' <Predicate = (!icmp_ln234)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 971 [13/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 971 'srem' 'coeff_index_1' <Predicate = (!icmp_ln234)> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 972 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %wah_buffer_index_1, i32 %wah_buffer_index" [guitar_effects.cpp:113]   --->   Operation 972 'store' 'store_ln113' <Predicate = (icmp_ln234)> <Delay = 1.58>

State 240 <SV = 191> <Delay = 3.44>
ST_240 : Operation 973 [12/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 973 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 192> <Delay = 3.44>
ST_241 : Operation 974 [11/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 974 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 193> <Delay = 3.44>
ST_242 : Operation 975 [10/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 975 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 194> <Delay = 3.44>
ST_243 : Operation 976 [9/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 976 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 195> <Delay = 3.44>
ST_244 : Operation 977 [8/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 977 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 196> <Delay = 3.44>
ST_245 : Operation 978 [7/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 978 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 197> <Delay = 3.44>
ST_246 : Operation 979 [6/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 979 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 198> <Delay = 3.44>
ST_247 : Operation 980 [5/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 980 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 199> <Delay = 3.44>
ST_248 : Operation 981 [4/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 981 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 200> <Delay = 3.44>
ST_249 : Operation 982 [3/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 982 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 201> <Delay = 3.44>
ST_250 : Operation 983 [2/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 983 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 202> <Delay = 6.69>
ST_251 : Operation 984 [1/13] (3.44ns)   --->   "%coeff_index_1 = srem i9 %sub_ln236, i9 100" [guitar_effects.cpp:236]   --->   Operation 984 'srem' 'coeff_index_1' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i7 %coeff_index_1" [guitar_effects.cpp:237]   --->   Operation 985 'trunc' 'trunc_ln237' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i7 %trunc_ln237" [guitar_effects.cpp:237]   --->   Operation 986 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 987 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr_2 = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln237" [guitar_effects.cpp:237]   --->   Operation 987 'getelementptr' 'wah_values_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 988 [2/2] (3.25ns)   --->   "%r_V_46 = load i7 %wah_values_buffer_addr_2" [guitar_effects.cpp:237]   --->   Operation 988 'load' 'r_V_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 252 <SV = 203> <Delay = 10.9>
ST_252 : Operation 989 [1/2] (3.25ns)   --->   "%r_V_46 = load i7 %wah_values_buffer_addr_2" [guitar_effects.cpp:237]   --->   Operation 989 'load' 'r_V_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_252 : Operation 990 [1/1] (10.9ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem_addr_1"   --->   Operation 990 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 204> <Delay = 8.51>
ST_253 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln1317_2 = sext i32 %r_V_46"   --->   Operation 991 'sext' 'sext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %gmem_addr_1_read"   --->   Operation 992 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 993 [1/1] (8.51ns)   --->   "%r_V_50 = mul i48 %sext_ln1317_2, i48 %sext_ln1319"   --->   Operation 993 'mul' 'r_V_50' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 994 [1/1] (0.00ns)   --->   "%ret_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %r_V_50, i32 32, i32 47"   --->   Operation 994 'partselect' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln1049_2 = trunc i48 %r_V_50"   --->   Operation 995 'trunc' 'trunc_ln1049_2' <Predicate = true> <Delay = 0.00>

State 254 <SV = 205> <Delay = 5.02>
ST_254 : Operation 996 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [guitar_effects.cpp:233]   --->   Operation 996 'specloopname' 'specloopname_ln233' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %r_V_50, i32 47"   --->   Operation 997 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 998 [1/1] (2.47ns)   --->   "%icmp_ln1049_2 = icmp_eq  i32 %trunc_ln1049_2, i32 0"   --->   Operation 998 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 999 [1/1] (2.07ns)   --->   "%ret_V_13 = add i16 %ret_V_12, i16 1"   --->   Operation 999 'add' 'ret_V_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%select_ln1048_2 = select i1 %icmp_ln1049_2, i16 %ret_V_12, i16 %ret_V_13"   --->   Operation 1000 'select' 'select_ln1048_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_254 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%ret_V_14 = select i1 %p_Result_44, i16 %select_ln1048_2, i16 %ret_V_12"   --->   Operation 1001 'select' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_254 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node result_3)   --->   "%sext_ln598 = sext i16 %ret_V_14"   --->   Operation 1002 'sext' 'sext_ln598' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1003 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3 = add i32 %sext_ln598, i32 %result_2" [guitar_effects.cpp:237]   --->   Operation 1003 'add' 'result_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1004 [1/1] (0.00ns)   --->   "%br_ln234 = br void %for.body.i" [guitar_effects.cpp:234]   --->   Operation 1004 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>

State 255 <SV = 191> <Delay = 10.9>
ST_255 : Operation 1005 [7/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:239]   --->   Operation 1005 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 192> <Delay = 10.9>
ST_256 : Operation 1006 [6/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:239]   --->   Operation 1006 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 193> <Delay = 10.9>
ST_257 : Operation 1007 [5/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:239]   --->   Operation 1007 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 194> <Delay = 10.9>
ST_258 : Operation 1008 [4/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:239]   --->   Operation 1008 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 195> <Delay = 10.9>
ST_259 : Operation 1009 [3/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:239]   --->   Operation 1009 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 196> <Delay = 10.9>
ST_260 : Operation 1010 [2/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:239]   --->   Operation 1010 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 197> <Delay = 10.9>
ST_261 : Operation 1011 [1/7] (10.9ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_1, i32 1" [guitar_effects.cpp:239]   --->   Operation 1011 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 198> <Delay = 10.9>
ST_262 : Operation 1012 [1/1] (10.9ns)   --->   "%gmem_addr_1_read_1 = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr_1" [guitar_effects.cpp:239]   --->   Operation 1012 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 199> <Delay = 1.58>
ST_263 : Operation 1013 [1/1] (1.58ns)   --->   "%store_ln113 = store i16 %gmem_addr_1_read_1, i16 %debug_output_local_0" [guitar_effects.cpp:113]   --->   Operation 1013 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_263 : Operation 1014 [1/1] (1.58ns)   --->   "%br_ln113 = br void %if.end28" [guitar_effects.cpp:113]   --->   Operation 1014 'br' 'br_ln113' <Predicate = true> <Delay = 1.58>

State 264 <SV = 200> <Delay = 1.58>
ST_264 : Operation 1015 [1/1] (0.00ns)   --->   "%axilite_out_local_4 = phi i32 %or_ln111, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit, i32 %axilite_out_local_3, void %if.end20" [guitar_effects.cpp:111]   --->   Operation 1015 'phi' 'axilite_out_local_4' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1016 [1/1] (0.00ns)   --->   "%empty_87 = phi i32 %or_ln111, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit, i32 %empty_84, void %if.end20" [guitar_effects.cpp:111]   --->   Operation 1016 'phi' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_int_8 = phi i32 %result_2, void %_Z3wahiiiRiPiPA100_8ap_fixedILi16ELin16EL9ap_q_mode5EL9ap_o_mode3ELi0EERS4_.exit, i32 %tmp_int, void %if.end20"   --->   Operation 1017 'phi' 'tmp_int_8' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1018 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %tmp_last_V, void %if.end41, void %while.end" [guitar_effects.cpp:125]   --->   Operation 1018 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 1019 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1019 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_264 : Operation 1020 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %axilite_out_local_4, i32 %axilite_out_local_0" [guitar_effects.cpp:88]   --->   Operation 1020 'store' 'store_ln88' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_264 : Operation 1021 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %empty_87, i32 %empty_78" [guitar_effects.cpp:88]   --->   Operation 1021 'store' 'store_ln88' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_264 : Operation 1022 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %current_sample, i32 %current_sample_1" [guitar_effects.cpp:88]   --->   Operation 1022 'store' 'store_ln88' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_264 : Operation 1023 [1/1] (0.00ns)   --->   "%debug_output_local_0_load = load i16 %debug_output_local_0"   --->   Operation 1023 'load' 'debug_output_local_0_load' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_264 : Operation 1024 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1024 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_264 : Operation 1025 [1/1] (1.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %axilite_out_local_4" [guitar_effects.cpp:111]   --->   Operation 1025 'write' 'write_ln111' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_264 : Operation 1026 [1/1] (1.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %debug_output, i16 %debug_output_local_0_load"   --->   Operation 1026 'write' 'write_ln0' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 265 <SV = 201> <Delay = 0.00>
ST_265 : Operation 1027 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1027 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_265 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.body" [guitar_effects.cpp:88]   --->   Operation 1028 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 266 <SV = 201> <Delay = 0.00>
ST_266 : Operation 1029 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int_8, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 1029 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_266 : Operation 1030 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [guitar_effects.cpp:134]   --->   Operation 1030 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ INPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axilite_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ control]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ distortion_clip_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compression_zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_mult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tempo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wah_coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_output]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lpf_coefficients]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                           (alloca           ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_coeffs_read                 (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tempo_read                      (read             ) [ 001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_samples_read              (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_mult_read                 (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_zero_threshold_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_max_threshold_read  (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_min_threshold_read  (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
distortion_clip_factor_read     (read             ) [ 001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
distortion_threshold_read       (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
control_read                    (read             ) [ 001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23                      (trunc            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
spectopmodule_ln23              (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln23              (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer                    (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
wah_values_buffer               (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln64                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln64                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load                          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3618                    (icmp             ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_71                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72                        (alloca           ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load86                        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast5                         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3565                    (icmp             ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_73                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_74                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_75                        (alloca           ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load87                        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast6                         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3554                    (icmp             ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_76                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_77                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_1                (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_78                        (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
wah_buffer_index                (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index              (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index        (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
debug_output_local_0            (alloca           ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_0             (alloca           ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp                             (bitselect        ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_11                          (bitselect        ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_13                          (bitselect        ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6                       (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln85                       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                       (getelementptr    ) [ 000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_req                   (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read                  (read             ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
negative_threshold              (sub              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv7_i_i_i                     (sext             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv2_i                         (sitodp           ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv18_i                        (sitofp           ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv30_i                        (sitofp           ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln88                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_sample_2                (load             ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_load88                        (load             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_0_load        (load             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
specloopname_ln77               (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_79                        (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V_1                    (extractvalue     ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_keep_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_strb_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_user_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_last_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp_id_V                        (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_dest_V                      (extractvalue     ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
current_sample                  (add              ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln95                         (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln96                         (or               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln141                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln141                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln143                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln143                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
r_V                             (add              ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_21                          (sub              ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1317_1                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_49                          (mul              ) [ 000000000000001011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_V_9_cast                    (partselect       ) [ 000000000000001011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln1049_1                  (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049_1                   (icmp             ) [ 000000000000001011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
p_Result_28                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048_1                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_11                        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1                        (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln145                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                      (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_9                         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln143                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_1             (phi              ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_80                        (phi              ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_int_7                       (phi              ) [ 000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99                         (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index_load   (load             ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln162                       (add              ) [ 000000000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1317                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_48                          (mul              ) [ 000000000000001110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_V_cast                      (partselect       ) [ 000000000000001110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln1049                    (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049                     (icmp             ) [ 000000000000001110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_17                          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln157                       (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abs_in_1                        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln161                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr_1       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln161                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln101                        (or               ) [ 000000000000001111000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
compression_buffer_index_1      (srem             ) [ 000000000000000000000000000000000000000000000000000001111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln65                      (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln65                       (sext             ) [ 000000000000000000000000000000000000000000000000000001111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln165                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i                               (phi              ) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_81                        (phi              ) [ 000000000000000000000000000000000000000000000000000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln165                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln165                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_82                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln165                       (add              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln165                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln167                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln167                       (add              ) [ 000000000000000000000000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lpf_coefficients_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln171                      (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_level                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln189                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln179                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln188                      (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln188_1                    (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln188                       (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln188_1                     (and              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln188                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln188                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln188                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln192                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln180                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln180                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln180                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln184                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lpf_coefficients_load           (load             ) [ 000000000000000000000000000000000000000000000000000000011111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coeff_index                     (srem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln168                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln168                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_addr_2       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_buffer_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i                          (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i                           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv8_i                         (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                              (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln165              (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_45                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V                        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_46                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346                       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                           (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_3                    (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_35                          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_36                          (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_18                     (select           ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln165                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
conv31_i                        (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_factor_1            (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv33_i                        (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_2                            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_2                        (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_49                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_2                      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_50                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_2                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_2                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_2                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_3                         (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_5                    (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_2                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_3                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_2                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_3                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_40                          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_41                          (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30                          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_2                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_2                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_8                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                        (select           ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln192                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln184                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_2             (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_83                        (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_int_3                       (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln104                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
delay_buffer_index_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln207                       (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln211                       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv19_i                        (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
compression_factor              (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv20_i                        (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_1                            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1                        (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_47                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_1                      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_48                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_1                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_1                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2                         (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_4                    (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_1                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_1                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_2                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_38                          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_39                          (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_1                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_7                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_19                     (select           ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
srem_ln207                      (srem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln207                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln207                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_index_1            (srem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln108                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_load               (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i1                         (sitofp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc_3                            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_3                        (bitcast          ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
xs_exp_V_4                      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_52                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_3                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln346_3                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_3                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_4                         (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512                      (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_3                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_4                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_3                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_4                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_42                          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_43                          (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_3                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_3                           (select           ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln106                        (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_51                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_13                     (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_20                     (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output                          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln210                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
delay_buffer_addr_2             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln210                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
axilite_out_local_3             (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
empty_84                        (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
tmp_int                         (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln109                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
shl_ln227                       (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i2                         (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i                          (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul3_i                          (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000]
wah_buffer_index_load           (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln223                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln224                       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000]
x_assign                        (ddiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000]
tmp_2                           (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
mul4_i                          (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
add5_i                          (dadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
dc_4                            (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
data_V_4                        (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_53                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_5                      (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_54                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_4                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_4                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln515                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln515                       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_5                         (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512_2                    (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_4                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_5                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_4                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_5                   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_44                          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_45                          (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38                          (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_4                    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_4                           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_16                     (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_21                     (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
sext_ln234_1                    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln234                       (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
sext_ln234_2                    (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln234                       (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln234                      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1                     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000]
or_ln111                        (or               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111110]
wah_buffer_index_1              (srem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000]
trunc_ln77                      (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln77                       (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000]
empty_85                        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln234                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
i_7                             (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
result_2                        (phi              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111110]
icmp_ln234                      (icmp             ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_86                        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln234_1                     (add              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln234                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln236                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln236                       (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000]
store_ln113                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coeff_index_1                   (srem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln237                     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln237                      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wah_values_buffer_addr_2        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
r_V_46                          (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
gmem_addr_1_read                (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
sext_ln1317_2                   (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1319                     (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_50                          (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
ret_V_12                        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
trunc_ln1049_2                  (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
specloopname_ln233              (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_44                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1049_2                   (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_13                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1048_2                 (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln598                      (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_3                        (add              ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln234                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
gmem_load_1_req                 (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read_1              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
store_ln113                     (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln113                        (br               ) [ 000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
axilite_out_local_4             (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
empty_87                        (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_int_8                       (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
br_ln125                        (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88                      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
debug_output_local_0_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln111                     (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln0                       (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln88                         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304                     (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln134                       (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_r_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUTPUT_r_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axilite_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axilite_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="distortion_threshold">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_threshold"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="distortion_clip_factor">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distortion_clip_factor"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compression_min_threshold">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_min_threshold"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compression_max_threshold">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_max_threshold"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="compression_zero_threshold">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compression_zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_mult">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_mult"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="delay_samples">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_samples"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tempo">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="wah_coeffs">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wah_coeffs"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="debug_output">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_output"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="lpf_coefficients">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpf_coefficients"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="308" class="1004" name="empty_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="compression_buffer_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="delay_buffer_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="wah_values_buffer_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_values_buffer/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="empty_72_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_75_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_75/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="current_sample_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_sample_1/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_78_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_78/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="wah_buffer_index_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wah_buffer_index/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="delay_buffer_index_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="delay_buffer_index/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="compression_buffer_index_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compression_buffer_index/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="debug_output_local_0_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="debug_output_local_0/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="axilite_out_local_0_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axilite_out_local_0/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="wah_coeffs_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wah_coeffs_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tempo_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tempo_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="delay_samples_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="72"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_samples_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="delay_mult_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="113"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_mult_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="compression_zero_threshold_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="51"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="compression_max_threshold_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_max_threshold_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="compression_min_threshold_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compression_min_threshold_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="distortion_clip_factor_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_clip_factor_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="distortion_threshold_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="distortion_threshold_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="control_read_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_read/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_readreq_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="gmem_addr_read_read_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="7"/>
<pin id="430" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="empty_79_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="54" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="0"/>
<pin id="436" dir="0" index="3" bw="4" slack="0"/>
<pin id="437" dir="0" index="4" bw="2" slack="0"/>
<pin id="438" dir="0" index="5" bw="1" slack="0"/>
<pin id="439" dir="0" index="6" bw="5" slack="0"/>
<pin id="440" dir="0" index="7" bw="6" slack="0"/>
<pin id="441" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_79/14 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_readreq_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="1"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_85/232 gmem_load_1_req/255 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_read_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="16"/>
<pin id="460" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/252 gmem_addr_1_read_1/262 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_write_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="4" slack="0"/>
<pin id="469" dir="0" index="3" bw="4" slack="0"/>
<pin id="470" dir="0" index="4" bw="2" slack="0"/>
<pin id="471" dir="0" index="5" bw="1" slack="0"/>
<pin id="472" dir="0" index="6" bw="5" slack="0"/>
<pin id="473" dir="0" index="7" bw="6" slack="0"/>
<pin id="474" dir="0" index="8" bw="32" slack="0"/>
<pin id="475" dir="0" index="9" bw="4" slack="187"/>
<pin id="476" dir="0" index="10" bw="4" slack="187"/>
<pin id="477" dir="0" index="11" bw="2" slack="187"/>
<pin id="478" dir="0" index="12" bw="1" slack="0"/>
<pin id="479" dir="0" index="13" bw="5" slack="187"/>
<pin id="480" dir="0" index="14" bw="6" slack="187"/>
<pin id="481" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/264 write_ln304/264 "/>
</bind>
</comp>

<comp id="492" class="1004" name="write_ln111_write_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="0" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="32" slack="0"/>
<pin id="496" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/264 "/>
</bind>
</comp>

<comp id="499" class="1004" name="write_ln0_write_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="0" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="0" index="2" bw="16" slack="0"/>
<pin id="503" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/264 "/>
</bind>
</comp>

<comp id="506" class="1004" name="compression_buffer_addr_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="9" slack="0"/>
<pin id="510" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/2 store_ln161/18 compression_buffer_load/67 "/>
</bind>
</comp>

<comp id="519" class="1004" name="delay_buffer_addr_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="17" slack="0"/>
<pin id="523" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_access_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="17" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/3 delay_buffer_load/156 store_ln210/166 "/>
</bind>
</comp>

<comp id="532" class="1004" name="wah_values_buffer_addr_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="7" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 store_ln223/203 r_V_46/251 "/>
</bind>
</comp>

<comp id="545" class="1004" name="compression_buffer_addr_1_gep_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr_1/18 "/>
</bind>
</comp>

<comp id="552" class="1004" name="lpf_coefficients_addr_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="9" slack="0"/>
<pin id="556" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lpf_coefficients_addr/53 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_access_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="3" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lpf_coefficients_load/53 "/>
</bind>
</comp>

<comp id="565" class="1004" name="compression_buffer_addr_2_gep_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="9" slack="0"/>
<pin id="569" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compression_buffer_addr_2/67 "/>
</bind>
</comp>

<comp id="572" class="1004" name="delay_buffer_addr_1_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="17" slack="0"/>
<pin id="576" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_1/156 "/>
</bind>
</comp>

<comp id="579" class="1004" name="delay_buffer_addr_2_gep_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_addr_2/166 "/>
</bind>
</comp>

<comp id="586" class="1004" name="wah_values_buffer_addr_1_gep_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr_1/203 "/>
</bind>
</comp>

<comp id="593" class="1004" name="wah_values_buffer_addr_2_gep_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="0" index="2" bw="7" slack="0"/>
<pin id="597" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wah_values_buffer_addr_2/251 "/>
</bind>
</comp>

<comp id="600" class="1005" name="axilite_out_local_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="57"/>
<pin id="602" dir="1" index="1" bw="32" slack="57"/>
</pin_list>
<bind>
<opset="axilite_out_local_1 (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="axilite_out_local_1_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="32" slack="2"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="4" bw="32" slack="2"/>
<pin id="609" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="610" dir="0" index="6" bw="32" slack="2"/>
<pin id="611" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="612" dir="1" index="8" bw="32" slack="57"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_1/16 "/>
</bind>
</comp>

<comp id="614" class="1005" name="empty_80_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="35"/>
<pin id="616" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="empty_80 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="empty_80_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="32" slack="2"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="0" index="4" bw="32" slack="2"/>
<pin id="623" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="624" dir="0" index="6" bw="32" slack="2"/>
<pin id="625" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="8" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_80/16 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_int_7_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_7 (phireg) "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_int_7_phi_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2"/>
<pin id="633" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="634" dir="0" index="2" bw="32" slack="0"/>
<pin id="635" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="636" dir="0" index="4" bw="32" slack="0"/>
<pin id="637" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="6" bw="32" slack="2"/>
<pin id="639" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_7/16 "/>
</bind>
</comp>

<comp id="642" class="1005" name="i_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="1"/>
<pin id="644" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="i_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="9" slack="0"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="1" slack="1"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/53 "/>
</bind>
</comp>

<comp id="653" class="1005" name="empty_81_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_81 (phireg) "/>
</bind>
</comp>

<comp id="657" class="1004" name="empty_81_phi_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="1" slack="1"/>
<pin id="661" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="662" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_81/53 "/>
</bind>
</comp>

<comp id="665" class="1005" name="axilite_out_local_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="45"/>
<pin id="667" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="axilite_out_local_2 (phireg) "/>
</bind>
</comp>

<comp id="668" class="1004" name="axilite_out_local_2_phi_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="57"/>
<pin id="670" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="32" slack="22"/>
<pin id="672" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="673" dir="0" index="4" bw="32" slack="22"/>
<pin id="674" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="6" bw="32" slack="22"/>
<pin id="676" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="677" dir="0" index="8" bw="32" slack="22"/>
<pin id="678" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="10" bw="32" slack="45"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_2/101 "/>
</bind>
</comp>

<comp id="682" class="1005" name="empty_83_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="45"/>
<pin id="684" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="empty_83 (phireg) "/>
</bind>
</comp>

<comp id="685" class="1004" name="empty_83_phi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="57"/>
<pin id="687" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="32" slack="22"/>
<pin id="689" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="690" dir="0" index="4" bw="32" slack="22"/>
<pin id="691" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="692" dir="0" index="6" bw="32" slack="22"/>
<pin id="693" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="8" bw="32" slack="22"/>
<pin id="695" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="696" dir="1" index="10" bw="32" slack="45"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_83/101 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_int_3_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="45"/>
<pin id="701" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="tmp_int_3 (phireg) "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_int_3_phi_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="57"/>
<pin id="704" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="32" slack="1"/>
<pin id="706" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="707" dir="0" index="4" bw="32" slack="57"/>
<pin id="708" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="6" bw="32" slack="1"/>
<pin id="710" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="711" dir="0" index="8" bw="32" slack="57"/>
<pin id="712" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="713" dir="1" index="10" bw="32" slack="45"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_3/101 "/>
</bind>
</comp>

<comp id="718" class="1005" name="axilite_out_local_3_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="83"/>
<pin id="720" dir="1" index="1" bw="32" slack="83"/>
</pin_list>
<bind>
<opset="axilite_out_local_3 (phireg) "/>
</bind>
</comp>

<comp id="721" class="1004" name="axilite_out_local_3_phi_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="45"/>
<pin id="723" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="2" bw="32" slack="0"/>
<pin id="725" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="4" bw="32" slack="83"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_3/166 "/>
</bind>
</comp>

<comp id="729" class="1005" name="empty_84_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="72"/>
<pin id="731" dir="1" index="1" bw="32" slack="72"/>
</pin_list>
<bind>
<opset="empty_84 (phireg) "/>
</bind>
</comp>

<comp id="732" class="1004" name="empty_84_phi_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="45"/>
<pin id="734" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="32" slack="0"/>
<pin id="736" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="4" bw="32" slack="72"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_84/166 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_int_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="37"/>
<pin id="742" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="tmp_int (phireg) "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_int_phi_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="45"/>
<pin id="746" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="747" dir="0" index="2" bw="32" slack="0"/>
<pin id="748" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="749" dir="1" index="4" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int/166 "/>
</bind>
</comp>

<comp id="752" class="1005" name="i_7_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="756" class="1004" name="i_7_phi_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="759" dir="0" index="2" bw="1" slack="1"/>
<pin id="760" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/239 "/>
</bind>
</comp>

<comp id="763" class="1005" name="result_2_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2 (phireg) "/>
</bind>
</comp>

<comp id="767" class="1004" name="result_2_phi_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="770" dir="0" index="2" bw="1" slack="1"/>
<pin id="771" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="772" dir="1" index="4" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_2/239 "/>
</bind>
</comp>

<comp id="775" class="1005" name="axilite_out_local_4_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="777" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="axilite_out_local_4 (phireg) "/>
</bind>
</comp>

<comp id="778" class="1004" name="axilite_out_local_4_phi_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="11"/>
<pin id="780" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="2" bw="32" slack="83"/>
<pin id="782" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axilite_out_local_4/264 "/>
</bind>
</comp>

<comp id="786" class="1005" name="empty_87_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="788" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_87 (phireg) "/>
</bind>
</comp>

<comp id="789" class="1004" name="empty_87_phi_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="11"/>
<pin id="791" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="792" dir="0" index="2" bw="32" slack="83"/>
<pin id="793" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="794" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_87/264 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_int_8_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_int_8 (phireg) "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_int_8_phi_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="10"/>
<pin id="802" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="803" dir="0" index="2" bw="32" slack="83"/>
<pin id="804" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="805" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_int_8/264 "/>
</bind>
</comp>

<comp id="810" class="1004" name="grp_sin_or_cos_double_s_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="0"/>
<pin id="812" dir="0" index="1" bw="64" slack="1"/>
<pin id="813" dir="0" index="2" bw="256" slack="0"/>
<pin id="814" dir="0" index="3" bw="59" slack="0"/>
<pin id="815" dir="0" index="4" bw="52" slack="0"/>
<pin id="816" dir="0" index="5" bw="44" slack="0"/>
<pin id="817" dir="0" index="6" bw="33" slack="0"/>
<pin id="818" dir="0" index="7" bw="25" slack="0"/>
<pin id="819" dir="1" index="8" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/212 "/>
</bind>
</comp>

<comp id="827" class="1004" name="grp_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="0" index="1" bw="32" slack="1"/>
<pin id="830" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/76 "/>
</bind>
</comp>

<comp id="831" class="1004" name="grp_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="0" index="1" bw="32" slack="1"/>
<pin id="834" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/73 dc_2/97 dc_1/118 dc_3/162 "/>
</bind>
</comp>

<comp id="835" class="1004" name="grp_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="44"/>
<pin id="837" dir="0" index="1" bw="32" slack="1"/>
<pin id="838" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="compression_factor_1/85 compression_factor/106 "/>
</bind>
</comp>

<comp id="839" class="1004" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv18_i/10 conv_i/69 conv8_i/72 conv31_i/81 conv33_i/93 conv19_i/102 conv20_i/114 conv_i1/158 "/>
</bind>
</comp>

<comp id="842" class="1004" name="grp_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="9"/>
<pin id="844" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv30_i/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="0" index="1" bw="64" slack="0"/>
<pin id="850" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add5_i/219 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="0" index="1" bw="64" slack="0"/>
<pin id="855" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1_i/171 mul3_i/176 mul4_i/214 dc_4/224 "/>
</bind>
</comp>

<comp id="859" class="1004" name="grp_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="1"/>
<pin id="861" dir="0" index="1" bw="64" slack="0"/>
<pin id="862" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign/181 "/>
</bind>
</comp>

<comp id="864" class="1004" name="grp_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2_i/9 conv_i2/166 "/>
</bind>
</comp>

<comp id="867" class="1005" name="reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i conv8_i conv31_i conv33_i conv19_i conv20_i conv_i1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i dc_2 dc_1 dc_3 "/>
</bind>
</comp>

<comp id="879" class="1005" name="reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor_1 compression_factor "/>
</bind>
</comp>

<comp id="884" class="1005" name="reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i mul3_i mul4_i dc_4 "/>
</bind>
</comp>

<comp id="891" class="1005" name="reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="1"/>
<pin id="893" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read gmem_addr_1_read_1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="trunc_ln23_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="1" index="1" bw="1" slack="117"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="899" class="1004" name="store_ln64_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="9" slack="0"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="904" class="1004" name="p_load_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="9" slack="1"/>
<pin id="906" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_cast_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="912" class="1004" name="exitcond3618_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="0"/>
<pin id="914" dir="0" index="1" bw="9" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3618/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="empty_71_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln0_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="0"/>
<pin id="926" dir="0" index="1" bw="9" slack="1"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="store_ln0_store_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="17" slack="0"/>
<pin id="932" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="934" class="1004" name="p_load86_load_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="17" slack="1"/>
<pin id="936" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load86/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="p_cast5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="17" slack="0"/>
<pin id="939" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/3 "/>
</bind>
</comp>

<comp id="942" class="1004" name="exitcond3565_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="17" slack="0"/>
<pin id="944" dir="0" index="1" bw="17" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3565/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="empty_74_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="17" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_74/3 "/>
</bind>
</comp>

<comp id="954" class="1004" name="store_ln0_store_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="17" slack="0"/>
<pin id="956" dir="0" index="1" bw="17" slack="1"/>
<pin id="957" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="959" class="1004" name="store_ln0_store_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="7" slack="0"/>
<pin id="962" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_load87_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="7" slack="1"/>
<pin id="966" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load87/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_cast6_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="7" slack="0"/>
<pin id="969" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/4 "/>
</bind>
</comp>

<comp id="972" class="1004" name="exitcond3554_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="7" slack="0"/>
<pin id="974" dir="0" index="1" bw="7" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3554/4 "/>
</bind>
</comp>

<comp id="978" class="1004" name="empty_77_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="7" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_77/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="store_ln0_store_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="7" slack="0"/>
<pin id="986" dir="0" index="1" bw="7" slack="1"/>
<pin id="987" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="3"/>
<pin id="992" dir="0" index="2" bw="3" slack="0"/>
<pin id="993" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_11_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="8" slack="3"/>
<pin id="999" dir="0" index="2" bw="3" slack="0"/>
<pin id="1000" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_13_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="3"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="1" index="3" bw="1" slack="69"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="store_ln88_store_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="store_ln88_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="0"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln88_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="store_ln88_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="0"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="store_ln88_store_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="32" slack="0"/>
<pin id="1033" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="store_ln88_store_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="0"/>
<pin id="1038" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="trunc_ln6_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="63" slack="0"/>
<pin id="1042" dir="0" index="1" bw="64" slack="4"/>
<pin id="1043" dir="0" index="2" bw="1" slack="0"/>
<pin id="1044" dir="0" index="3" bw="7" slack="0"/>
<pin id="1045" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln85_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="63" slack="0"/>
<pin id="1051" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="gmem_addr_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="0"/>
<pin id="1055" dir="0" index="1" bw="64" slack="0"/>
<pin id="1056" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="negative_threshold_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="32" slack="12"/>
<pin id="1063" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="negative_threshold/13 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="conv7_i_i_i_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="12"/>
<pin id="1067" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_i_i/13 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="store_ln88_store_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="1"/>
<pin id="1070" dir="0" index="1" bw="16" slack="9"/>
<pin id="1071" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/13 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="current_sample_2_load_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="10"/>
<pin id="1074" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_sample_2/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="p_load88_load_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="10"/>
<pin id="1077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load88/14 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="axilite_out_local_0_load_load_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="10"/>
<pin id="1080" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axilite_out_local_0_load/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_data_V_1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="54" slack="0"/>
<pin id="1083" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/14 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_keep_V_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="54" slack="0"/>
<pin id="1087" dir="1" index="1" bw="4" slack="187"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/14 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_strb_V_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="54" slack="0"/>
<pin id="1091" dir="1" index="1" bw="4" slack="187"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/14 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_user_V_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="54" slack="0"/>
<pin id="1095" dir="1" index="1" bw="2" slack="187"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/14 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_last_V_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="54" slack="0"/>
<pin id="1099" dir="1" index="1" bw="1" slack="187"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/14 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_id_V_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="54" slack="0"/>
<pin id="1103" dir="1" index="1" bw="5" slack="187"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/14 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_dest_V_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="54" slack="0"/>
<pin id="1107" dir="1" index="1" bw="6" slack="187"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/14 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="current_sample_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="32" slack="187"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sample/14 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="or_ln96_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96/14 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="icmp_ln141_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="32" slack="13"/>
<pin id="1124" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/14 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="icmp_ln143_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="32" slack="1"/>
<pin id="1129" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/14 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="r_V_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="13"/>
<pin id="1134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/14 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="r_V_21_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="0" index="1" bw="32" slack="13"/>
<pin id="1139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/14 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sext_ln1317_1_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_1/15 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="r_V_49_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="8" slack="2"/>
<pin id="1147" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_49/15 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="ret_V_9_cast_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="0"/>
<pin id="1151" dir="0" index="1" bw="40" slack="0"/>
<pin id="1152" dir="0" index="2" bw="4" slack="0"/>
<pin id="1153" dir="0" index="3" bw="7" slack="0"/>
<pin id="1154" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9_cast/15 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="trunc_ln1049_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="40" slack="0"/>
<pin id="1161" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_1/15 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="icmp_ln1049_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="7" slack="0"/>
<pin id="1165" dir="0" index="1" bw="7" slack="0"/>
<pin id="1166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/15 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="p_Result_28_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="40" slack="1"/>
<pin id="1172" dir="0" index="2" bw="7" slack="0"/>
<pin id="1173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/16 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="ret_V_10_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/16 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="select_ln1048_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="1"/>
<pin id="1183" dir="0" index="1" bw="32" slack="1"/>
<pin id="1184" dir="0" index="2" bw="32" slack="0"/>
<pin id="1185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_1/16 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="ret_V_11_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="32" slack="0"/>
<pin id="1190" dir="0" index="2" bw="32" slack="1"/>
<pin id="1191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_11/16 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="result_1_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="0" index="1" bw="32" slack="15"/>
<pin id="1197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/16 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="p_Result_s_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="40" slack="1"/>
<pin id="1203" dir="0" index="2" bw="7" slack="0"/>
<pin id="1204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="ret_V_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="1"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/16 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="select_ln1048_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="0" index="1" bw="32" slack="1"/>
<pin id="1215" dir="0" index="2" bw="32" slack="0"/>
<pin id="1216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/16 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="ret_V_9_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="32" slack="0"/>
<pin id="1221" dir="0" index="2" bw="32" slack="1"/>
<pin id="1222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_9/16 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="result_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="0" index="1" bw="32" slack="15"/>
<pin id="1228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/16 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="compression_buffer_index_load_load_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="12"/>
<pin id="1233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compression_buffer_index_load/16 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="add_ln162_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="0"/>
<pin id="1236" dir="0" index="1" bw="1" slack="0"/>
<pin id="1237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/16 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="grp_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="0"/>
<pin id="1242" dir="0" index="1" bw="10" slack="0"/>
<pin id="1243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="compression_buffer_index_1/16 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="sext_ln1317_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/17 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="r_V_48_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="0"/>
<pin id="1251" dir="0" index="1" bw="8" slack="2"/>
<pin id="1252" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_48/17 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="ret_V_cast_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="0"/>
<pin id="1256" dir="0" index="1" bw="40" slack="0"/>
<pin id="1257" dir="0" index="2" bw="4" slack="0"/>
<pin id="1258" dir="0" index="3" bw="7" slack="0"/>
<pin id="1259" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/17 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="trunc_ln1049_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="40" slack="0"/>
<pin id="1266" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/17 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="icmp_ln1049_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="7" slack="0"/>
<pin id="1270" dir="0" index="1" bw="7" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/17 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_17_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="32" slack="1"/>
<pin id="1277" dir="0" index="2" bw="6" slack="0"/>
<pin id="1278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/18 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="sub_ln157_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="32" slack="1"/>
<pin id="1285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln157/18 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="abs_in_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="32" slack="0"/>
<pin id="1291" dir="0" index="2" bw="32" slack="1"/>
<pin id="1292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_in_1/18 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="zext_ln161_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/18 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="or_ln101_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="35"/>
<pin id="1303" dir="0" index="1" bw="32" slack="0"/>
<pin id="1304" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/52 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="trunc_ln65_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="10" slack="0"/>
<pin id="1309" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/52 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sext_ln65_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="10" slack="0"/>
<pin id="1313" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/52 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="zext_ln165_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="9" slack="0"/>
<pin id="1317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/53 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="icmp_ln165_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="9" slack="0"/>
<pin id="1322" dir="0" index="1" bw="9" slack="0"/>
<pin id="1323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/53 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln165_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="9" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="0"/>
<pin id="1329" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/53 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln167_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="9" slack="0"/>
<pin id="1334" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/53 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="add_ln167_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="9" slack="0"/>
<pin id="1338" dir="0" index="1" bw="10" slack="1"/>
<pin id="1339" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/53 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="grp_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="11" slack="0"/>
<pin id="1343" dir="0" index="1" bw="10" slack="0"/>
<pin id="1344" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="coeff_index/53 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="icmp_ln171_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1349" dir="0" index="1" bw="32" slack="0"/>
<pin id="1350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/53 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="current_level_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="0"/>
<pin id="1354" dir="0" index="1" bw="32" slack="51"/>
<pin id="1355" dir="0" index="2" bw="32" slack="0"/>
<pin id="1356" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_level/53 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="icmp_ln179_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="51"/>
<pin id="1362" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/53 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="icmp_ln189_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="0"/>
<pin id="1367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/53 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="icmp_ln188_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="0"/>
<pin id="1372" dir="0" index="1" bw="32" slack="51"/>
<pin id="1373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/53 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="icmp_ln188_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="0"/>
<pin id="1377" dir="0" index="1" bw="32" slack="51"/>
<pin id="1378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188_1/53 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="and_ln188_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188/53 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="and_ln188_1_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln188_1/53 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="store_ln188_store_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="10" slack="1"/>
<pin id="1394" dir="0" index="1" bw="32" slack="48"/>
<pin id="1395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/53 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="store_ln192_store_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="10" slack="1"/>
<pin id="1398" dir="0" index="1" bw="32" slack="48"/>
<pin id="1399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/53 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="store_ln180_store_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="10" slack="1"/>
<pin id="1402" dir="0" index="1" bw="32" slack="48"/>
<pin id="1403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/53 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="store_ln184_store_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="10" slack="1"/>
<pin id="1406" dir="0" index="1" bw="32" slack="48"/>
<pin id="1407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/53 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="trunc_ln168_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="9" slack="0"/>
<pin id="1410" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/67 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="zext_ln168_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="9" slack="0"/>
<pin id="1414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/67 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="data_V_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="1"/>
<pin id="1419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/80 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="p_Result_45_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="0"/>
<pin id="1422" dir="0" index="1" bw="32" slack="0"/>
<pin id="1423" dir="0" index="2" bw="6" slack="0"/>
<pin id="1424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_45/80 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="xs_exp_V_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="8" slack="0"/>
<pin id="1430" dir="0" index="1" bw="32" slack="0"/>
<pin id="1431" dir="0" index="2" bw="6" slack="0"/>
<pin id="1432" dir="0" index="3" bw="6" slack="0"/>
<pin id="1433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/80 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="p_Result_46_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="32" slack="0"/>
<pin id="1440" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_46/80 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="mantissa_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="25" slack="0"/>
<pin id="1444" dir="0" index="1" bw="1" slack="0"/>
<pin id="1445" dir="0" index="2" bw="23" slack="0"/>
<pin id="1446" dir="0" index="3" bw="1" slack="0"/>
<pin id="1447" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/80 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="zext_ln15_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="25" slack="0"/>
<pin id="1454" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/80 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="zext_ln346_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="0"/>
<pin id="1458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/80 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="add_ln346_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="0"/>
<pin id="1462" dir="0" index="1" bw="8" slack="0"/>
<pin id="1463" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/80 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="isNeg_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="0"/>
<pin id="1468" dir="0" index="1" bw="9" slack="0"/>
<pin id="1469" dir="0" index="2" bw="5" slack="0"/>
<pin id="1470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/80 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="sub_ln1512_3_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="0"/>
<pin id="1476" dir="0" index="1" bw="8" slack="0"/>
<pin id="1477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_3/80 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="sext_ln1512_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/80 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="ush_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="0"/>
<pin id="1486" dir="0" index="1" bw="9" slack="0"/>
<pin id="1487" dir="0" index="2" bw="9" slack="0"/>
<pin id="1488" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/80 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="sext_ln1488_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="9" slack="0"/>
<pin id="1494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/80 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="zext_ln1488_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="9" slack="0"/>
<pin id="1498" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/80 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="r_V_35_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="25" slack="0"/>
<pin id="1502" dir="0" index="1" bw="32" slack="0"/>
<pin id="1503" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_35/80 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="r_V_36_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="25" slack="0"/>
<pin id="1508" dir="0" index="1" bw="32" slack="0"/>
<pin id="1509" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_36/80 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="tmp_22_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="0"/>
<pin id="1514" dir="0" index="1" bw="79" slack="0"/>
<pin id="1515" dir="0" index="2" bw="6" slack="0"/>
<pin id="1516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/80 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="zext_ln818_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="0"/>
<pin id="1522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/80 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="tmp_6_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="0"/>
<pin id="1526" dir="0" index="1" bw="79" slack="0"/>
<pin id="1527" dir="0" index="2" bw="6" slack="0"/>
<pin id="1528" dir="0" index="3" bw="7" slack="0"/>
<pin id="1529" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/80 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="val_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="0"/>
<pin id="1536" dir="0" index="1" bw="32" slack="0"/>
<pin id="1537" dir="0" index="2" bw="32" slack="0"/>
<pin id="1538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/80 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="result_V_2_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="0"/>
<pin id="1544" dir="0" index="1" bw="32" slack="0"/>
<pin id="1545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/80 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="result_V_18_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="0"/>
<pin id="1550" dir="0" index="1" bw="32" slack="0"/>
<pin id="1551" dir="0" index="2" bw="32" slack="0"/>
<pin id="1552" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_18/80 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="data_V_2_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/100 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="p_Result_49_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="0"/>
<pin id="1562" dir="0" index="1" bw="32" slack="0"/>
<pin id="1563" dir="0" index="2" bw="6" slack="0"/>
<pin id="1564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_49/100 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="xs_exp_V_2_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="0"/>
<pin id="1570" dir="0" index="1" bw="32" slack="0"/>
<pin id="1571" dir="0" index="2" bw="6" slack="0"/>
<pin id="1572" dir="0" index="3" bw="6" slack="0"/>
<pin id="1573" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_2/100 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="p_Result_50_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="0"/>
<pin id="1580" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_50/100 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="mantissa_2_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="25" slack="0"/>
<pin id="1584" dir="0" index="1" bw="1" slack="0"/>
<pin id="1585" dir="0" index="2" bw="23" slack="0"/>
<pin id="1586" dir="0" index="3" bw="1" slack="0"/>
<pin id="1587" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/100 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="zext_ln15_2_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="25" slack="0"/>
<pin id="1594" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/100 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="zext_ln346_2_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="8" slack="0"/>
<pin id="1598" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_2/100 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="add_ln346_2_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="8" slack="0"/>
<pin id="1602" dir="0" index="1" bw="8" slack="0"/>
<pin id="1603" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_2/100 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="isNeg_3_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="0"/>
<pin id="1608" dir="0" index="1" bw="9" slack="0"/>
<pin id="1609" dir="0" index="2" bw="5" slack="0"/>
<pin id="1610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/100 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="sub_ln1512_5_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="8" slack="0"/>
<pin id="1616" dir="0" index="1" bw="8" slack="0"/>
<pin id="1617" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_5/100 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="sext_ln1512_2_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="8" slack="0"/>
<pin id="1622" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_2/100 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="ush_3_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="1" slack="0"/>
<pin id="1626" dir="0" index="1" bw="9" slack="0"/>
<pin id="1627" dir="0" index="2" bw="9" slack="0"/>
<pin id="1628" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/100 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="sext_ln1488_2_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="9" slack="0"/>
<pin id="1634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_2/100 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="zext_ln1488_3_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="9" slack="0"/>
<pin id="1638" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/100 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="r_V_40_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="25" slack="0"/>
<pin id="1642" dir="0" index="1" bw="32" slack="0"/>
<pin id="1643" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_40/100 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="r_V_41_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="25" slack="0"/>
<pin id="1648" dir="0" index="1" bw="32" slack="0"/>
<pin id="1649" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_41/100 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="tmp_30_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="0"/>
<pin id="1654" dir="0" index="1" bw="79" slack="0"/>
<pin id="1655" dir="0" index="2" bw="6" slack="0"/>
<pin id="1656" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/100 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="zext_ln818_2_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="0"/>
<pin id="1662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_2/100 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="tmp_s_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="0"/>
<pin id="1666" dir="0" index="1" bw="79" slack="0"/>
<pin id="1667" dir="0" index="2" bw="6" slack="0"/>
<pin id="1668" dir="0" index="3" bw="7" slack="0"/>
<pin id="1669" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/100 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="val_2_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="1" slack="0"/>
<pin id="1676" dir="0" index="1" bw="32" slack="0"/>
<pin id="1677" dir="0" index="2" bw="32" slack="0"/>
<pin id="1678" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/100 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="result_V_8_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="1" slack="0"/>
<pin id="1684" dir="0" index="1" bw="32" slack="0"/>
<pin id="1685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/100 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="result_V_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="0"/>
<pin id="1690" dir="0" index="1" bw="32" slack="0"/>
<pin id="1691" dir="0" index="2" bw="32" slack="0"/>
<pin id="1692" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/100 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="delay_buffer_index_load_load_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="69"/>
<pin id="1698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delay_buffer_index_load/101 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="sub_ln207_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="0"/>
<pin id="1701" dir="0" index="1" bw="32" slack="72"/>
<pin id="1702" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln207/101 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="grp_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="0"/>
<pin id="1706" dir="0" index="1" bw="18" slack="0"/>
<pin id="1707" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln207/101 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="add_ln211_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="0"/>
<pin id="1712" dir="0" index="1" bw="1" slack="0"/>
<pin id="1713" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/101 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="grp_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="32" slack="0"/>
<pin id="1718" dir="0" index="1" bw="18" slack="0"/>
<pin id="1719" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="delay_buffer_index_1/101 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="data_V_1_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="1"/>
<pin id="1724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/121 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="p_Result_47_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="0"/>
<pin id="1728" dir="0" index="1" bw="32" slack="0"/>
<pin id="1729" dir="0" index="2" bw="6" slack="0"/>
<pin id="1730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_47/121 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="xs_exp_V_1_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="8" slack="0"/>
<pin id="1736" dir="0" index="1" bw="32" slack="0"/>
<pin id="1737" dir="0" index="2" bw="6" slack="0"/>
<pin id="1738" dir="0" index="3" bw="6" slack="0"/>
<pin id="1739" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/121 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="p_Result_48_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="32" slack="0"/>
<pin id="1746" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_48/121 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="mantissa_1_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="25" slack="0"/>
<pin id="1750" dir="0" index="1" bw="1" slack="0"/>
<pin id="1751" dir="0" index="2" bw="23" slack="0"/>
<pin id="1752" dir="0" index="3" bw="1" slack="0"/>
<pin id="1753" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/121 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="zext_ln15_1_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="25" slack="0"/>
<pin id="1760" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/121 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="zext_ln346_1_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="8" slack="0"/>
<pin id="1764" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/121 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="add_ln346_1_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="8" slack="0"/>
<pin id="1768" dir="0" index="1" bw="8" slack="0"/>
<pin id="1769" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/121 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="isNeg_2_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="0"/>
<pin id="1774" dir="0" index="1" bw="9" slack="0"/>
<pin id="1775" dir="0" index="2" bw="5" slack="0"/>
<pin id="1776" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/121 "/>
</bind>
</comp>

<comp id="1780" class="1004" name="sub_ln1512_4_fu_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="8" slack="0"/>
<pin id="1782" dir="0" index="1" bw="8" slack="0"/>
<pin id="1783" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_4/121 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="sext_ln1512_1_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="8" slack="0"/>
<pin id="1788" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/121 "/>
</bind>
</comp>

<comp id="1790" class="1004" name="ush_2_fu_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="1" slack="0"/>
<pin id="1792" dir="0" index="1" bw="9" slack="0"/>
<pin id="1793" dir="0" index="2" bw="9" slack="0"/>
<pin id="1794" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/121 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="sext_ln1488_1_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="9" slack="0"/>
<pin id="1800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/121 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="zext_ln1488_2_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="9" slack="0"/>
<pin id="1804" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/121 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="r_V_38_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="25" slack="0"/>
<pin id="1808" dir="0" index="1" bw="32" slack="0"/>
<pin id="1809" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_38/121 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="r_V_39_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="25" slack="0"/>
<pin id="1814" dir="0" index="1" bw="32" slack="0"/>
<pin id="1815" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_39/121 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="tmp_26_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="1" slack="0"/>
<pin id="1820" dir="0" index="1" bw="79" slack="0"/>
<pin id="1821" dir="0" index="2" bw="6" slack="0"/>
<pin id="1822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/121 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="zext_ln818_1_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="1" slack="0"/>
<pin id="1828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/121 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="tmp_9_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="0"/>
<pin id="1832" dir="0" index="1" bw="79" slack="0"/>
<pin id="1833" dir="0" index="2" bw="6" slack="0"/>
<pin id="1834" dir="0" index="3" bw="7" slack="0"/>
<pin id="1835" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/121 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="val_1_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="1" slack="0"/>
<pin id="1842" dir="0" index="1" bw="32" slack="0"/>
<pin id="1843" dir="0" index="2" bw="32" slack="0"/>
<pin id="1844" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/121 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="result_V_7_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="0"/>
<pin id="1850" dir="0" index="1" bw="32" slack="0"/>
<pin id="1851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_7/121 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="result_V_19_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="1" slack="0"/>
<pin id="1856" dir="0" index="1" bw="32" slack="0"/>
<pin id="1857" dir="0" index="2" bw="32" slack="0"/>
<pin id="1858" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_19/121 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="trunc_ln207_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="17" slack="0"/>
<pin id="1864" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln207/156 "/>
</bind>
</comp>

<comp id="1866" class="1004" name="zext_ln207_fu_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="17" slack="0"/>
<pin id="1868" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/156 "/>
</bind>
</comp>

<comp id="1871" class="1004" name="store_ln108_store_fu_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="18" slack="0"/>
<pin id="1873" dir="0" index="1" bw="32" slack="104"/>
<pin id="1874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/156 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="data_V_3_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="32" slack="1"/>
<pin id="1878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/165 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="xs_exp_V_4_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="8" slack="0"/>
<pin id="1882" dir="0" index="1" bw="32" slack="0"/>
<pin id="1883" dir="0" index="2" bw="6" slack="0"/>
<pin id="1884" dir="0" index="3" bw="6" slack="0"/>
<pin id="1885" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_4/165 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="p_Result_52_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="32" slack="0"/>
<pin id="1892" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_52/165 "/>
</bind>
</comp>

<comp id="1894" class="1004" name="mantissa_3_fu_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="25" slack="0"/>
<pin id="1896" dir="0" index="1" bw="1" slack="0"/>
<pin id="1897" dir="0" index="2" bw="23" slack="0"/>
<pin id="1898" dir="0" index="3" bw="1" slack="0"/>
<pin id="1899" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/165 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="zext_ln15_3_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="25" slack="0"/>
<pin id="1906" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/165 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="zext_ln346_3_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="8" slack="0"/>
<pin id="1910" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_3/165 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="add_ln346_3_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="8" slack="0"/>
<pin id="1914" dir="0" index="1" bw="8" slack="0"/>
<pin id="1915" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_3/165 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="isNeg_4_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="1" slack="0"/>
<pin id="1920" dir="0" index="1" bw="9" slack="0"/>
<pin id="1921" dir="0" index="2" bw="5" slack="0"/>
<pin id="1922" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_4/165 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="sub_ln1512_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="8" slack="0"/>
<pin id="1928" dir="0" index="1" bw="8" slack="0"/>
<pin id="1929" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/165 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="sext_ln1512_3_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="8" slack="0"/>
<pin id="1934" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_3/165 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="ush_4_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="0"/>
<pin id="1938" dir="0" index="1" bw="9" slack="0"/>
<pin id="1939" dir="0" index="2" bw="9" slack="0"/>
<pin id="1940" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_4/165 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="sext_ln1488_3_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="9" slack="0"/>
<pin id="1946" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_3/165 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="zext_ln1488_4_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="9" slack="0"/>
<pin id="1950" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_4/165 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="r_V_42_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="25" slack="0"/>
<pin id="1954" dir="0" index="1" bw="32" slack="0"/>
<pin id="1955" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_42/165 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="r_V_43_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="25" slack="0"/>
<pin id="1960" dir="0" index="1" bw="32" slack="0"/>
<pin id="1961" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_43/165 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="tmp_34_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="1" slack="0"/>
<pin id="1966" dir="0" index="1" bw="79" slack="0"/>
<pin id="1967" dir="0" index="2" bw="6" slack="0"/>
<pin id="1968" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/165 "/>
</bind>
</comp>

<comp id="1972" class="1004" name="zext_ln818_3_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="1" slack="0"/>
<pin id="1974" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_3/165 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="tmp_3_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="32" slack="0"/>
<pin id="1978" dir="0" index="1" bw="79" slack="0"/>
<pin id="1979" dir="0" index="2" bw="6" slack="0"/>
<pin id="1980" dir="0" index="3" bw="7" slack="0"/>
<pin id="1981" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/165 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="val_3_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="1" slack="0"/>
<pin id="1988" dir="0" index="1" bw="32" slack="0"/>
<pin id="1989" dir="0" index="2" bw="32" slack="0"/>
<pin id="1990" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/165 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="or_ln106_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="32" slack="45"/>
<pin id="1996" dir="0" index="1" bw="32" slack="0"/>
<pin id="1997" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/166 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="p_Result_51_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="1" slack="0"/>
<pin id="2004" dir="0" index="1" bw="32" slack="1"/>
<pin id="2005" dir="0" index="2" bw="6" slack="0"/>
<pin id="2006" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_51/166 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="result_V_13_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="1" slack="0"/>
<pin id="2011" dir="0" index="1" bw="32" slack="1"/>
<pin id="2012" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_13/166 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="result_V_20_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="1" slack="0"/>
<pin id="2016" dir="0" index="1" bw="32" slack="0"/>
<pin id="2017" dir="0" index="2" bw="32" slack="1"/>
<pin id="2018" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_20/166 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="output_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="32" slack="0"/>
<pin id="2023" dir="0" index="1" bw="32" slack="45"/>
<pin id="2024" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output/166 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="zext_ln210_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="32" slack="45"/>
<pin id="2031" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/166 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="shl_ln227_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2035" dir="0" index="1" bw="1" slack="0"/>
<pin id="2036" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln227/166 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="wah_buffer_index_load_load_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="32" slack="151"/>
<pin id="2041" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wah_buffer_index_load/203 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="zext_ln223_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="32" slack="0"/>
<pin id="2044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/203 "/>
</bind>
</comp>

<comp id="2047" class="1004" name="add_ln224_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="32" slack="0"/>
<pin id="2049" dir="0" index="1" bw="1" slack="0"/>
<pin id="2050" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/203 "/>
</bind>
</comp>

<comp id="2053" class="1004" name="grp_fu_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="32" slack="0"/>
<pin id="2055" dir="0" index="1" bw="8" slack="0"/>
<pin id="2056" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="wah_buffer_index_1/203 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="data_V_4_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="64" slack="1"/>
<pin id="2061" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_4/229 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="p_Result_53_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="1" slack="0"/>
<pin id="2065" dir="0" index="1" bw="64" slack="0"/>
<pin id="2066" dir="0" index="2" bw="7" slack="0"/>
<pin id="2067" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_53/229 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="xs_exp_V_5_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="11" slack="0"/>
<pin id="2073" dir="0" index="1" bw="64" slack="0"/>
<pin id="2074" dir="0" index="2" bw="7" slack="0"/>
<pin id="2075" dir="0" index="3" bw="7" slack="0"/>
<pin id="2076" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_5/229 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="p_Result_54_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="64" slack="0"/>
<pin id="2083" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_54/229 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="mantissa_4_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="54" slack="0"/>
<pin id="2087" dir="0" index="1" bw="1" slack="0"/>
<pin id="2088" dir="0" index="2" bw="52" slack="0"/>
<pin id="2089" dir="0" index="3" bw="1" slack="0"/>
<pin id="2090" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_4/229 "/>
</bind>
</comp>

<comp id="2095" class="1004" name="zext_ln15_4_fu_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="54" slack="0"/>
<pin id="2097" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/229 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="zext_ln515_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="11" slack="0"/>
<pin id="2101" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/229 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="add_ln515_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="11" slack="0"/>
<pin id="2105" dir="0" index="1" bw="11" slack="0"/>
<pin id="2106" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/229 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="isNeg_5_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="1" slack="0"/>
<pin id="2111" dir="0" index="1" bw="12" slack="0"/>
<pin id="2112" dir="0" index="2" bw="5" slack="0"/>
<pin id="2113" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_5/229 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="sub_ln1512_2_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="11" slack="0"/>
<pin id="2119" dir="0" index="1" bw="11" slack="0"/>
<pin id="2120" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_2/229 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="sext_ln1512_4_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="11" slack="0"/>
<pin id="2125" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_4/229 "/>
</bind>
</comp>

<comp id="2127" class="1004" name="ush_5_fu_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="1" slack="0"/>
<pin id="2129" dir="0" index="1" bw="12" slack="0"/>
<pin id="2130" dir="0" index="2" bw="12" slack="0"/>
<pin id="2131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_5/229 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="sext_ln1488_4_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="12" slack="0"/>
<pin id="2137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_4/229 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="zext_ln1488_5_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="12" slack="0"/>
<pin id="2141" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_5/229 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="r_V_44_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="54" slack="0"/>
<pin id="2145" dir="0" index="1" bw="32" slack="0"/>
<pin id="2146" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_44/229 "/>
</bind>
</comp>

<comp id="2149" class="1004" name="r_V_45_fu_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="54" slack="0"/>
<pin id="2151" dir="0" index="1" bw="32" slack="0"/>
<pin id="2152" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_45/229 "/>
</bind>
</comp>

<comp id="2155" class="1004" name="tmp_38_fu_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="1" slack="0"/>
<pin id="2157" dir="0" index="1" bw="137" slack="0"/>
<pin id="2158" dir="0" index="2" bw="7" slack="0"/>
<pin id="2159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/229 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="zext_ln818_4_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="0"/>
<pin id="2165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_4/229 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="tmp_4_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="32" slack="0"/>
<pin id="2169" dir="0" index="1" bw="137" slack="0"/>
<pin id="2170" dir="0" index="2" bw="7" slack="0"/>
<pin id="2171" dir="0" index="3" bw="8" slack="0"/>
<pin id="2172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/229 "/>
</bind>
</comp>

<comp id="2177" class="1004" name="val_4_fu_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="1" slack="0"/>
<pin id="2179" dir="0" index="1" bw="32" slack="0"/>
<pin id="2180" dir="0" index="2" bw="32" slack="0"/>
<pin id="2181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_4/229 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="result_V_16_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="1" slack="0"/>
<pin id="2187" dir="0" index="1" bw="32" slack="0"/>
<pin id="2188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_16/229 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="result_V_21_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="1" slack="0"/>
<pin id="2193" dir="0" index="1" bw="32" slack="0"/>
<pin id="2194" dir="0" index="2" bw="32" slack="0"/>
<pin id="2195" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_21/229 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="sext_ln234_1_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="32" slack="1"/>
<pin id="2201" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln234_1/230 "/>
</bind>
</comp>

<comp id="2202" class="1004" name="mul_ln234_fu_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="32" slack="0"/>
<pin id="2204" dir="0" index="1" bw="9" slack="0"/>
<pin id="2205" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln234/230 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="sext_ln234_2_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="41" slack="1"/>
<pin id="2210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln234_2/231 "/>
</bind>
</comp>

<comp id="2211" class="1004" name="add_ln234_fu_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="41" slack="0"/>
<pin id="2213" dir="0" index="1" bw="64" slack="182"/>
<pin id="2214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234/231 "/>
</bind>
</comp>

<comp id="2216" class="1004" name="trunc_ln_fu_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="63" slack="0"/>
<pin id="2218" dir="0" index="1" bw="64" slack="0"/>
<pin id="2219" dir="0" index="2" bw="1" slack="0"/>
<pin id="2220" dir="0" index="3" bw="7" slack="0"/>
<pin id="2221" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/231 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="sext_ln234_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="63" slack="0"/>
<pin id="2228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln234/231 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="gmem_addr_1_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="64" slack="0"/>
<pin id="2232" dir="0" index="1" bw="64" slack="0"/>
<pin id="2233" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/231 "/>
</bind>
</comp>

<comp id="2236" class="1004" name="or_ln111_fu_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="32" slack="72"/>
<pin id="2238" dir="0" index="1" bw="32" slack="0"/>
<pin id="2239" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln111/238 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="trunc_ln77_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="8" slack="0"/>
<pin id="2244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/238 "/>
</bind>
</comp>

<comp id="2246" class="1004" name="sext_ln77_fu_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="8" slack="0"/>
<pin id="2248" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/238 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="icmp_ln234_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="7" slack="0"/>
<pin id="2252" dir="0" index="1" bw="7" slack="0"/>
<pin id="2253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/239 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="add_ln234_1_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="7" slack="0"/>
<pin id="2258" dir="0" index="1" bw="1" slack="0"/>
<pin id="2259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234_1/239 "/>
</bind>
</comp>

<comp id="2262" class="1004" name="zext_ln236_fu_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="7" slack="0"/>
<pin id="2264" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/239 "/>
</bind>
</comp>

<comp id="2266" class="1004" name="sub_ln236_fu_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="8" slack="1"/>
<pin id="2268" dir="0" index="1" bw="7" slack="0"/>
<pin id="2269" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln236/239 "/>
</bind>
</comp>

<comp id="2271" class="1004" name="grp_fu_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="9" slack="0"/>
<pin id="2273" dir="0" index="1" bw="8" slack="0"/>
<pin id="2274" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="coeff_index_1/239 "/>
</bind>
</comp>

<comp id="2277" class="1004" name="store_ln113_store_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="8" slack="1"/>
<pin id="2279" dir="0" index="1" bw="32" slack="187"/>
<pin id="2280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/239 "/>
</bind>
</comp>

<comp id="2281" class="1004" name="trunc_ln237_fu_2281">
<pin_list>
<pin id="2282" dir="0" index="0" bw="7" slack="0"/>
<pin id="2283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln237/251 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="zext_ln237_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="7" slack="0"/>
<pin id="2287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/251 "/>
</bind>
</comp>

<comp id="2290" class="1004" name="sext_ln1317_2_fu_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="32" slack="1"/>
<pin id="2292" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_2/253 "/>
</bind>
</comp>

<comp id="2293" class="1004" name="sext_ln1319_fu_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="16" slack="1"/>
<pin id="2295" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/253 "/>
</bind>
</comp>

<comp id="2297" class="1004" name="r_V_50_fu_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="32" slack="0"/>
<pin id="2299" dir="0" index="1" bw="16" slack="0"/>
<pin id="2300" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50/253 "/>
</bind>
</comp>

<comp id="2303" class="1004" name="ret_V_12_fu_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="16" slack="0"/>
<pin id="2305" dir="0" index="1" bw="48" slack="0"/>
<pin id="2306" dir="0" index="2" bw="7" slack="0"/>
<pin id="2307" dir="0" index="3" bw="7" slack="0"/>
<pin id="2308" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_12/253 "/>
</bind>
</comp>

<comp id="2313" class="1004" name="trunc_ln1049_2_fu_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="48" slack="0"/>
<pin id="2315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049_2/253 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="p_Result_44_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="1" slack="0"/>
<pin id="2319" dir="0" index="1" bw="48" slack="1"/>
<pin id="2320" dir="0" index="2" bw="7" slack="0"/>
<pin id="2321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_44/254 "/>
</bind>
</comp>

<comp id="2324" class="1004" name="icmp_ln1049_2_fu_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="32" slack="1"/>
<pin id="2326" dir="0" index="1" bw="32" slack="0"/>
<pin id="2327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/254 "/>
</bind>
</comp>

<comp id="2329" class="1004" name="ret_V_13_fu_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="16" slack="1"/>
<pin id="2331" dir="0" index="1" bw="1" slack="0"/>
<pin id="2332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/254 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="select_ln1048_2_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="1" slack="0"/>
<pin id="2336" dir="0" index="1" bw="16" slack="1"/>
<pin id="2337" dir="0" index="2" bw="16" slack="0"/>
<pin id="2338" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048_2/254 "/>
</bind>
</comp>

<comp id="2341" class="1004" name="ret_V_14_fu_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="1" slack="0"/>
<pin id="2343" dir="0" index="1" bw="16" slack="0"/>
<pin id="2344" dir="0" index="2" bw="16" slack="1"/>
<pin id="2345" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_14/254 "/>
</bind>
</comp>

<comp id="2348" class="1004" name="sext_ln598_fu_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="16" slack="0"/>
<pin id="2350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln598/254 "/>
</bind>
</comp>

<comp id="2352" class="1004" name="result_3_fu_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="16" slack="0"/>
<pin id="2354" dir="0" index="1" bw="32" slack="15"/>
<pin id="2355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3/254 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="store_ln113_store_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="16" slack="1"/>
<pin id="2360" dir="0" index="1" bw="16" slack="196"/>
<pin id="2361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/263 "/>
</bind>
</comp>

<comp id="2363" class="1004" name="store_ln88_store_fu_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="32" slack="0"/>
<pin id="2365" dir="0" index="1" bw="32" slack="197"/>
<pin id="2366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/264 "/>
</bind>
</comp>

<comp id="2368" class="1004" name="store_ln88_store_fu_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="32" slack="0"/>
<pin id="2370" dir="0" index="1" bw="32" slack="197"/>
<pin id="2371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/264 "/>
</bind>
</comp>

<comp id="2373" class="1004" name="store_ln88_store_fu_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="32" slack="187"/>
<pin id="2375" dir="0" index="1" bw="32" slack="197"/>
<pin id="2376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/264 "/>
</bind>
</comp>

<comp id="2377" class="1004" name="debug_output_local_0_load_load_fu_2377">
<pin_list>
<pin id="2378" dir="0" index="0" bw="16" slack="197"/>
<pin id="2379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_output_local_0_load/264 "/>
</bind>
</comp>

<comp id="2381" class="1005" name="empty_reg_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="9" slack="0"/>
<pin id="2383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="2388" class="1005" name="wah_coeffs_read_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="64" slack="4"/>
<pin id="2390" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="wah_coeffs_read "/>
</bind>
</comp>

<comp id="2394" class="1005" name="tempo_read_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="32" slack="8"/>
<pin id="2396" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tempo_read "/>
</bind>
</comp>

<comp id="2399" class="1005" name="delay_samples_read_reg_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="32" slack="72"/>
<pin id="2401" dir="1" index="1" bw="32" slack="72"/>
</pin_list>
<bind>
<opset="delay_samples_read "/>
</bind>
</comp>

<comp id="2404" class="1005" name="delay_mult_read_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="32" slack="113"/>
<pin id="2406" dir="1" index="1" bw="32" slack="113"/>
</pin_list>
<bind>
<opset="delay_mult_read "/>
</bind>
</comp>

<comp id="2409" class="1005" name="compression_zero_threshold_read_reg_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="32" slack="51"/>
<pin id="2411" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="compression_zero_threshold_read "/>
</bind>
</comp>

<comp id="2414" class="1005" name="compression_max_threshold_read_reg_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="32" slack="9"/>
<pin id="2416" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="compression_max_threshold_read "/>
</bind>
</comp>

<comp id="2420" class="1005" name="compression_min_threshold_read_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="32" slack="9"/>
<pin id="2422" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="compression_min_threshold_read "/>
</bind>
</comp>

<comp id="2427" class="1005" name="distortion_clip_factor_read_reg_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="8" slack="12"/>
<pin id="2429" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="distortion_clip_factor_read "/>
</bind>
</comp>

<comp id="2432" class="1005" name="distortion_threshold_read_reg_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="32" slack="12"/>
<pin id="2434" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="distortion_threshold_read "/>
</bind>
</comp>

<comp id="2442" class="1005" name="control_read_reg_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="8" slack="3"/>
<pin id="2444" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="control_read "/>
</bind>
</comp>

<comp id="2449" class="1005" name="trunc_ln23_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="1" slack="117"/>
<pin id="2451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="2456" class="1005" name="empty_72_reg_2456">
<pin_list>
<pin id="2457" dir="0" index="0" bw="17" slack="0"/>
<pin id="2458" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="empty_75_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="7" slack="0"/>
<pin id="2468" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="2476" class="1005" name="current_sample_1_reg_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="32" slack="0"/>
<pin id="2478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_sample_1 "/>
</bind>
</comp>

<comp id="2483" class="1005" name="empty_78_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="32" slack="0"/>
<pin id="2485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="2490" class="1005" name="wah_buffer_index_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="32" slack="0"/>
<pin id="2492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="wah_buffer_index "/>
</bind>
</comp>

<comp id="2497" class="1005" name="delay_buffer_index_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="32" slack="0"/>
<pin id="2499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="delay_buffer_index "/>
</bind>
</comp>

<comp id="2504" class="1005" name="compression_buffer_index_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="32" slack="0"/>
<pin id="2506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="compression_buffer_index "/>
</bind>
</comp>

<comp id="2514" class="1005" name="debug_output_local_0_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="16" slack="9"/>
<pin id="2516" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="debug_output_local_0 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="axilite_out_local_0_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="32" slack="0"/>
<pin id="2523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="axilite_out_local_0 "/>
</bind>
</comp>

<comp id="2528" class="1005" name="tmp_reg_2528">
<pin_list>
<pin id="2529" dir="0" index="0" bw="1" slack="10"/>
<pin id="2530" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2532" class="1005" name="tmp_11_reg_2532">
<pin_list>
<pin id="2533" dir="0" index="0" bw="1" slack="12"/>
<pin id="2534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="tmp_13_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="1" slack="69"/>
<pin id="2538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="gmem_addr_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="16" slack="1"/>
<pin id="2542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="2546" class="1005" name="gmem_addr_read_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="16" slack="1"/>
<pin id="2548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="2551" class="1005" name="negative_threshold_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="32" slack="1"/>
<pin id="2553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="negative_threshold "/>
</bind>
</comp>

<comp id="2556" class="1005" name="conv7_i_i_i_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="40" slack="2"/>
<pin id="2558" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="conv7_i_i_i "/>
</bind>
</comp>

<comp id="2562" class="1005" name="conv2_i_reg_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="64" slack="115"/>
<pin id="2564" dir="1" index="1" bw="64" slack="115"/>
</pin_list>
<bind>
<opset="conv2_i "/>
</bind>
</comp>

<comp id="2567" class="1005" name="conv18_i_reg_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="32" slack="44"/>
<pin id="2569" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="conv18_i "/>
</bind>
</comp>

<comp id="2572" class="1005" name="conv30_i_reg_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="32" slack="44"/>
<pin id="2574" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="conv30_i "/>
</bind>
</comp>

<comp id="2586" class="1005" name="tmp_data_V_1_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="32" slack="2"/>
<pin id="2588" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="2592" class="1005" name="tmp_keep_V_reg_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="4" slack="187"/>
<pin id="2594" dir="1" index="1" bw="4" slack="187"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="2597" class="1005" name="tmp_strb_V_reg_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="4" slack="187"/>
<pin id="2599" dir="1" index="1" bw="4" slack="187"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="2602" class="1005" name="tmp_user_V_reg_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="2" slack="187"/>
<pin id="2604" dir="1" index="1" bw="2" slack="187"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="2607" class="1005" name="tmp_last_V_reg_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="1" slack="187"/>
<pin id="2609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="2611" class="1005" name="tmp_id_V_reg_2611">
<pin_list>
<pin id="2612" dir="0" index="0" bw="5" slack="187"/>
<pin id="2613" dir="1" index="1" bw="5" slack="187"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="2616" class="1005" name="tmp_dest_V_reg_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="6" slack="187"/>
<pin id="2618" dir="1" index="1" bw="6" slack="187"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="2621" class="1005" name="current_sample_reg_2621">
<pin_list>
<pin id="2622" dir="0" index="0" bw="32" slack="187"/>
<pin id="2623" dir="1" index="1" bw="32" slack="187"/>
</pin_list>
<bind>
<opset="current_sample "/>
</bind>
</comp>

<comp id="2626" class="1005" name="or_ln96_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="32" slack="2"/>
<pin id="2628" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln96 "/>
</bind>
</comp>

<comp id="2636" class="1005" name="icmp_ln141_reg_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="1" slack="2"/>
<pin id="2638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="icmp_ln143_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="1" slack="2"/>
<pin id="2642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="2644" class="1005" name="r_V_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="32" slack="1"/>
<pin id="2646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="2649" class="1005" name="r_V_21_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="32" slack="1"/>
<pin id="2651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="r_V_49_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="40" slack="1"/>
<pin id="2656" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_49 "/>
</bind>
</comp>

<comp id="2659" class="1005" name="ret_V_9_cast_reg_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="32" slack="1"/>
<pin id="2661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9_cast "/>
</bind>
</comp>

<comp id="2666" class="1005" name="icmp_ln1049_1_reg_2666">
<pin_list>
<pin id="2667" dir="0" index="0" bw="1" slack="1"/>
<pin id="2668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_1 "/>
</bind>
</comp>

<comp id="2674" class="1005" name="add_ln162_reg_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="32" slack="1"/>
<pin id="2676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln162 "/>
</bind>
</comp>

<comp id="2679" class="1005" name="r_V_48_reg_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="40" slack="1"/>
<pin id="2681" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_48 "/>
</bind>
</comp>

<comp id="2684" class="1005" name="ret_V_cast_reg_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="32" slack="1"/>
<pin id="2686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_cast "/>
</bind>
</comp>

<comp id="2691" class="1005" name="icmp_ln1049_reg_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="1" slack="1"/>
<pin id="2693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="2696" class="1005" name="or_ln101_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="32" slack="22"/>
<pin id="2698" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="or_ln101 "/>
</bind>
</comp>

<comp id="2708" class="1005" name="compression_buffer_index_1_reg_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="32" slack="1"/>
<pin id="2710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_index_1 "/>
</bind>
</comp>

<comp id="2716" class="1005" name="sext_ln65_reg_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="11" slack="1"/>
<pin id="2718" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln65 "/>
</bind>
</comp>

<comp id="2724" class="1005" name="add_ln165_reg_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="9" slack="0"/>
<pin id="2726" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln165 "/>
</bind>
</comp>

<comp id="2729" class="1005" name="add_ln167_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="11" slack="1"/>
<pin id="2731" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167 "/>
</bind>
</comp>

<comp id="2734" class="1005" name="lpf_coefficients_addr_reg_2734">
<pin_list>
<pin id="2735" dir="0" index="0" bw="9" slack="1"/>
<pin id="2736" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lpf_coefficients_addr "/>
</bind>
</comp>

<comp id="2739" class="1005" name="current_level_reg_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="32" slack="1"/>
<pin id="2741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_level "/>
</bind>
</comp>

<comp id="2744" class="1005" name="icmp_ln179_reg_2744">
<pin_list>
<pin id="2745" dir="0" index="0" bw="1" slack="21"/>
<pin id="2746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln179 "/>
</bind>
</comp>

<comp id="2748" class="1005" name="icmp_ln189_reg_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="1" slack="21"/>
<pin id="2750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln189 "/>
</bind>
</comp>

<comp id="2752" class="1005" name="and_ln188_1_reg_2752">
<pin_list>
<pin id="2753" dir="0" index="0" bw="1" slack="21"/>
<pin id="2754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln188_1 "/>
</bind>
</comp>

<comp id="2756" class="1005" name="lpf_coefficients_load_reg_2756">
<pin_list>
<pin id="2757" dir="0" index="0" bw="32" slack="19"/>
<pin id="2758" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="lpf_coefficients_load "/>
</bind>
</comp>

<comp id="2761" class="1005" name="compression_buffer_addr_2_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="9" slack="1"/>
<pin id="2763" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_addr_2 "/>
</bind>
</comp>

<comp id="2766" class="1005" name="compression_buffer_load_reg_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="32" slack="1"/>
<pin id="2768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_buffer_load "/>
</bind>
</comp>

<comp id="2771" class="1005" name="dc_reg_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="32" slack="1"/>
<pin id="2773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="2776" class="1005" name="result_V_18_reg_2776">
<pin_list>
<pin id="2777" dir="0" index="0" bw="32" slack="1"/>
<pin id="2778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_18 "/>
</bind>
</comp>

<comp id="2781" class="1005" name="result_V_reg_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="32" slack="1"/>
<pin id="2783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="2786" class="1005" name="delay_buffer_index_load_reg_2786">
<pin_list>
<pin id="2787" dir="0" index="0" bw="32" slack="45"/>
<pin id="2788" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="delay_buffer_index_load "/>
</bind>
</comp>

<comp id="2791" class="1005" name="sub_ln207_reg_2791">
<pin_list>
<pin id="2792" dir="0" index="0" bw="32" slack="1"/>
<pin id="2793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln207 "/>
</bind>
</comp>

<comp id="2796" class="1005" name="add_ln211_reg_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="32" slack="1"/>
<pin id="2798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln211 "/>
</bind>
</comp>

<comp id="2801" class="1005" name="result_V_19_reg_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="32" slack="1"/>
<pin id="2803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_19 "/>
</bind>
</comp>

<comp id="2806" class="1005" name="delay_buffer_addr_1_reg_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="17" slack="1"/>
<pin id="2808" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_addr_1 "/>
</bind>
</comp>

<comp id="2811" class="1005" name="delay_buffer_load_reg_2811">
<pin_list>
<pin id="2812" dir="0" index="0" bw="32" slack="1"/>
<pin id="2813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_load "/>
</bind>
</comp>

<comp id="2816" class="1005" name="data_V_3_reg_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="32" slack="1"/>
<pin id="2818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_V_3 "/>
</bind>
</comp>

<comp id="2821" class="1005" name="val_3_reg_2821">
<pin_list>
<pin id="2822" dir="0" index="0" bw="32" slack="1"/>
<pin id="2823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="2827" class="1005" name="shl_ln227_reg_2827">
<pin_list>
<pin id="2828" dir="0" index="0" bw="32" slack="1"/>
<pin id="2829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln227 "/>
</bind>
</comp>

<comp id="2832" class="1005" name="conv_i2_reg_2832">
<pin_list>
<pin id="2833" dir="0" index="0" bw="64" slack="1"/>
<pin id="2834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i2 "/>
</bind>
</comp>

<comp id="2837" class="1005" name="add_ln224_reg_2837">
<pin_list>
<pin id="2838" dir="0" index="0" bw="32" slack="1"/>
<pin id="2839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln224 "/>
</bind>
</comp>

<comp id="2842" class="1005" name="x_assign_reg_2842">
<pin_list>
<pin id="2843" dir="0" index="0" bw="64" slack="1"/>
<pin id="2844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="2847" class="1005" name="tmp_2_reg_2847">
<pin_list>
<pin id="2848" dir="0" index="0" bw="64" slack="1"/>
<pin id="2849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2852" class="1005" name="add5_i_reg_2852">
<pin_list>
<pin id="2853" dir="0" index="0" bw="64" slack="1"/>
<pin id="2854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5_i "/>
</bind>
</comp>

<comp id="2857" class="1005" name="result_V_21_reg_2857">
<pin_list>
<pin id="2858" dir="0" index="0" bw="32" slack="1"/>
<pin id="2859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_21 "/>
</bind>
</comp>

<comp id="2862" class="1005" name="mul_ln234_reg_2862">
<pin_list>
<pin id="2863" dir="0" index="0" bw="41" slack="1"/>
<pin id="2864" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln234 "/>
</bind>
</comp>

<comp id="2867" class="1005" name="gmem_addr_1_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="16" slack="1"/>
<pin id="2869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2873" class="1005" name="or_ln111_reg_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="32" slack="11"/>
<pin id="2875" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="or_ln111 "/>
</bind>
</comp>

<comp id="2879" class="1005" name="wah_buffer_index_1_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="32" slack="1"/>
<pin id="2881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wah_buffer_index_1 "/>
</bind>
</comp>

<comp id="2884" class="1005" name="sext_ln77_reg_2884">
<pin_list>
<pin id="2885" dir="0" index="0" bw="9" slack="1"/>
<pin id="2886" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="2892" class="1005" name="add_ln234_1_reg_2892">
<pin_list>
<pin id="2893" dir="0" index="0" bw="7" slack="0"/>
<pin id="2894" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln234_1 "/>
</bind>
</comp>

<comp id="2897" class="1005" name="sub_ln236_reg_2897">
<pin_list>
<pin id="2898" dir="0" index="0" bw="9" slack="1"/>
<pin id="2899" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln236 "/>
</bind>
</comp>

<comp id="2902" class="1005" name="wah_values_buffer_addr_2_reg_2902">
<pin_list>
<pin id="2903" dir="0" index="0" bw="7" slack="1"/>
<pin id="2904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="wah_values_buffer_addr_2 "/>
</bind>
</comp>

<comp id="2907" class="1005" name="r_V_46_reg_2907">
<pin_list>
<pin id="2908" dir="0" index="0" bw="32" slack="1"/>
<pin id="2909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_46 "/>
</bind>
</comp>

<comp id="2912" class="1005" name="r_V_50_reg_2912">
<pin_list>
<pin id="2913" dir="0" index="0" bw="48" slack="1"/>
<pin id="2914" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_50 "/>
</bind>
</comp>

<comp id="2917" class="1005" name="ret_V_12_reg_2917">
<pin_list>
<pin id="2918" dir="0" index="0" bw="16" slack="1"/>
<pin id="2919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="2924" class="1005" name="trunc_ln1049_2_reg_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="32" slack="1"/>
<pin id="2926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1049_2 "/>
</bind>
</comp>

<comp id="2929" class="1005" name="result_3_reg_2929">
<pin_list>
<pin id="2930" dir="0" index="0" bw="32" slack="1"/>
<pin id="2931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="311"><net_src comp="68" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="140" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="140" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="140" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="68" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="72" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="74" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="72" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="180" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="68" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="182" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="442"><net_src comp="188" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="2" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="4" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="6" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="8" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="448"><net_src comp="12" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="449"><net_src comp="14" pin="0"/><net_sink comp="432" pin=7"/></net>

<net id="455"><net_src comp="282" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="246" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="288" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="180" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="464"><net_src comp="182" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="482"><net_src comp="302" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="483"><net_src comp="16" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="484"><net_src comp="18" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="485"><net_src comp="20" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="486"><net_src comp="22" pin="0"/><net_sink comp="465" pin=4"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="465" pin=5"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="465" pin=6"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="465" pin=7"/></net>

<net id="490"><net_src comp="224" pin="0"/><net_sink comp="465" pin=12"/></net>

<net id="491"><net_src comp="222" pin="0"/><net_sink comp="465" pin=12"/></net>

<net id="497"><net_src comp="304" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="306" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="52" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="152" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="524"><net_src comp="152" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="84" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="519" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="537"><net_src comp="152" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="84" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="550"><net_src comp="152" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="545" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="557"><net_src comp="54" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="152" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="152" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="565" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="577"><net_src comp="152" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="572" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="584"><net_src comp="152" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="579" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="591"><net_src comp="152" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="586" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="598"><net_src comp="152" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="593" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="613"><net_src comp="603" pin="8"/><net_sink comp="600" pin=0"/></net>

<net id="627"><net_src comp="617" pin="8"/><net_sink comp="614" pin=0"/></net>

<net id="641"><net_src comp="631" pin="8"/><net_sink comp="628" pin=0"/></net>

<net id="645"><net_src comp="142" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="84" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="664"><net_src comp="657" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="680"><net_src comp="600" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="681"><net_src comp="668" pin="10"/><net_sink comp="665" pin=0"/></net>

<net id="697"><net_src comp="614" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="698"><net_src comp="685" pin="10"/><net_sink comp="682" pin=0"/></net>

<net id="714"><net_src comp="628" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="715"><net_src comp="628" pin="1"/><net_sink comp="702" pin=4"/></net>

<net id="716"><net_src comp="628" pin="1"/><net_sink comp="702" pin=8"/></net>

<net id="717"><net_src comp="702" pin="10"/><net_sink comp="699" pin=0"/></net>

<net id="727"><net_src comp="665" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="721" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="738"><net_src comp="682" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="732" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="750"><net_src comp="699" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="744" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="755"><net_src comp="162" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="752" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="766"><net_src comp="284" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="763" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="774"><net_src comp="767" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="784"><net_src comp="718" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="785"><net_src comp="778" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="795"><net_src comp="729" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="799"><net_src comp="796" pin="1"/><net_sink comp="465" pin=8"/></net>

<net id="806"><net_src comp="763" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="740" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="808"><net_src comp="800" pin="4"/><net_sink comp="465" pin=8"/></net>

<net id="809"><net_src comp="800" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="820"><net_src comp="248" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="821"><net_src comp="56" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="58" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="60" pin="0"/><net_sink comp="810" pin=4"/></net>

<net id="824"><net_src comp="62" pin="0"/><net_sink comp="810" pin=5"/></net>

<net id="825"><net_src comp="64" pin="0"/><net_sink comp="810" pin=6"/></net>

<net id="826"><net_src comp="66" pin="0"/><net_sink comp="810" pin=7"/></net>

<net id="845"><net_src comp="653" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="628" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="851"><net_src comp="250" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="242" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="857"><net_src comp="250" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="252" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="863"><net_src comp="244" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="839" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="877"><net_src comp="831" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="882"><net_src comp="835" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="887"><net_src comp="852" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="894"><net_src comp="457" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="414" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="142" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="910"><net_src comp="904" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="916"><net_src comp="904" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="144" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="904" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="150" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="154" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="946"><net_src comp="934" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="156" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="934" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="160" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="162" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="976"><net_src comp="964" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="164" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="964" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="168" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="978" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="994"><net_src comp="170" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="172" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1001"><net_src comp="170" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="174" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1008"><net_src comp="170" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="68" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="84" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="84" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="84" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="84" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1034"><net_src comp="84" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="84" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1046"><net_src comp="176" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="68" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="178" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1052"><net_src comp="1040" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="0" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1059"><net_src comp="1053" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="1064"><net_src comp="84" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1084"><net_src comp="432" pin="8"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="432" pin="8"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="432" pin="8"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="432" pin="8"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="432" pin="8"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="432" pin="8"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="432" pin="8"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1072" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="68" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1075" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="190" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1081" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="1081" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1135"><net_src comp="1081" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1140"><net_src comp="1081" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1148"><net_src comp="1141" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1155"><net_src comp="192" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="1144" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1157"><net_src comp="194" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1158"><net_src comp="196" pin="0"/><net_sink comp="1149" pin=3"/></net>

<net id="1162"><net_src comp="1144" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1167"><net_src comp="1159" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="162" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1174"><net_src comp="198" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="200" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1180"><net_src comp="68" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="1176" pin="2"/><net_sink comp="1181" pin=2"/></net>

<net id="1192"><net_src comp="1169" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="1181" pin="3"/><net_sink comp="1187" pin=1"/></net>

<net id="1198"><net_src comp="1187" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="2"/><net_sink comp="631" pin=4"/></net>

<net id="1205"><net_src comp="198" pin="0"/><net_sink comp="1200" pin=0"/></net>

<net id="1206"><net_src comp="200" pin="0"/><net_sink comp="1200" pin=2"/></net>

<net id="1211"><net_src comp="68" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1207" pin="2"/><net_sink comp="1212" pin=2"/></net>

<net id="1223"><net_src comp="1200" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1212" pin="3"/><net_sink comp="1218" pin=1"/></net>

<net id="1229"><net_src comp="1218" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="2"/><net_sink comp="631" pin=2"/></net>

<net id="1238"><net_src comp="1231" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="68" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1244"><net_src comp="1234" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="202" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1253"><net_src comp="1246" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1260"><net_src comp="192" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="1249" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1262"><net_src comp="194" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1263"><net_src comp="196" pin="0"/><net_sink comp="1254" pin=3"/></net>

<net id="1267"><net_src comp="1249" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1272"><net_src comp="1264" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="162" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="204" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="628" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1281"><net_src comp="206" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1286"><net_src comp="84" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="628" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1293"><net_src comp="1274" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1294"><net_src comp="1282" pin="2"/><net_sink comp="1288" pin=1"/></net>

<net id="1295"><net_src comp="628" pin="1"/><net_sink comp="1288" pin=2"/></net>

<net id="1296"><net_src comp="1288" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="1300"><net_src comp="1297" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="1305"><net_src comp="614" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="208" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1310"><net_src comp="1240" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1314"><net_src comp="1307" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="646" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1324"><net_src comp="646" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="144" pin="0"/><net_sink comp="1320" pin=1"/></net>

<net id="1330"><net_src comp="646" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="150" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="646" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="1332" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1345"><net_src comp="1336" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="210" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1351"><net_src comp="202" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1357"><net_src comp="1347" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1358"><net_src comp="657" pin="4"/><net_sink comp="1352" pin=2"/></net>

<net id="1363"><net_src comp="1352" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="1352" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="84" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1374"><net_src comp="1352" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1379"><net_src comp="1352" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1384"><net_src comp="1375" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1364" pin="2"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="1380" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="1370" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1411"><net_src comp="1341" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="1408" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1425"><net_src comp="204" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="1417" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1427"><net_src comp="206" pin="0"/><net_sink comp="1420" pin=2"/></net>

<net id="1434"><net_src comp="214" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="1417" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1436"><net_src comp="216" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1437"><net_src comp="218" pin="0"/><net_sink comp="1428" pin=3"/></net>

<net id="1441"><net_src comp="1417" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1448"><net_src comp="220" pin="0"/><net_sink comp="1442" pin=0"/></net>

<net id="1449"><net_src comp="222" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1450"><net_src comp="1438" pin="1"/><net_sink comp="1442" pin=2"/></net>

<net id="1451"><net_src comp="224" pin="0"/><net_sink comp="1442" pin=3"/></net>

<net id="1455"><net_src comp="1442" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1459"><net_src comp="1428" pin="4"/><net_sink comp="1456" pin=0"/></net>

<net id="1464"><net_src comp="1456" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1465"><net_src comp="226" pin="0"/><net_sink comp="1460" pin=1"/></net>

<net id="1471"><net_src comp="228" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1472"><net_src comp="1460" pin="2"/><net_sink comp="1466" pin=1"/></net>

<net id="1473"><net_src comp="190" pin="0"/><net_sink comp="1466" pin=2"/></net>

<net id="1478"><net_src comp="230" pin="0"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="1428" pin="4"/><net_sink comp="1474" pin=1"/></net>

<net id="1483"><net_src comp="1474" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1489"><net_src comp="1466" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1490"><net_src comp="1480" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="1491"><net_src comp="1460" pin="2"/><net_sink comp="1484" pin=2"/></net>

<net id="1495"><net_src comp="1484" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1499"><net_src comp="1492" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1504"><net_src comp="1452" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="1496" pin="1"/><net_sink comp="1500" pin=1"/></net>

<net id="1510"><net_src comp="1452" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="1496" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1517"><net_src comp="232" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1518"><net_src comp="1500" pin="2"/><net_sink comp="1512" pin=1"/></net>

<net id="1519"><net_src comp="234" pin="0"/><net_sink comp="1512" pin=2"/></net>

<net id="1523"><net_src comp="1512" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1530"><net_src comp="236" pin="0"/><net_sink comp="1524" pin=0"/></net>

<net id="1531"><net_src comp="1506" pin="2"/><net_sink comp="1524" pin=1"/></net>

<net id="1532"><net_src comp="234" pin="0"/><net_sink comp="1524" pin=2"/></net>

<net id="1533"><net_src comp="238" pin="0"/><net_sink comp="1524" pin=3"/></net>

<net id="1539"><net_src comp="1466" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1540"><net_src comp="1520" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="1541"><net_src comp="1524" pin="4"/><net_sink comp="1534" pin=2"/></net>

<net id="1546"><net_src comp="84" pin="0"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="1534" pin="3"/><net_sink comp="1542" pin=1"/></net>

<net id="1553"><net_src comp="1420" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1554"><net_src comp="1542" pin="2"/><net_sink comp="1548" pin=1"/></net>

<net id="1555"><net_src comp="1534" pin="3"/><net_sink comp="1548" pin=2"/></net>

<net id="1559"><net_src comp="874" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1565"><net_src comp="204" pin="0"/><net_sink comp="1560" pin=0"/></net>

<net id="1566"><net_src comp="1556" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="1567"><net_src comp="206" pin="0"/><net_sink comp="1560" pin=2"/></net>

<net id="1574"><net_src comp="214" pin="0"/><net_sink comp="1568" pin=0"/></net>

<net id="1575"><net_src comp="1556" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1576"><net_src comp="216" pin="0"/><net_sink comp="1568" pin=2"/></net>

<net id="1577"><net_src comp="218" pin="0"/><net_sink comp="1568" pin=3"/></net>

<net id="1581"><net_src comp="1556" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1588"><net_src comp="220" pin="0"/><net_sink comp="1582" pin=0"/></net>

<net id="1589"><net_src comp="222" pin="0"/><net_sink comp="1582" pin=1"/></net>

<net id="1590"><net_src comp="1578" pin="1"/><net_sink comp="1582" pin=2"/></net>

<net id="1591"><net_src comp="224" pin="0"/><net_sink comp="1582" pin=3"/></net>

<net id="1595"><net_src comp="1582" pin="4"/><net_sink comp="1592" pin=0"/></net>

<net id="1599"><net_src comp="1568" pin="4"/><net_sink comp="1596" pin=0"/></net>

<net id="1604"><net_src comp="1596" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1605"><net_src comp="226" pin="0"/><net_sink comp="1600" pin=1"/></net>

<net id="1611"><net_src comp="228" pin="0"/><net_sink comp="1606" pin=0"/></net>

<net id="1612"><net_src comp="1600" pin="2"/><net_sink comp="1606" pin=1"/></net>

<net id="1613"><net_src comp="190" pin="0"/><net_sink comp="1606" pin=2"/></net>

<net id="1618"><net_src comp="230" pin="0"/><net_sink comp="1614" pin=0"/></net>

<net id="1619"><net_src comp="1568" pin="4"/><net_sink comp="1614" pin=1"/></net>

<net id="1623"><net_src comp="1614" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1629"><net_src comp="1606" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1630"><net_src comp="1620" pin="1"/><net_sink comp="1624" pin=1"/></net>

<net id="1631"><net_src comp="1600" pin="2"/><net_sink comp="1624" pin=2"/></net>

<net id="1635"><net_src comp="1624" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1639"><net_src comp="1632" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1644"><net_src comp="1592" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1645"><net_src comp="1636" pin="1"/><net_sink comp="1640" pin=1"/></net>

<net id="1650"><net_src comp="1592" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1651"><net_src comp="1636" pin="1"/><net_sink comp="1646" pin=1"/></net>

<net id="1657"><net_src comp="232" pin="0"/><net_sink comp="1652" pin=0"/></net>

<net id="1658"><net_src comp="1640" pin="2"/><net_sink comp="1652" pin=1"/></net>

<net id="1659"><net_src comp="234" pin="0"/><net_sink comp="1652" pin=2"/></net>

<net id="1663"><net_src comp="1652" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1670"><net_src comp="236" pin="0"/><net_sink comp="1664" pin=0"/></net>

<net id="1671"><net_src comp="1646" pin="2"/><net_sink comp="1664" pin=1"/></net>

<net id="1672"><net_src comp="234" pin="0"/><net_sink comp="1664" pin=2"/></net>

<net id="1673"><net_src comp="238" pin="0"/><net_sink comp="1664" pin=3"/></net>

<net id="1679"><net_src comp="1606" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1680"><net_src comp="1660" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="1681"><net_src comp="1664" pin="4"/><net_sink comp="1674" pin=2"/></net>

<net id="1686"><net_src comp="84" pin="0"/><net_sink comp="1682" pin=0"/></net>

<net id="1687"><net_src comp="1674" pin="3"/><net_sink comp="1682" pin=1"/></net>

<net id="1693"><net_src comp="1560" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1694"><net_src comp="1682" pin="2"/><net_sink comp="1688" pin=1"/></net>

<net id="1695"><net_src comp="1674" pin="3"/><net_sink comp="1688" pin=2"/></net>

<net id="1703"><net_src comp="1696" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1708"><net_src comp="1699" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1709"><net_src comp="240" pin="0"/><net_sink comp="1704" pin=1"/></net>

<net id="1714"><net_src comp="1696" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1715"><net_src comp="68" pin="0"/><net_sink comp="1710" pin=1"/></net>

<net id="1720"><net_src comp="1710" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1721"><net_src comp="240" pin="0"/><net_sink comp="1716" pin=1"/></net>

<net id="1725"><net_src comp="874" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="1731"><net_src comp="204" pin="0"/><net_sink comp="1726" pin=0"/></net>

<net id="1732"><net_src comp="1722" pin="1"/><net_sink comp="1726" pin=1"/></net>

<net id="1733"><net_src comp="206" pin="0"/><net_sink comp="1726" pin=2"/></net>

<net id="1740"><net_src comp="214" pin="0"/><net_sink comp="1734" pin=0"/></net>

<net id="1741"><net_src comp="1722" pin="1"/><net_sink comp="1734" pin=1"/></net>

<net id="1742"><net_src comp="216" pin="0"/><net_sink comp="1734" pin=2"/></net>

<net id="1743"><net_src comp="218" pin="0"/><net_sink comp="1734" pin=3"/></net>

<net id="1747"><net_src comp="1722" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1754"><net_src comp="220" pin="0"/><net_sink comp="1748" pin=0"/></net>

<net id="1755"><net_src comp="222" pin="0"/><net_sink comp="1748" pin=1"/></net>

<net id="1756"><net_src comp="1744" pin="1"/><net_sink comp="1748" pin=2"/></net>

<net id="1757"><net_src comp="224" pin="0"/><net_sink comp="1748" pin=3"/></net>

<net id="1761"><net_src comp="1748" pin="4"/><net_sink comp="1758" pin=0"/></net>

<net id="1765"><net_src comp="1734" pin="4"/><net_sink comp="1762" pin=0"/></net>

<net id="1770"><net_src comp="1762" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="1771"><net_src comp="226" pin="0"/><net_sink comp="1766" pin=1"/></net>

<net id="1777"><net_src comp="228" pin="0"/><net_sink comp="1772" pin=0"/></net>

<net id="1778"><net_src comp="1766" pin="2"/><net_sink comp="1772" pin=1"/></net>

<net id="1779"><net_src comp="190" pin="0"/><net_sink comp="1772" pin=2"/></net>

<net id="1784"><net_src comp="230" pin="0"/><net_sink comp="1780" pin=0"/></net>

<net id="1785"><net_src comp="1734" pin="4"/><net_sink comp="1780" pin=1"/></net>

<net id="1789"><net_src comp="1780" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1795"><net_src comp="1772" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1796"><net_src comp="1786" pin="1"/><net_sink comp="1790" pin=1"/></net>

<net id="1797"><net_src comp="1766" pin="2"/><net_sink comp="1790" pin=2"/></net>

<net id="1801"><net_src comp="1790" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1805"><net_src comp="1798" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1810"><net_src comp="1758" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1811"><net_src comp="1802" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="1816"><net_src comp="1758" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1817"><net_src comp="1802" pin="1"/><net_sink comp="1812" pin=1"/></net>

<net id="1823"><net_src comp="232" pin="0"/><net_sink comp="1818" pin=0"/></net>

<net id="1824"><net_src comp="1806" pin="2"/><net_sink comp="1818" pin=1"/></net>

<net id="1825"><net_src comp="234" pin="0"/><net_sink comp="1818" pin=2"/></net>

<net id="1829"><net_src comp="1818" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1836"><net_src comp="236" pin="0"/><net_sink comp="1830" pin=0"/></net>

<net id="1837"><net_src comp="1812" pin="2"/><net_sink comp="1830" pin=1"/></net>

<net id="1838"><net_src comp="234" pin="0"/><net_sink comp="1830" pin=2"/></net>

<net id="1839"><net_src comp="238" pin="0"/><net_sink comp="1830" pin=3"/></net>

<net id="1845"><net_src comp="1772" pin="3"/><net_sink comp="1840" pin=0"/></net>

<net id="1846"><net_src comp="1826" pin="1"/><net_sink comp="1840" pin=1"/></net>

<net id="1847"><net_src comp="1830" pin="4"/><net_sink comp="1840" pin=2"/></net>

<net id="1852"><net_src comp="84" pin="0"/><net_sink comp="1848" pin=0"/></net>

<net id="1853"><net_src comp="1840" pin="3"/><net_sink comp="1848" pin=1"/></net>

<net id="1859"><net_src comp="1726" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1860"><net_src comp="1848" pin="2"/><net_sink comp="1854" pin=1"/></net>

<net id="1861"><net_src comp="1840" pin="3"/><net_sink comp="1854" pin=2"/></net>

<net id="1865"><net_src comp="1704" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1869"><net_src comp="1862" pin="1"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1875"><net_src comp="1716" pin="2"/><net_sink comp="1871" pin=0"/></net>

<net id="1879"><net_src comp="874" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1886"><net_src comp="214" pin="0"/><net_sink comp="1880" pin=0"/></net>

<net id="1887"><net_src comp="1876" pin="1"/><net_sink comp="1880" pin=1"/></net>

<net id="1888"><net_src comp="216" pin="0"/><net_sink comp="1880" pin=2"/></net>

<net id="1889"><net_src comp="218" pin="0"/><net_sink comp="1880" pin=3"/></net>

<net id="1893"><net_src comp="1876" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1900"><net_src comp="220" pin="0"/><net_sink comp="1894" pin=0"/></net>

<net id="1901"><net_src comp="222" pin="0"/><net_sink comp="1894" pin=1"/></net>

<net id="1902"><net_src comp="1890" pin="1"/><net_sink comp="1894" pin=2"/></net>

<net id="1903"><net_src comp="224" pin="0"/><net_sink comp="1894" pin=3"/></net>

<net id="1907"><net_src comp="1894" pin="4"/><net_sink comp="1904" pin=0"/></net>

<net id="1911"><net_src comp="1880" pin="4"/><net_sink comp="1908" pin=0"/></net>

<net id="1916"><net_src comp="1908" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="1917"><net_src comp="226" pin="0"/><net_sink comp="1912" pin=1"/></net>

<net id="1923"><net_src comp="228" pin="0"/><net_sink comp="1918" pin=0"/></net>

<net id="1924"><net_src comp="1912" pin="2"/><net_sink comp="1918" pin=1"/></net>

<net id="1925"><net_src comp="190" pin="0"/><net_sink comp="1918" pin=2"/></net>

<net id="1930"><net_src comp="230" pin="0"/><net_sink comp="1926" pin=0"/></net>

<net id="1931"><net_src comp="1880" pin="4"/><net_sink comp="1926" pin=1"/></net>

<net id="1935"><net_src comp="1926" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1941"><net_src comp="1918" pin="3"/><net_sink comp="1936" pin=0"/></net>

<net id="1942"><net_src comp="1932" pin="1"/><net_sink comp="1936" pin=1"/></net>

<net id="1943"><net_src comp="1912" pin="2"/><net_sink comp="1936" pin=2"/></net>

<net id="1947"><net_src comp="1936" pin="3"/><net_sink comp="1944" pin=0"/></net>

<net id="1951"><net_src comp="1944" pin="1"/><net_sink comp="1948" pin=0"/></net>

<net id="1956"><net_src comp="1904" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="1957"><net_src comp="1948" pin="1"/><net_sink comp="1952" pin=1"/></net>

<net id="1962"><net_src comp="1904" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1963"><net_src comp="1948" pin="1"/><net_sink comp="1958" pin=1"/></net>

<net id="1969"><net_src comp="232" pin="0"/><net_sink comp="1964" pin=0"/></net>

<net id="1970"><net_src comp="1952" pin="2"/><net_sink comp="1964" pin=1"/></net>

<net id="1971"><net_src comp="234" pin="0"/><net_sink comp="1964" pin=2"/></net>

<net id="1975"><net_src comp="1964" pin="3"/><net_sink comp="1972" pin=0"/></net>

<net id="1982"><net_src comp="236" pin="0"/><net_sink comp="1976" pin=0"/></net>

<net id="1983"><net_src comp="1958" pin="2"/><net_sink comp="1976" pin=1"/></net>

<net id="1984"><net_src comp="234" pin="0"/><net_sink comp="1976" pin=2"/></net>

<net id="1985"><net_src comp="238" pin="0"/><net_sink comp="1976" pin=3"/></net>

<net id="1991"><net_src comp="1918" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1992"><net_src comp="1972" pin="1"/><net_sink comp="1986" pin=1"/></net>

<net id="1993"><net_src comp="1976" pin="4"/><net_sink comp="1986" pin=2"/></net>

<net id="1998"><net_src comp="682" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="1999"><net_src comp="174" pin="0"/><net_sink comp="1994" pin=1"/></net>

<net id="2000"><net_src comp="1994" pin="2"/><net_sink comp="721" pin=2"/></net>

<net id="2001"><net_src comp="1994" pin="2"/><net_sink comp="732" pin=2"/></net>

<net id="2007"><net_src comp="204" pin="0"/><net_sink comp="2002" pin=0"/></net>

<net id="2008"><net_src comp="206" pin="0"/><net_sink comp="2002" pin=2"/></net>

<net id="2013"><net_src comp="84" pin="0"/><net_sink comp="2009" pin=0"/></net>

<net id="2019"><net_src comp="2002" pin="3"/><net_sink comp="2014" pin=0"/></net>

<net id="2020"><net_src comp="2009" pin="2"/><net_sink comp="2014" pin=1"/></net>

<net id="2025"><net_src comp="2014" pin="3"/><net_sink comp="2021" pin=0"/></net>

<net id="2026"><net_src comp="699" pin="1"/><net_sink comp="2021" pin=1"/></net>

<net id="2027"><net_src comp="2021" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="2028"><net_src comp="2021" pin="2"/><net_sink comp="744" pin=2"/></net>

<net id="2032"><net_src comp="2029" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="2037"><net_src comp="68" pin="0"/><net_sink comp="2033" pin=1"/></net>

<net id="2038"><net_src comp="2033" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="2045"><net_src comp="2039" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="2051"><net_src comp="2039" pin="1"/><net_sink comp="2047" pin=0"/></net>

<net id="2052"><net_src comp="68" pin="0"/><net_sink comp="2047" pin=1"/></net>

<net id="2057"><net_src comp="2047" pin="2"/><net_sink comp="2053" pin=0"/></net>

<net id="2058"><net_src comp="246" pin="0"/><net_sink comp="2053" pin=1"/></net>

<net id="2062"><net_src comp="884" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2068"><net_src comp="254" pin="0"/><net_sink comp="2063" pin=0"/></net>

<net id="2069"><net_src comp="2059" pin="1"/><net_sink comp="2063" pin=1"/></net>

<net id="2070"><net_src comp="178" pin="0"/><net_sink comp="2063" pin=2"/></net>

<net id="2077"><net_src comp="256" pin="0"/><net_sink comp="2071" pin=0"/></net>

<net id="2078"><net_src comp="2059" pin="1"/><net_sink comp="2071" pin=1"/></net>

<net id="2079"><net_src comp="258" pin="0"/><net_sink comp="2071" pin=2"/></net>

<net id="2080"><net_src comp="260" pin="0"/><net_sink comp="2071" pin=3"/></net>

<net id="2084"><net_src comp="2059" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2091"><net_src comp="262" pin="0"/><net_sink comp="2085" pin=0"/></net>

<net id="2092"><net_src comp="222" pin="0"/><net_sink comp="2085" pin=1"/></net>

<net id="2093"><net_src comp="2081" pin="1"/><net_sink comp="2085" pin=2"/></net>

<net id="2094"><net_src comp="224" pin="0"/><net_sink comp="2085" pin=3"/></net>

<net id="2098"><net_src comp="2085" pin="4"/><net_sink comp="2095" pin=0"/></net>

<net id="2102"><net_src comp="2071" pin="4"/><net_sink comp="2099" pin=0"/></net>

<net id="2107"><net_src comp="2099" pin="1"/><net_sink comp="2103" pin=0"/></net>

<net id="2108"><net_src comp="264" pin="0"/><net_sink comp="2103" pin=1"/></net>

<net id="2114"><net_src comp="266" pin="0"/><net_sink comp="2109" pin=0"/></net>

<net id="2115"><net_src comp="2103" pin="2"/><net_sink comp="2109" pin=1"/></net>

<net id="2116"><net_src comp="268" pin="0"/><net_sink comp="2109" pin=2"/></net>

<net id="2121"><net_src comp="270" pin="0"/><net_sink comp="2117" pin=0"/></net>

<net id="2122"><net_src comp="2071" pin="4"/><net_sink comp="2117" pin=1"/></net>

<net id="2126"><net_src comp="2117" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2132"><net_src comp="2109" pin="3"/><net_sink comp="2127" pin=0"/></net>

<net id="2133"><net_src comp="2123" pin="1"/><net_sink comp="2127" pin=1"/></net>

<net id="2134"><net_src comp="2103" pin="2"/><net_sink comp="2127" pin=2"/></net>

<net id="2138"><net_src comp="2127" pin="3"/><net_sink comp="2135" pin=0"/></net>

<net id="2142"><net_src comp="2135" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2147"><net_src comp="2095" pin="1"/><net_sink comp="2143" pin=0"/></net>

<net id="2148"><net_src comp="2139" pin="1"/><net_sink comp="2143" pin=1"/></net>

<net id="2153"><net_src comp="2095" pin="1"/><net_sink comp="2149" pin=0"/></net>

<net id="2154"><net_src comp="2139" pin="1"/><net_sink comp="2149" pin=1"/></net>

<net id="2160"><net_src comp="272" pin="0"/><net_sink comp="2155" pin=0"/></net>

<net id="2161"><net_src comp="2143" pin="2"/><net_sink comp="2155" pin=1"/></net>

<net id="2162"><net_src comp="274" pin="0"/><net_sink comp="2155" pin=2"/></net>

<net id="2166"><net_src comp="2155" pin="3"/><net_sink comp="2163" pin=0"/></net>

<net id="2173"><net_src comp="276" pin="0"/><net_sink comp="2167" pin=0"/></net>

<net id="2174"><net_src comp="2149" pin="2"/><net_sink comp="2167" pin=1"/></net>

<net id="2175"><net_src comp="274" pin="0"/><net_sink comp="2167" pin=2"/></net>

<net id="2176"><net_src comp="278" pin="0"/><net_sink comp="2167" pin=3"/></net>

<net id="2182"><net_src comp="2109" pin="3"/><net_sink comp="2177" pin=0"/></net>

<net id="2183"><net_src comp="2163" pin="1"/><net_sink comp="2177" pin=1"/></net>

<net id="2184"><net_src comp="2167" pin="4"/><net_sink comp="2177" pin=2"/></net>

<net id="2189"><net_src comp="84" pin="0"/><net_sink comp="2185" pin=0"/></net>

<net id="2190"><net_src comp="2177" pin="3"/><net_sink comp="2185" pin=1"/></net>

<net id="2196"><net_src comp="2063" pin="3"/><net_sink comp="2191" pin=0"/></net>

<net id="2197"><net_src comp="2185" pin="2"/><net_sink comp="2191" pin=1"/></net>

<net id="2198"><net_src comp="2177" pin="3"/><net_sink comp="2191" pin=2"/></net>

<net id="2206"><net_src comp="2199" pin="1"/><net_sink comp="2202" pin=0"/></net>

<net id="2207"><net_src comp="280" pin="0"/><net_sink comp="2202" pin=1"/></net>

<net id="2215"><net_src comp="2208" pin="1"/><net_sink comp="2211" pin=0"/></net>

<net id="2222"><net_src comp="176" pin="0"/><net_sink comp="2216" pin=0"/></net>

<net id="2223"><net_src comp="2211" pin="2"/><net_sink comp="2216" pin=1"/></net>

<net id="2224"><net_src comp="68" pin="0"/><net_sink comp="2216" pin=2"/></net>

<net id="2225"><net_src comp="178" pin="0"/><net_sink comp="2216" pin=3"/></net>

<net id="2229"><net_src comp="2216" pin="4"/><net_sink comp="2226" pin=0"/></net>

<net id="2234"><net_src comp="0" pin="0"/><net_sink comp="2230" pin=0"/></net>

<net id="2235"><net_src comp="2226" pin="1"/><net_sink comp="2230" pin=1"/></net>

<net id="2240"><net_src comp="729" pin="1"/><net_sink comp="2236" pin=0"/></net>

<net id="2241"><net_src comp="68" pin="0"/><net_sink comp="2236" pin=1"/></net>

<net id="2245"><net_src comp="2053" pin="2"/><net_sink comp="2242" pin=0"/></net>

<net id="2249"><net_src comp="2242" pin="1"/><net_sink comp="2246" pin=0"/></net>

<net id="2254"><net_src comp="756" pin="4"/><net_sink comp="2250" pin=0"/></net>

<net id="2255"><net_src comp="164" pin="0"/><net_sink comp="2250" pin=1"/></net>

<net id="2260"><net_src comp="756" pin="4"/><net_sink comp="2256" pin=0"/></net>

<net id="2261"><net_src comp="168" pin="0"/><net_sink comp="2256" pin=1"/></net>

<net id="2265"><net_src comp="756" pin="4"/><net_sink comp="2262" pin=0"/></net>

<net id="2270"><net_src comp="2262" pin="1"/><net_sink comp="2266" pin=1"/></net>

<net id="2275"><net_src comp="2266" pin="2"/><net_sink comp="2271" pin=0"/></net>

<net id="2276"><net_src comp="286" pin="0"/><net_sink comp="2271" pin=1"/></net>

<net id="2284"><net_src comp="2271" pin="2"/><net_sink comp="2281" pin=0"/></net>

<net id="2288"><net_src comp="2281" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="2296"><net_src comp="891" pin="1"/><net_sink comp="2293" pin=0"/></net>

<net id="2301"><net_src comp="2290" pin="1"/><net_sink comp="2297" pin=0"/></net>

<net id="2302"><net_src comp="2293" pin="1"/><net_sink comp="2297" pin=1"/></net>

<net id="2309"><net_src comp="290" pin="0"/><net_sink comp="2303" pin=0"/></net>

<net id="2310"><net_src comp="2297" pin="2"/><net_sink comp="2303" pin=1"/></net>

<net id="2311"><net_src comp="292" pin="0"/><net_sink comp="2303" pin=2"/></net>

<net id="2312"><net_src comp="294" pin="0"/><net_sink comp="2303" pin=3"/></net>

<net id="2316"><net_src comp="2297" pin="2"/><net_sink comp="2313" pin=0"/></net>

<net id="2322"><net_src comp="298" pin="0"/><net_sink comp="2317" pin=0"/></net>

<net id="2323"><net_src comp="294" pin="0"/><net_sink comp="2317" pin=2"/></net>

<net id="2328"><net_src comp="84" pin="0"/><net_sink comp="2324" pin=1"/></net>

<net id="2333"><net_src comp="300" pin="0"/><net_sink comp="2329" pin=1"/></net>

<net id="2339"><net_src comp="2324" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2340"><net_src comp="2329" pin="2"/><net_sink comp="2334" pin=2"/></net>

<net id="2346"><net_src comp="2317" pin="3"/><net_sink comp="2341" pin=0"/></net>

<net id="2347"><net_src comp="2334" pin="3"/><net_sink comp="2341" pin=1"/></net>

<net id="2351"><net_src comp="2341" pin="3"/><net_sink comp="2348" pin=0"/></net>

<net id="2356"><net_src comp="2348" pin="1"/><net_sink comp="2352" pin=0"/></net>

<net id="2357"><net_src comp="763" pin="1"/><net_sink comp="2352" pin=1"/></net>

<net id="2362"><net_src comp="891" pin="1"/><net_sink comp="2358" pin=0"/></net>

<net id="2367"><net_src comp="778" pin="4"/><net_sink comp="2363" pin=0"/></net>

<net id="2372"><net_src comp="789" pin="4"/><net_sink comp="2368" pin=0"/></net>

<net id="2380"><net_src comp="2377" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="2384"><net_src comp="308" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="2385"><net_src comp="2381" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="2386"><net_src comp="2381" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="2387"><net_src comp="2381" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="2391"><net_src comp="360" pin="2"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="2393"><net_src comp="2388" pin="1"/><net_sink comp="2211" pin=1"/></net>

<net id="2397"><net_src comp="366" pin="2"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="2402"><net_src comp="372" pin="2"/><net_sink comp="2399" pin=0"/></net>

<net id="2403"><net_src comp="2399" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="2407"><net_src comp="378" pin="2"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="2412"><net_src comp="384" pin="2"/><net_sink comp="2409" pin=0"/></net>

<net id="2413"><net_src comp="2409" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="2417"><net_src comp="390" pin="2"/><net_sink comp="2414" pin=0"/></net>

<net id="2418"><net_src comp="2414" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2419"><net_src comp="2414" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="2423"><net_src comp="396" pin="2"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="2425"><net_src comp="2420" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="2426"><net_src comp="2420" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="2430"><net_src comp="402" pin="2"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="2435"><net_src comp="408" pin="2"/><net_sink comp="2432" pin=0"/></net>

<net id="2436"><net_src comp="2432" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="2437"><net_src comp="2432" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="2438"><net_src comp="2432" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="2439"><net_src comp="2432" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="2440"><net_src comp="2432" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="2441"><net_src comp="2432" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="2445"><net_src comp="414" pin="2"/><net_sink comp="2442" pin=0"/></net>

<net id="2446"><net_src comp="2442" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="2447"><net_src comp="2442" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="2448"><net_src comp="2442" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="2452"><net_src comp="895" pin="1"/><net_sink comp="2449" pin=0"/></net>

<net id="2459"><net_src comp="324" pin="1"/><net_sink comp="2456" pin=0"/></net>

<net id="2460"><net_src comp="2456" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="2461"><net_src comp="2456" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="2462"><net_src comp="2456" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="2469"><net_src comp="328" pin="1"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="2471"><net_src comp="2466" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="2472"><net_src comp="2466" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="2479"><net_src comp="332" pin="1"/><net_sink comp="2476" pin=0"/></net>

<net id="2480"><net_src comp="2476" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="2481"><net_src comp="2476" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="2482"><net_src comp="2476" pin="1"/><net_sink comp="2373" pin=1"/></net>

<net id="2486"><net_src comp="336" pin="1"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="2488"><net_src comp="2483" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="2489"><net_src comp="2483" pin="1"/><net_sink comp="2368" pin=1"/></net>

<net id="2493"><net_src comp="340" pin="1"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="2495"><net_src comp="2490" pin="1"/><net_sink comp="2039" pin=0"/></net>

<net id="2496"><net_src comp="2490" pin="1"/><net_sink comp="2277" pin=1"/></net>

<net id="2500"><net_src comp="344" pin="1"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="2502"><net_src comp="2497" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="2503"><net_src comp="2497" pin="1"/><net_sink comp="1871" pin=1"/></net>

<net id="2507"><net_src comp="348" pin="1"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="2509"><net_src comp="2504" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="2510"><net_src comp="2504" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="2511"><net_src comp="2504" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="2512"><net_src comp="2504" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="2513"><net_src comp="2504" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="2517"><net_src comp="352" pin="1"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="2519"><net_src comp="2514" pin="1"/><net_sink comp="2358" pin=1"/></net>

<net id="2520"><net_src comp="2514" pin="1"/><net_sink comp="2377" pin=0"/></net>

<net id="2524"><net_src comp="356" pin="1"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="2526"><net_src comp="2521" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="2527"><net_src comp="2521" pin="1"/><net_sink comp="2363" pin=1"/></net>

<net id="2531"><net_src comp="989" pin="3"/><net_sink comp="2528" pin=0"/></net>

<net id="2535"><net_src comp="996" pin="3"/><net_sink comp="2532" pin=0"/></net>

<net id="2539"><net_src comp="1003" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2543"><net_src comp="1053" pin="2"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="2545"><net_src comp="2540" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="2549"><net_src comp="427" pin="2"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="2554"><net_src comp="1060" pin="2"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="2559"><net_src comp="1065" pin="1"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="2561"><net_src comp="2556" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="2565"><net_src comp="864" pin="1"/><net_sink comp="2562" pin=0"/></net>

<net id="2566"><net_src comp="2562" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="2570"><net_src comp="839" pin="1"/><net_sink comp="2567" pin=0"/></net>

<net id="2571"><net_src comp="2567" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="2575"><net_src comp="842" pin="1"/><net_sink comp="2572" pin=0"/></net>

<net id="2576"><net_src comp="2572" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="2589"><net_src comp="1081" pin="1"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="2591"><net_src comp="2586" pin="1"/><net_sink comp="631" pin=6"/></net>

<net id="2595"><net_src comp="1085" pin="1"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="465" pin=9"/></net>

<net id="2600"><net_src comp="1089" pin="1"/><net_sink comp="2597" pin=0"/></net>

<net id="2601"><net_src comp="2597" pin="1"/><net_sink comp="465" pin=10"/></net>

<net id="2605"><net_src comp="1093" pin="1"/><net_sink comp="2602" pin=0"/></net>

<net id="2606"><net_src comp="2602" pin="1"/><net_sink comp="465" pin=11"/></net>

<net id="2610"><net_src comp="1097" pin="1"/><net_sink comp="2607" pin=0"/></net>

<net id="2614"><net_src comp="1101" pin="1"/><net_sink comp="2611" pin=0"/></net>

<net id="2615"><net_src comp="2611" pin="1"/><net_sink comp="465" pin=13"/></net>

<net id="2619"><net_src comp="1105" pin="1"/><net_sink comp="2616" pin=0"/></net>

<net id="2620"><net_src comp="2616" pin="1"/><net_sink comp="465" pin=14"/></net>

<net id="2624"><net_src comp="1109" pin="2"/><net_sink comp="2621" pin=0"/></net>

<net id="2625"><net_src comp="2621" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2629"><net_src comp="1115" pin="2"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="2631"><net_src comp="2626" pin="1"/><net_sink comp="603" pin=4"/></net>

<net id="2632"><net_src comp="2626" pin="1"/><net_sink comp="603" pin=6"/></net>

<net id="2633"><net_src comp="2626" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="2634"><net_src comp="2626" pin="1"/><net_sink comp="617" pin=4"/></net>

<net id="2635"><net_src comp="2626" pin="1"/><net_sink comp="617" pin=6"/></net>

<net id="2639"><net_src comp="1121" pin="2"/><net_sink comp="2636" pin=0"/></net>

<net id="2643"><net_src comp="1126" pin="2"/><net_sink comp="2640" pin=0"/></net>

<net id="2647"><net_src comp="1131" pin="2"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="2652"><net_src comp="1136" pin="2"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="2657"><net_src comp="1144" pin="2"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="2662"><net_src comp="1149" pin="4"/><net_sink comp="2659" pin=0"/></net>

<net id="2663"><net_src comp="2659" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="2664"><net_src comp="2659" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="2665"><net_src comp="2659" pin="1"/><net_sink comp="1187" pin=2"/></net>

<net id="2669"><net_src comp="1163" pin="2"/><net_sink comp="2666" pin=0"/></net>

<net id="2670"><net_src comp="2666" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="2677"><net_src comp="1234" pin="2"/><net_sink comp="2674" pin=0"/></net>

<net id="2678"><net_src comp="2674" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="2682"><net_src comp="1249" pin="2"/><net_sink comp="2679" pin=0"/></net>

<net id="2683"><net_src comp="2679" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="2687"><net_src comp="1254" pin="4"/><net_sink comp="2684" pin=0"/></net>

<net id="2688"><net_src comp="2684" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="2689"><net_src comp="2684" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="2690"><net_src comp="2684" pin="1"/><net_sink comp="1218" pin=2"/></net>

<net id="2694"><net_src comp="1268" pin="2"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="2699"><net_src comp="1301" pin="2"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="2701"><net_src comp="2696" pin="1"/><net_sink comp="668" pin=4"/></net>

<net id="2702"><net_src comp="2696" pin="1"/><net_sink comp="668" pin=6"/></net>

<net id="2703"><net_src comp="2696" pin="1"/><net_sink comp="668" pin=8"/></net>

<net id="2704"><net_src comp="2696" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="2705"><net_src comp="2696" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="2706"><net_src comp="2696" pin="1"/><net_sink comp="685" pin=6"/></net>

<net id="2707"><net_src comp="2696" pin="1"/><net_sink comp="685" pin=8"/></net>

<net id="2711"><net_src comp="1240" pin="2"/><net_sink comp="2708" pin=0"/></net>

<net id="2712"><net_src comp="2708" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="2713"><net_src comp="2708" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="2714"><net_src comp="2708" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="2715"><net_src comp="2708" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="2719"><net_src comp="1311" pin="1"/><net_sink comp="2716" pin=0"/></net>

<net id="2720"><net_src comp="2716" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="2727"><net_src comp="1326" pin="2"/><net_sink comp="2724" pin=0"/></net>

<net id="2728"><net_src comp="2724" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="2732"><net_src comp="1336" pin="2"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="2737"><net_src comp="552" pin="3"/><net_sink comp="2734" pin=0"/></net>

<net id="2738"><net_src comp="2734" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="2742"><net_src comp="1352" pin="3"/><net_sink comp="2739" pin=0"/></net>

<net id="2743"><net_src comp="2739" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2747"><net_src comp="1359" pin="2"/><net_sink comp="2744" pin=0"/></net>

<net id="2751"><net_src comp="1364" pin="2"/><net_sink comp="2748" pin=0"/></net>

<net id="2755"><net_src comp="1386" pin="2"/><net_sink comp="2752" pin=0"/></net>

<net id="2759"><net_src comp="559" pin="3"/><net_sink comp="2756" pin=0"/></net>

<net id="2760"><net_src comp="2756" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="2764"><net_src comp="565" pin="3"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="2769"><net_src comp="512" pin="3"/><net_sink comp="2766" pin=0"/></net>

<net id="2770"><net_src comp="2766" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2774"><net_src comp="827" pin="2"/><net_sink comp="2771" pin=0"/></net>

<net id="2775"><net_src comp="2771" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="2779"><net_src comp="1548" pin="3"/><net_sink comp="2776" pin=0"/></net>

<net id="2780"><net_src comp="2776" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="2784"><net_src comp="1688" pin="3"/><net_sink comp="2781" pin=0"/></net>

<net id="2785"><net_src comp="2781" pin="1"/><net_sink comp="702" pin=6"/></net>

<net id="2789"><net_src comp="1696" pin="1"/><net_sink comp="2786" pin=0"/></net>

<net id="2790"><net_src comp="2786" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2794"><net_src comp="1699" pin="2"/><net_sink comp="2791" pin=0"/></net>

<net id="2795"><net_src comp="2791" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="2799"><net_src comp="1710" pin="2"/><net_sink comp="2796" pin=0"/></net>

<net id="2800"><net_src comp="2796" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="2804"><net_src comp="1854" pin="3"/><net_sink comp="2801" pin=0"/></net>

<net id="2805"><net_src comp="2801" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="2809"><net_src comp="572" pin="3"/><net_sink comp="2806" pin=0"/></net>

<net id="2810"><net_src comp="2806" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="2814"><net_src comp="525" pin="3"/><net_sink comp="2811" pin=0"/></net>

<net id="2815"><net_src comp="2811" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2819"><net_src comp="1876" pin="1"/><net_sink comp="2816" pin=0"/></net>

<net id="2820"><net_src comp="2816" pin="1"/><net_sink comp="2002" pin=1"/></net>

<net id="2824"><net_src comp="1986" pin="3"/><net_sink comp="2821" pin=0"/></net>

<net id="2825"><net_src comp="2821" pin="1"/><net_sink comp="2009" pin=1"/></net>

<net id="2826"><net_src comp="2821" pin="1"/><net_sink comp="2014" pin=2"/></net>

<net id="2830"><net_src comp="2033" pin="2"/><net_sink comp="2827" pin=0"/></net>

<net id="2831"><net_src comp="2827" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="2835"><net_src comp="864" pin="1"/><net_sink comp="2832" pin=0"/></net>

<net id="2836"><net_src comp="2832" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="2840"><net_src comp="2047" pin="2"/><net_sink comp="2837" pin=0"/></net>

<net id="2841"><net_src comp="2837" pin="1"/><net_sink comp="2053" pin=0"/></net>

<net id="2845"><net_src comp="859" pin="2"/><net_sink comp="2842" pin=0"/></net>

<net id="2846"><net_src comp="2842" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="2850"><net_src comp="810" pin="8"/><net_sink comp="2847" pin=0"/></net>

<net id="2851"><net_src comp="2847" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="2855"><net_src comp="847" pin="2"/><net_sink comp="2852" pin=0"/></net>

<net id="2856"><net_src comp="2852" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="2860"><net_src comp="2191" pin="3"/><net_sink comp="2857" pin=0"/></net>

<net id="2861"><net_src comp="2857" pin="1"/><net_sink comp="2199" pin=0"/></net>

<net id="2865"><net_src comp="2202" pin="2"/><net_sink comp="2862" pin=0"/></net>

<net id="2866"><net_src comp="2862" pin="1"/><net_sink comp="2208" pin=0"/></net>

<net id="2870"><net_src comp="2230" pin="2"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="2872"><net_src comp="2867" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="2876"><net_src comp="2236" pin="2"/><net_sink comp="2873" pin=0"/></net>

<net id="2877"><net_src comp="2873" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="2878"><net_src comp="2873" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="2882"><net_src comp="2053" pin="2"/><net_sink comp="2879" pin=0"/></net>

<net id="2883"><net_src comp="2879" pin="1"/><net_sink comp="2277" pin=0"/></net>

<net id="2887"><net_src comp="2246" pin="1"/><net_sink comp="2884" pin=0"/></net>

<net id="2888"><net_src comp="2884" pin="1"/><net_sink comp="2266" pin=0"/></net>

<net id="2895"><net_src comp="2256" pin="2"/><net_sink comp="2892" pin=0"/></net>

<net id="2896"><net_src comp="2892" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="2900"><net_src comp="2266" pin="2"/><net_sink comp="2897" pin=0"/></net>

<net id="2901"><net_src comp="2897" pin="1"/><net_sink comp="2271" pin=0"/></net>

<net id="2905"><net_src comp="593" pin="3"/><net_sink comp="2902" pin=0"/></net>

<net id="2906"><net_src comp="2902" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="2910"><net_src comp="538" pin="3"/><net_sink comp="2907" pin=0"/></net>

<net id="2911"><net_src comp="2907" pin="1"/><net_sink comp="2290" pin=0"/></net>

<net id="2915"><net_src comp="2297" pin="2"/><net_sink comp="2912" pin=0"/></net>

<net id="2916"><net_src comp="2912" pin="1"/><net_sink comp="2317" pin=1"/></net>

<net id="2920"><net_src comp="2303" pin="4"/><net_sink comp="2917" pin=0"/></net>

<net id="2921"><net_src comp="2917" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2922"><net_src comp="2917" pin="1"/><net_sink comp="2334" pin=1"/></net>

<net id="2923"><net_src comp="2917" pin="1"/><net_sink comp="2341" pin=2"/></net>

<net id="2927"><net_src comp="2313" pin="1"/><net_sink comp="2924" pin=0"/></net>

<net id="2928"><net_src comp="2924" pin="1"/><net_sink comp="2324" pin=0"/></net>

<net id="2932"><net_src comp="2352" pin="2"/><net_sink comp="2929" pin=0"/></net>

<net id="2933"><net_src comp="2929" pin="1"/><net_sink comp="767" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {265 266 }
	Port: OUTPUT_r_V_keep_V | {265 266 }
	Port: OUTPUT_r_V_strb_V | {265 266 }
	Port: OUTPUT_r_V_user_V | {265 266 }
	Port: OUTPUT_r_V_last_V | {265 266 }
	Port: OUTPUT_r_V_id_V | {265 266 }
	Port: OUTPUT_r_V_dest_V | {265 266 }
	Port: axilite_out | {264 }
	Port: debug_output | {264 }
 - Input state : 
	Port: guitar_effects : gmem | {5 6 7 8 9 10 11 12 232 233 234 235 236 237 238 252 255 256 257 258 259 260 261 262 }
	Port: guitar_effects : INPUT_r_V_data_V | {14 }
	Port: guitar_effects : INPUT_r_V_keep_V | {14 }
	Port: guitar_effects : INPUT_r_V_strb_V | {14 }
	Port: guitar_effects : INPUT_r_V_user_V | {14 }
	Port: guitar_effects : INPUT_r_V_last_V | {14 }
	Port: guitar_effects : INPUT_r_V_id_V | {14 }
	Port: guitar_effects : INPUT_r_V_dest_V | {14 }
	Port: guitar_effects : control | {1 }
	Port: guitar_effects : distortion_threshold | {1 }
	Port: guitar_effects : distortion_clip_factor | {1 }
	Port: guitar_effects : compression_min_threshold | {1 }
	Port: guitar_effects : compression_max_threshold | {1 }
	Port: guitar_effects : compression_zero_threshold | {1 }
	Port: guitar_effects : delay_mult | {1 }
	Port: guitar_effects : delay_samples | {1 }
	Port: guitar_effects : tempo | {1 }
	Port: guitar_effects : wah_coeffs | {1 }
	Port: guitar_effects : lpf_coefficients | {53 54 }
	Port: guitar_effects : ref_4oPi_table_256_V | {212 213 }
	Port: guitar_effects : fourth_order_double_sin_cos_K0_V | {212 213 }
	Port: guitar_effects : fourth_order_double_sin_cos_K1_V | {212 213 }
	Port: guitar_effects : fourth_order_double_sin_cos_K2_V | {212 213 }
	Port: guitar_effects : fourth_order_double_sin_cos_K3_V | {212 213 }
	Port: guitar_effects : fourth_order_double_sin_cos_K4_V | {212 213 }
  - Chain level:
	State 1
		store_ln64 : 1
	State 2
		p_cast : 1
		exitcond3618 : 1
		empty_71 : 1
		br_ln0 : 2
		compression_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln0 : 1
	State 3
		p_cast5 : 1
		exitcond3565 : 1
		empty_74 : 1
		br_ln0 : 2
		delay_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln0 : 1
	State 4
		p_cast6 : 1
		exitcond3554 : 1
		empty_77 : 1
		br_ln0 : 2
		wah_values_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
	State 5
		sext_ln85 : 1
		gmem_addr : 2
		gmem_load_req : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		current_sample : 1
		or_ln96 : 1
		icmp_ln141 : 1
		br_ln141 : 2
		icmp_ln143 : 1
		br_ln143 : 2
		r_V : 1
		r_V_21 : 1
	State 15
		r_V_49 : 1
		ret_V_9_cast : 2
		trunc_ln1049_1 : 2
		icmp_ln1049_1 : 3
	State 16
		select_ln1048_1 : 1
		ret_V_11 : 2
		result_1 : 3
		select_ln1048 : 1
		ret_V_9 : 2
		result : 3
		axilite_out_local_1 : 1
		empty_80 : 1
		tmp_int_7 : 4
		add_ln162 : 1
		compression_buffer_index_1 : 2
	State 17
		r_V_48 : 1
		ret_V_cast : 2
		trunc_ln1049 : 2
		icmp_ln1049 : 3
	State 18
		abs_in_1 : 1
		compression_buffer_addr_1 : 1
		store_ln161 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		trunc_ln65 : 1
		sext_ln65 : 2
	State 53
		zext_ln165 : 1
		icmp_ln165 : 1
		add_ln165 : 1
		br_ln165 : 2
		zext_ln167 : 1
		add_ln167 : 2
		coeff_index : 3
		lpf_coefficients_addr : 2
		lpf_coefficients_load : 3
		current_level : 1
		icmp_ln179 : 2
		icmp_ln189 : 2
		br_ln179 : 3
		icmp_ln188 : 2
		icmp_ln188_1 : 2
		and_ln188 : 3
		and_ln188_1 : 3
		br_ln188 : 3
		br_ln180 : 3
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
		trunc_ln168 : 1
		zext_ln168 : 2
		compression_buffer_addr_2 : 3
		compression_buffer_load : 4
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		p_Result_45 : 1
		xs_exp_V : 1
		p_Result_46 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512_3 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V_35 : 8
		r_V_36 : 8
		tmp_22 : 9
		zext_ln818 : 10
		tmp_6 : 9
		val : 11
		result_V_2 : 12
		result_V_18 : 13
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
		p_Result_49 : 1
		xs_exp_V_2 : 1
		p_Result_50 : 1
		mantissa_2 : 2
		zext_ln15_2 : 3
		zext_ln346_2 : 2
		add_ln346_2 : 3
		isNeg_3 : 4
		sub_ln1512_5 : 2
		sext_ln1512_2 : 3
		ush_3 : 5
		sext_ln1488_2 : 6
		zext_ln1488_3 : 7
		r_V_40 : 8
		r_V_41 : 8
		tmp_30 : 9
		zext_ln818_2 : 10
		tmp_s : 9
		val_2 : 11
		result_V_8 : 12
		result_V : 13
	State 101
		axilite_out_local_2 : 1
		empty_83 : 1
		tmp_int_3 : 1
		sub_ln207 : 1
		srem_ln207 : 2
		add_ln211 : 1
		delay_buffer_index_1 : 2
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
		p_Result_47 : 1
		xs_exp_V_1 : 1
		p_Result_48 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_2 : 4
		sub_ln1512_4 : 2
		sext_ln1512_1 : 3
		ush_2 : 5
		sext_ln1488_1 : 6
		zext_ln1488_2 : 7
		r_V_38 : 8
		r_V_39 : 8
		tmp_26 : 9
		zext_ln818_1 : 10
		tmp_9 : 9
		val_1 : 11
		result_V_7 : 12
		result_V_19 : 13
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
		trunc_ln207 : 1
		zext_ln207 : 2
		delay_buffer_addr_1 : 3
		delay_buffer_load : 4
		store_ln108 : 1
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
		xs_exp_V_4 : 1
		p_Result_52 : 1
		mantissa_3 : 2
		zext_ln15_3 : 3
		zext_ln346_3 : 2
		add_ln346_3 : 3
		isNeg_4 : 4
		sub_ln1512 : 2
		sext_ln1512_3 : 3
		ush_4 : 5
		sext_ln1488_3 : 6
		zext_ln1488_4 : 7
		r_V_42 : 8
		r_V_43 : 8
		tmp_34 : 9
		zext_ln818_3 : 10
		tmp_3 : 9
		val_3 : 11
	State 166
		result_V_20 : 1
		output : 2
		delay_buffer_addr_2 : 1
		store_ln210 : 3
		axilite_out_local_3 : 1
		empty_84 : 1
		tmp_int : 3
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
		zext_ln223 : 1
		wah_values_buffer_addr_1 : 2
		store_ln223 : 3
		add_ln224 : 1
		wah_buffer_index_1 : 2
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
		p_Result_53 : 1
		xs_exp_V_5 : 1
		p_Result_54 : 1
		mantissa_4 : 2
		zext_ln15_4 : 3
		zext_ln515 : 2
		add_ln515 : 3
		isNeg_5 : 4
		sub_ln1512_2 : 2
		sext_ln1512_4 : 3
		ush_5 : 5
		sext_ln1488_4 : 6
		zext_ln1488_5 : 7
		r_V_44 : 8
		r_V_45 : 8
		tmp_38 : 9
		zext_ln818_4 : 10
		tmp_4 : 9
		val_4 : 11
		result_V_16 : 12
		result_V_21 : 13
	State 230
		mul_ln234 : 1
	State 231
		add_ln234 : 1
		trunc_ln : 2
		sext_ln234 : 3
		gmem_addr_1 : 4
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
		trunc_ln77 : 1
		sext_ln77 : 2
	State 239
		icmp_ln234 : 1
		add_ln234_1 : 1
		br_ln234 : 2
		zext_ln236 : 1
		sub_ln236 : 2
		coeff_index_1 : 3
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
		trunc_ln237 : 1
		zext_ln237 : 2
		wah_values_buffer_addr_2 : 3
		r_V_46 : 4
	State 252
	State 253
		r_V_50 : 1
		ret_V_12 : 2
		trunc_ln1049_2 : 2
	State 254
		select_ln1048_2 : 1
		ret_V_14 : 2
		sext_ln598 : 3
		result_3 : 4
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
		write_ln304 : 1
		store_ln88 : 1
		store_ln88 : 1
		write_ln304 : 1
		write_ln111 : 1
		write_ln0 : 1
	State 265
	State 266


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |        grp_sin_or_cos_double_s_fu_810       |    54   |  17.468 |   4021  |   4877  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_1240                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1341                 |    0    |    0    |   142   |    73   |
|   srem   |                 grp_fu_1704                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_1716                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_2053                 |    0    |    0    |   394   |   238   |
|          |                 grp_fu_2271                 |    0    |    0    |   118   |    53   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dadd   |                  grp_fu_847                 |    3    |    0    |   445   |   1149  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dmul   |                  grp_fu_852                 |    11   |    0    |   299   |   566   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               empty_71_fu_918               |    0    |    0    |    0    |    14   |
|          |               empty_74_fu_948               |    0    |    0    |    0    |    24   |
|          |               empty_77_fu_978               |    0    |    0    |    0    |    14   |
|          |            current_sample_fu_1109           |    0    |    0    |    0    |    39   |
|          |                 r_V_fu_1131                 |    0    |    0    |    0    |    39   |
|          |               ret_V_10_fu_1176              |    0    |    0    |    0    |    39   |
|          |                ret_V_fu_1207                |    0    |    0    |    0    |    39   |
|          |                result_fu_1225               |    0    |    0    |    0    |    39   |
|          |              add_ln162_fu_1234              |    0    |    0    |    0    |    39   |
|          |              add_ln165_fu_1326              |    0    |    0    |    0    |    14   |
|          |              add_ln167_fu_1336              |    0    |    0    |    0    |    13   |
|    add   |              add_ln346_fu_1460              |    0    |    0    |    0    |    15   |
|          |             add_ln346_2_fu_1600             |    0    |    0    |    0    |    15   |
|          |              add_ln211_fu_1710              |    0    |    0    |    0    |    39   |
|          |             add_ln346_1_fu_1766             |    0    |    0    |    0    |    15   |
|          |             add_ln346_3_fu_1912             |    0    |    0    |    0    |    15   |
|          |                output_fu_2021               |    0    |    0    |    0    |    39   |
|          |              add_ln224_fu_2047              |    0    |    0    |    0    |    39   |
|          |              add_ln515_fu_2103              |    0    |    0    |    0    |    12   |
|          |              add_ln234_fu_2211              |    0    |    0    |    0    |    71   |
|          |             add_ln234_1_fu_2256             |    0    |    0    |    0    |    14   |
|          |               ret_V_13_fu_2329              |    0    |    0    |    0    |    23   |
|          |               result_3_fu_2352              |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_827                 |    2    |    0    |   227   |   403   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |           select_ln1048_1_fu_1181           |    0    |    0    |    0    |    32   |
|          |               ret_V_11_fu_1187              |    0    |    0    |    0    |    32   |
|          |            select_ln1048_fu_1212            |    0    |    0    |    0    |    32   |
|          |               ret_V_9_fu_1218               |    0    |    0    |    0    |    32   |
|          |               abs_in_1_fu_1288              |    0    |    0    |    0    |    32   |
|          |            current_level_fu_1352            |    0    |    0    |    0    |    32   |
|          |                 ush_fu_1484                 |    0    |    0    |    0    |    9    |
|          |                 val_fu_1534                 |    0    |    0    |    0    |    32   |
|          |             result_V_18_fu_1548             |    0    |    0    |    0    |    32   |
|          |                ush_3_fu_1624                |    0    |    0    |    0    |    9    |
|          |                val_2_fu_1674                |    0    |    0    |    0    |    32   |
|  select  |               result_V_fu_1688              |    0    |    0    |    0    |    32   |
|          |                ush_2_fu_1790                |    0    |    0    |    0    |    9    |
|          |                val_1_fu_1840                |    0    |    0    |    0    |    32   |
|          |             result_V_19_fu_1854             |    0    |    0    |    0    |    32   |
|          |                ush_4_fu_1936                |    0    |    0    |    0    |    9    |
|          |                val_3_fu_1986                |    0    |    0    |    0    |    32   |
|          |             result_V_20_fu_2014             |    0    |    0    |    0    |    32   |
|          |                ush_5_fu_2127                |    0    |    0    |    0    |    12   |
|          |                val_4_fu_2177                |    0    |    0    |    0    |    32   |
|          |             result_V_21_fu_2191             |    0    |    0    |    0    |    32   |
|          |           select_ln1048_2_fu_2334           |    0    |    0    |    0    |    16   |
|          |               ret_V_14_fu_2341              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_35_fu_1500               |    0    |    0    |    0    |   100   |
|          |                r_V_40_fu_1640               |    0    |    0    |    0    |   100   |
|   lshr   |                r_V_38_fu_1806               |    0    |    0    |    0    |   100   |
|          |                r_V_42_fu_1952               |    0    |    0    |    0    |   100   |
|          |                r_V_44_fu_2143               |    0    |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_36_fu_1506               |    0    |    0    |    0    |   100   |
|          |                r_V_41_fu_1646               |    0    |    0    |    0    |   100   |
|    shl   |                r_V_39_fu_1812               |    0    |    0    |    0    |   100   |
|          |                r_V_43_fu_1958               |    0    |    0    |    0    |   100   |
|          |              shl_ln227_fu_2033              |    0    |    0    |    0    |    0    |
|          |                r_V_45_fu_2149               |    0    |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |          negative_threshold_fu_1060         |    0    |    0    |    0    |    39   |
|          |                r_V_21_fu_1136               |    0    |    0    |    0    |    39   |
|          |               result_1_fu_1194              |    0    |    0    |    0    |    39   |
|          |              sub_ln157_fu_1282              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_3_fu_1474            |    0    |    0    |    0    |    15   |
|          |              result_V_2_fu_1542             |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_5_fu_1614            |    0    |    0    |    0    |    15   |
|    sub   |              result_V_8_fu_1682             |    0    |    0    |    0    |    39   |
|          |              sub_ln207_fu_1699              |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_4_fu_1780            |    0    |    0    |    0    |    15   |
|          |              result_V_7_fu_1848             |    0    |    0    |    0    |    39   |
|          |              sub_ln1512_fu_1926             |    0    |    0    |    0    |    15   |
|          |             result_V_13_fu_2009             |    0    |    0    |    0    |    39   |
|          |             sub_ln1512_2_fu_2117            |    0    |    0    |    0    |    12   |
|          |             result_V_16_fu_2185             |    0    |    0    |    0    |    39   |
|          |              sub_ln236_fu_2266              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_831                 |    3    |    0    |   128   |   320   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             exitcond3618_fu_912             |    0    |    0    |    0    |    11   |
|          |             exitcond3565_fu_942             |    0    |    0    |    0    |    13   |
|          |             exitcond3554_fu_972             |    0    |    0    |    0    |    10   |
|          |              icmp_ln141_fu_1121             |    0    |    0    |    0    |    18   |
|          |              icmp_ln143_fu_1126             |    0    |    0    |    0    |    18   |
|          |            icmp_ln1049_1_fu_1163            |    0    |    0    |    0    |    10   |
|          |             icmp_ln1049_fu_1268             |    0    |    0    |    0    |    10   |
|   icmp   |              icmp_ln165_fu_1320             |    0    |    0    |    0    |    11   |
|          |              icmp_ln171_fu_1347             |    0    |    0    |    0    |    18   |
|          |              icmp_ln179_fu_1359             |    0    |    0    |    0    |    18   |
|          |              icmp_ln189_fu_1364             |    0    |    0    |    0    |    18   |
|          |              icmp_ln188_fu_1370             |    0    |    0    |    0    |    18   |
|          |             icmp_ln188_1_fu_1375            |    0    |    0    |    0    |    18   |
|          |              icmp_ln234_fu_2250             |    0    |    0    |    0    |    10   |
|          |            icmp_ln1049_2_fu_2324            |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                r_V_49_fu_1144               |    1    |    0    |    0    |    20   |
|    mul   |                r_V_48_fu_1249               |    1    |    0    |    0    |    20   |
|          |              mul_ln234_fu_2202              |    1    |    0    |    0    |    20   |
|          |                r_V_50_fu_2297               |    2    |    0    |    0    |    20   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    and   |              and_ln188_fu_1380              |    0    |    0    |    0    |    2    |
|          |             and_ln188_1_fu_1386             |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |         wah_coeffs_read_read_fu_360         |    0    |    0    |    0    |    0    |
|          |            tempo_read_read_fu_366           |    0    |    0    |    0    |    0    |
|          |        delay_samples_read_read_fu_372       |    0    |    0    |    0    |    0    |
|          |         delay_mult_read_read_fu_378         |    0    |    0    |    0    |    0    |
|          | compression_zero_threshold_read_read_fu_384 |    0    |    0    |    0    |    0    |
|          |  compression_max_threshold_read_read_fu_390 |    0    |    0    |    0    |    0    |
|   read   |  compression_min_threshold_read_read_fu_396 |    0    |    0    |    0    |    0    |
|          |   distortion_clip_factor_read_read_fu_402   |    0    |    0    |    0    |    0    |
|          |    distortion_threshold_read_read_fu_408    |    0    |    0    |    0    |    0    |
|          |           control_read_read_fu_414          |    0    |    0    |    0    |    0    |
|          |          gmem_addr_read_read_fu_427         |    0    |    0    |    0    |    0    |
|          |             empty_79_read_fu_432            |    0    |    0    |    0    |    0    |
|          |               grp_read_fu_457               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_420             |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_450             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               grp_write_fu_465              |    0    |    0    |    0    |    0    |
|   write  |           write_ln111_write_fu_492          |    0    |    0    |    0    |    0    |
|          |            write_ln0_write_fu_499           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                  grp_fu_835                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                  grp_fu_839                 |    0    |    0    |    0    |    0    |
|          |                  grp_fu_842                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   ddiv   |                  grp_fu_859                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                  grp_fu_864                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln23_fu_895              |    0    |    0    |    0    |    0    |
|          |            trunc_ln1049_1_fu_1159           |    0    |    0    |    0    |    0    |
|          |             trunc_ln1049_fu_1264            |    0    |    0    |    0    |    0    |
|          |              trunc_ln65_fu_1307             |    0    |    0    |    0    |    0    |
|          |             trunc_ln168_fu_1408             |    0    |    0    |    0    |    0    |
|          |             p_Result_46_fu_1438             |    0    |    0    |    0    |    0    |
|   trunc  |             p_Result_50_fu_1578             |    0    |    0    |    0    |    0    |
|          |             p_Result_48_fu_1744             |    0    |    0    |    0    |    0    |
|          |             trunc_ln207_fu_1862             |    0    |    0    |    0    |    0    |
|          |             p_Result_52_fu_1890             |    0    |    0    |    0    |    0    |
|          |             p_Result_54_fu_2081             |    0    |    0    |    0    |    0    |
|          |              trunc_ln77_fu_2242             |    0    |    0    |    0    |    0    |
|          |             trunc_ln237_fu_2281             |    0    |    0    |    0    |    0    |
|          |            trunc_ln1049_2_fu_2313           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                p_cast_fu_907                |    0    |    0    |    0    |    0    |
|          |                p_cast5_fu_937               |    0    |    0    |    0    |    0    |
|          |                p_cast6_fu_967               |    0    |    0    |    0    |    0    |
|          |              zext_ln161_fu_1297             |    0    |    0    |    0    |    0    |
|          |              zext_ln165_fu_1315             |    0    |    0    |    0    |    0    |
|          |              zext_ln167_fu_1332             |    0    |    0    |    0    |    0    |
|          |              zext_ln168_fu_1412             |    0    |    0    |    0    |    0    |
|          |              zext_ln15_fu_1452              |    0    |    0    |    0    |    0    |
|          |              zext_ln346_fu_1456             |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_fu_1496             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_1520             |    0    |    0    |    0    |    0    |
|          |             zext_ln15_2_fu_1592             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_2_fu_1596            |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_3_fu_1636            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_2_fu_1660            |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln15_1_fu_1758             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_1_fu_1762            |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_2_fu_1802            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_1_fu_1826            |    0    |    0    |    0    |    0    |
|          |              zext_ln207_fu_1866             |    0    |    0    |    0    |    0    |
|          |             zext_ln15_3_fu_1904             |    0    |    0    |    0    |    0    |
|          |             zext_ln346_3_fu_1908            |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_4_fu_1948            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_3_fu_1972            |    0    |    0    |    0    |    0    |
|          |              zext_ln210_fu_2029             |    0    |    0    |    0    |    0    |
|          |              zext_ln223_fu_2042             |    0    |    0    |    0    |    0    |
|          |             zext_ln15_4_fu_2095             |    0    |    0    |    0    |    0    |
|          |              zext_ln515_fu_2099             |    0    |    0    |    0    |    0    |
|          |            zext_ln1488_5_fu_2139            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_4_fu_2163            |    0    |    0    |    0    |    0    |
|          |              zext_ln236_fu_2262             |    0    |    0    |    0    |    0    |
|          |              zext_ln237_fu_2285             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_989                 |    0    |    0    |    0    |    0    |
|          |                tmp_11_fu_996                |    0    |    0    |    0    |    0    |
|          |                tmp_13_fu_1003               |    0    |    0    |    0    |    0    |
|          |             p_Result_28_fu_1169             |    0    |    0    |    0    |    0    |
|          |              p_Result_s_fu_1200             |    0    |    0    |    0    |    0    |
|          |                tmp_17_fu_1274               |    0    |    0    |    0    |    0    |
|          |             p_Result_45_fu_1420             |    0    |    0    |    0    |    0    |
|          |                isNeg_fu_1466                |    0    |    0    |    0    |    0    |
|          |                tmp_22_fu_1512               |    0    |    0    |    0    |    0    |
|          |             p_Result_49_fu_1560             |    0    |    0    |    0    |    0    |
| bitselect|               isNeg_3_fu_1606               |    0    |    0    |    0    |    0    |
|          |                tmp_30_fu_1652               |    0    |    0    |    0    |    0    |
|          |             p_Result_47_fu_1726             |    0    |    0    |    0    |    0    |
|          |               isNeg_2_fu_1772               |    0    |    0    |    0    |    0    |
|          |                tmp_26_fu_1818               |    0    |    0    |    0    |    0    |
|          |               isNeg_4_fu_1918               |    0    |    0    |    0    |    0    |
|          |                tmp_34_fu_1964               |    0    |    0    |    0    |    0    |
|          |             p_Result_51_fu_2002             |    0    |    0    |    0    |    0    |
|          |             p_Result_53_fu_2063             |    0    |    0    |    0    |    0    |
|          |               isNeg_5_fu_2109               |    0    |    0    |    0    |    0    |
|          |                tmp_38_fu_2155               |    0    |    0    |    0    |    0    |
|          |             p_Result_44_fu_2317             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln6_fu_1040              |    0    |    0    |    0    |    0    |
|          |             ret_V_9_cast_fu_1149            |    0    |    0    |    0    |    0    |
|          |              ret_V_cast_fu_1254             |    0    |    0    |    0    |    0    |
|          |               xs_exp_V_fu_1428              |    0    |    0    |    0    |    0    |
|          |                tmp_6_fu_1524                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_2_fu_1568             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_1664                |    0    |    0    |    0    |    0    |
|partselect|              xs_exp_V_1_fu_1734             |    0    |    0    |    0    |    0    |
|          |                tmp_9_fu_1830                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_4_fu_1880             |    0    |    0    |    0    |    0    |
|          |                tmp_3_fu_1976                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_5_fu_2071             |    0    |    0    |    0    |    0    |
|          |                tmp_4_fu_2167                |    0    |    0    |    0    |    0    |
|          |               trunc_ln_fu_2216              |    0    |    0    |    0    |    0    |
|          |               ret_V_12_fu_2303              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln85_fu_1049              |    0    |    0    |    0    |    0    |
|          |             conv7_i_i_i_fu_1065             |    0    |    0    |    0    |    0    |
|          |            sext_ln1317_1_fu_1141            |    0    |    0    |    0    |    0    |
|          |             sext_ln1317_fu_1246             |    0    |    0    |    0    |    0    |
|          |              sext_ln65_fu_1311              |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_fu_1480             |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_fu_1492             |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_2_fu_1620            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_2_fu_1632            |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_1_fu_1786            |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln1488_1_fu_1798            |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_3_fu_1932            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_3_fu_1944            |    0    |    0    |    0    |    0    |
|          |            sext_ln1512_4_fu_2123            |    0    |    0    |    0    |    0    |
|          |            sext_ln1488_4_fu_2135            |    0    |    0    |    0    |    0    |
|          |             sext_ln234_1_fu_2199            |    0    |    0    |    0    |    0    |
|          |             sext_ln234_2_fu_2208            |    0    |    0    |    0    |    0    |
|          |              sext_ln234_fu_2226             |    0    |    0    |    0    |    0    |
|          |              sext_ln77_fu_2246              |    0    |    0    |    0    |    0    |
|          |            sext_ln1317_2_fu_2290            |    0    |    0    |    0    |    0    |
|          |             sext_ln1319_fu_2293             |    0    |    0    |    0    |    0    |
|          |              sext_ln598_fu_2348             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             tmp_data_V_1_fu_1081            |    0    |    0    |    0    |    0    |
|          |              tmp_keep_V_fu_1085             |    0    |    0    |    0    |    0    |
|          |              tmp_strb_V_fu_1089             |    0    |    0    |    0    |    0    |
|extractvalue|              tmp_user_V_fu_1093             |    0    |    0    |    0    |    0    |
|          |              tmp_last_V_fu_1097             |    0    |    0    |    0    |    0    |
|          |               tmp_id_V_fu_1101              |    0    |    0    |    0    |    0    |
|          |              tmp_dest_V_fu_1105             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               or_ln96_fu_1115               |    0    |    0    |    0    |    0    |
|    or    |               or_ln101_fu_1301              |    0    |    0    |    0    |    0    |
|          |               or_ln106_fu_1994              |    0    |    0    |    0    |    0    |
|          |               or_ln111_fu_2236              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               mantissa_fu_1442              |    0    |    0    |    0    |    0    |
|          |              mantissa_2_fu_1582             |    0    |    0    |    0    |    0    |
|bitconcatenate|              mantissa_1_fu_1748             |    0    |    0    |    0    |    0    |
|          |              mantissa_3_fu_1894             |    0    |    0    |    0    |    0    |
|          |              mantissa_4_fu_2085             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    78   |  17.468 |   6956  |  11536  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------+--------+--------+--------+--------+
|                                |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------+--------+--------+--------+--------+
|       compression_buffer       |    1   |    0   |    0   |    0   |
|          delay_buffer          |   256  |    0   |    0   |    0   |
|fourth_order_double_sin_cos_K0_V|    -   |   59   |   236  |    -   |
|fourth_order_double_sin_cos_K1_V|    -   |   52   |   208  |    -   |
|fourth_order_double_sin_cos_K2_V|    -   |   44   |   176  |    -   |
|fourth_order_double_sin_cos_K3_V|    -   |   33   |   132  |    -   |
|fourth_order_double_sin_cos_K4_V|    -   |   25   |   100  |    -   |
|        lpf_coefficients        |    1   |    0   |    0   |    -   |
|      ref_4oPi_table_256_V      |    8   |    0   |    0   |    -   |
|        wah_values_buffer       |    1   |    0   |    0   |    0   |
+--------------------------------+--------+--------+--------+--------+
|              Total             |   267  |   213  |   852  |    0   |
+--------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|             add5_i_reg_2852            |   64   |
|           add_ln162_reg_2674           |   32   |
|           add_ln165_reg_2724           |    9   |
|           add_ln167_reg_2729           |   11   |
|           add_ln211_reg_2796           |   32   |
|           add_ln224_reg_2837           |   32   |
|          add_ln234_1_reg_2892          |    7   |
|          and_ln188_1_reg_2752          |    1   |
|      axilite_out_local_0_reg_2521      |   32   |
|       axilite_out_local_1_reg_600      |   32   |
|       axilite_out_local_2_reg_665      |   32   |
|       axilite_out_local_3_reg_718      |   32   |
|       axilite_out_local_4_reg_775      |   32   |
|   compression_buffer_addr_2_reg_2761   |    9   |
|   compression_buffer_index_1_reg_2708  |   32   |
|    compression_buffer_index_reg_2504   |   32   |
|    compression_buffer_load_reg_2766    |   32   |
| compression_max_threshold_read_reg_2414|   32   |
| compression_min_threshold_read_reg_2420|   32   |
|compression_zero_threshold_read_reg_2409|   32   |
|          control_read_reg_2442         |    8   |
|            conv18_i_reg_2567           |   32   |
|            conv2_i_reg_2562            |   64   |
|            conv30_i_reg_2572           |   32   |
|          conv7_i_i_i_reg_2556          |   40   |
|            conv_i2_reg_2832            |   64   |
|         current_level_reg_2739         |   32   |
|        current_sample_1_reg_2476       |   32   |
|         current_sample_reg_2621        |   32   |
|            data_V_3_reg_2816           |   32   |
|               dc_reg_2771              |   32   |
|      debug_output_local_0_reg_2514     |   16   |
|      delay_buffer_addr_1_reg_2806      |   17   |
|    delay_buffer_index_load_reg_2786    |   32   |
|       delay_buffer_index_reg_2497      |   32   |
|       delay_buffer_load_reg_2811       |   32   |
|        delay_mult_read_reg_2404        |   32   |
|       delay_samples_read_reg_2399      |   32   |
|  distortion_clip_factor_read_reg_2427  |    8   |
|   distortion_threshold_read_reg_2432   |   32   |
|            empty_72_reg_2456           |   17   |
|            empty_75_reg_2466           |    7   |
|            empty_78_reg_2483           |   32   |
|            empty_80_reg_614            |   32   |
|            empty_81_reg_653            |   32   |
|            empty_83_reg_682            |   32   |
|            empty_84_reg_729            |   32   |
|            empty_87_reg_786            |   32   |
|             empty_reg_2381             |    9   |
|          gmem_addr_1_reg_2867          |   16   |
|         gmem_addr_read_reg_2546        |   16   |
|           gmem_addr_reg_2540           |   16   |
|               i_7_reg_752              |    7   |
|                i_reg_642               |    9   |
|         icmp_ln1049_1_reg_2666         |    1   |
|          icmp_ln1049_reg_2691          |    1   |
|           icmp_ln141_reg_2636          |    1   |
|           icmp_ln143_reg_2640          |    1   |
|           icmp_ln179_reg_2744          |    1   |
|           icmp_ln189_reg_2748          |    1   |
|     lpf_coefficients_addr_reg_2734     |    9   |
|     lpf_coefficients_load_reg_2756     |   32   |
|           mul_ln234_reg_2862           |   41   |
|       negative_threshold_reg_2551      |   32   |
|            or_ln101_reg_2696           |   32   |
|            or_ln111_reg_2873           |   32   |
|            or_ln96_reg_2626            |   32   |
|             r_V_21_reg_2649            |   32   |
|             r_V_46_reg_2907            |   32   |
|             r_V_48_reg_2679            |   40   |
|             r_V_49_reg_2654            |   40   |
|             r_V_50_reg_2912            |   48   |
|              r_V_reg_2644              |   32   |
|                 reg_867                |   32   |
|                 reg_874                |   32   |
|                 reg_879                |   32   |
|                 reg_884                |   64   |
|                 reg_891                |   16   |
|            result_2_reg_763            |   32   |
|            result_3_reg_2929           |   32   |
|          result_V_18_reg_2776          |   32   |
|          result_V_19_reg_2801          |   32   |
|          result_V_21_reg_2857          |   32   |
|            result_V_reg_2781           |   32   |
|            ret_V_12_reg_2917           |   16   |
|          ret_V_9_cast_reg_2659         |   32   |
|           ret_V_cast_reg_2684          |   32   |
|           sext_ln65_reg_2716           |   11   |
|           sext_ln77_reg_2884           |    9   |
|           shl_ln227_reg_2827           |   32   |
|           sub_ln207_reg_2791           |   32   |
|           sub_ln236_reg_2897           |    9   |
|           tempo_read_reg_2394          |   32   |
|             tmp_11_reg_2532            |    1   |
|             tmp_13_reg_2536            |    1   |
|             tmp_2_reg_2847             |   64   |
|          tmp_data_V_1_reg_2586         |   32   |
|           tmp_dest_V_reg_2616          |    6   |
|            tmp_id_V_reg_2611           |    5   |
|            tmp_int_3_reg_699           |   32   |
|            tmp_int_7_reg_628           |   32   |
|            tmp_int_8_reg_796           |   32   |
|             tmp_int_reg_740            |   32   |
|           tmp_keep_V_reg_2592          |    4   |
|           tmp_last_V_reg_2607          |    1   |
|              tmp_reg_2528              |    1   |
|           tmp_strb_V_reg_2597          |    4   |
|           tmp_user_V_reg_2602          |    2   |
|         trunc_ln1049_2_reg_2924        |   32   |
|           trunc_ln23_reg_2449          |    1   |
|             val_3_reg_2821             |   32   |
|       wah_buffer_index_1_reg_2879      |   32   |
|        wah_buffer_index_reg_2490       |   32   |
|        wah_coeffs_read_reg_2388        |   64   |
|    wah_values_buffer_addr_2_reg_2902   |    7   |
|            x_assign_reg_2842           |   64   |
+----------------------------------------+--------+
|                  Total                 |  2997  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_420 |  p1  |   2  |  16  |   32   ||    9    |
| grp_readreq_fu_450 |  p0  |   2  |   1  |    2   |
| grp_readreq_fu_450 |  p2  |   2  |   8  |   16   |
|   grp_read_fu_457  |  p0  |   2  |  16  |   32   |
|  grp_write_fu_465  |  p8  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_465  |  p12 |   2  |   1  |    2   |
|  grp_access_fu_512 |  p0  |   4  |   9  |   36   ||    20   |
|  grp_access_fu_512 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_525 |  p0  |   4  |  17  |   68   ||    20   |
|  grp_access_fu_525 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_538 |  p0  |   4  |   7  |   28   ||    20   |
|  grp_access_fu_538 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_559 |  p0  |   2  |   9  |   18   ||    9    |
|  empty_81_reg_653  |  p0  |   2  |  32  |   64   ||    9    |
|  result_2_reg_763  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_831     |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_835     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_839     |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_852     |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_852     |  p1  |   4  |  64  |   256  ||    9    |
|     grp_fu_864     |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_1240    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1341    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_1704    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_1716    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_2053    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_2271    |  p0  |   2  |   9  |   18   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1874  || 44.7848 ||   283   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   78   |   17   |  6956  |  11536 |    -   |
|   Memory  |   267  |    -   |    -   |   213  |   852  |    0   |
|Multiplexer|    -   |    -   |   44   |    -   |   283  |    -   |
|  Register |    -   |    -   |    -   |  2997  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   267  |   78   |   62   |  10166 |  12671 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
