/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [40:0] _00_;
  reg [2:0] _01_;
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  reg [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_3z[0] | celloutsig_1_2z[1]);
  assign celloutsig_0_1z = ~(in_data[49] | in_data[69]);
  assign celloutsig_0_11z = celloutsig_0_7z ^ celloutsig_0_8z;
  reg [40:0] _05_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 41'h00000000000;
    else _05_ <= { in_data[63:34], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_27z };
  assign { _00_[40:34], out_data[31:0], _00_[1:0] } = _05_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= in_data[110:108];
  assign celloutsig_1_6z = in_data[177:171] / { 1'h1, celloutsig_1_2z[1], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z[9:5], celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_8z } == { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_14z };
  assign celloutsig_0_16z = { celloutsig_0_0z[3:2], celloutsig_0_10z, celloutsig_0_7z } == { celloutsig_0_13z[6:4], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_18z[6:2], celloutsig_0_12z, celloutsig_0_9z } == { celloutsig_0_19z[1:0], celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_1_8z = celloutsig_1_6z[5:3] <= { _01_[1:0], celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_0z[5:2] || celloutsig_0_6z;
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z } || { in_data[13], celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_0z[11:8] % { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_1_0z = in_data[166] ? in_data[152:148] : in_data[116:112];
  assign celloutsig_0_17z = { celloutsig_0_6z[1], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_16z } != { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_25z = - { celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_1_3z = - { _01_[0], celloutsig_1_2z };
  assign celloutsig_0_6z = ~ celloutsig_0_0z[4:1];
  assign celloutsig_0_18z = ~ { celloutsig_0_0z[19:18], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_5z = & celloutsig_1_2z;
  assign celloutsig_0_5z = & { celloutsig_0_3z, celloutsig_0_0z[13:3] };
  assign celloutsig_0_4z = | { in_data[59], in_data[29:15], celloutsig_0_0z[19:13] };
  assign celloutsig_0_2z = | celloutsig_0_0z[19:13];
  assign celloutsig_0_3z = | { in_data[29:15], celloutsig_0_0z[19:13] };
  assign celloutsig_0_7z = ^ { celloutsig_0_0z[8:4], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_8z = ^ { in_data[93:85], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_12z = ^ { celloutsig_0_0z[17:15], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_14z = ^ { celloutsig_0_13z[4], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_24z = ^ { celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_27z = ^ { celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_0_22z = celloutsig_0_0z[13:11] >> { celloutsig_0_18z[4:3], celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[93:74] >> in_data[51:32];
  assign celloutsig_0_19z = { celloutsig_0_0z[14], celloutsig_0_11z, celloutsig_0_2z } >> { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_6z[6:2] <<< celloutsig_1_3z[4:0];
  assign celloutsig_1_15z = { celloutsig_1_0z[4:3], celloutsig_1_11z } ^ celloutsig_1_14z[4:2];
  assign celloutsig_1_11z = ~((celloutsig_1_7z[14] & in_data[172]) | in_data[120]);
  assign celloutsig_1_18z = ~((celloutsig_1_2z[4] & celloutsig_1_7z[0]) | celloutsig_1_13z);
  assign celloutsig_0_20z = ~((celloutsig_0_4z & celloutsig_0_16z) | celloutsig_0_9z[3]);
  assign celloutsig_0_21z = ~((celloutsig_0_12z & celloutsig_0_17z) | celloutsig_0_17z);
  assign celloutsig_0_28z = ~((celloutsig_0_25z[3] & celloutsig_0_10z) | celloutsig_0_22z[2]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_7z = { in_data[149:142], celloutsig_1_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_13z = in_data[37:24];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[140:136];
  assign celloutsig_1_13z = ~((in_data[132] & celloutsig_1_0z[2]) | (in_data[97] & in_data[168]));
  assign celloutsig_0_15z = ~((celloutsig_0_4z & celloutsig_0_11z) | (celloutsig_0_9z[0] & celloutsig_0_7z));
  assign _00_[33:2] = out_data[31:0];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z };
endmodule
