VCD info: dumpfile SoC.vcd opened for output.

0000: read instruction
  31
0001: read 2nd byte
  31 20
    srp 20

0002: read instruction
  0c
0003: read 2nd byte
  0c 12
    ld r0, #12
    reg[20] = 12

0004: read instruction
  1c
0005: read 2nd byte
  1c 34
    ld r1, #34
    reg[21] = 34

0006: read instruction
  e6
0007: read 2nd byte
  e6 ff
0008: read 3rd byte
  e6 ff 80
    ld ff, #80
    reg[ff] = 80

0009: read instruction
0080
  70
000a: read 2nd byte
  70 e0
    push e0
    reg[7f] = 12

000b: read instruction
  70
000c: read 2nd byte
  70 e1
    push e1
    reg[7e] = 34

000d: read instruction
  50
000e: read 2nd byte
  50 e0
    pop e0
    reg[20] = 34

000f: read instruction
  50
0010: read 2nd byte
  50 e1
    pop e1
    reg[21] = 12

0011: read instruction
  8d
0012: read 2nd byte
  8d 00
0013: read 3rd byte
  8d 00 00
    jmp    , 0000

0000: read instruction
testSoC: SUCCESS
