Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Apr 17 15:49:12 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: fsmclkmon/outclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: serialkclkmon/outclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.062        0.000                      0                   68        0.169        0.000                      0                   68        3.000        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 40.690}     81.379          12.288          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       77.062        0.000                      0                   68        0.169        0.000                      0                   68       40.190        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.062ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.828ns (21.996%)  route 2.936ns (78.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 79.814 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          1.212     2.789    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.727    79.814    fsmclkmon/clk_out1
    SLICE_X3Y135         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism              0.568    80.382    
                         clock uncertainty           -0.101    80.280    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    79.851    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         79.851    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                 77.062    

Slack (MET) :             77.062ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.828ns (21.996%)  route 2.936ns (78.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 79.814 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          1.212     2.789    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.727    79.814    fsmclkmon/clk_out1
    SLICE_X3Y135         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism              0.568    80.382    
                         clock uncertainty           -0.101    80.280    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    79.851    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         79.851    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                 77.062    

Slack (MET) :             77.200ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.828ns (22.835%)  route 2.798ns (77.165%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 79.813 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          1.074     2.650    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.726    79.813    fsmclkmon/clk_out1
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.568    80.381    
                         clock uncertainty           -0.101    80.279    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    79.850    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         79.850    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 77.200    

Slack (MET) :             77.200ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.828ns (22.835%)  route 2.798ns (77.165%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 79.813 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          1.074     2.650    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.726    79.813    fsmclkmon/clk_out1
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.568    80.381    
                         clock uncertainty           -0.101    80.279    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    79.850    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         79.850    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 77.200    

Slack (MET) :             77.200ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.828ns (22.835%)  route 2.798ns (77.165%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 79.813 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          1.074     2.650    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.726    79.813    fsmclkmon/clk_out1
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism              0.568    80.381    
                         clock uncertainty           -0.101    80.279    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    79.850    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         79.850    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 77.200    

Slack (MET) :             77.200ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.828ns (22.835%)  route 2.798ns (77.165%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 79.813 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          1.074     2.650    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.726    79.813    fsmclkmon/clk_out1
    SLICE_X3Y134         FDRE                                         r  fsmclkmon/count_reg[16]/C
                         clock pessimism              0.568    80.381    
                         clock uncertainty           -0.101    80.279    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    79.850    fsmclkmon/count_reg[16]
  -------------------------------------------------------------------
                         required time                         79.850    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 77.200    

Slack (MET) :             77.371ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.809%)  route 2.650ns (76.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 79.812 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.925     2.502    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.725    79.812    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.592    80.404    
                         clock uncertainty           -0.101    80.302    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    79.873    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         79.873    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 77.371    

Slack (MET) :             77.371ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.809%)  route 2.650ns (76.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 79.812 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.925     2.502    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.725    79.812    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.592    80.404    
                         clock uncertainty           -0.101    80.302    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    79.873    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         79.873    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 77.371    

Slack (MET) :             77.371ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.809%)  route 2.650ns (76.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 79.812 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.925     2.502    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.725    79.812    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.592    80.404    
                         clock uncertainty           -0.101    80.302    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    79.873    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         79.873    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 77.371    

Slack (MET) :             77.371ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.809%)  route 2.650ns (76.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 79.812 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.843    -0.976    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.456    -0.520 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.162    fsmclkmon/count_reg_n_0_[12]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.124     0.286 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.590     0.876    fsmclkmon/count[18]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.124     1.000 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.452     1.452    fsmclkmon/count[18]_i_5_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.925     2.502    fsmclkmon/count[18]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.086 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.725    79.812    fsmclkmon/clk_out1
    SLICE_X3Y133         FDRE                                         r  fsmclkmon/count_reg[9]/C
                         clock pessimism              0.592    80.404    
                         clock uncertainty           -0.101    80.302    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    79.873    fsmclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                         79.873    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 77.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            bclkmon/outclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.992ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.554    -0.746    bclkmon/clk_out1
    SLICE_X78Y126        FDRE                                         r  bclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.605 r  bclkmon/count_reg[0]/Q
                         net (fo=7, routed)           0.087    -0.518    bclkmon/count[0]
    SLICE_X79Y126        LUT6 (Prop_lut6_I2_O)        0.045    -0.473 r  bclkmon/outclk_i_1/O
                         net (fo=1, routed)           0.000    -0.473    bclkmon/outclk_i_1_n_0
    SLICE_X79Y126        FDRE                                         r  bclkmon/outclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.822    -0.992    bclkmon/clk_out1
    SLICE_X79Y126        FDRE                                         r  bclkmon/outclk_reg/C
                         clock pessimism              0.259    -0.733    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.091    -0.642    bclkmon/outclk_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            serialkclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.889%)  route 0.153ns (45.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.653    -0.647    serialkclkmon/clk_out1
    SLICE_X3Y138         FDRE                                         r  serialkclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  serialkclkmon/count_reg[2]/Q
                         net (fo=6, routed)           0.153    -0.353    serialkclkmon/count_reg_n_0_[2]
    SLICE_X5Y138         LUT6 (Prop_lut6_I5_O)        0.045    -0.308 r  serialkclkmon/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    serialkclkmon/count[5]
    SLICE_X5Y138         FDRE                                         r  serialkclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.926    -0.888    serialkclkmon/clk_out1
    SLICE_X5Y138         FDRE                                         r  serialkclkmon/count_reg[5]/C
                         clock pessimism              0.280    -0.608    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.091    -0.517    serialkclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            serialkclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.653    -0.647    serialkclkmon/clk_out1
    SLICE_X3Y138         FDRE                                         r  serialkclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  serialkclkmon/count_reg[4]/Q
                         net (fo=8, routed)           0.131    -0.374    serialkclkmon/count_reg_n_0_[4]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.329 r  serialkclkmon/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.329    serialkclkmon/count[4]
    SLICE_X3Y138         FDRE                                         r  serialkclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.927    -0.887    serialkclkmon/clk_out1
    SLICE_X3Y138         FDRE                                         r  serialkclkmon/count_reg[4]/C
                         clock pessimism              0.240    -0.647    
    SLICE_X3Y138         FDRE (Hold_fdre_C_D)         0.092    -0.555    serialkclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            lrclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.187ns (52.346%)  route 0.170ns (47.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587    -0.713    lrclkmon/clk_out1
    SLICE_X50Y100        FDRE                                         r  lrclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  lrclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.402    lrclkmon/count_reg_n_0_[1]
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.046    -0.356 r  lrclkmon/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.356    lrclkmon/count[4]
    SLICE_X51Y100        FDRE                                         r  lrclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.857    -0.957    lrclkmon/clk_out1
    SLICE_X51Y100        FDRE                                         r  lrclkmon/count_reg[4]/C
                         clock pessimism              0.257    -0.700    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.107    -0.593    lrclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            serialkclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.054%)  route 0.179ns (48.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.652    -0.648    serialkclkmon/clk_out1
    SLICE_X5Y138         FDRE                                         r  serialkclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  serialkclkmon/count_reg[6]/Q
                         net (fo=6, routed)           0.179    -0.328    serialkclkmon/count_reg_n_0_[6]
    SLICE_X4Y138         LUT5 (Prop_lut5_I1_O)        0.046    -0.282 r  serialkclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    serialkclkmon/count[9]
    SLICE_X4Y138         FDRE                                         r  serialkclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.926    -0.888    serialkclkmon/clk_out1
    SLICE_X4Y138         FDRE                                         r  serialkclkmon/count_reg[9]/C
                         clock pessimism              0.253    -0.635    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.107    -0.528    serialkclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            lrclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587    -0.713    lrclkmon/clk_out1
    SLICE_X50Y100        FDRE                                         r  lrclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  lrclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.402    lrclkmon/count_reg_n_0_[1]
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.045    -0.357 r  lrclkmon/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.357    lrclkmon/count[5]
    SLICE_X51Y100        FDRE                                         r  lrclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.857    -0.957    lrclkmon/clk_out1
    SLICE_X51Y100        FDRE                                         r  lrclkmon/count_reg[5]/C
                         clock pessimism              0.257    -0.700    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.092    -0.608    lrclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            lrclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587    -0.713    lrclkmon/clk_out1
    SLICE_X50Y100        FDRE                                         r  lrclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.572 r  lrclkmon/count_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.402    lrclkmon/count_reg_n_0_[1]
    SLICE_X51Y100        LUT4 (Prop_lut4_I2_O)        0.045    -0.357 r  lrclkmon/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.357    lrclkmon/count[3]
    SLICE_X51Y100        FDRE                                         r  lrclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.857    -0.957    lrclkmon/clk_out1
    SLICE_X51Y100        FDRE                                         r  lrclkmon/count_reg[3]/C
                         clock pessimism              0.257    -0.700    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.091    -0.609    lrclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            serialkclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.653    -0.647    serialkclkmon/clk_out1
    SLICE_X3Y138         FDRE                                         r  serialkclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  serialkclkmon/count_reg[1]/Q
                         net (fo=10, routed)          0.180    -0.326    serialkclkmon/count_reg_n_0_[1]
    SLICE_X3Y137         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  serialkclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    serialkclkmon/count[0]
    SLICE_X3Y137         FDRE                                         r  serialkclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.925    -0.889    serialkclkmon/clk_out1
    SLICE_X3Y137         FDRE                                         r  serialkclkmon/count_reg[0]/C
                         clock pessimism              0.256    -0.633    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.091    -0.542    serialkclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.649    -0.651    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  fsmclkmon/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.393    fsmclkmon/count_reg_n_0_[8]
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.285 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.285    fsmclkmon/count0_carry__0_n_4
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.921    -0.893    fsmclkmon/clk_out1
    SLICE_X3Y132         FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.242    -0.651    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.105    -0.546    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            serialkclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.920%)  route 0.179ns (49.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.652    -0.648    serialkclkmon/clk_out1
    SLICE_X5Y138         FDRE                                         r  serialkclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  serialkclkmon/count_reg[6]/Q
                         net (fo=6, routed)           0.179    -0.328    serialkclkmon/count_reg_n_0_[6]
    SLICE_X4Y138         LUT4 (Prop_lut4_I2_O)        0.045    -0.283 r  serialkclkmon/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    serialkclkmon/count[8]
    SLICE_X4Y138         FDRE                                         r  serialkclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.926    -0.888    serialkclkmon/clk_out1
    SLICE_X4Y138         FDRE                                         r  serialkclkmon/count_reg[8]/C
                         clock pessimism              0.253    -0.635    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.544    serialkclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.379      79.224     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X78Y126    bclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X78Y126    bclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X78Y126    bclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X78Y126    bclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X78Y126    bclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X79Y126    bclkmon/outclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X2Y131     fsmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X3Y133     fsmclkmon/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y131     fsmclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y131     fsmclkmon/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X78Y126    bclkmon/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



