/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module encoder #(
        parameter WIDTH = 4'h8
    ) (
        input wire [(WIDTH)-1:0] in,
        output reg [($clog2(WIDTH))-1:0] out
    );
    logic [31:0] R_26e4ee90_i;
    logic [31:0] RR_26e4ee90_i;
    always @* begin
        out = 1'bx;
        for (RR_26e4ee90_i = 0; RR_26e4ee90_i < WIDTH; RR_26e4ee90_i = RR_26e4ee90_i + 1) begin
      R_26e4ee90_i = (0) + RR_26e4ee90_i * (1);
            if (in[R_26e4ee90_i]) begin
                out = R_26e4ee90_i;
            end
        end
    end
    
    
endmodule