{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727789335996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727789336004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 16:28:55 2024 " "Processing started: Tue Oct 01 16:28:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727789336004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789336004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_2 -c lab4_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_2 -c lab4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789336004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727789336775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727789336775 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab4_2.sv(16) " "Verilog HDL Event Control warning at lab4_2.sv(16): Event Control contains a complex event expression" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1727789345717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_2 " "Found entity 1: lab4_2" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727789345720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_2 " "Elaborating entity \"lab4_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727789345752 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "lab4_2.sv(17) " "Verilog HDL Conditional Statement error at lab4_2.sv(17): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 17 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727789345753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(22) " "Verilog HDL assignment warning at lab4_2.sv(22): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727789345753 "|lab4_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(31) " "Verilog HDL assignment warning at lab4_2.sv(31): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727789345753 "|lab4_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(35) " "Verilog HDL assignment warning at lab4_2.sv(35): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727789345753 "|lab4_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4_2.sv(37) " "Verilog HDL assignment warning at lab4_2.sv(37): truncated value with size 32 to match size of target (7)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727789345753 "|lab4_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q lab4_2.sv(16) " "Verilog HDL Always Construct warning at lab4_2.sv(16): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] lab4_2.sv(16) " "Inferred latch for \"q\[0\]\" at lab4_2.sv(16)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] lab4_2.sv(16) " "Inferred latch for \"q\[1\]\" at lab4_2.sv(16)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] lab4_2.sv(16) " "Inferred latch for \"q\[2\]\" at lab4_2.sv(16)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] lab4_2.sv(16) " "Inferred latch for \"q\[3\]\" at lab4_2.sv(16)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] lab4_2.sv(16) " "Inferred latch for \"q\[4\]\" at lab4_2.sv(16)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] lab4_2.sv(16) " "Inferred latch for \"q\[5\]\" at lab4_2.sv(16)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] lab4_2.sv(16) " "Inferred latch for \"q\[6\]\" at lab4_2.sv(16)" {  } { { "lab4_2.sv" "" { Text "D:/repos/verilog/lab4/lab4_2/lab4_2.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345754 "|lab4_2"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727789345755 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727789345809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 01 16:29:05 2024 " "Processing ended: Tue Oct 01 16:29:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727789345809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727789345809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727789345809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789345809 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727789346408 ""}
