[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4207       tick       3042334       1412310       1364370       3042334 
      2   4207       tick       4354674       2129876       2106305       4354674 
      3   4207       tick       4351362       2129404       2111756       4351362 
      4   4207       tick       4357671       2132234       2117098       4357671 
      5   4207       tick       4366176       2135916       2116828       4366176 
      6   4207       tick       4348816       2127663       2108033       4348816 
      7   4207       tick       4352410       2130727       2109033       4352410 
      8   4207       tick       4368869       2137384       2101830       4368869 
      9   4207       tick       4364903       2136439       2104271       4364903 
     10   4207       tick       4355295       2130384       2111575       4355295 
     11   4207       tick       4354754       2130134       2114563       4354754 
     12   4207       tick       4369748       2137682       2116376       4369748 
     13   4207       tick       4363154       2134475       2114847       4363154 
     14   4207       tick       4352765       2130088       2113811       4352765 
     15   4207       tick       4356201       2131051       2111979       4356201 
     16   4207       tick       4351229       2129698       2112029       4351229 
     17   4207       tick       4352565       2129740       2114421       4352565 
     18   4207       tick       4351905       2129285       2112226       4351905 
     19   4207       tick       4360487       2133603       2111909       4360487 
     20   4207       exit        279745        136947        133757        279745 
