
// Verilog netlist produced by program backanno, Version Radiant (64-bit) 1.0.0.350.6

// backanno -n Verilog -o radiant_proj_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui radiant_proj_impl_1.udb 
// Netlist created on Mon Jun 11 09:38:12 2018
// Netlist written on Mon Jun 11 09:39:00 2018
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module top ( miso, img_rdy, siod, sioc, cam_pwrdn, cam_reset_n, xclk, ssel, 
             mosi, sclk, img_req, pdata, href, vsync, pclk );
  input  ssel, mosi, sclk, img_req;
  input  [7:0] pdata;
  input  href, vsync, pclk;
  output miso, img_rdy, siod, sioc, cam_pwrdn, cam_reset_n, xclk;
  wire   un1_pix_per_line_cry_14_0_S1, un1_pix_per_line_cry_14_0_S0, 
         \un1_pix_per_line_cry_14_0.CO0 , \pix_per_line[15] , 
         un1_pix_per_line_cry_13, \pix_per_line[14] , href_c_i, pclk_c, 
         un1_pix_per_line_cry_12_0_S1, un1_pix_per_line_cry_12_0_S0, 
         \un1_pix_per_line_cry_12_0.CO0 , \pix_per_line[13] , 
         un1_pix_per_line_cry_11, \pix_per_line[12] , 
         un1_pix_per_line_cry_10_0_S1, un1_pix_per_line_cry_10_0_S0, 
         \un1_pix_per_line_cry_10_0.CO0 , \pix_per_line[11] , 
         un1_pix_per_line_cry_9, \pix_per_line[10] , 
         un1_pix_per_line_cry_8_0_S1, un1_pix_per_line_cry_8_0_S0, 
         \un1_pix_per_line_cry_8_0.CO0 , \pix_per_line[9] , 
         un1_pix_per_line_cry_7, \pix_per_line[8] , 
         un1_pix_per_line_cry_6_0_S1, un1_pix_per_line_cry_6_0_S0, 
         \un1_pix_per_line_cry_6_0.CO0 , \pix_per_line[7] , 
         un1_pix_per_line_cry_5, \pix_per_line[6] , 
         un1_pix_per_line_cry_4_0_S1, un1_pix_per_line_cry_4_0_S0, 
         \un1_pix_per_line_cry_4_0.CO0 , \pix_per_line[5] , 
         un1_pix_per_line_cry_3, \pix_per_line[4] , 
         un1_pix_per_line_cry_2_0_S1, un1_pix_per_line_cry_2_0_S0, 
         \un1_pix_per_line_cry_2_0.CO0 , \pix_per_line[3] , 
         un1_pix_per_line_cry_1, \pix_per_line[2] , 
         un1_pix_per_line_cry_1_0_S1, \un1_pix_per_line_cry_1_0.CO0 , 
         \pix_per_line[1] , \pix_per_line[0] , un1_jpeg_size_cry_15_0_S1, 
         un1_jpeg_size_cry_15_0_S0, \un1_jpeg_size_cry_15_0.CO0 , 
         \jpeg_size[16] , un1_jpeg_size_cry_14, \jpeg_size[15] , je_en, 
         un1_jpeg_size_cry_13_0_S1, un1_jpeg_size_cry_13_0_S0, 
         \un1_jpeg_size_cry_13_0.CO0 , \jpeg_size[14] , un1_jpeg_size_cry_12, 
         \jpeg_size[13] , un1_jpeg_size_cry_11_0_S1, un1_jpeg_size_cry_11_0_S0, 
         \un1_jpeg_size_cry_11_0.CO0 , \jpeg_size[12] , un1_jpeg_size_cry_10, 
         \jpeg_size[11] , un1_jpeg_size_cry_9_0_S1, un1_jpeg_size_cry_9_0_S0, 
         \un1_jpeg_size_cry_9_0.CO0 , \jpeg_size[10] , un1_jpeg_size_cry_8, 
         \jpeg_size[9] , un1_jpeg_size_cry_7_0_S1, un1_jpeg_size_cry_7_0_S0, 
         \un1_jpeg_size_cry_7_0.CO0 , \jpeg_size[8] , un1_jpeg_size_cry_6, 
         \jpeg_size[7] , un1_jpeg_size_cry_5_0_S1, un1_jpeg_size_cry_5_0_S0, 
         \un1_jpeg_size_cry_5_0.CO0 , \jpeg_size[6] , un1_jpeg_size_cry_4, 
         \jpeg_size[5] , un1_jpeg_size_cry_3_0_S1, un1_jpeg_size_cry_3_0_S0, 
         \un1_jpeg_size_cry_3_0.CO0 , \jpeg_size[4] , un1_jpeg_size_cry_2, 
         \jpeg_size[3] , un1_jpeg_size_cry_1_0_S1, un1_jpeg_size_cry_1_0_S0, 
         \un1_jpeg_size_cry_1_0.CO0 , \jpeg_size[2] , un1_jpeg_size_cry_0, 
         \jpeg_size[1] , un1_jpeg_size_cry_0_0_S1, \un1_jpeg_size_cry_0_0.CO0 , 
         \jpeg_size[0] , jpeg_size_0_sqmuxa, un1_pixel_cnt_cry_15_0_S1, 
         un1_pixel_cnt_cry_15_0_S0, \un1_pixel_cnt_cry_15_0.CO0 , 
         \pixel_cnt[16] , un1_pixel_cnt_cry_14, \pixel_cnt[15] , q_vsync, 
         un1_pixel_cnt_cry_13_0_S1, un1_pixel_cnt_cry_13_0_S0, 
         \un1_pixel_cnt_cry_13_0.CO0 , \pixel_cnt[14] , un1_pixel_cnt_cry_12, 
         \pixel_cnt[13] , un1_pixel_cnt_cry_11_0_S1, un1_pixel_cnt_cry_11_0_S0, 
         \un1_pixel_cnt_cry_11_0.CO0 , \pixel_cnt[12] , un1_pixel_cnt_cry_10, 
         \pixel_cnt[11] , un1_pixel_cnt_cry_9_0_S1, un1_pixel_cnt_cry_9_0_S0, 
         \un1_pixel_cnt_cry_9_0.CO0 , \pixel_cnt[10] , un1_pixel_cnt_cry_8, 
         \pixel_cnt[9] , un1_pixel_cnt_cry_7_0_S1, un1_pixel_cnt_cry_7_0_S0, 
         \un1_pixel_cnt_cry_7_0.CO0 , \pixel_cnt[8] , un1_pixel_cnt_cry_6, 
         \pixel_cnt[7] , un1_pixel_cnt_cry_5_0_S1, un1_pixel_cnt_cry_5_0_S0, 
         \un1_pixel_cnt_cry_5_0.CO0 , \pixel_cnt[6] , un1_pixel_cnt_cry_4, 
         \pixel_cnt[5] , un1_pixel_cnt_cry_3_0_S1, un1_pixel_cnt_cry_3_0_S0, 
         \un1_pixel_cnt_cry_3_0.CO0 , \pixel_cnt[4] , un1_pixel_cnt_cry_2, 
         \pixel_cnt[3] , un1_pixel_cnt_cry_1_0_S1, un1_pixel_cnt_cry_1_0_S0, 
         \un1_pixel_cnt_cry_1_0.CO0 , \pixel_cnt[2] , un1_pixel_cnt_cry_0, 
         \pixel_cnt[1] , un1_pixel_cnt_cry_0_0_S1, \un1_pixel_cnt_cry_0_0.CO0 , 
         \pixel_cnt[0] , pixel_cnt_0_sqmuxa, \yty/un6_img_col_cry_4_0.CO0 , 
         \yty/img_x[8] , \yty/un6_img_col_cry_3 , \yty/img_x[7] , 
         \yty/un6_img_col_cry_4_0_S0 , \yty/un6_img_col_cry_4_0_S1 , 
         \yty/un6_img_col_cry_2_0.CO0 , \yty/img_x[6] , 
         \yty/un6_img_col_cry_1 , \yty/img_x[5] , \yty/un6_img_col_cry_2_0_S0 , 
         \yty/un6_img_col_cry_2_0_S1 , \yty/un6_img_col_cry_1_0.CO0 , 
         \yty/img_x[4] , \yty/img_x[3] , \yty/un6_img_col_cry_1_0_S1 , 
         \yty/un6_img_row_s_4_0.CO0 , \yty/un6_img_row_cry_3 , \yty/img_y[7] , 
         \yty/un6_img_row_s_4_0_S0 , \yty/un6_img_row_cry_2_0.CO0 , 
         \yty/img_y[6] , \yty/un6_img_row_cry_1 , \yty/img_y[5] , 
         \yty/un6_img_row_cry_2_0_S0 , \yty/un6_img_row_cry_2_0_S1 , 
         \yty/un6_img_row_cry_1_0.CO0 , \yty/img_y[4] , \yty/img_y[3] , 
         \yty/un6_img_row_cry_1_0_S1 , \yty/img_row_s_0[7].CO0 , 
         \yty/img_row_cry[6] , \yty/img_row[7] , \yty/img_row_s[7] , 
         \yty/img_row_cry_0[5].CO0 , \yty/img_row[6] , \yty/img_row_cry[4] , 
         \yty/img_row[5] , \yty/img_row_s[5] , \yty/img_row_s[6] , 
         \yty/img_row_cry_0[3].CO0 , \yty/img_row[4] , \yty/img_row_cry[2] , 
         \yty/img_row[3] , \yty/img_row_s[3] , \yty/img_row_s[4] , 
         \yty/img_row_cry_0[1].CO0 , \yty/img_row[2] , \yty/img_row_cry[0] , 
         \yty/img_row[1] , \yty/img_row_s[1] , \yty/img_row_s[2] , 
         \yty/img_row_cry_0[0].CO0 , \yty/img_row[0] , VCC, \yty/img_row_s[0] , 
         \yty/img_col_cry_0[7].CO0 , \yty/img_col[8] , \yty/img_col_cry[6] , 
         \yty/img_col[7] , \yty/img_col_s[7] , \yty/img_col_s[8] , 
         \yty/img_col_cry_0[5].CO0 , \yty/img_col[6] , \yty/img_col_cry[4] , 
         \yty/img_col[5] , \yty/img_col_s[5] , \yty/img_col_s[6] , 
         \yty/img_col_cry_0[3].CO0 , \yty/img_col[4] , \yty/img_col_cry[2] , 
         \yty/img_col[3] , \yty/img_col_s[3] , \yty/img_col_s[4] , 
         \yty/img_col_cry_0[1].CO0 , \yty/img_col[2] , \yty/img_col_cry[0] , 
         \yty/img_col[1] , \yty/img_col_s[1] , \yty/img_col_s[2] , 
         \yty/yuv_fifo/write_pointer_s[8] , \yty/yuv_fifo/write_pointer_s[7] , 
         \yty/yuv_fifo/write_pointer_cry_0[7].CO0 , 
         \yty/yuv_fifo/write_pointer[8] , \yty/yuv_fifo/write_pointer_cry[6] , 
         \yty/yuv_fifo/write_pointer[7] , \yty/ff_wr , 
         \yty/yuv_fifo/write_pointer_s[6] , \yty/yuv_fifo/write_pointer_s[5] , 
         \yty/yuv_fifo/write_pointer_cry_0[5].CO0 , 
         \yty/yuv_fifo/write_pointer[6] , \yty/yuv_fifo/write_pointer_cry[4] , 
         \yty/yuv_fifo/write_pointer[5] , \yty/yuv_fifo/write_pointer_s[4] , 
         \yty/yuv_fifo/write_pointer_s[3] , 
         \yty/yuv_fifo/write_pointer_cry_0[3].CO0 , 
         \yty/yuv_fifo/write_pointer[4] , \yty/yuv_fifo/write_pointer_cry[2] , 
         \yty/yuv_fifo/write_pointer[3] , \yty/yuv_fifo/write_pointer_s[2] , 
         \yty/yuv_fifo/write_pointer_s[1] , 
         \yty/yuv_fifo/write_pointer_cry_0[1].CO0 , 
         \yty/yuv_fifo/write_pointer[2] , \yty/yuv_fifo/write_pointer_cry[0] , 
         \yty/yuv_fifo/write_pointer[1] , \yty/yuv_fifo/write_pointer_s[0] , 
         \yty/yuv_fifo/write_pointer_cry_0[0].CO0 , 
         \yty/yuv_fifo/write_pointer[0] , \yty/yuv_fifo/full_i , 
         \yty/yuv_fifo/cnt_s[9] , \yty/yuv_fifo/cnt_s_0[9].CO0 , 
         \yty/yuv_fifo/cnt_cry[8] , \yty/yuv_fifo/fifo_level[9] , 
         \yty/ff_wr_i , \yty/ff_wr_RNI79NE , \yty/yuv_fifo/cnt_s[8] , 
         \yty/yuv_fifo/cnt_s[7] , \yty/yuv_fifo/cnt_cry_0[7].CO0 , 
         \yty/yuv_fifo/fifo_level[8] , \yty/yuv_fifo/cnt_cry[6] , 
         \yty/yuv_fifo/fifo_level[7] , \yty/yuv_fifo/cnt_s[6] , 
         \yty/yuv_fifo/cnt_s[5] , \yty/yuv_fifo/cnt_cry_0[5].CO0 , 
         \yty/yuv_fifo/fifo_level[6] , \yty/yuv_fifo/cnt_cry[4] , 
         \yty/yuv_fifo/fifo_level[5] , \yty/yuv_fifo/cnt_s[4] , 
         \yty/yuv_fifo/cnt_s[3] , \yty/yuv_fifo/cnt_cry_0[3].CO0 , 
         \yty/yuv_fifo/fifo_level[4] , \yty/yuv_fifo/cnt_cry[2] , 
         \yty/yuv_fifo/fifo_level[3] , \yty/yuv_fifo/cnt_s[2] , 
         \yty/yuv_fifo/cnt_s[1] , \yty/yuv_fifo/cnt_cry_0[1].CO0 , 
         \yty/yuv_fifo/fifo_level[2] , \yty/yuv_fifo/cnt_cry[0] , 
         \yty/yuv_fifo/fifo_level[1] , \yty/yuv_fifo/cnt_s[0] , 
         \yty/yuv_fifo/cnt_cry_0[0].CO0 , \yty/yuv_fifo/fifo_level[0] , 
         \yty/yuv_fifo/read_pointer_s[8] , \yty/yuv_fifo/read_pointer_s[7] , 
         \yty/yuv_fifo/read_pointer_cry_0[7].CO0 , 
         \yty/yuv_fifo/read_pointer[8] , \yty/yuv_fifo/read_pointer_cry[6] , 
         \yty/yuv_fifo/read_pointer[7] , je_rd, 
         \yty/yuv_fifo/read_pointer_s[6] , \yty/yuv_fifo/read_pointer_s[5] , 
         \yty/yuv_fifo/read_pointer_cry_0[5].CO0 , 
         \yty/yuv_fifo/read_pointer[6] , \yty/yuv_fifo/read_pointer_cry[4] , 
         \yty/yuv_fifo/read_pointer[5] , \yty/yuv_fifo/read_pointer_s[4] , 
         \yty/yuv_fifo/read_pointer_s[3] , 
         \yty/yuv_fifo/read_pointer_cry_0[3].CO0 , 
         \yty/yuv_fifo/read_pointer[4] , \yty/yuv_fifo/read_pointer_cry[2] , 
         \yty/yuv_fifo/read_pointer[3] , \yty/yuv_fifo/read_pointer_s[2] , 
         \yty/yuv_fifo/read_pointer_s[1] , 
         \yty/yuv_fifo/read_pointer_cry_0[1].CO0 , 
         \yty/yuv_fifo/read_pointer[2] , \yty/yuv_fifo/read_pointer_cry[0] , 
         \yty/yuv_fifo/read_pointer[1] , \yty/yuv_fifo/read_pointer_s[0] , 
         \yty/yuv_fifo/read_pointer_cry_0[0].CO0 , 
         \yty/yuv_fifo/read_pointer[0] , \yty/yuv_fifo/read_pointer_scalar , 
         \yty/img_col_cry_0[0].CO0 , \yty/img_col[0] , \yty/img_col_s[0] , 
         \je/un5_QNT_DU.I_9_6_0.CO0 , \je/I_9_4 , \je/I_9_6_and_lofx , 
         \je/N_7 , \je/un5_QNT_DU.I_9_4_0.CO0 , \je/I_9_4_and , \je/I_9_2 , 
         \je/I_9_3_and , \je/un5_QNT_DU.I_9_2_0.CO0 , \je/I_9_2_and , 
         \je/I_9_0 , \je/I_9_1_and , \je/un5_QNT_DU.I_9_0_0.CO0 , 
         \je/I_9_0_and , \je/I_9_and , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNITG05M4.CO0 , 
         \je/mult1_inf_abs0[7] , \je/mult1_un3_sum_c7_i , 
         \je/mult1_un10_sum_1_cry_6 , \je/mult1_un3_sum[6] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II_0 , 
         \je/mult1_un10_sum1[7] , \je/mult1_un10_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNILN7OH3.CO0 , 
         \je/mult1_un3_sum[5] , \je/mult1_inf_abs0[6] , 
         \je/mult1_un10_sum_1_cry_4 , \je/mult1_un3_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNI9GK2I , \je/mult1_un10_sum1[5] , 
         \je/mult1_un10_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.CO0 , 
         \je/mult1_un3_sum[3] , \je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH , 
         \je/mult1_un10_sum_1_cry_2 , \je/mult1_un3_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNITQ98H , \je/mult1_un10_sum1[3] , 
         \je/mult1_un10_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI7I6CP.CO0 , 
         \je/mult1_un3_sum[1] , \je/mult1_inf_abs0[2] , 
         \je/mult1_un10_sum_1_cry_0 , \je/mult1_un3_sum_axb0_i , 
         \je/mult1_inf_abs0[1] , \je/mult1_un10_sum1[1] , 
         \je/mult1_un10_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_1_cry_0_0.CO0 , 
         \je/mult1_un10_sum_0 , \je.fdtbl_rom_d[0] , \je/mult1_un10_sum1[0] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIO1OJ5L1.CO0 , 
         \je/mult1_un94_sum_1_axb_8 , \je/mult1_un94_sum_1_cry_6 , 
         \je/mult1_un87_sum[6] , \je/QNT_DU_ret_10_RNI8993TT2 , 
         \je/mult1_un94_sum1[7] , \je/mult1_un94_sum1[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIOER05Q1.CO0 , \je/mult1_un87_sum[5] , 
         \je/QNT_DU_ret_10_RNI7893TT2 , \je/mult1_un94_sum_1_cry_4 , 
         \je/mult1_un87_sum[4] , \je/QNT_DU_ret_10_RNI1B5N181 , 
         \je/mult1_un94_sum1[5] , \je/mult1_un94_sum1[6] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNI1QK1RP3.CO0 , \je/mult1_un87_sum[3] , 
         \je/QNT_DU_ret_10_RNI0A5N181 , \je/mult1_un94_sum_1_cry_2 , 
         \je/mult1_un87_sum[2] , \je/QNT_DU_ret_10_RNII8FU8S1 , 
         \je/mult1_un94_sum1[3] , \je/mult1_un94_sum1[4] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNISA0D08.CO0 , \je/mult1_un87_sum[1] , 
         \je/QNT_DU_ret_10_RNIH7FU8S1 , \je/mult1_un94_sum_1_cry_0 , 
         \je/mult1_un87_sum[0] , \je/QNT_DU_ret_10_RNI8VO7SM , 
         \je/mult1_un94_sum1[1] , \je/mult1_un94_sum1[2] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIJ32H.CO0 , \je/mult1_un94_sum_0 , 
         \je/fdtbl_rom_d_o[0] , \je/mult1_un94_sum1[0] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNIO4N6803.CO0 , 
         \je/mult1_un87_sum_0_axb_8 , \je/mult1_un87_sum_0_cry_6 , 
         \je/mult1_un80_sum[6] , \je/QNT_DU_ret_3_RNIOEVH1E , 
         \je/mult1_un87_sum0[7] , \je/mult1_un87_sum0[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_10_RNI88KNK02.CO0 , \je/mult1_un80_sum[5] , 
         \je/QNT_DU_ret_3_RNILEVH1E , \je/mult1_un87_sum_0_cry_4 , 
         \je/mult1_un80_sum[4] , \je/QNT_DU_ret_9_RNIB7BGD8 , 
         \je/mult1_un87_sum0[5] , \je/mult1_un87_sum0[6] , 
         \je/un5_QNT_DU.QNT_DU_ret_10_RNIRJ8N8S.CO0 , \je/mult1_un80_sum[3] , 
         \je/QNT_DU_ret_9_RNIE7BGD8 , \je/mult1_un87_sum_0_cry_2 , 
         \je/mult1_un80_sum[2] , \je/QNT_DU_ret_9_RNICBNK25 , 
         \je/mult1_un87_sum0[3] , \je/mult1_un87_sum0[4] , 
         \je/un5_QNT_DU.QNT_DU_ret_10_RNIM38T76.CO0 , \je/mult1_un80_sum[1] , 
         \je/mult1_un2_temp_b_o[2] , \je/mult1_un87_sum_0_cry_0 , 
         \je/mult1_un80_sum[0] , \je/QNT_DU_ret_9_RNIVCINN2 , 
         \je/mult1_un87_sum0[1] , \je/mult1_un87_sum0[2] , 
         \je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9_0.CO0 , \je/mult1_un87_sum_0 , 
         \je/mult1_un87_sum0[0] , \je/un5_QNT_DU.QNT_DU_ret_3_RNI4KPN603.CO0 , 
         \je/mult1_un87_sum_1_axb_8 , \je/mult1_un87_sum_1_cry_6 , 
         \je/QNT_DU_ret_3_RNIAVHC1E , \je/mult1_un87_sum1[7] , 
         \je/mult1_un87_sum1[8] , \je/un5_QNT_DU.QNT_DU_ret_10_RNIC42NJ02.CO0 , 
         \je/QNT_DU_ret_3_RNI9UHC1E , \je/mult1_un87_sum_1_cry_4 , 
         \je/QNT_DU_ret_9_RNIPITAD8 , \je/mult1_un87_sum1[5] , 
         \je/mult1_un87_sum1[6] , \je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.CO0 , 
         \je/QNT_DU_ret_9_RNIOHTAD8 , \je/mult1_un87_sum_1_cry_2 , 
         \je/QNT_DU_ret_9_RNIIK9F25 , \je/mult1_un87_sum1[3] , 
         \je/mult1_un87_sum1[4] , \je/un5_QNT_DU.QNT_DU_ret_10_RNI8HCI76.CO0 , 
         \je/mult1_inf_abs0_o[2] , \je/mult1_un87_sum_1_cry_0 , 
         \je/QNT_DU_ret_9_RNI6J4IN2 , \je/mult1_un87_sum1[1] , 
         \je/mult1_un87_sum1[2] , \je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9.CO0 , 
         \je/mult1_un87_sum1[0] , \je/un5_QNT_DU.QNT_DU_ret_3_RNIGAKDU3.CO0 , 
         \je/mult1_un80_sum_0_axb_8 , \je/mult1_un80_sum_0_cry_6 , 
         \je/mult1_un73_sum[6] , \je/mult1_un2_temp_b_o[7] , 
         \je/mult1_un80_sum0[7] , \je/mult1_un80_sum0[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_9_RNIMLS062.CO0 , \je/mult1_un73_sum[5] , 
         \je/mult1_un2_temp_b_o[6] , \je/mult1_un80_sum_0_cry_4 , 
         \je/mult1_un73_sum[4] , \je/mult1_un2_temp_b_o[5] , 
         \je/mult1_un80_sum0[5] , \je/mult1_un80_sum0[6] , 
         \je/un5_QNT_DU.QNT_DU_ret_9_RNI7B7S11.CO0 , \je/mult1_un73_sum[3] , 
         \je/mult1_un2_temp_b_o[4] , \je/mult1_un80_sum_0_cry_2 , 
         \je/mult1_un73_sum[2] , \je/mult1_un2_temp_b_o[3] , 
         \je/mult1_un80_sum0[3] , \je/mult1_un80_sum0[4] , 
         \je/un5_QNT_DU.QNT_DU_ret_9_RNI6QUBC.CO0 , \je/mult1_un73_sum[1] , 
         \je/mult1_un80_sum_0_cry_0 , \je/mult1_un73_sum[0] , 
         \je/mult1_un2_temp_b_o[1] , \je/mult1_un80_sum0[1] , 
         \je/mult1_un80_sum0[2] , \je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54_0.CO0 , 
         \je/mult1_un80_sum_0 , \je/mult1_un80_sum0[0] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNISPMUS3.CO0 , 
         \je/mult1_un80_sum_1_axb_8 , \je/mult1_un80_sum_1_cry_6 , 
         \je/mult1_inf_abs0_o[7] , \je/mult1_un80_sum1[7] , 
         \je/mult1_un80_sum1[8] , \je/un5_QNT_DU.QNT_DU_ret_9_RNIQHA052.CO0 , 
         \je/mult1_inf_abs0_o[6] , \je/mult1_un80_sum_1_cry_4 , 
         \je/mult1_inf_abs0_o[5] , \je/mult1_un80_sum1[5] , 
         \je/mult1_un80_sum1[6] , \je/un5_QNT_DU.QNT_DU_ret_9_RNI9CG611.CO0 , 
         \je/mult1_inf_abs0_o[4] , \je/mult1_un80_sum_1_cry_2 , 
         \je/mult1_inf_abs0_o[3] , \je/mult1_un80_sum1[3] , 
         \je/mult1_un80_sum1[4] , \je/un5_QNT_DU.QNT_DU_ret_9_RNIO731C.CO0 , 
         \je/mult1_un80_sum_1_cry_0 , \je/mult1_inf_abs0_o[1] , 
         \je/mult1_un80_sum1[1] , \je/mult1_un80_sum1[2] , 
         \je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54.CO0 , \je/mult1_un80_sum1[0] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNIVLVUF.CO0 , \je/mult1_un2_temp_b_o[8] , 
         \je/mult1_un66_sum[7] , \je/mult1_un73_sum_0_cry_6 , 
         \je/mult1_un66_sum[6] , \je/mult1_un73_sum0[7] , 
         \je/mult1_un73_sum0[8] , \je/un5_QNT_DU.QNT_DU_ret_1_RNI4E0U9.CO0 , 
         \je/mult1_un66_sum[5] , \je/mult1_un73_sum_0_cry_4 , 
         \je/mult1_un66_sum[4] , \je/mult1_un73_sum0[5] , 
         \je/mult1_un73_sum0[6] , \je/un5_QNT_DU.QNT_DU_ret_12_RNIH7BE5.CO0 , 
         \je/mult1_un66_sum[3] , \je/mult1_un73_sum_0_cry_2 , 
         \je/mult1_un66_sum[2] , \je/mult1_un73_sum0[3] , 
         \je/mult1_un73_sum0[4] , \je/un5_QNT_DU.QNT_DU_ret_12_RNIVMU82.CO0 , 
         \je/mult1_un66_sum[1] , \je/mult1_un73_sum_0_cry_0 , 
         \je/mult1_un66_sum[0] , \je/mult1_un73_sum0[1] , 
         \je/mult1_un73_sum0[2] , \je/un5_QNT_DU.QNT_DU_ret_12_RNI268F.CO0 , 
         \je/mult1_un73_sum_0 , \je/QNT_DU_ret_116_fast[0] , 
         \je/mult1_un73_sum0[0] , \je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.CO0 , 
         \je/mult1_un73_sum_1_cry_6 , \je/mult1_un73_sum1[7] , 
         \je/mult1_un73_sum1[8] , \je/un5_QNT_DU.QNT_DU_ret_1_RNI7AET8.CO0 , 
         \je/mult1_un73_sum_1_cry_4 , \je/mult1_un73_sum1[5] , 
         \je/mult1_un73_sum1[6] , \je/un5_QNT_DU.QNT_DU_ret_11_RNII8KO4.CO0 , 
         \je/mult1_un73_sum_1_cry_2 , \je/mult1_un73_sum1[3] , 
         \je/mult1_un73_sum1[4] , \je/un5_QNT_DU.QNT_DU_ret_11_RNIG43U1.CO0 , 
         \je/mult1_un73_sum_1_cry_0 , \je/mult1_un73_sum1[1] , 
         \je/mult1_un73_sum1[2] , \je/un5_QNT_DU.QNT_DU_ret_11_RNI168F.CO0 , 
         \je/mult1_un73_sum_1 , \je/mult1_un73_sum1[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0 , 
         \je/mult1_un24_sum_0_axb_8 , \je/mult1_un24_sum_0_cry_6 , 
         \je/mult1_un17_sum[6] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2 , 
         \je/mult1_un24_sum0[7] , \je/mult1_un24_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIBIG43S2.CO0 , 
         \je/mult1_un2_temp_b[6] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_23_RNI8SL81K2 , 
         \je/mult1_un24_sum_0_cry_4 , \je/mult1_un2_temp_b[5] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIEHN9TB1 , 
         \je/mult1_un24_sum0[5] , \je/mult1_un24_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQJRQ3S2.CO0 , 
         \je/mult1_un2_temp_b[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNIDHN9TB1 , 
         \je/mult1_un24_sum_0_cry_2 , \je/mult1_un2_temp_b[3] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNITFF2KJ , 
         \je/mult1_un24_sum0[3] , \je/mult1_un24_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIP1DNHS.CO0 , 
         \je/mult1_un2_temp_b[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNI5FF2KJ , 
         \je/mult1_un24_sum_0_cry_0 , \je/mult1_un2_temp_b[1] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIOCT1L8 , 
         \je/mult1_un24_sum0[1] , \je/mult1_un24_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_0_cry_0_0.CO0 , 
         \je/mult1_un24_sum_0 , \je/mult1_un24_sum0[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0 , 
         \je/mult1_un24_sum_1_axb_8 , \je/mult1_un24_sum_1_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0 , 
         \je/mult1_un24_sum1[7] , \je/mult1_un24_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIUEQUHA1.CO0 , 
         \je/mult1_un17_sum[5] , \je/fdtbl_rom_data_2_0_dreg_ret_7_RNIV63PC32 , 
         \je/mult1_un24_sum_1_cry_4 , \je/mult1_un17_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNIHHU01V3 , 
         \je/mult1_un24_sum1[5] , \je/mult1_un24_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI4E8LK51.CO0 , 
         \je/mult1_un17_sum[3] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_10_RNIGHU01V3 , 
         \je/mult1_un24_sum_1_cry_2 , \je/mult1_un17_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNIOHA35M1 , 
         \je/mult1_un24_sum1[3] , \je/mult1_un24_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIGB1HPQ3.CO0 , 
         \je/mult1_un17_sum[1] , \je/fdtbl_rom_data_2_0_dreg_ret_3_RNILHA35M1 , 
         \je/mult1_un24_sum_1_cry_0 , \je/mult1_un17_sum[0] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNIVAK18L , \je/mult1_un24_sum1[1] , 
         \je/mult1_un24_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_1_cry_0_0.CO0 , 
         \je/mult1_un24_sum1[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.CO0 , 
         \je/mult1_un38_sum_0_axb_8 , \je/mult1_un38_sum_0_cry_6 , 
         \je/mult1_un31_sum[6] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2 , 
         \je/mult1_un38_sum0[7] , \je/mult1_un38_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIOOI7963.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_23_RNIQD0N1M , 
         \je/mult1_un38_sum_0_cry_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNI6VPCB22 , 
         \je/mult1_un38_sum0[5] , \je/mult1_un38_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNI5VPCB22 , 
         \je/mult1_un38_sum_0_cry_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIV1D8VA1 , 
         \je/mult1_un38_sum0[3] , \je/mult1_un38_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1 , 
         \je/mult1_un38_sum_0_cry_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI8CVO8L3 , 
         \je/mult1_un38_sum0[1] , \je/mult1_un38_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_0_cry_0_0.CO0 , 
         \je/mult1_un38_sum_0 , \je/mult1_un38_sum0[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOF82BD1.CO0 , 
         \je/mult1_un38_sum_1_axb_8 , \je/mult1_un38_sum_1_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2_0 , 
         \je/mult1_un38_sum1[7] , \je/mult1_un38_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.CO0 , 
         \je/mult1_un31_sum[5] , \je/fdtbl_rom_data_2_0_dreg_ret_7_RNIPDONCR3 , 
         \je/mult1_un38_sum_1_cry_4 , \je/mult1_un31_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNIVMA99B3 , 
         \je/mult1_un38_sum1[5] , \je/mult1_un38_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.CO0 , 
         \je/mult1_un31_sum[3] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3 , 
         \je/mult1_un38_sum_1_cry_2 , \je/mult1_un31_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNIGSGJAN , \je/mult1_un38_sum1[3] , 
         \je/mult1_un38_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9BB73R3.CO0 , 
         \je/mult1_un31_sum[1] , \je/fdtbl_rom_data_2_0_dreg_ret_3_RNIDSGJAN , 
         \je/mult1_un38_sum_1_cry_0 , \je/mult1_un31_sum[0] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNI1U757M3 , 
         \je/mult1_un38_sum1[1] , \je/mult1_un38_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_1_cry_0_0.CO0 , 
         \je/mult1_un38_sum1[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.CO0 , 
         \je/mult1_un52_sum_0_axb_8 , \je/mult1_un52_sum_0_cry_6 , 
         \je/mult1_un45_sum[6] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0 , 
         \je/mult1_un52_sum0[7] , \je/mult1_un52_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIHK45661.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_23_RNIIBK5V93 , 
         \je/mult1_un52_sum_0_cry_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNI68DP751 , 
         \je/mult1_un52_sum0[5] , \je/mult1_un52_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUFREUM.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNI58DP751 , 
         \je/mult1_un52_sum_0_cry_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIHR4IB51 , 
         \je/mult1_un52_sum0[3] , \je/mult1_un52_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIHR1CAC2.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNIPQ4IB51 , 
         \je/mult1_un52_sum_0_cry_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIABHFN61 , 
         \je/mult1_un52_sum0[1] , \je/mult1_un52_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_0_cry_0_0.CO0 , 
         \je/mult1_un52_sum_0 , \je/mult1_un52_sum0[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.CO0 , 
         \je/mult1_un52_sum_1_axb_8 , \je/mult1_un52_sum_1_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M , 
         \je/mult1_un52_sum1[7] , \je/mult1_un52_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICL96HP2.CO0 , 
         \je/mult1_un45_sum[5] , \je/fdtbl_rom_data_2_0_dreg_ret_7_RNI058J4I3 , 
         \je/mult1_un52_sum_1_cry_4 , \je/mult1_un45_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNIUDIIRU3 , 
         \je/mult1_un52_sum1[5] , \je/mult1_un52_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIO5QHN6.CO0 , 
         \je/mult1_un45_sum[3] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_10_RNITMNIB22 , 
         \je/mult1_un52_sum_1_cry_2 , \je/mult1_un45_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNIPL2LM22 , 
         \je/mult1_un52_sum1[3] , \je/mult1_un52_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIKIR5672.CO0 , 
         \je/mult1_un45_sum[1] , \je/fdtbl_rom_data_2_0_dreg_ret_3_RNIML2LM22 , 
         \je/mult1_un52_sum_1_cry_0 , \je/mult1_un45_sum[0] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNIQ78DQ62 , 
         \je/mult1_un52_sum1[1] , \je/mult1_un52_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_1_cry_0_0.CO0 , 
         \je/mult1_un52_sum1[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNIQDUS53.CO0 , 
         \je/mult1_un10_sum_0_axb_8 , \je/mult1_un10_sum_0_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II , \je/mult1_un10_sum0[7] , 
         \je/mult1_un10_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.CO0 , 
         \je/mult1_un10_sum_0_cry_4 , \je/mult1_un10_sum0[5] , 
         \je/mult1_un10_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNI1DTG9 , 
         \je/mult1_un10_sum_0_cry_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79 , \je/mult1_un10_sum0[3] , 
         \je/mult1_un10_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI7GLQQ.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNIG98R8 , 
         \je/mult1_un10_sum_0_cry_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNI8K2J8 , \je/mult1_un10_sum0[1] , 
         \je/mult1_un10_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_0_cry_0_0.CO0 , 
         \je/mult1_un10_sum0[0] , \je/un5_QNT_DU.QNT_DU_ret_3_RNI30IFKI3.CO0 , 
         \je/mult1_un24_sum_o[8] , \je/mult1_un2_quotient_2s_1_cry_11 , 
         \je/mult1_un31_sum_o[8] , \je/mult1_un2_quotient_2s1[13] , 
         \je/mult1_un2_quotient_2s1[14] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNISNDEKI3.CO0 , \je/mult1_un38_sum_o[8] , 
         \je/mult1_un2_quotient_2s_1_cry_9 , \je/mult1_un45_sum_o[8] , 
         \je/mult1_un2_quotient_2s1[11] , \je/mult1_un2_quotient_2s1[12] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNI1C5BKI3.CO0 , \je/mult1_un52_sum_o[8] , 
         \je/mult1_un2_quotient_2s_1_cry_7 , \je/mult1_un59_sum_o[8] , 
         \je/mult1_un2_quotient_2s1[9] , \je/mult1_un2_quotient_2s1[10] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNIFSO5KI3.CO0 , \je/mult1_un66_sum[8] , 
         \je/mult1_un2_quotient_2s_1_cry_5 , \je/QNT_DU_ret_3_RNIKF7N11_0 , 
         \je/mult1_un2_quotient_2s1[7] , \je/mult1_un2_quotient_2s1[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNIGOB6FH3.CO0 , 
         \je/QNT_DU_ret_3_RNI0KI3T8_0 , \je/mult1_un2_quotient_2s_1_cry_3 , 
         \je/QNT_DU_ret_3_RNISC32C92_0 , \je/mult1_un2_quotient_2s1[5] , 
         \je/mult1_un2_quotient_2s1[6] , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNIKNL06V.CO0 , 
         \je/QNT_DU_ret_3_RNI01HOOJ1 , \je/mult1_un2_quotient_2s_1_cry_1 , 
         \je/QNT_DU_ret_RNIKATM9C2_1 , \je/mult1_un2_quotient_2s1[3] , 
         \je/mult1_un2_quotient_2s1[4] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNI0C7H3V.CO0 , \je/QNT_DU_ret_RNIOCA1V , 
         \je/mult1_un115_sum[8] , \je/mult1_un2_quotient_2s1[2] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.CO0 , 
         \je/mult1_un122_sum_0_axb_8 , \je/mult1_un122_sum_0_cry_6 , 
         \je/mult1_un115_sum[6] , \je/QNT_DU_ret_RNI6GO1RS2 , 
         \je/mult1_un122_sum0[8] , \je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.CO0 , 
         \je/mult1_un115_sum[5] , \je/QNT_DU_ret_RNI3GO1RS2 , 
         \je/mult1_un122_sum_0_cry_4 , \je/mult1_un115_sum[4] , 
         \je/QNT_DU_ret_RNIJ1EG7K1 , \je/un5_QNT_DU.QNT_DU_ret_RNIJ3NG713.CO0 , 
         \je/mult1_un115_sum[3] , \je/QNT_DU_ret_RNIJ2VVBT1 , 
         \je/mult1_un122_sum_0_cry_2 , \je/mult1_un115_sum[2] , 
         \je/QNT_DU_ret_RNI8K59E13 , \je/un5_QNT_DU.QNT_DU_ret_RNISBSBDV1.CO0 , 
         \je/mult1_un115_sum[1] , \je/QNT_DU_ret_RNI2L59E13 , 
         \je/mult1_un122_sum_0_cry_0 , \je/mult1_un115_sum[0] , 
         \je/QNT_DU_ret_RNILC65N83 , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_0_cry_0_0.CO0 , 
         \je/mult1_inf_abs1[0] , \je/un5_QNT_DU.QNT_DU_ret_RNICTIRBR.CO0 , 
         \je/mult1_un122_sum_1_axb_8 , \je/mult1_un122_sum_1_cry_6 , 
         \je/QNT_DU_ret_RNIO0BSQS2 , \je/mult1_un122_sum1[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNISO41N92.CO0 , \je/QNT_DU_ret_RNINVASQS2 , 
         \je/mult1_un122_sum_1_cry_4 , \je/QNT_DU_ret_RNI1D0B7K1 , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIL40R613.CO0 , \je/QNT_DU_ret_RNITCHQBT1 , 
         \je/mult1_un122_sum_1_cry_2 , \je/QNT_DU_ret_RNIETN3E13 , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIEP01DV1.CO0 , \je/QNT_DU_ret_RNIDSN3E13 , 
         \je/mult1_un122_sum_1_cry_0 , \je/QNT_DU_ret_RNISIOVM83 , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_1_cry_0_0.CO0 , 
         \je/un5_QNT_DU.QNT_DU_ret_RNI82DHC42.CO0 , 
         \je/mult1_un115_sum_0_axb_8 , \je/mult1_un115_sum_0_cry_6 , 
         \je/mult1_un108_sum[6] , \je/QNT_DU_ret_RNIM842BL , 
         \je/mult1_un115_sum0[7] , \je/mult1_un115_sum0[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIG4JNCO3.CO0 , \je/mult1_un108_sum[5] , 
         \je/QNT_DU_ret_RNIJ842BL , \je/mult1_un115_sum_0_cry_4 , 
         \je/mult1_un108_sum[4] , \je/QNT_DU_ret_RNIBPT0LS , 
         \je/mult1_un115_sum0[5] , \je/mult1_un115_sum0[6] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIJOV2F31.CO0 , \je/mult1_un108_sum[3] , 
         \je/QNT_DU_ret_RNIEPT0LS , \je/mult1_un115_sum_0_cry_2 , 
         \je/mult1_un108_sum[2] , \je/QNT_DU_ret_RNIUHNFGK1 , 
         \je/mult1_un115_sum0[3] , \je/mult1_un115_sum0[4] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIUFO9F93.CO0 , \je/mult1_un108_sum[1] , 
         \je/QNT_DU_ret_RNIAI9OIU , \je/mult1_un115_sum_0_cry_0 , 
         \je/mult1_un108_sum[0] , \je/QNT_DU_ret_RNITUVBPO2 , 
         \je/mult1_un115_sum0[1] , \je/mult1_un115_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_0_cry_0_0.CO0 , 
         \je/mult1_inf_abs1[1] , \je/mult1_un115_sum0[0] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIKHF2B42.CO0 , 
         \je/mult1_un115_sum_1_axb_8 , \je/mult1_un115_sum_1_cry_6 , 
         \je/QNT_DU_ret_RNI8PMSAL , \je/mult1_un115_sum1[7] , 
         \je/mult1_un115_sum1[8] , \je/un5_QNT_DU.QNT_DU_ret_RNIK01NBO3.CO0 , 
         \je/QNT_DU_ret_RNI7OMSAL , \je/mult1_un115_sum_1_cry_4 , 
         \je/QNT_DU_ret_RNIP4GRKS , \je/mult1_un115_sum1[5] , 
         \je/mult1_un115_sum1[6] , \je/un5_QNT_DU.QNT_DU_ret_RNILP8DE31.CO0 , 
         \je/QNT_DU_ret_RNIO3GRKS , \je/mult1_un115_sum_1_cry_2 , 
         \je/QNT_DU_ret_RNI4R9AGK1 , \je/mult1_un115_sum1[3] , 
         \je/mult1_un115_sum1[4] , \je/un5_QNT_DU.QNT_DU_ret_RNIGTSUE93.CO0 , 
         \je/QNT_DU_ret_RNILPRIIU , \je/mult1_un115_sum_1_cry_0 , 
         \je/QNT_DU_ret_RNI45I6PO2 , \je/mult1_un115_sum1[1] , 
         \je/mult1_un115_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_1_cry_0_0.CO0 , 
         \je/mult1_un115_sum1[0] , \je/un5_QNT_DU.QNT_DU_ret_RNIC9LCBQ.CO0 , 
         \je/mult1_un108_sum_0_axb_8 , \je/mult1_un108_sum_0_cry_6 , 
         \je/mult1_un101_sum[6] , \je/QNT_DU_ret_RNIQNGP7K , 
         \je/mult1_un108_sum0[7] , \je/mult1_un108_sum0[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNISTMAM9.CO0 , \je/mult1_un101_sum[5] , 
         \je/QNT_DU_ret_RNINNGP7K , \je/mult1_un108_sum_0_cry_4 , 
         \je/mult1_un101_sum[4] , \je/QNT_DU_ret_RNINS3RST , 
         \je/mult1_un108_sum0[5] , \je/mult1_un108_sum0[6] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNI7OAPHH3.CO0 , \je/mult1_un101_sum[3] , 
         \je/QNT_DU_ret_RNIJ78FQ2 , \je/mult1_un108_sum_0_cry_2 , 
         \je/mult1_un101_sum[2] , \je/QNT_DU_ret_RNI873LVL3 , 
         \je/mult1_un108_sum0[3] , \je/mult1_un108_sum0[4] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIGU4BAM3.CO0 , \je/mult1_un101_sum[1] , 
         \je/QNT_DU_ret_RNI283LVL3 , \je/mult1_un108_sum_0_cry_0 , 
         \je/mult1_un101_sum[0] , \je/QNT_DU_ret_RNI5PQK863 , 
         \je/mult1_un108_sum0[1] , \je/mult1_un108_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_0_cry_0_0.CO0 , 
         \je/mult1_inf_abs1[2] , \je/mult1_un108_sum0[0] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.CO0 , 
         \je/mult1_un108_sum_1_axb_8 , \je/mult1_un108_sum_1_cry_6 , 
         \je/QNT_DU_ret_RNIC83K7K , \je/mult1_un108_sum1[7] , 
         \je/mult1_un108_sum1[8] , \je/un5_QNT_DU.QNT_DU_ret_RNI0Q4AL9.CO0 , 
         \je/QNT_DU_ret_RNIB73K7K , \je/mult1_un108_sum_1_cry_4 , 
         \je/QNT_DU_ret_RNI58MLST , \je/mult1_un108_sum1[5] , 
         \je/mult1_un108_sum1[6] , \je/un5_QNT_DU.QNT_DU_ret_RNI9PJ3HH3.CO0 , 
         \je/QNT_DU_ret_RNITHQ9Q2 , \je/mult1_un108_sum_1_cry_2 , 
         \je/QNT_DU_ret_RNIEGLFVL3 , \je/mult1_un108_sum1[3] , 
         \je/mult1_un108_sum1[4] , \je/un5_QNT_DU.QNT_DU_ret_RNI2C90AM3.CO0 , 
         \je/QNT_DU_ret_RNIDFLFVL3 , \je/mult1_un108_sum_1_cry_0 , 
         \je/QNT_DU_ret_RNICVCF863 , \je/mult1_un108_sum1[1] , 
         \je/mult1_un108_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_1_cry_0_0.CO0 , 
         \je/mult1_un108_sum1[0] , \je/un5_QNT_DU.QNT_DU_ret_RNI4TK69C.CO0 , 
         \je/mult1_un101_sum_0_axb_8 , \je/mult1_un101_sum_0_cry_6 , 
         \je/mult1_un94_sum[6] , \je/QNT_DU_ret_RNI6N7L0V3 , 
         \je/mult1_un101_sum0[7] , \je/mult1_un101_sum0[8] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNISP086O.CO0 , \je/mult1_un94_sum[5] , 
         \je/QNT_DU_ret_RNI3N7L0V3 , \je/mult1_un101_sum_0_cry_4 , 
         \je/mult1_un94_sum[4] , \je/QNT_DU_ret_RNIR3LODT1 , 
         \je/mult1_un101_sum0[5] , \je/mult1_un101_sum0[6] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIFBJT3Q.CO0 , \je/mult1_un94_sum[3] , 
         \je/QNT_DU_ret_RNIU3LODT1 , \je/mult1_un101_sum_0_cry_2 , 
         \je/mult1_un94_sum[2] , \je/QNT_DU_ret_RNIOISG74 , 
         \je/mult1_un101_sum0[3] , \je/mult1_un101_sum0[4] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIQFFU9D1.CO0 , \je/mult1_un94_sum[1] , 
         \je/QNT_DU_ret_RNIAA361C1 , \je/mult1_un101_sum_0_cry_0 , 
         \je/mult1_un94_sum[0] , \je/QNT_DU_ret_RNID7RT0S3 , 
         \je/mult1_un101_sum0[1] , \je/mult1_un101_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_0_cry_0_0.CO0 , 
         \je/mult1_inf_abs1[3] , \je/mult1_un101_sum0[0] , 
         \je/un5_QNT_DU.QNT_DU_ret_RNIGCNN7C.CO0 , 
         \je/mult1_un101_sum_1_axb_8 , \je/mult1_un101_sum_1_cry_6 , 
         \je/QNT_DU_ret_RNIO7QF0V3 , \je/mult1_un101_sum1[7] , 
         \je/mult1_un101_sum1[8] , \je/un5_QNT_DU.QNT_DU_ret_RNI0ME75O.CO0 , 
         \je/QNT_DU_ret_RNIN6QF0V3 , \je/mult1_un101_sum_1_cry_4 , 
         \je/QNT_DU_ret_RNI9F7JDT1 , \je/mult1_un101_sum1[5] , 
         \je/mult1_un101_sum1[6] , \je/un5_QNT_DU.QNT_DU_ret_RNIHCS73Q.CO0 , 
         \je/QNT_DU_ret_RNI8E7JDT1 , \je/mult1_un101_sum_1_cry_2 , 
         \je/QNT_DU_ret_RNIUREB74 , \je/mult1_un101_sum1[3] , 
         \je/mult1_un101_sum1[4] , \je/un5_QNT_DU.QNT_DU_ret_RNICTJJ9D1.CO0 , 
         \je/QNT_DU_ret_RNILHL01C1 , \je/mult1_un101_sum_1_cry_0 , 
         \je/QNT_DU_ret_RNIKDDO0S3 , \je/mult1_un101_sum1[1] , 
         \je/mult1_un101_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_1_cry_0_0.CO0 , 
         \je/mult1_un101_sum1[0] , \je/un5_QNT_DU.QNT_DU_ret_RNICIL27L1.CO0 , 
         \je/mult1_un94_sum_0_axb_8 , \je/mult1_un94_sum_0_cry_6 , 
         \je/QNT_DU_ret_10_RNIMOM8TT2 , \je/mult1_un94_sum0[7] , 
         \je/mult1_un94_sum0[8] , \je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.CO0 , 
         \je/QNT_DU_ret_10_RNIJOM8TT2 , \je/mult1_un94_sum_0_cry_4 , 
         \je/QNT_DU_ret_10_RNIJVIS181 , \je/mult1_un94_sum0[5] , 
         \je/mult1_un94_sum0[6] , \je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.CO0 , 
         \je/QNT_DU_ret_10_RNIMVIS181 , \je/mult1_un94_sum_0_cry_2 , 
         \je/QNT_DU_ret_10_RNICVS39S1 , \je/mult1_un94_sum0[3] , 
         \je/mult1_un94_sum0[4] , \je/un5_QNT_DU.QNT_DU_ret_RNIATRN08.CO0 , 
         \je/QNT_DU_ret_10_RNI60T39S1 , \je/mult1_un94_sum_0_cry_0 , 
         \je/QNT_DU_ret_10_RNI1P6DSM , \je/mult1_un94_sum0[1] , 
         \je/mult1_un94_sum0[2] , \je/un5_QNT_DU.QNT_DU_ret_RNIJ32H_0.CO0 , 
         \je/mult1_un94_sum0[0] , \je/mult1_un59_sum0[7] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.CO0 , 
         \je/mult1_un59_sum_0_axb_8 , \je/mult1_un59_sum_0_cry_6 , 
         \je/mult1_un2_temp_b[7] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIAMNTND , \je/N_101_0 , 
         \je/mult1_un59_sum0_reto[7] , \je/mult1_un59_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI2169TM1.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_23_RNI6NNTND , 
         \je/mult1_un59_sum_0_cry_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIU2VIMB1 , 
         \je/mult1_un59_sum0[5] , \je/mult1_un59_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3M71ET3.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNIT2VIMB1 , 
         \je/mult1_un59_sum_0_cry_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIBR64H11 , 
         \je/mult1_un59_sum0[3] , \je/mult1_un59_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI47QI5G1.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNIJQ64H11 , 
         \je/mult1_un59_sum_0_cry_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI4PHODE , 
         \je/mult1_un59_sum0[1] , \je/mult1_un59_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_0_cry_0_0.CO0 , 
         \je/mult1_un59_sum_0 , \je/mult1_un59_sum0[0] , 
         \je/mult1_un59_sum1[7] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.CO0 , 
         \je/mult1_un59_sum_1_axb_8 , \je/mult1_un59_sum_1_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14_RNI85RGOD , 
         \je/mult1_un59_sum1_reto[7] , \je/mult1_un59_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI9H681N3.CO0 , 
         \je/mult1_un52_sum[5] , \je/mult1_un59_sum_1_cry_4 , 
         \je/mult1_un52_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNIEEUK1S1 , 
         \je/mult1_un59_sum1[5] , \je/mult1_un59_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIHRCRSS.CO0 , 
         \je/mult1_un52_sum[3] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_10_RNIDEUK1S1 , 
         \je/mult1_un59_sum_1_cry_2 , \je/mult1_un52_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNIJFOC2T2 , 
         \je/mult1_un59_sum1[3] , \je/mult1_un59_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIB097SN1.CO0 , 
         \je/mult1_un52_sum[1] , \je/fdtbl_rom_data_2_0_dreg_ret_3_RNI1GR6IM2 , 
         \je/mult1_un59_sum_1_cry_0 , \je/mult1_un52_sum[0] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNI5CS38T , \je/mult1_un59_sum1[1] , 
         \je/mult1_un59_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_1_cry_0_0.CO0 , 
         \je/mult1_un59_sum1[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0 , 
         \je/mult1_un45_sum_0_axb_8 , \je/mult1_un45_sum_0_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIGO2DJR2 , 
         \je/mult1_un45_sum0[7] , \je/mult1_un45_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2 , 
         \je/mult1_un45_sum_0_cry_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIG1PB6E , 
         \je/mult1_un45_sum0[5] , \je/mult1_un45_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI0GMD2E.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNIF1PB6E , 
         \je/mult1_un45_sum_0_cry_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDCUIT8 , 
         \je/mult1_un45_sum0[3] , \je/mult1_un45_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIDHNNTM3.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNILBUIT8 , 
         \je/mult1_un45_sum_0_cry_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIAGDQOD3 , 
         \je/mult1_un45_sum0[1] , \je/mult1_un45_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_0_cry_0_0.CO0 , 
         \je/mult1_un45_sum_0 , \je/mult1_un45_sum0[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0 , 
         \je/mult1_un45_sum_1_axb_8 , \je/mult1_un45_sum_1_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14_RNIE760KR2 , 
         \je/mult1_un45_sum1[7] , \je/mult1_un45_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0 , 
         \je/mult1_un38_sum[5] , \je/fdtbl_rom_data_2_0_dreg_ret_7_RNIBM5EPA , 
         \je/mult1_un45_sum_1_cry_4 , \je/mult1_un38_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNI54COHN , 
         \je/mult1_un45_sum1[5] , \je/mult1_un45_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.CO0 , 
         \je/mult1_un38_sum[3] , \je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN , 
         \je/mult1_un45_sum_1_cry_2 , \je/mult1_un38_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNI3BMRB83 , 
         \je/mult1_un45_sum1[3] , \je/mult1_un45_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIOA4H38.CO0 , 
         \je/mult1_un38_sum[1] , \je/fdtbl_rom_data_2_0_dreg_ret_3_RNI0BMRB83 , 
         \je/mult1_un45_sum_1_cry_0 , \je/mult1_un38_sum[0] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNIGP3ITM , \je/mult1_un45_sum1[1] , 
         \je/mult1_un45_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_1_cry_0_0.CO0 , 
         \je/mult1_un45_sum1[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI0NC3462.CO0 , 
         \je/mult1_un31_sum_0_axb_8 , \je/mult1_un31_sum_0_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIS0UEPM3 , 
         \je/mult1_un31_sum0[7] , \je/mult1_un31_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNICBOUFQ2.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_23_RNIO1UEPM3 , 
         \je/mult1_un31_sum_0_cry_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIC2NRSH3 , 
         \je/mult1_un31_sum0[5] , \je/mult1_un31_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDMRSOH3.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNIB2NRSH3 , 
         \je/mult1_un31_sum_0_cry_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNILD1KF7 , 
         \je/mult1_un31_sum0[3] , \je/mult1_un31_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIMLRLBO3.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNITC1KF7 , 
         \je/mult1_un31_sum_0_cry_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI6D43KG3 , 
         \je/mult1_un31_sum0[1] , \je/mult1_un31_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_0_cry_0_0.CO0 , 
         \je/mult1_un31_sum_0 , \je/mult1_un31_sum0[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.CO0 , 
         \je/mult1_un31_sum_1_axb_8 , \je/mult1_un31_sum_1_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14_RNIQF12QM3 , 
         \je/mult1_un31_sum1[7] , \je/mult1_un31_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIBE5EN62.CO0 , 
         \je/mult1_un24_sum[5] , \je/fdtbl_rom_data_2_0_dreg_ret_7_RNI09SEPP1 , 
         \je/mult1_un31_sum_1_cry_4 , \je/mult1_un24_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNI47L61G1 , 
         \je/mult1_un31_sum1[5] , \je/mult1_un31_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNINKR5OR2.CO0 , 
         \je/mult1_un24_sum[3] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_10_RNI37L61G1 , 
         \je/mult1_un31_sum_1_cry_2 , \je/mult1_un24_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNIDGVBKR , \je/mult1_un31_sum1[3] , 
         \je/mult1_un31_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9OE8PT1.CO0 , 
         \je/mult1_un24_sum[1] , \je/fdtbl_rom_data_2_0_dreg_ret_3_RNIU2FJMF2 , 
         \je/mult1_un31_sum_1_cry_0 , \je/mult1_un24_sum[0] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNIA4O04B , \je/mult1_un31_sum1[1] , 
         \je/mult1_un31_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_1_cry_0_0.CO0 , 
         \je/mult1_un31_sum1[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNII7LN711.CO0 , 
         \je/mult1_un17_sum_0_axb_8 , \je/mult1_un17_sum_0_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNI4L65S5 , 
         \je/mult1_un17_sum0[7] , \je/mult1_un17_sum0[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5 , 
         \je/mult1_un17_sum_0_cry_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNI9O9254 , 
         \je/mult1_un17_sum0[5] , \je/mult1_un17_sum0[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKSMT39.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_21_RNI8O9254 , 
         \je/mult1_un17_sum_0_cry_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIL39FT1 , 
         \je/mult1_un17_sum0[3] , \je/mult1_un17_sum0[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0GSK03.CO0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_19_RNIT29FT1 , 
         \je/mult1_un17_sum_0_cry_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI77JIQ , \je/mult1_un17_sum0[1] , 
         \je/mult1_un17_sum0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_0_cry_0_0.CO0 , 
         \je/mult1_un17_sum_0 , \je/mult1_un17_sum0[0] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0 , 
         \je/mult1_un17_sum_1_axb_8 , \je/mult1_un17_sum_1_cry_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_2 , \je/mult1_un10_sum[6] , 
         \je/mult1_un17_sum1[7] , \je/mult1_un17_sum1[8] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0 , 
         \je/mult1_un10_sum[5] , \je/fdtbl_rom_data_2_0_dreg_ret_7_RNI4NTMNB , 
         \je/mult1_un17_sum_1_cry_4 , \je/mult1_un10_sum[4] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98 , 
         \je/mult1_un17_sum1[5] , \je/mult1_un17_sum1[6] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIQKK1KQ.CO0 , 
         \je/mult1_un10_sum[3] , \je/fdtbl_rom_data_2_0_dreg_ret_10_RNI2NVO98 , 
         \je/mult1_un17_sum_1_cry_2 , \je/mult1_un10_sum[2] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_6_RNIJI2BQ3 , \je/mult1_un17_sum1[3] , 
         \je/mult1_un17_sum1[4] , 
         \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVV63E8.CO0 , 
         \je/mult1_un10_sum[1] , \je/fdtbl_rom_data_2_0_dreg_ret_3_RNIGI2BQ3 , 
         \je/mult1_un17_sum_1_cry_0 , \je/mult1_un10_sum[0] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNIFRMHK1 , \je/mult1_un17_sum1[1] , 
         \je/mult1_un17_sum1[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_cry_0_0.CO0 , 
         \je/mult1_un17_sum1[0] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0 , 
         \je.dctdu_ram_do[17] , \je/mult1_inf_abs1_a_0_cry_15 , 
         \je/dctdu_ram_do_i[16] , \je/mult1_inf_abs1_a_0[16] , 
         \je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0 , 
         \je/dctdu_ram_do_i[15] , \je/mult1_inf_abs1_a_0_cry_13 , 
         \je/dctdu_ram_do_i[14] , \je/mult1_inf_abs1_a_0[14] , 
         \je/mult1_inf_abs1_a_0[15] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0 , 
         \je/dctdu_ram_do_i[13] , \je/mult1_inf_abs1_a_0_cry_11 , 
         \je/dctdu_ram_do_i[12] , \je/mult1_inf_abs1_a_0[12] , 
         \je/mult1_inf_abs1_a_0[13] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0 , 
         \je/dctdu_ram_do_i[11] , \je/mult1_inf_abs1_a_0_cry_9 , 
         \je/dctdu_ram_do_i[10] , \je/mult1_inf_abs1_a_0[10] , 
         \je/mult1_inf_abs1_a_0[11] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0 , 
         \je/dctdu_ram_do_i[9] , \je/mult1_inf_abs1_a_0_cry_7 , 
         \je/dctdu_ram_do_i[8] , \je/mult1_inf_abs1_a_0[8] , 
         \je/mult1_inf_abs1_a_0[9] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0 , 
         \je/dctdu_ram_do_i[7] , \je/mult1_inf_abs1_a_0_cry_5 , 
         \je/dctdu_ram_do_i[6] , \je/mult1_inf_abs1_a_0[6] , 
         \je/mult1_inf_abs1_a_0[7] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0 , 
         \je/dctdu_ram_do_i[5] , \je/mult1_inf_abs1_a_0_cry_3 , 
         \je/dctdu_ram_do_i[4] , \je/mult1_inf_abs1_a_0[4] , 
         \je/mult1_inf_abs1_a_0[5] , \je/mult1_inf_abs1_a_0[3] , 
         \je/mult1_inf_abs1_a_0[2] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0 , 
         \je/dctdu_ram_do_i[3] , \je/mult1_inf_abs1_a_0_cry_1 , 
         \je/dctdu_ram_do_i[2] , \je/mult1_inf_abs1_a_0_o[2] , 
         \je/mult1_inf_abs1_a_0_o[3] , \je/mult1_inf_abs1_a_0[1] , 
         \je/mult1_inf_abs1_a_0[0] , 
         \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0 , 
         \je/dctdu_ram_do_i[1] , \je/dctdu_ram_do_i[0] , 
         \je/mult1_inf_abs1_a_0_o[0] , \je/mult1_inf_abs1_a_0_o[1] , 
         \je/un1_zzdu_ram_do_s_14_0.CO0 , \je/un1_zzdu_ram_do_cry_13 , 
         \je/un1_zzdu_ram_do_axb_14 , \je/un1_zzdu_ram_do_s_14_0_S0 , 
         \je/un1_zzdu_ram_do_cry_12_0.CO0 , \je/zzdu_ram_do[13] , 
         \je/un1_zzdu_ram_do_cry_12_0_RNO_0 , \je/un1_zzdu_ram_do_cry_11 , 
         \je/zzdu_ram_do[12] , \je/un1_zzdu_ram_do_cry_12_0_RNO , 
         \je/un1_zzdu_ram_do_cry_12_0_S0 , \je/un1_zzdu_ram_do_cry_12_0_S1 , 
         \je/un1_zzdu_ram_do_cry_10_0.CO0 , \je/zzdu_ram_do[11] , 
         \je/un1_zzdu_ram_do_cry_10_0_RNO_0 , \je/un1_zzdu_ram_do_cry_9 , 
         \je/zzdu_ram_do[10] , \je/un1_zzdu_ram_do_cry_10_0_RNO , 
         \je/un1_zzdu_ram_do_cry_10_0_S0 , \je/un1_zzdu_ram_do_cry_10_0_S1 , 
         \je/un1_zzdu_ram_do_cry_8_0.CO0 , \je/zzdu_ram_do[9] , 
         \je/un1_zzdu_ram_do_cry_8_0_RNO_0 , \je/un1_zzdu_ram_do_cry_7 , 
         \je/zzdu_ram_do[8] , \je/un1_zzdu_ram_do_cry_8_0_RNO , 
         \je/un1_zzdu_ram_do_cry_8_0_S0 , \je/un1_zzdu_ram_do_cry_8_0_S1 , 
         \je/un1_zzdu_ram_do_cry_6_0.CO0 , \je/zzdu_ram_do[7] , 
         \je/un1_zzdu_ram_do_cry_6_0_RNO_0 , \je/un1_zzdu_ram_do_cry_5 , 
         \je/zzdu_ram_do[6] , \je/un1_zzdu_ram_do_cry_6_0_RNO , 
         \je/un1_zzdu_ram_do_cry_6_0_S0 , \je/un1_zzdu_ram_do_cry_6_0_S1 , 
         \je/un1_zzdu_ram_do_cry_4_0.CO0 , \je/zzdu_ram_do[5] , 
         \je/un1_zzdu_ram_do_cry_4_0_RNO_0 , \je/un1_zzdu_ram_do_cry_3 , 
         \je/zzdu_ram_do[4] , \je/un1_zzdu_ram_do_cry_4_0_RNO , 
         \je/un1_zzdu_ram_do_cry_4_0_S0 , \je/un1_zzdu_ram_do_cry_4_0_S1 , 
         \je/un1_zzdu_ram_do_cry_2_0.CO0 , \je/zzdu_ram_do[3] , 
         \je/un1_zzdu_ram_do_cry_2_0_RNO_0 , \je/un1_zzdu_ram_do_cry_1 , 
         \je/zzdu_ram_do[2] , \je/un1_zzdu_ram_do_cry_2_0_RNO , 
         \je/un1_zzdu_ram_do_cry_2_0_S0 , \je/un1_zzdu_ram_do_cry_2_0_S1 , 
         \je/un1_zzdu_ram_do_cry_0_0.CO0 , \je/zzdu_ram_do[1] , 
         \je/un1_zzdu_ram_do_cry_0_0_RNO_0 , \je/zzdu_ram_do[0] , 
         \je/un1_zzdu_ram_do_cry_0_0_RNO , \je/un1_zzdu_ram_do_cry_0_0_S0 , 
         \je/un1_zzdu_ram_do_cry_0_0_S1 , \je/un1_c_state_38_cry_11_0_S1 , 
         \je/un1_c_state_38_cry_11_0_S0 , \je/un1_c_state_38_cry_11_0.CO0 , 
         \je/un1_c_state_38_axb_12 , \je/un1_c_state_38_cry_10 , 
         \je/un84_m2[11] , \je/un1_c_state_38_cry_11_0_RNO , 
         \je/cb_bb_tmp[11] , \je/cb_bb_tmp[12] , 
         \je/un1_c_state_38_cry_9_0_S1 , \je/un1_c_state_38_cry_9_0_S0 , 
         \je/un1_c_state_38_cry_9_0.CO0 , \je/un84_m2[10] , 
         \je/un1_c_state_38_cry_9_0_RNO_0 , \je/un1_c_state_38_cry_8 , 
         \je/un84_m2[9] , \je/un1_c_state_38_cry_9_0_RNO , \je/cb_bb_tmp[9] , 
         \je/cb_bb_tmp[10] , \je/un1_c_state_38_cry_7_0_S1 , 
         \je/un1_c_state_38_cry_7_0_S0 , \je/un1_c_state_38_cry_7_0.CO0 , 
         \je/un84_m2[8] , \je/un1_c_state_38_cry_7_0_RNO_0 , 
         \je/un1_c_state_38_cry_6 , \je/un84_m2[7] , 
         \je/un1_c_state_38_cry_7_0_RNO , \je/cb_bb_tmp[7] , \je/cb_bb_tmp[8] , 
         \je/un1_c_state_38_cry_5_0_S1 , \je/un1_c_state_38_cry_5_0_S0 , 
         \je/un1_c_state_38_cry_5_0.CO0 , \je/un84_m2[6] , 
         \je/un1_c_state_38_cry_5_0_RNO_0 , \je/un1_c_state_38_cry_4 , 
         \je/un84_m2[5] , \je/un1_c_state_38_cry_5_0_RNO , \je/cb_bb_tmp[5] , 
         \je/cb_bb_tmp[6] , \je/un1_c_state_38_cry_3_0_S1 , 
         \je/un1_c_state_38_cry_3_0_S0 , \je/un1_c_state_38_cry_3_0.CO0 , 
         \je/un84_m2[4] , \je/un1_c_state_38_cry_3_0_RNO_0 , 
         \je/un1_c_state_38_cry_2 , \je/un84_m2[3] , 
         \je/un1_c_state_38_cry_3_0_RNO , \je/cb_bb_tmp[3] , \je/cb_bb_tmp[4] , 
         \je/un1_c_state_38_cry_1_0_S1 , \je/un1_c_state_38_cry_1_0_S0 , 
         \je/un1_c_state_38_cry_1_0.CO0 , \je/un84_m2[2] , 
         \je/un1_c_state_38_cry_1_0_RNO_0 , \je/un1_c_state_38_cry_0 , 
         \je/un84_m2[1] , \je/un1_c_state_38_cry_1_0_RNO , \je/cb_bb_tmp[1] , 
         \je/cb_bb_tmp[2] , \je/un1_c_state_38_cry_0_0.CO0 , \je/N_176_0 , 
         \je/un1_c_state_38_cry_0_0_RNO , \je/un1_wb_bit_cnt_cry_3_0.CO0 , 
         \je/un1_wb_bit_cnt_axb_4 , \je/un1_wb_bit_cnt_cry_2 , 
         \je/wb_bit_cnt[3] , \je/un1_wb_bit_cnt_cry_3_0_RNO , 
         \je/un1_wb_bit_cnt_cry_3_0_S0 , \je/un1_wb_bit_cnt_cry_3_0_S1 , 
         \je/un1_wb_bit_cnt_cry_1_0.CO0 , \je/wb_bit_cnt[2] , 
         \je/un1_wb_bit_cnt_cry_1_0_RNO_0 , \je/un1_wb_bit_cnt_cry_0 , 
         \je/wb_bit_cnt[1] , \je/un1_wb_bit_cnt_cry_1_0_RNO , 
         \je/un1_wb_bit_cnt_cry_1_0_S0 , \je/un1_wb_bit_cnt_cry_1_0_S1 , 
         \je/un1_wb_bit_cnt_cry_0_0.CO0 , \je/wb_bit_cnt[0] , 
         \je/un1_wb_bit_cnt_cry_0_0_RNO , \je/un1_wb_bit_cnt_cry_0_0_S1 , 
         \je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.CO0 , \je/mult1_un66_sum_axb_8 , 
         \je/mult1_un66_sum_cry_6 , \je/mult1_un59_sum_o[6] , 
         \je/QNT_DU_ret_3_RNISDI5 , \je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.CO0 , 
         \je/mult1_un59_sum_o[5] , \je/QNT_DU_ret_5_RNIUCI5 , 
         \je/mult1_un66_sum_cry_4 , \je/mult1_un59_sum_o[4] , 
         \je/QNT_DU_ret_7_RNI9BI5 , \je/un5_QNT_DU.QNT_DU_ret_1_RNI8IRM1.CO0 , 
         \je/mult1_un59_sum_o[3] , \je/QNT_DU_ret_1_RNIR9I5 , 
         \je/mult1_un66_sum_cry_2 , \je/mult1_un59_sum_o[2] , 
         \je/mult1_un66_sum_axb_3_lofx , 
         \je/un5_QNT_DU.QNT_DU_ret_415_RNIH1LS.CO0 , \je/mult1_un59_sum_o[1] , 
         \je/mult1_un66_sum_axb_2_lofx , \je/mult1_un66_sum_cry_0 , 
         \je/mult1_un59_sum_o[0] , \je/mult1_un66_sum_axb_1_lofx , 
         \je/un5_QNT_DU.QNT_DU_ret_415_RNIPG5B.CO0 , 
         \je/mult1_un66_sum_scalar , \je/un5_img_row_s_6_0.CO0 , 
         \je/un5_img_row_cry_5 , \je/img_y[9] , \je/un5_img_row_s_6_0_S0 , 
         \je/un5_img_row_cry_4_0.CO0 , \je/img_y[8] , \je/un5_img_row_cry_3 , 
         \je/img_y[7] , \je/un5_img_row_cry_4_0_S0 , 
         \je/un5_img_row_cry_4_0_S1 , \je/un5_img_row_cry_2_0.CO0 , 
         \je/img_y[6] , \je/un5_img_row_cry_1 , \je/img_y[5] , 
         \je/un5_img_row_cry_2_0_S0 , \je/un5_img_row_cry_2_0_S1 , 
         \je/un5_img_row_cry_1_0.CO0 , \je/img_y[4] , \je/img_y[3] , 
         \je/un5_img_row_cry_1_0_S1 , \je/un1_wb_bc_tmp_cry_3_0.CO0 , 
         \je/wb_bit_cnt[4] , \je/un1_wb_bc_tmp_cry_2 , \je/wb_bit_cnt_i[3] , 
         \je/un1_wb_bc_tmp_cry_3_0_RNO , \je/un1_wb_bc_tmp_cry_3_0_S0 , 
         \je/un1_wb_bc_tmp_cry_3_0_S1 , \je/un1_wb_bc_tmp_cry_1_0.CO0 , 
         \je/wb_bit_cnt_i[2] , \je/un1_wb_bc_tmp_cry_0 , \je/wb_bit_cnt_i[1] , 
         \je/un1_wb_bc_tmp_cry_1_0_S0 , \je/un1_wb_bc_tmp_cry_1_0_S1 , 
         \je/un1_wb_bc_tmp_cry_0_0.CO0 , \je/un1_wb_bc_tmp_cry_0_0_RNO , 
         \je/un1_wb_bc_tmp_cry_0_0_S1 , \je/un5_img_col_cry_6_0.CO0 , 
         \je/img_x[10] , \je/un5_img_col_cry_5 , \je/img_x[9] , 
         \je/un5_img_col_cry_6_0_S0 , \je/un5_img_col_cry_6_0_S1 , 
         \je/un5_img_col_cry_4_0.CO0 , \je/img_x[8] , \je/un5_img_col_cry_3 , 
         \je/img_x[7] , \je/un5_img_col_cry_4_0_S0 , 
         \je/un5_img_col_cry_4_0_S1 , \je/un5_img_col_cry_2_0.CO0 , 
         \je/img_x[6] , \je/un5_img_col_cry_1 , \je/img_x[5] , 
         \je/un5_img_col_cry_2_0_S0 , \je/un5_img_col_cry_2_0_S1 , 
         \je/un5_img_col_cry_1_0.CO0 , \je/img_x[4] , \je/img_x[3] , 
         \je/un5_img_col_cry_1_0_S1 , \je/un1_du_ac0_2_cry_11_0.CO0 , 
         \je/un1_du_ac0_2_axb_12 , \je/un1_du_ac0_2_cry_10 , 
         \je/du_ac0_RNIHCGJ[11] , \je/un1_du_ac0_2_cry_11_0_RNO , 
         \je/un1_du_ac0_2_cry_11_0_S0 , \je/un1_du_ac0_2_cry_11_0_S1 , 
         \je/un1_du_ac0_2_cry_9_0.CO0 , \je/du_ac0_RNIFAGJ[10] , 
         \je/un1_du_ac0_2_cry_9_0_RNO_0 , \je/un1_du_ac0_2_cry_8 , 
         \je/du_ac0_RNIVQC41[9] , \je/un1_du_ac0_2_cry_9_0_RNO , 
         \je/un1_du_ac0_2_cry_9_0_S0 , \je/un1_du_ac0_2_cry_9_0_S1 , 
         \je/un1_du_ac0_2_cry_7_0.CO0 , \je/du_ac0_RNITOC41[8] , 
         \je/un1_du_ac0_2_cry_7_0_RNO_0 , \je/un1_du_ac0_2_cry_6 , 
         \je/du_ac0_RNIRMC41[7] , \je/un1_du_ac0_2_cry_7_0_RNO , 
         \je/un1_du_ac0_2_cry_7_0_S0 , \je/un1_du_ac0_2_cry_7_0_S1 , 
         \je/un1_du_ac0_2_cry_5_0.CO0 , \je/du_ac0_RNIPKC41[6] , 
         \je/un1_du_ac0_2_cry_5_0_RNO_0 , \je/un1_du_ac0_2_cry_4 , 
         \je/du_ac0_RNINIC41[5] , \je/un1_du_ac0_2_cry_5_0_RNO , 
         \je/un1_du_ac0_2_cry_5_0_S0 , \je/un1_du_ac0_2_cry_5_0_S1 , 
         \je/un1_du_ac0_2_cry_3_0.CO0 , \je/du_ac0_RNILGC41[4] , 
         \je/un1_du_ac0_2_cry_3_0_RNO_0 , \je/un1_du_ac0_2_cry_2 , \je/N_114 , 
         \je/un1_du_ac0_2_cry_3_0_RNO , \je/un1_du_ac0_2_cry_3_0_S0 , 
         \je/un1_du_ac0_2_cry_3_0_S1 , \je/un1_du_ac0_2_cry_1_0.CO0 , 
         \je/un1_du_ac0_2_cry_1_0_RNO_2 , \je/un1_du_ac0_2_cry_1_0_RNO_0 , 
         \je/un1_du_ac0_2_cry_0 , \je/un1_du_ac0_2_cry_1_0_RNO_1 , 
         \je/un1_du_ac0_2_cry_1_0_RNO , \je/un1_du_ac0_2_cry_1_0_S0 , 
         \je/un1_du_ac0_2_cry_1_0_S1 , \je/un1_du_ac0_2_cry_0_0.CO0 , 
         \je/un1_du_ac0_2 , \je/un1_du_ac0_2_cry_0_0_RNO , 
         \je/un1_du_ac0_2_cry_0_0_S1 , \je/ac0_idx_cry_0[5].CO0 , 
         \je/ac0_idx[6] , \je/ac0_idx_cry[4] , \je/ac0_idx[5] , 
         \je/ac0_idx_s[5] , \je/ac0_idx_s[6] , \je/ac0_idx_cry_0[3].CO0 , 
         \je/ac0_idx[4] , \je/ac0_idx_cry[2] , \je/ac0_idx[3] , 
         \je/ac0_idx_s[3] , \je/ac0_idx_s[4] , \je/ac0_idx_cry_0[1].CO0 , 
         \je/ac0_idx[2] , \je/ac0_idx_cry[0] , \je/ac0_idx[1] , 
         \je/ac0_idx_s[1] , \je/ac0_idx_s[2] , \je/ac0_idx_cry_0[0].CO0 , 
         \je/ac0_idx[0] , \je/ac0_idx_s[0] , \je/img_row_s_0[9].CO0 , 
         \je/img_row_cry[8] , \je/img_row[9] , \je/img_row_s[9] , 
         \je/img_row_cry_0[7].CO0 , \je/img_row[8] , \je/img_row_cry[6] , 
         \je/img_row[7] , \je/img_row_s[7] , \je/img_row_s[8] , 
         \je/img_row_cry_0[5].CO0 , \je/img_row[6] , \je/img_row_cry[4] , 
         \je/img_row[5] , \je/img_row_s[5] , \je/img_row_s[6] , 
         \je/img_row_cry_0[3].CO0 , \je/img_row[4] , \je/img_row_cry[2] , 
         \je/img_row[3] , \je/img_row_s[3] , \je/img_row_s[4] , 
         \je/img_row_cry_0[1].CO0 , \je/img_row[2] , \je/img_row_cry[0] , 
         \je/img_row[1] , \je/img_row_s[1] , \je/img_row_s[2] , 
         \je/img_row_cry_0[0].CO0 , \je/img_row[0] , \je/img_row_s[0] , 
         \je/ac0_cnt_s_0[5].CO0 , \je/ac0_cnt_cry[4] , \je/ac0_cnt[5] , 
         \je/ac0_cnt_s[5] , \je/ac0_cnt_cry_0[3].CO0 , \je/ac0_cnt[4] , 
         \je/ac0_cnt_cry[2] , \je/ac0_cnt[3] , \je/ac0_cnt_s[3] , 
         \je/ac0_cnt_s[4] , \je/ac0_cnt_cry_0[1].CO0 , \je/ac0_cnt[2] , 
         \je/ac0_cnt_cry[0] , \je/ac0_cnt[1] , \je/ac0_cnt_s[1] , 
         \je/ac0_cnt_s[2] , \je/ac0_cnt_cry_0[0].CO0 , \je/ac0_cnt[0] , 
         \je/ac0_cnt_s[0] , \je/img_col_cry_0[9].CO0 , \je/img_col[10] , 
         \je/img_col_cry[8] , \je/img_col[9] , \je/img_col_s[9] , 
         \je/img_col_s[10] , \je/img_col_cry_0[7].CO0 , \je/img_col[8] , 
         \je/img_col_cry[6] , \je/img_col[7] , \je/img_col_s[7] , 
         \je/img_col_s[8] , \je/img_col_cry_0[5].CO0 , \je/img_col[6] , 
         \je/img_col_cry[4] , \je/img_col[5] , \je/img_col_s[5] , 
         \je/img_col_s[6] , \je/img_col_cry_0[3].CO0 , \je/img_col[4] , 
         \je/img_col_cry[2] , \je/img_col[3] , \je/img_col_s[3] , 
         \je/img_col_s[4] , \je/img_col_cry_0[1].CO0 , \je/img_col[2] , 
         \je/img_col_cry[0] , \je/img_col[1] , \je/img_col_s[1] , 
         \je/img_col_s[2] , \je/img_col_cry_0[0].CO0 , \je/img_col[0] , 
         \je/img_col_s[0] , \je/end0pos_s_0[5].CO0 , \je/end0pos_cry[4] , 
         \je/end0pos[5] , \je/end0pos_s[5] , \je/end0pos_cry_0[3].CO0 , 
         \je/end0pos[4] , \je/end0pos_cry[2] , \je/end0pos[3] , 
         \je/end0pos_s[3] , \je/end0pos_s[4] , \je/end0pos_cry_0[1].CO0 , 
         \je/end0pos[2] , \je/end0pos_cry[0] , \je/end0pos[1] , 
         \je/end0pos_s[1] , \je/end0pos_s[2] , \je/end0pos_cry_0[0].CO0 , 
         \je/end0pos[0] , \je/end0pos_s[0] , \je/qz_cnt_s_0[5].CO0 , 
         \je/qz_cnt_cry[4] , \je/qz_cnt[5] , \je/qz_cnt_s[5] , 
         \je/qz_cnt_cry_0[3].CO0 , \je/qz_cnt[4] , \je/qz_cnt_cry[2] , 
         \je/qz_cnt[3] , \je/qz_cnt_s[3] , \je/qz_cnt_s[4] , 
         \je/qz_cnt_cry_0[1].CO0 , \je/qz_cnt[2] , \je/qz_cnt_cry[0] , 
         \je/qz_cnt[1] , \je/qz_cnt_s[1] , \je/qz_cnt_s[2] , 
         \je/qz_cnt_cry_0[0].CO0 , \je/qz_cnt[0] , \je/qz_cnt_s[0] , 
         \je/dct/un1_tmp_du[3]_2_s_17_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_s_17_0.CO0 , \je/dct/un1_tmp_du[3]_2_cry_16 , 
         \je/dct/un1_tmp_du[3]_2_axb_17 , \je/dct/N_23 , \je/dct/tmp4[17] , 
         \je/dct/un1_tmp_du[3]_2_cry_15_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_15_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_15_0.CO0 , \je/dct/tmp22_RNIU6CC3[13] , 
         \je/dct/un1_tmp_du[3]_2_cry_15_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_14 , \je/dct/tmp22_RNIR3CC3[12] , 
         \je/dct/un1_tmp_du[3]_2_cry_15_0_RNO , \je/dct/tmp4[15] , 
         \je/dct/tmp4[16] , \je/dct/un1_tmp_du[3]_2_cry_13_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_13_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_13_0.CO0 , \je/dct/tmp22_RNIO0CC3[11] , 
         \je/dct/un1_tmp_du[3]_2_cry_13_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_12 , \je/dct/tmp22_RNILTBC3[10] , 
         \je/dct/un1_tmp_du[3]_2_cry_13_0_RNO , \je/dct/tmp4[13] , 
         \je/dct/tmp4[14] , \je/dct/un1_tmp_du[3]_2_cry_11_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_11_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_11_0.CO0 , \je/dct/tmp22_RNIBBJK3[9] , 
         \je/dct/un1_tmp_du[3]_2_cry_11_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_10 , \je/dct/tmp22_RNI88JK3[8] , 
         \je/dct/un1_tmp_du[3]_2_cry_11_0_RNO , \je/dct/tmp4[11] , 
         \je/dct/tmp4[12] , \je/dct/un1_tmp_du[3]_2_cry_9_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_9_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_9_0.CO0 , \je/dct/tmp22_RNI55JK3[7] , 
         \je/dct/un1_tmp_du[3]_2_cry_9_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_8 , \je/dct/tmp22_RNIK4224[6] , 
         \je/dct/un1_tmp_du[3]_2_cry_9_0_RNO , \je/dct/tmp4[9] , 
         \je/dct/tmp4[10] , \je/dct/un1_tmp_du[3]_2_cry_7_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_7_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_7_0.CO0 , \je/dct/tmp22_RNIH1224[5] , 
         \je/dct/un1_tmp_du[3]_2_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_6 , \je/dct/tmp22_RNIEU124[4] , 
         \je/dct/un1_tmp_du[3]_2_cry_7_0_RNO , \je/dct/tmp4[7] , 
         \je/dct/tmp4[8] , \je/dct/un1_tmp_du[3]_2_cry_5_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_5_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_5_0.CO0 , \je/dct/tmp22_RNIBR124[3] , 
         \je/dct/un1_tmp_du[3]_2_cry_5_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_4 , \je/dct/tmp22_RNI8O124[2] , 
         \je/dct/un1_tmp_du[3]_2_cry_5_0_RNO , \je/dct/tmp4[5] , 
         \je/dct/tmp4[6] , \je/dct/un1_tmp_du[3]_2_cry_3_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_3_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_3_0.CO0 , \je/dct/tmp22_RNI5L124[1] , 
         \je/dct/un1_tmp_du[3]_2_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_2 , \je/dct/tmp22_RNI2I124[0] , 
         \je/dct/un1_tmp_du[3]_2_cry_3_0_RNO , \je/dct/tmp4[3] , 
         \je/dct/tmp4[4] , \je/dct/un1_tmp_du[3]_2_cry_1_0_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_1_0_0_S0 , 
         \je/dct/un1_tmp_du[3]_2_cry_1_0_0.CO0 , 
         \je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_2 , 
         \je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_1 , 
         \je/dct/un1_tmp_du[3]_2_cry_1_0_0_RNO , \je/dct/tmp4[1] , 
         \je/dct/tmp4[2] , \je/dct/un1_tmp_du[3]_2_cry_0_0_0_S1 , 
         \je/dct/un1_tmp_du[3]_2_cry_0_0_0.CO0 , 
         \je/dct/un1_tmp_du[3]_2_cry_0_0_RNO_0 , 
         \je/dct/un1_tmp_du[3]_2_cry_0_0_0_RNO , \je/dct/N_138_0 , 
         \je/dct/tmp4[0] , \je/dct/un1_tmp12_cry_16_0.CO0 , \je/dct/tmp1[17] , 
         \je/dct/tmp2_i[17] , \je/dct/un1_tmp12_cry_15 , \je/dct/tmp1[16] , 
         \je/dct/tmp2_i[16] , \je/dct/un1_tmp12_cry_16_0_S0 , 
         \je/dct/un1_tmp12_cry_16_0_S1 , \je/dct/un1_tmp12_cry_14_0.CO0 , 
         \je/dct/tmp1[15] , \je/dct/tmp2_i[15] , \je/dct/un1_tmp12_cry_13 , 
         \je/dct/tmp1[14] , \je/dct/tmp2_i[14] , 
         \je/dct/un1_tmp12_cry_14_0_S0 , \je/dct/un1_tmp12_cry_14_0_S1 , 
         \je/dct/un1_tmp12_cry_12_0.CO0 , \je/dct/tmp1[13] , 
         \je/dct/tmp2_i[13] , \je/dct/un1_tmp12_cry_11 , \je/dct/tmp1[12] , 
         \je/dct/tmp2_i[12] , \je/dct/un1_tmp12_cry_12_0_S0 , 
         \je/dct/un1_tmp12_cry_12_0_S1 , \je/dct/un1_tmp12_cry_10_0.CO0 , 
         \je/dct/tmp1[11] , \je/dct/tmp2_i[11] , \je/dct/un1_tmp12_cry_9 , 
         \je/dct/tmp1[10] , \je/dct/tmp2_i[10] , 
         \je/dct/un1_tmp12_cry_10_0_S0 , \je/dct/un1_tmp12_cry_10_0_S1 , 
         \je/dct/un1_tmp12_cry_8_0.CO0 , \je/dct/tmp1[9] , \je/dct/tmp2_i[9] , 
         \je/dct/un1_tmp12_cry_7 , \je/dct/tmp1[8] , \je/dct/tmp2_i[8] , 
         \je/dct/un1_tmp12_cry_8_0_S0 , \je/dct/un1_tmp12_cry_8_0_S1 , 
         \je/dct/un1_tmp12_cry_6_0.CO0 , \je/dct/tmp1[7] , \je/dct/tmp2_i[7] , 
         \je/dct/un1_tmp12_cry_5 , \je/dct/tmp1[6] , \je/dct/tmp2_i[6] , 
         \je/dct/un1_tmp12_cry_6_0_S0 , \je/dct/un1_tmp12_cry_6_0_S1 , 
         \je/dct/un1_tmp12_cry_4_0.CO0 , \je/dct/tmp1[5] , \je/dct/tmp2_i[5] , 
         \je/dct/un1_tmp12_cry_3 , \je/dct/tmp1[4] , \je/dct/tmp2_i[4] , 
         \je/dct/un1_tmp12_cry_4_0_S0 , \je/dct/un1_tmp12_cry_4_0_S1 , 
         \je/dct/un1_tmp12_cry_2_0.CO0 , \je/dct/tmp1[3] , \je/dct/tmp2_i[3] , 
         \je/dct/un1_tmp12_cry_1 , \je/dct/tmp1[2] , \je/dct/tmp2_i[2] , 
         \je/dct/un1_tmp12_cry_2_0_S0 , \je/dct/un1_tmp12_cry_2_0_S1 , 
         \je/dct/un1_tmp12_cry_0_0.CO0 , \je/dct/tmp1[1] , \je/dct/tmp2_i[1] , 
         \je/dct/tmp1[0] , \je/dct/tmp2_i[0] , \je/dct/un1_tmp12_cry_0_0_S0 , 
         \je/dct/un1_tmp12_cry_0_0_S1 , \je/dct/un3_tmp6_2_s_17_0_S0 , 
         \je/dct/un3_tmp6_2_s_17_0.CO0 , \je/dct/un3_tmp6_2_cry_16 , 
         \je/dct/un3_tmp6_2_axb_17 , \je/dct/N_101_0 , \je/dct/tmp0[17] , 
         \je/dct/un3_tmp6_2_cry_15_0_S1 , \je/dct/un3_tmp6_2_cry_15_0_S0 , 
         \je/dct/un3_tmp6_2_cry_15_0.CO0 , \je/dct/tmp_du[7]_RNIJI262[16] , 
         \je/dct/un3_tmp6_2_cry_15_0_RNO_0 , \je/dct/un3_tmp6_2_cry_14 , 
         \je/dct/tmp_du[7]_RNIHG262[15] , \je/dct/un3_tmp6_2_cry_15_0_RNO , 
         \je/dct/tmp0[15] , \je/dct/tmp0[16] , \je/dct/un3_tmp6_2_cry_13_0_S1 , 
         \je/dct/un3_tmp6_2_cry_13_0_S0 , \je/dct/un3_tmp6_2_cry_13_0.CO0 , 
         \je/dct/tmp_du[7]_RNIFE262[14] , \je/dct/un3_tmp6_2_cry_13_0_RNO_0 , 
         \je/dct/un3_tmp6_2_cry_12 , \je/dct/tmp_du[7]_RNIDC262[13] , 
         \je/dct/un3_tmp6_2_cry_13_0_RNO , \je/dct/tmp0[13] , 
         \je/dct/tmp0[14] , \je/dct/un3_tmp6_2_cry_11_0_S1 , 
         \je/dct/un3_tmp6_2_cry_11_0_S0 , \je/dct/un3_tmp6_2_cry_11_0.CO0 , 
         \je/dct/tmp_du[7]_RNIBA262[12] , \je/dct/un3_tmp6_2_cry_11_0_RNO_0 , 
         \je/dct/un3_tmp6_2_cry_10 , \je/dct/tmp_du[7]_RNI98262[11] , 
         \je/dct/un3_tmp6_2_cry_11_0_RNO , \je/dct/tmp0[11] , 
         \je/dct/tmp0[12] , \je/dct/un3_tmp6_2_cry_9_0_S1 , 
         \je/dct/un3_tmp6_2_cry_9_0_S0 , \je/dct/un3_tmp6_2_cry_9_0.CO0 , 
         \je/dct/tmp_du[7]_RNI76262[10] , \je/dct/un3_tmp6_2_cry_9_0_RNO_0 , 
         \je/dct/un3_tmp6_2_cry_8 , \je/dct/tmp_du[7]_RNINGL42[9] , 
         \je/dct/un3_tmp6_2_cry_9_0_RNO , \je/dct/tmp0[9] , \je/dct/tmp0[10] , 
         \je/dct/un3_tmp6_2_cry_7_0_S1 , \je/dct/un3_tmp6_2_cry_7_0_S0 , 
         \je/dct/un3_tmp6_2_cry_7_0.CO0 , \je/dct/tmp_du[7]_RNILEL42[8] , 
         \je/dct/un3_tmp6_2_cry_7_0_RNO_0 , \je/dct/un3_tmp6_2_cry_6 , 
         \je/dct/tmp_du[7]_RNIJCL42[7] , \je/dct/un3_tmp6_2_cry_7_0_RNO , 
         \je/dct/tmp0[7] , \je/dct/tmp0[8] , \je/dct/un3_tmp6_2_cry_5_0_S1 , 
         \je/dct/un3_tmp6_2_cry_5_0_S0 , \je/dct/un3_tmp6_2_cry_5_0.CO0 , 
         \je/dct/tmp_du[7]_RNIHAL42[6] , \je/dct/un3_tmp6_2_cry_5_0_RNO_0 , 
         \je/dct/un3_tmp6_2_cry_4 , \je/dct/tmp_du[7]_RNIF8L42[5] , 
         \je/dct/un3_tmp6_2_cry_5_0_RNO , \je/dct/tmp0[5] , \je/dct/tmp0[6] , 
         \je/dct/un3_tmp6_2_cry_3_0_S1 , \je/dct/un3_tmp6_2_cry_3_0_S0 , 
         \je/dct/un3_tmp6_2_cry_3_0.CO0 , \je/dct/tmp_du[7]_RNID6L42[4] , 
         \je/dct/un3_tmp6_2_cry_3_0_RNO_0 , \je/dct/un3_tmp6_2_cry_2 , 
         \je/dct/tmp_du[7]_RNIB4L42[3] , \je/dct/un3_tmp6_2_cry_3_0_RNO , 
         \je/dct/tmp0[3] , \je/dct/tmp0[4] , \je/dct/un3_tmp6_2_cry_1_0_S1 , 
         \je/dct/un3_tmp6_2_cry_1_0_S0 , \je/dct/un3_tmp6_2_cry_1_0.CO0 , 
         \je/dct/tmp_du[7]_RNI92L42[2] , \je/dct/un3_tmp6_2_cry_1_0_RNO_0 , 
         \je/dct/un3_tmp6_2_cry_0 , \je/dct/tmp_du[7]_RNI70L42[1] , 
         \je/dct/un3_tmp6_2_cry_1_0_RNO , \je/dct/tmp0[1] , \je/dct/tmp0[2] , 
         \je/dct/un3_tmp6_2_cry_0_0_S1 , \je/dct/un3_tmp6_2_cry_0_0.CO0 , 
         \je/dct/un3_tmp6_2 , \je/dct/un3_tmp6_2_cry_0_0_RNO , 
         \je/dct/tmp0[0] , \je/dct/un1_tmp_du[2]_1_cry_16_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_16_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_16_0.CO0 , 
         \je/dct/un1_tmp_du[2]_1_axb_17 , \je/dct/un1_tmp_du[2]_1_cry_15 , 
         \je/dct/tmp_du[2]_RNISRTT1[16] , 
         \je/dct/un1_tmp_du[2]_1_cry_16_0_RNO , \je/dct/c_state_RNIOKM31_0[0] , 
         \je/dct/tmp5[16] , \je/dct/tmp5[17] , 
         \je/dct/un1_tmp_du[2]_1_cry_14_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_14_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_14_0.CO0 , 
         \je/dct/tmp_du[2]_RNIQPTT1[15] , 
         \je/dct/un1_tmp_du[2]_1_cry_14_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_13 , \je/dct/tmp_du[2]_RNIONTT1[14] , 
         \je/dct/un1_tmp_du[2]_1_cry_14_0_RNO , \je/dct/tmp5[14] , 
         \je/dct/tmp5[15] , \je/dct/un1_tmp_du[2]_1_cry_12_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_12_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_12_0.CO0 , 
         \je/dct/tmp_du[2]_RNIMLTT1[13] , 
         \je/dct/un1_tmp_du[2]_1_cry_12_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_11 , \je/dct/tmp_du[2]_RNIKJTT1[12] , 
         \je/dct/un1_tmp_du[2]_1_cry_12_0_RNO , \je/dct/tmp5[12] , 
         \je/dct/tmp5[13] , \je/dct/un1_tmp_du[2]_1_cry_10_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_10_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_10_0.CO0 , 
         \je/dct/tmp_du[2]_RNIIHTT1[11] , 
         \je/dct/un1_tmp_du[2]_1_cry_10_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_9 , \je/dct/tmp_du[2]_RNIGFTT1[10] , 
         \je/dct/un1_tmp_du[2]_1_cry_10_0_RNO , \je/dct/tmp5[10] , 
         \je/dct/tmp5[11] , \je/dct/un1_tmp_du[2]_1_cry_8_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_8_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_8_0.CO0 , \je/dct/tmp_du[2]_RNI0HG12[9] , 
         \je/dct/un1_tmp_du[2]_1_cry_8_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_7 , \je/dct/tmp_du[2]_RNIUEG12[8] , 
         \je/dct/un1_tmp_du[2]_1_cry_8_0_RNO , \je/dct/tmp5[8] , 
         \je/dct/tmp5[9] , \je/dct/un1_tmp_du[2]_1_cry_6_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_6_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_6_0.CO0 , \je/dct/tmp_du[2]_RNISCG12[7] , 
         \je/dct/un1_tmp_du[2]_1_cry_6_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_5 , \je/dct/tmp_du[2]_RNIQAG12[6] , 
         \je/dct/un1_tmp_du[2]_1_cry_6_0_RNO , \je/dct/tmp5[6] , 
         \je/dct/tmp5[7] , \je/dct/un1_tmp_du[2]_1_cry_4_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_4_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_4_0.CO0 , \je/dct/tmp_du[2]_RNIO8G12[5] , 
         \je/dct/un1_tmp_du[2]_1_cry_4_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_3 , \je/dct/tmp_du[2]_RNIM6G12[4] , 
         \je/dct/un1_tmp_du[2]_1_cry_4_0_RNO , \je/dct/tmp5[4] , 
         \je/dct/tmp5[5] , \je/dct/un1_tmp_du[2]_1_cry_2_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_2_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_2_0.CO0 , \je/dct/tmp_du[2]_RNIK4G12[3] , 
         \je/dct/un1_tmp_du[2]_1_cry_2_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_1 , \je/dct/tmp_du[2]_RNII2G12[2] , 
         \je/dct/un1_tmp_du[2]_1_cry_2_0_RNO , \je/dct/tmp5[2] , 
         \je/dct/tmp5[3] , \je/dct/un1_tmp_du[2]_1_cry_0_0_S1 , 
         \je/dct/un1_tmp_du[2]_1_cry_0_0_S0 , 
         \je/dct/un1_tmp_du[2]_1_cry_0_0.CO0 , \je/dct/tmp_du[2]_RNIG0G12[1] , 
         \je/dct/un1_tmp_du[2]_1_cry_0_0_RNO_0 , \je/dct/un1_tmp_du[2]_1 , 
         \je/dct/un1_tmp_du[2]_1_cry_0_0_RNO , \je/dct/tmp5[0] , 
         \je/dct/tmp5[1] , \je/dct/un1_tmp7_1_cry_16_0_S1 , 
         \je/dct/un1_tmp7_1_cry_16_0_S0 , \je/dct/un1_tmp7_1_cry_16_0.CO0 , 
         \je/dct/un1_tmp7_1_axb_17 , \je/dct/un1_tmp7_1_cry_15 , 
         \je/dct/tmp_du[0]_RNIN4JM1[16] , \je/dct/un1_tmp7_1_cry_16_0_RNO , 
         \je/dct/tmp7[16] , \je/dct/tmp7[17] , \je/dct/un1_tmp7_1_cry_14_0_S1 , 
         \je/dct/un1_tmp7_1_cry_14_0_S0 , \je/dct/un1_tmp7_1_cry_14_0.CO0 , 
         \je/dct/tmp_du[0]_RNIL2JM1[15] , \je/dct/un1_tmp7_1_cry_14_0_RNO_0 , 
         \je/dct/un1_tmp7_1_cry_13 , \je/dct/tmp_du[0]_RNIJ0JM1[14] , 
         \je/dct/un1_tmp7_1_cry_14_0_RNO , \je/dct/tmp7[14] , 
         \je/dct/tmp7[15] , \je/dct/un1_tmp7_1_cry_12_0_S1 , 
         \je/dct/un1_tmp7_1_cry_12_0_S0 , \je/dct/un1_tmp7_1_cry_12_0.CO0 , 
         \je/dct/tmp_du[0]_RNIHUIM1[13] , \je/dct/un1_tmp7_1_cry_12_0_RNO_0 , 
         \je/dct/un1_tmp7_1_cry_11 , \je/dct/tmp_du[0]_RNIFSIM1[12] , 
         \je/dct/un1_tmp7_1_cry_12_0_RNO , \je/dct/tmp7[12] , 
         \je/dct/tmp7[13] , \je/dct/un1_tmp7_1_cry_10_0_S1 , 
         \je/dct/un1_tmp7_1_cry_10_0_S0 , \je/dct/un1_tmp7_1_cry_10_0.CO0 , 
         \je/dct/tmp_du[0]_RNIDQIM1[11] , \je/dct/un1_tmp7_1_cry_10_0_RNO_0 , 
         \je/dct/un1_tmp7_1_cry_9 , \je/dct/tmp_du[0]_RNIBOIM1[10] , 
         \je/dct/un1_tmp7_1_cry_10_0_RNO , \je/dct/tmp7[10] , 
         \je/dct/tmp7[11] , \je/dct/un1_tmp7_1_cry_8_0_S1 , 
         \je/dct/un1_tmp7_1_cry_8_0_S0 , \je/dct/un1_tmp7_1_cry_8_0.CO0 , 
         \je/dct/tmp_du[0]_RNIRUN22[9] , \je/dct/un1_tmp7_1_cry_8_0_RNO_0 , 
         \je/dct/un1_tmp7_1_cry_7 , \je/dct/tmp_du[0]_RNIPSN22[8] , 
         \je/dct/un1_tmp7_1_cry_8_0_RNO , \je/dct/tmp7[8] , \je/dct/tmp7[9] , 
         \je/dct/un1_tmp7_1_cry_6_0_S1 , \je/dct/un1_tmp7_1_cry_6_0_S0 , 
         \je/dct/un1_tmp7_1_cry_6_0.CO0 , \je/dct/tmp_du[0]_RNINQN22[7] , 
         \je/dct/un1_tmp7_1_cry_6_0_RNO_0 , \je/dct/un1_tmp7_1_cry_5 , 
         \je/dct/tmp_du[0]_RNILON22[6] , \je/dct/un1_tmp7_1_cry_6_0_RNO , 
         \je/dct/tmp7[6] , \je/dct/tmp7[7] , \je/dct/un1_tmp7_1_cry_4_0_S1 , 
         \je/dct/un1_tmp7_1_cry_4_0_S0 , \je/dct/un1_tmp7_1_cry_4_0.CO0 , 
         \je/dct/tmp_du[0]_RNIJMN22[5] , \je/dct/un1_tmp7_1_cry_4_0_RNO_0 , 
         \je/dct/un1_tmp7_1_cry_3 , \je/dct/tmp_du[0]_RNIHKN22[4] , 
         \je/dct/un1_tmp7_1_cry_4_0_RNO , \je/dct/tmp7[4] , \je/dct/tmp7[5] , 
         \je/dct/un1_tmp7_1_cry_2_0_S1 , \je/dct/un1_tmp7_1_cry_2_0_S0 , 
         \je/dct/un1_tmp7_1_cry_2_0.CO0 , \je/dct/tmp_du[0]_RNIFIN22[3] , 
         \je/dct/un1_tmp7_1_cry_2_0_RNO_0 , \je/dct/un1_tmp7_1_cry_1 , 
         \je/dct/tmp_du[0]_RNIDGN22[2] , \je/dct/un1_tmp7_1_cry_2_0_RNO , 
         \je/dct/tmp7[2] , \je/dct/tmp7[3] , \je/dct/un1_tmp7_1_cry_0_0_S1 , 
         \je/dct/un1_tmp7_1_cry_0_0_S0 , \je/dct/un1_tmp7_1_cry_0_0.CO0 , 
         \je/dct/tmp_du[0]_RNIBEN22[1] , \je/dct/un1_tmp7_1_cry_0_0_RNO_0 , 
         \je/dct/un1_tmp7_1 , \je/dct/un1_tmp7_1_cry_0_0_RNO , 
         \je/dct/tmp7[0] , \je/dct/tmp7[1] , \je/dct/un1_tmp2_3_s_17_0_S0 , 
         \je/dct/un1_tmp2_3_s_17_0.CO0 , \je/dct/un1_tmp2_3_cry_16 , 
         \je/dct/un1_tmp2_3_axb_17 , \je/dct/N_126_0 , \je/dct/tmp21[17] , 
         \je/dct/un1_tmp2_3_cry_15_0_S1 , \je/dct/un1_tmp2_3_cry_15_0_S0 , 
         \je/dct/un1_tmp2_3_cry_15_0.CO0 , \je/dct/tmp2_RNIUC012[16] , 
         \je/dct/un1_tmp2_3_cry_15_0_RNO_0 , \je/dct/un1_tmp2_3_cry_14 , 
         \je/dct/tmp2_RNISA012[15] , \je/dct/un1_tmp2_3_cry_15_0_RNO , 
         \je/dct/tmp21[15] , \je/dct/tmp21[16] , 
         \je/dct/un1_tmp2_3_cry_13_0_S1 , \je/dct/un1_tmp2_3_cry_13_0_S0 , 
         \je/dct/un1_tmp2_3_cry_13_0.CO0 , \je/dct/tmp2_RNIQ8012[14] , 
         \je/dct/un1_tmp2_3_cry_13_0_RNO_0 , \je/dct/un1_tmp2_3_cry_12 , 
         \je/dct/tmp2_RNIO6012[13] , \je/dct/un1_tmp2_3_cry_13_0_RNO , 
         \je/dct/tmp21[13] , \je/dct/tmp21[14] , 
         \je/dct/un1_tmp2_3_cry_11_0_S1 , \je/dct/un1_tmp2_3_cry_11_0_S0 , 
         \je/dct/un1_tmp2_3_cry_11_0.CO0 , \je/dct/tmp2_RNIM4012[12] , 
         \je/dct/un1_tmp2_3_cry_11_0_RNO_0 , \je/dct/un1_tmp2_3_cry_10 , 
         \je/dct/tmp2_RNIK2012[11] , \je/dct/un1_tmp2_3_cry_11_0_RNO , 
         \je/dct/tmp21[11] , \je/dct/tmp21[12] , 
         \je/dct/un1_tmp2_3_cry_9_0_S1 , \je/dct/un1_tmp2_3_cry_9_0_S0 , 
         \je/dct/un1_tmp2_3_cry_9_0.CO0 , \je/dct/tmp2_RNII0012[10] , 
         \je/dct/un1_tmp2_3_cry_9_0_RNO_0 , \je/dct/un1_tmp2_3_cry_8 , 
         \je/dct/tmp2_RNI20412[9] , \je/dct/un1_tmp2_3_cry_9_0_RNO , 
         \je/dct/tmp21[9] , \je/dct/tmp21[10] , \je/dct/un1_tmp2_3_cry_7_0_S1 , 
         \je/dct/un1_tmp2_3_cry_7_0_S0 , \je/dct/un1_tmp2_3_cry_7_0.CO0 , 
         \je/dct/tmp2_RNI0U312[8] , \je/dct/un1_tmp2_3_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp2_3_cry_6 , \je/dct/tmp2_RNIUR312[7] , 
         \je/dct/un1_tmp2_3_cry_7_0_RNO , \je/dct/tmp21[7] , \je/dct/tmp21[8] , 
         \je/dct/un1_tmp2_3_cry_5_0_S1 , \je/dct/un1_tmp2_3_cry_5_0_S0 , 
         \je/dct/un1_tmp2_3_cry_5_0.CO0 , \je/dct/tmp2_RNISP312[6] , 
         \je/dct/un1_tmp2_3_cry_5_0_RNO_0 , \je/dct/un1_tmp2_3_cry_4 , 
         \je/dct/tmp2_RNIQN312[5] , \je/dct/un1_tmp2_3_cry_5_0_RNO , 
         \je/dct/tmp21[5] , \je/dct/tmp21[6] , \je/dct/un1_tmp2_3_cry_3_0_S1 , 
         \je/dct/un1_tmp2_3_cry_3_0_S0 , \je/dct/un1_tmp2_3_cry_3_0.CO0 , 
         \je/dct/tmp2_RNIOL312[4] , \je/dct/un1_tmp2_3_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp2_3_cry_2 , \je/dct/tmp2_RNIMJ312[3] , 
         \je/dct/un1_tmp2_3_cry_3_0_RNO , \je/dct/tmp21[3] , \je/dct/tmp21[4] , 
         \je/dct/un1_tmp2_3_cry_1_0_S1 , \je/dct/un1_tmp2_3_cry_1_0_S0 , 
         \je/dct/un1_tmp2_3_cry_1_0.CO0 , \je/dct/tmp2_RNIKH312[2] , 
         \je/dct/un1_tmp2_3_cry_1_0_RNO_0 , \je/dct/un1_tmp2_3_cry_0 , 
         \je/dct/tmp2_RNIIF312[1] , \je/dct/un1_tmp2_3_cry_1_0_RNO , 
         \je/dct/tmp21[1] , \je/dct/tmp21[2] , \je/dct/un1_tmp2_3_cry_0_0_S1 , 
         \je/dct/un1_tmp2_3_cry_0_0.CO0 , \je/dct/un1_tmp2_3 , 
         \je/dct/un1_tmp2_3_cry_0_0_RNO , \je/dct/tmp21[0] , 
         \je/dct/un1_tmp4_2_s_17_0_S0 , \je/dct/un1_tmp4_2_s_17_0.CO0 , 
         \je/dct/un1_tmp4_2_cry_16 , \je/dct/un1_tmp4_2_axb_17 , 
         \je/dct/tmp22[17] , \je/dct/un1_tmp4_2_cry_15_0_S1 , 
         \je/dct/un1_tmp4_2_cry_15_0_S0 , \je/dct/un1_tmp4_2_cry_15_0.CO0 , 
         \je/dct/tmp7_RNI1PIT1[16] , \je/dct/un1_tmp4_2_cry_15_0_RNO_0 , 
         \je/dct/un1_tmp4_2_cry_14 , \je/dct/tmp7_RNIVMIT1[15] , 
         \je/dct/un1_tmp4_2_cry_15_0_RNO , \je/dct/tmp22[15] , 
         \je/dct/tmp22[16] , \je/dct/un1_tmp4_2_cry_13_0_S1 , 
         \je/dct/un1_tmp4_2_cry_13_0_S0 , \je/dct/un1_tmp4_2_cry_13_0.CO0 , 
         \je/dct/tmp4_RNITKIT1[14] , \je/dct/un1_tmp4_2_cry_13_0_RNO_0 , 
         \je/dct/un1_tmp4_2_cry_12 , \je/dct/tmp4_RNIRIIT1[13] , 
         \je/dct/un1_tmp4_2_cry_13_0_RNO , \je/dct/tmp22[13] , 
         \je/dct/tmp22[14] , \je/dct/un1_tmp4_2_cry_11_0_S1 , 
         \je/dct/un1_tmp4_2_cry_11_0_S0 , \je/dct/un1_tmp4_2_cry_11_0.CO0 , 
         \je/dct/tmp4_RNIPGIT1[12] , \je/dct/un1_tmp4_2_cry_11_0_RNO_0 , 
         \je/dct/un1_tmp4_2_cry_10 , \je/dct/tmp4_RNINEIT1[11] , 
         \je/dct/un1_tmp4_2_cry_11_0_RNO , \je/dct/tmp22[11] , 
         \je/dct/tmp22[12] , \je/dct/un1_tmp4_2_cry_9_0_S1 , 
         \je/dct/un1_tmp4_2_cry_9_0_S0 , \je/dct/un1_tmp4_2_cry_9_0.CO0 , 
         \je/dct/tmp4_RNILCIT1[10] , \je/dct/un1_tmp4_2_cry_9_0_RNO_0 , 
         \je/dct/un1_tmp4_2_cry_8 , \je/dct/tmp4_RNI59D42[9] , 
         \je/dct/un1_tmp4_2_cry_9_0_RNO , \je/dct/tmp22[9] , 
         \je/dct/tmp22[10] , \je/dct/un1_tmp4_2_cry_7_0_S1 , 
         \je/dct/un1_tmp4_2_cry_7_0_S0 , \je/dct/un1_tmp4_2_cry_7_0.CO0 , 
         \je/dct/tmp4_RNI37D42[8] , \je/dct/un1_tmp4_2_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp4_2_cry_6 , \je/dct/tmp4_RNI15D42[7] , 
         \je/dct/un1_tmp4_2_cry_7_0_RNO , \je/dct/tmp22[7] , \je/dct/tmp22[8] , 
         \je/dct/un1_tmp4_2_cry_5_0_S1 , \je/dct/un1_tmp4_2_cry_5_0_S0 , 
         \je/dct/un1_tmp4_2_cry_5_0.CO0 , \je/dct/tmp4_RNIV2D42[6] , 
         \je/dct/un1_tmp4_2_cry_5_0_RNO_0 , \je/dct/un1_tmp4_2_cry_4 , 
         \je/dct/tmp4_RNIT0D42[5] , \je/dct/un1_tmp4_2_cry_5_0_RNO , 
         \je/dct/tmp22[5] , \je/dct/tmp22[6] , \je/dct/un1_tmp4_2_cry_3_0_S1 , 
         \je/dct/un1_tmp4_2_cry_3_0_S0 , \je/dct/un1_tmp4_2_cry_3_0.CO0 , 
         \je/dct/tmp4_RNIRUC42[4] , \je/dct/un1_tmp4_2_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp4_2_cry_2 , \je/dct/tmp4_RNIPSC42[3] , 
         \je/dct/un1_tmp4_2_cry_3_0_RNO , \je/dct/tmp22[3] , \je/dct/tmp22[4] , 
         \je/dct/un1_tmp4_2_cry_1_0_S1 , \je/dct/un1_tmp4_2_cry_1_0_S0 , 
         \je/dct/un1_tmp4_2_cry_1_0.CO0 , \je/dct/tmp4_RNINQC42[2] , 
         \je/dct/un1_tmp4_2_cry_1_0_RNO_0 , \je/dct/un1_tmp4_2_cry_0 , 
         \je/dct/tmp4_RNILOC42[1] , \je/dct/un1_tmp4_2_cry_1_0_RNO , 
         \je/dct/tmp22[1] , \je/dct/tmp22[2] , \je/dct/un1_tmp4_2_cry_0_0_S1 , 
         \je/dct/un1_tmp4_2_cry_0_0.CO0 , \je/dct/un1_tmp4_2 , 
         \je/dct/un1_tmp4_2_cry_0_0_RNO , \je/dct/tmp22[0] , 
         \je/dct/un1_tmp3_2_s_17_0_S0 , \je/dct/un1_tmp3_2_s_17_0.CO0 , 
         \je/dct/un1_tmp3_2_cry_16 , \je/dct/un1_tmp3_2_axb_17 , 
         \je/dct/tmp13[17] , \je/dct/un1_tmp3_2_cry_15_0_S1 , 
         \je/dct/un1_tmp3_2_cry_15_0_S0 , \je/dct/un1_tmp3_2_cry_15_0.CO0 , 
         \je/dct/tmp0_RNIPO1C2[16] , \je/dct/un1_tmp3_2_cry_15_0_RNO_0 , 
         \je/dct/un1_tmp3_2_cry_14 , \je/dct/tmp0_RNINM1C2[15] , 
         \je/dct/un1_tmp3_2_cry_15_0_RNO , \je/dct/tmp13[15] , 
         \je/dct/tmp13[16] , \je/dct/un1_tmp3_2_cry_13_0_S1 , 
         \je/dct/un1_tmp3_2_cry_13_0_S0 , \je/dct/un1_tmp3_2_cry_13_0.CO0 , 
         \je/dct/tmp0_RNILK1C2[14] , \je/dct/un1_tmp3_2_cry_13_0_RNO_0 , 
         \je/dct/un1_tmp3_2_cry_12 , \je/dct/tmp0_RNIJI1C2[13] , 
         \je/dct/un1_tmp3_2_cry_13_0_RNO , \je/dct/tmp13[13] , 
         \je/dct/tmp13[14] , \je/dct/un1_tmp3_2_cry_11_0_S1 , 
         \je/dct/un1_tmp3_2_cry_11_0_S0 , \je/dct/un1_tmp3_2_cry_11_0.CO0 , 
         \je/dct/tmp0_RNIHG1C2[12] , \je/dct/un1_tmp3_2_cry_11_0_RNO_0 , 
         \je/dct/un1_tmp3_2_cry_10 , \je/dct/tmp0_RNIFE1C2[11] , 
         \je/dct/un1_tmp3_2_cry_11_0_RNO , \je/dct/tmp13[11] , 
         \je/dct/tmp13[12] , \je/dct/un1_tmp3_2_cry_9_0_S1 , 
         \je/dct/un1_tmp3_2_cry_9_0_S0 , \je/dct/un1_tmp3_2_cry_9_0.CO0 , 
         \je/dct/tmp0_RNIDC1C2[10] , \je/dct/un1_tmp3_2_cry_9_0_RNO_0 , 
         \je/dct/un1_tmp3_2_cry_8 , \je/dct/tmp0_RNITGKR1[9] , 
         \je/dct/un1_tmp3_2_cry_9_0_RNO , \je/dct/tmp13[9] , 
         \je/dct/tmp13[10] , \je/dct/un1_tmp3_2_cry_7_0_S1 , 
         \je/dct/un1_tmp3_2_cry_7_0_S0 , \je/dct/un1_tmp3_2_cry_7_0.CO0 , 
         \je/dct/tmp0_RNIREKR1[8] , \je/dct/un1_tmp3_2_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp3_2_cry_6 , \je/dct/tmp0_RNIPCKR1[7] , 
         \je/dct/un1_tmp3_2_cry_7_0_RNO , \je/dct/tmp13[7] , \je/dct/tmp13[8] , 
         \je/dct/un1_tmp3_2_cry_5_0_S1 , \je/dct/un1_tmp3_2_cry_5_0_S0 , 
         \je/dct/un1_tmp3_2_cry_5_0.CO0 , \je/dct/tmp0_RNINAKR1[6] , 
         \je/dct/un1_tmp3_2_cry_5_0_RNO_0 , \je/dct/un1_tmp3_2_cry_4 , 
         \je/dct/tmp0_RNIL8KR1[5] , \je/dct/un1_tmp3_2_cry_5_0_RNO , 
         \je/dct/tmp13[5] , \je/dct/tmp13[6] , \je/dct/un1_tmp3_2_cry_3_0_S1 , 
         \je/dct/un1_tmp3_2_cry_3_0_S0 , \je/dct/un1_tmp3_2_cry_3_0.CO0 , 
         \je/dct/tmp0_RNIJ6KR1[4] , \je/dct/un1_tmp3_2_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp3_2_cry_2 , \je/dct/tmp0_RNIH4KR1[3] , 
         \je/dct/un1_tmp3_2_cry_3_0_RNO , \je/dct/tmp13[3] , \je/dct/tmp13[4] , 
         \je/dct/un1_tmp3_2_cry_1_0_S1 , \je/dct/un1_tmp3_2_cry_1_0_S0 , 
         \je/dct/un1_tmp3_2_cry_1_0.CO0 , \je/dct/tmp0_RNIF2KR1[2] , 
         \je/dct/un1_tmp3_2_cry_1_0_RNO_0 , \je/dct/un1_tmp3_2_cry_0 , 
         \je/dct/tmp0_RNID0KR1[1] , \je/dct/un1_tmp3_2_cry_1_0_RNO , 
         \je/dct/tmp13[1] , \je/dct/tmp13[2] , \je/dct/un1_tmp3_2_cry_0_0_S1 , 
         \je/dct/un1_tmp3_2_cry_0_0.CO0 , \je/dct/un1_tmp3_2 , 
         \je/dct/un1_tmp3_2_cry_0_0_RNO , \je/dct/N_21_0 , \je/dct/tmp13[0] , 
         \je/dct/un1_tmp13_1_s_17_0_S0 , \je/dct/un1_tmp13_1_s_17_0.CO0 , 
         \je/dct/un1_tmp13_1_cry_16 , \je/dct/un1_tmp13_1_axb_17 , 
         \je/dct/tmp20[17] , \je/dct/un1_tmp13_1_cry_15_0_S1 , 
         \je/dct/un1_tmp13_1_cry_15_0_S0 , \je/dct/un1_tmp13_1_cry_15_0.CO0 , 
         \je/dct/tmp5_RNIUC012[16] , \je/dct/un1_tmp13_1_cry_15_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_14 , \je/dct/tmp5_RNISA012[15] , 
         \je/dct/un1_tmp13_1_cry_15_0_RNO , \je/dct/tmp20[15] , 
         \je/dct/tmp20[16] , \je/dct/un1_tmp13_1_cry_13_0_S1 , 
         \je/dct/un1_tmp13_1_cry_13_0_S0 , \je/dct/un1_tmp13_1_cry_13_0.CO0 , 
         \je/dct/tmp5_RNIQ8012[14] , \je/dct/un1_tmp13_1_cry_13_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_12 , \je/dct/tmp5_RNIO6012[13] , 
         \je/dct/un1_tmp13_1_cry_13_0_RNO , \je/dct/tmp20[13] , 
         \je/dct/tmp20[14] , \je/dct/un1_tmp13_1_cry_11_0_S1 , 
         \je/dct/un1_tmp13_1_cry_11_0_S0 , \je/dct/un1_tmp13_1_cry_11_0.CO0 , 
         \je/dct/tmp5_RNIM4012[12] , \je/dct/un1_tmp13_1_cry_11_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_10 , \je/dct/tmp5_RNIK2012[11] , 
         \je/dct/un1_tmp13_1_cry_11_0_RNO , \je/dct/tmp20[11] , 
         \je/dct/tmp20[12] , \je/dct/un1_tmp13_1_cry_9_0_S1 , 
         \je/dct/un1_tmp13_1_cry_9_0_S0 , \je/dct/un1_tmp13_1_cry_9_0.CO0 , 
         \je/dct/tmp5_RNII0012[10] , \je/dct/un1_tmp13_1_cry_9_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_8 , \je/dct/tmp5_RNI20412[9] , 
         \je/dct/un1_tmp13_1_cry_9_0_RNO , \je/dct/tmp20[9] , 
         \je/dct/tmp20[10] , \je/dct/un1_tmp13_1_cry_7_0_S1 , 
         \je/dct/un1_tmp13_1_cry_7_0_S0 , \je/dct/un1_tmp13_1_cry_7_0.CO0 , 
         \je/dct/tmp5_RNI0U312[8] , \je/dct/un1_tmp13_1_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_6 , \je/dct/tmp5_RNIUR312[7] , 
         \je/dct/un1_tmp13_1_cry_7_0_RNO , \je/dct/tmp20[7] , 
         \je/dct/tmp20[8] , \je/dct/un1_tmp13_1_cry_5_0_S1 , 
         \je/dct/un1_tmp13_1_cry_5_0_S0 , \je/dct/un1_tmp13_1_cry_5_0.CO0 , 
         \je/dct/tmp5_RNISP312[6] , \je/dct/un1_tmp13_1_cry_5_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_4 , \je/dct/tmp5_RNIQN312[5] , 
         \je/dct/un1_tmp13_1_cry_5_0_RNO , \je/dct/tmp20[5] , 
         \je/dct/tmp20[6] , \je/dct/un1_tmp13_1_cry_3_0_S1 , 
         \je/dct/un1_tmp13_1_cry_3_0_S0 , \je/dct/un1_tmp13_1_cry_3_0.CO0 , 
         \je/dct/tmp5_RNIOL312[4] , \je/dct/un1_tmp13_1_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_2 , \je/dct/tmp5_RNIMJ312[3] , 
         \je/dct/un1_tmp13_1_cry_3_0_RNO , \je/dct/tmp20[3] , 
         \je/dct/tmp20[4] , \je/dct/un1_tmp13_1_cry_1_0_S1 , 
         \je/dct/un1_tmp13_1_cry_1_0_S0 , \je/dct/un1_tmp13_1_cry_1_0.CO0 , 
         \je/dct/tmp3_RNIKH312[2] , \je/dct/un1_tmp13_1_cry_1_0_RNO_0 , 
         \je/dct/un1_tmp13_1_cry_0 , \je/dct/tmp3_RNIIF312[1] , 
         \je/dct/un1_tmp13_1_cry_1_0_RNO , \je/dct/tmp20[1] , 
         \je/dct/tmp20[2] , \je/dct/un1_tmp13_1_cry_0_0_S1 , 
         \je/dct/un1_tmp13_1_cry_0_0.CO0 , \je/dct/un1_tmp13_1 , 
         \je/dct/un1_tmp13_1_cry_0_0_RNO , \je/dct/c_state_RNIAGJF1_7[0] , 
         \je/dct/tmp20[0] , \je/dct/un1_tmp3_3_s_17_0_S0 , 
         \je/dct/un1_tmp3_3_s_17_0.CO0 , \je/dct/un1_tmp3_3_cry_16 , 
         \je/dct/un1_tmp3_3_axb_17 , \je/dct/N_29_0 , \je/dct/tmp10[17] , 
         \je/dct/un1_tmp3_3_cry_15_0_S1 , \je/dct/un1_tmp3_3_cry_15_0_S0 , 
         \je/dct/un1_tmp3_3_cry_15_0.CO0 , \je/dct/tmp1_RNIQS702[16] , 
         \je/dct/un1_tmp3_3_cry_15_0_RNO_0 , \je/dct/un1_tmp3_3_cry_14 , 
         \je/dct/tmp1_RNIOQ702[15] , \je/dct/un1_tmp3_3_cry_15_0_RNO , 
         \je/dct/tmp10[15] , \je/dct/tmp10[16] , 
         \je/dct/un1_tmp3_3_cry_13_0_S1 , \je/dct/un1_tmp3_3_cry_13_0_S0 , 
         \je/dct/un1_tmp3_3_cry_13_0.CO0 , \je/dct/tmp1_RNIMO702[14] , 
         \je/dct/un1_tmp3_3_cry_13_0_RNO_0 , \je/dct/un1_tmp3_3_cry_12 , 
         \je/dct/tmp1_RNIKM702[13] , \je/dct/un1_tmp3_3_cry_13_0_RNO , 
         \je/dct/tmp10[13] , \je/dct/tmp10[14] , 
         \je/dct/un1_tmp3_3_cry_11_0_S1 , \je/dct/un1_tmp3_3_cry_11_0_S0 , 
         \je/dct/un1_tmp3_3_cry_11_0.CO0 , \je/dct/tmp1_RNIIK702[12] , 
         \je/dct/un1_tmp3_3_cry_11_0_RNO_0 , \je/dct/un1_tmp3_3_cry_10 , 
         \je/dct/tmp1_RNIGI702[11] , \je/dct/un1_tmp3_3_cry_11_0_RNO , 
         \je/dct/tmp10[11] , \je/dct/tmp10[12] , 
         \je/dct/un1_tmp3_3_cry_9_0_S1 , \je/dct/un1_tmp3_3_cry_9_0_S0 , 
         \je/dct/un1_tmp3_3_cry_9_0.CO0 , \je/dct/tmp1_RNIEG702[10] , 
         \je/dct/un1_tmp3_3_cry_9_0_RNO_0 , \je/dct/un1_tmp3_3_cry_8 , 
         \je/dct/tmp1_RNIUJNS1[9] , \je/dct/un1_tmp3_3_cry_9_0_RNO , 
         \je/dct/tmp10[9] , \je/dct/tmp10[10] , \je/dct/un1_tmp3_3_cry_7_0_S1 , 
         \je/dct/un1_tmp3_3_cry_7_0_S0 , \je/dct/un1_tmp3_3_cry_7_0.CO0 , 
         \je/dct/tmp1_RNISHNS1[8] , \je/dct/un1_tmp3_3_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp3_3_cry_6 , \je/dct/tmp1_RNIQFNS1[7] , 
         \je/dct/un1_tmp3_3_cry_7_0_RNO , \je/dct/tmp10[7] , \je/dct/tmp10[8] , 
         \je/dct/un1_tmp3_3_cry_5_0_S1 , \je/dct/un1_tmp3_3_cry_5_0_S0 , 
         \je/dct/un1_tmp3_3_cry_5_0.CO0 , \je/dct/tmp1_RNIODNS1[6] , 
         \je/dct/un1_tmp3_3_cry_5_0_RNO_0 , \je/dct/un1_tmp3_3_cry_4 , 
         \je/dct/tmp1_RNIMBNS1[5] , \je/dct/un1_tmp3_3_cry_5_0_RNO , 
         \je/dct/tmp10[5] , \je/dct/tmp10[6] , \je/dct/un1_tmp3_3_cry_3_0_S1 , 
         \je/dct/un1_tmp3_3_cry_3_0_S0 , \je/dct/un1_tmp3_3_cry_3_0.CO0 , 
         \je/dct/tmp1_RNIK9NS1[4] , \je/dct/un1_tmp3_3_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp3_3_cry_2 , \je/dct/tmp1_RNII7NS1[3] , 
         \je/dct/un1_tmp3_3_cry_3_0_RNO , \je/dct/tmp10[3] , \je/dct/tmp10[4] , 
         \je/dct/un1_tmp3_3_cry_1_0_0_S1 , \je/dct/un1_tmp3_3_cry_1_0_0_S0 , 
         \je/dct/un1_tmp3_3_cry_1_0_0.CO0 , \je/dct/tmp1_RNIG5NS1[2] , 
         \je/dct/un1_tmp3_3_cry_1_0_RNO_0 , \je/dct/un1_tmp3_3_cry_0 , 
         \je/dct/un1_tmp3_3_cry_1_0_RNO_1 , \je/dct/un1_tmp3_3_cry_1_0_0_RNO , 
         \je/dct/tmp10[1] , \je/dct/tmp10[2] , 
         \je/dct/un1_tmp3_3_cry_0_0_0_S1 , \je/dct/un1_tmp3_3_cry_0_0_0.CO0 , 
         \je/dct/un1_tmp3_3_cry_0_0_RNO_0 , \je/dct/un1_tmp3_3_cry_0_0_0_RNO , 
         \je/dct/tmp10[0] , \je/dct/un1_tmp2_4_s_17_0_S0 , 
         \je/dct/un1_tmp2_4_s_17_0.CO0 , \je/dct/un1_tmp2_4_cry_16 , 
         \je/dct/un1_tmp2_4_axb_17 , \je/dct/tmp11[17] , 
         \je/dct/un1_tmp2_4_cry_15_0_S1 , \je/dct/un1_tmp2_4_cry_15_0_S0 , 
         \je/dct/un1_tmp2_4_cry_15_0.CO0 , \je/dct/tmp5_RNIT8QS1[16] , 
         \je/dct/un1_tmp2_4_cry_15_0_RNO_0 , \je/dct/un1_tmp2_4_cry_14 , 
         \je/dct/tmp5_RNIR6QS1[15] , \je/dct/un1_tmp2_4_cry_15_0_RNO , 
         \je/dct/tmp11[15] , \je/dct/tmp11[16] , 
         \je/dct/un1_tmp2_4_cry_13_0_S1 , \je/dct/un1_tmp2_4_cry_13_0_S0 , 
         \je/dct/un1_tmp2_4_cry_13_0.CO0 , \je/dct/tmp5_RNIP4QS1[14] , 
         \je/dct/un1_tmp2_4_cry_13_0_RNO_0 , \je/dct/un1_tmp2_4_cry_12 , 
         \je/dct/tmp5_RNIN2QS1[13] , \je/dct/un1_tmp2_4_cry_13_0_RNO , 
         \je/dct/tmp11[13] , \je/dct/tmp11[14] , 
         \je/dct/un1_tmp2_4_cry_11_0_S1 , \je/dct/un1_tmp2_4_cry_11_0_S0 , 
         \je/dct/un1_tmp2_4_cry_11_0.CO0 , \je/dct/tmp5_RNIL0QS1[12] , 
         \je/dct/un1_tmp2_4_cry_11_0_RNO_0 , \je/dct/un1_tmp2_4_cry_10 , 
         \je/dct/tmp5_RNIJUPS1[11] , \je/dct/un1_tmp2_4_cry_11_0_RNO , 
         \je/dct/tmp11[11] , \je/dct/tmp11[12] , 
         \je/dct/un1_tmp2_4_cry_9_0_S1 , \je/dct/un1_tmp2_4_cry_9_0_S0 , 
         \je/dct/un1_tmp2_4_cry_9_0.CO0 , \je/dct/tmp5_RNIHSPS1[10] , 
         \je/dct/un1_tmp2_4_cry_9_0_RNO_0 , \je/dct/un1_tmp2_4_cry_8 , 
         \je/dct/tmp2_RNI1T002[9] , \je/dct/un1_tmp2_4_cry_9_0_RNO , 
         \je/dct/tmp11[9] , \je/dct/tmp11[10] , \je/dct/un1_tmp2_4_cry_7_0_S1 , 
         \je/dct/un1_tmp2_4_cry_7_0_S0 , \je/dct/un1_tmp2_4_cry_7_0.CO0 , 
         \je/dct/tmp2_RNIVQ002[8] , \je/dct/un1_tmp2_4_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp2_4_cry_6 , \je/dct/tmp2_RNITO002[7] , 
         \je/dct/un1_tmp2_4_cry_7_0_RNO , \je/dct/tmp11[7] , \je/dct/tmp11[8] , 
         \je/dct/un1_tmp2_4_cry_5_0_S1 , \je/dct/un1_tmp2_4_cry_5_0_S0 , 
         \je/dct/un1_tmp2_4_cry_5_0.CO0 , \je/dct/tmp2_RNIRM002[6] , 
         \je/dct/un1_tmp2_4_cry_5_0_RNO_0 , \je/dct/un1_tmp2_4_cry_4 , 
         \je/dct/tmp2_RNIPK002[5] , \je/dct/un1_tmp2_4_cry_5_0_RNO , 
         \je/dct/tmp11[5] , \je/dct/tmp11[6] , \je/dct/un1_tmp2_4_cry_3_0_S1 , 
         \je/dct/un1_tmp2_4_cry_3_0_S0 , \je/dct/un1_tmp2_4_cry_3_0.CO0 , 
         \je/dct/tmp2_RNINI002[4] , \je/dct/un1_tmp2_4_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp2_4_cry_2 , \je/dct/tmp2_RNILG002[3] , 
         \je/dct/un1_tmp2_4_cry_3_0_RNO , \je/dct/tmp11[3] , \je/dct/tmp11[4] , 
         \je/dct/un1_tmp2_4_cry_1_0_S1 , \je/dct/un1_tmp2_4_cry_1_0_S0 , 
         \je/dct/un1_tmp2_4_cry_1_0.CO0 , \je/dct/tmp2_RNIJE002[2] , 
         \je/dct/un1_tmp2_4_cry_1_0_RNO_0 , \je/dct/un1_tmp2_4_cry_0 , 
         \je/dct/tmp2_RNIHC002[1] , \je/dct/un1_tmp2_4_cry_1_0_RNO , 
         \je/dct/tmp11[1] , \je/dct/tmp11[2] , 
         \je/dct/un1_tmp2_4_cry_0_0_0_S1 , \je/dct/un1_tmp2_4_cry_0_0_0.CO0 , 
         \je/dct/un1_tmp2_4_cry_0_0_RNO_0 , \je/dct/un1_tmp2_4_cry_0_0_0_RNO , 
         \je/dct/tmp11[0] , \je/dct/un1_tmp2_5_s_17_0.CO0 , 
         \je/dct/un1_tmp2_5_cry_16 , \je/dct/un1_tmp2_5_axb_17 , 
         \je/dct/un1_tmp2_5_s_17_0_S0 , \je/dct/un1_tmp2_5_cry_15_0.CO0 , 
         \je/dct/tmp21_RNICBPC1[16] , \je/dct/un1_tmp2_5_cry_15_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_14 , \je/dct/tmp_du[5]_RNIA9PC1[15] , 
         \je/dct/un1_tmp2_5_cry_15_0_RNO , \je/dct/un1_tmp2_5_cry_15_0_S0 , 
         \je/dct/un1_tmp2_5_cry_15_0_S1 , \je/dct/un1_tmp2_5_cry_13_0.CO0 , 
         \je/dct/tmp_du[5]_RNI87PC1[14] , \je/dct/un1_tmp2_5_cry_13_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_12 , \je/dct/tmp_du[5]_RNI65PC1[13] , 
         \je/dct/un1_tmp2_5_cry_13_0_RNO , \je/dct/un1_tmp2_5_cry_13_0_S0 , 
         \je/dct/un1_tmp2_5_cry_13_0_S1 , \je/dct/un1_tmp2_5_cry_11_0.CO0 , 
         \je/dct/tmp_du[5]_RNI43PC1[12] , \je/dct/un1_tmp2_5_cry_11_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_10 , \je/dct/tmp_du[5]_RNI21PC1[11] , 
         \je/dct/un1_tmp2_5_cry_11_0_RNO , \je/dct/un1_tmp2_5_cry_11_0_S0 , 
         \je/dct/un1_tmp2_5_cry_11_0_S1 , \je/dct/un1_tmp2_5_cry_9_0.CO0 , 
         \je/dct/tmp_du[5]_RNI0VOC1[10] , \je/dct/un1_tmp2_5_cry_9_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_8 , \je/dct/tmp_du[5]_RNIGU2H1[9] , 
         \je/dct/un1_tmp2_5_cry_9_0_RNO , \je/dct/un1_tmp2_5_cry_9_0_S0 , 
         \je/dct/un1_tmp2_5_cry_9_0_S1 , \je/dct/un1_tmp2_5_cry_7_0.CO0 , 
         \je/dct/tmp_du[5]_RNIES2H1[8] , \je/dct/un1_tmp2_5_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_6 , \je/dct/tmp_du[5]_RNICQ2H1[7] , 
         \je/dct/un1_tmp2_5_cry_7_0_RNO , \je/dct/un1_tmp2_5_cry_7_0_S0 , 
         \je/dct/un1_tmp2_5_cry_7_0_S1 , \je/dct/un1_tmp2_5_cry_5_0.CO0 , 
         \je/dct/tmp_du[5]_RNIAO2H1[6] , \je/dct/un1_tmp2_5_cry_5_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_4 , \je/dct/tmp_du[5]_RNI8M2H1[5] , 
         \je/dct/un1_tmp2_5_cry_5_0_RNO , \je/dct/un1_tmp2_5_cry_5_0_S0 , 
         \je/dct/un1_tmp2_5_cry_5_0_S1 , \je/dct/un1_tmp2_5_cry_3_0.CO0 , 
         \je/dct/tmp_du[5]_RNI6K2H1[4] , \je/dct/un1_tmp2_5_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_2 , \je/dct/tmp_du[5]_RNI4I2H1[3] , 
         \je/dct/un1_tmp2_5_cry_3_0_RNO , \je/dct/un1_tmp2_5_cry_3_0_S0 , 
         \je/dct/un1_tmp2_5_cry_3_0_S1 , \je/dct/un1_tmp2_5_cry_1_0.CO0 , 
         \je/dct/tmp_du[5]_RNI2G2H1[2] , \je/dct/un1_tmp2_5_cry_1_0_RNO_0 , 
         \je/dct/un1_tmp2_5_cry_0 , \je/dct/tmp_du[5]_RNI0E2H1[1] , 
         \je/dct/un1_tmp2_5_cry_1_0_RNO , \je/dct/un1_tmp2_5_cry_1_0_S0 , 
         \je/dct/un1_tmp2_5_cry_1_0_S1 , \je/dct/un1_tmp2_5_cry_0_0.CO0 , 
         \je/dct/un1_tmp2_5 , \je/dct/un1_tmp2_5_cry_0_0_RNO , 
         \je/dct/N_173_i , \je/dct/un1_tmp2_5_cry_0_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_s_17_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_s_17_0.CO0 , \je/dct/un1_tmp_du[6]_1_cry_16 , 
         \je/dct/un1_tmp_du[6]_1_axb_17 , \je/dct/un1_tmp_du[6]_1_cry_15_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_15_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_15_0.CO0 , \je/dct/tmp21_RNI3K0H3[16] , 
         \je/dct/un1_tmp_du[6]_1_cry_15_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_14 , \je/dct/tmp21_RNI0H0H3[15] , 
         \je/dct/un1_tmp_du[6]_1_cry_15_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_13_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_13_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_13_0.CO0 , \je/dct/tmp21_RNITD0H3[14] , 
         \je/dct/un1_tmp_du[6]_1_cry_13_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_12 , \je/dct/tmp21_RNIQA0H3[13] , 
         \je/dct/un1_tmp_du[6]_1_cry_13_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_11_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_11_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_11_0.CO0 , \je/dct/tmp21_RNIN70H3[12] , 
         \je/dct/un1_tmp_du[6]_1_cry_11_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_10 , \je/dct/tmp21_RNIK40H3[11] , 
         \je/dct/un1_tmp_du[6]_1_cry_11_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_9_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_9_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_9_0.CO0 , \je/dct/tmp21_RNIH10H3[10] , 
         \je/dct/un1_tmp_du[6]_1_cry_9_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_8 , \je/dct/tmp21_RNIPFEQ3[9] , 
         \je/dct/un1_tmp_du[6]_1_cry_9_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_7_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_7_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_7_0.CO0 , \je/dct/tmp21_RNIMCEQ3[8] , 
         \je/dct/un1_tmp_du[6]_1_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_6 , \je/dct/tmp21_RNIJ9EQ3[7] , 
         \je/dct/un1_tmp_du[6]_1_cry_7_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_5_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_5_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_5_0.CO0 , \je/dct/tmp21_RNIG6EQ3[6] , 
         \je/dct/un1_tmp_du[6]_1_cry_5_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_4 , \je/dct/tmp21_RNID3EQ3[5] , 
         \je/dct/un1_tmp_du[6]_1_cry_5_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_3_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_3_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_3_0.CO0 , \je/dct/tmp21_RNIA0EQ3[4] , 
         \je/dct/un1_tmp_du[6]_1_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_2 , \je/dct/tmp21_RNI7TDQ3[3] , 
         \je/dct/un1_tmp_du[6]_1_cry_3_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_1_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_1_0_S0 , 
         \je/dct/un1_tmp_du[6]_1_cry_1_0.CO0 , \je/dct/tmp21_RNI4QDQ3[2] , 
         \je/dct/un1_tmp_du[6]_1_cry_1_0_RNO_0 , 
         \je/dct/un1_tmp_du[6]_1_cry_0 , \je/dct/tmp21_RNI1NDQ3[1] , 
         \je/dct/un1_tmp_du[6]_1_cry_1_0_RNO , 
         \je/dct/un1_tmp_du[6]_1_cry_0_0_S1 , 
         \je/dct/un1_tmp_du[6]_1_cry_0_0.CO0 , \je/dct/un1_tmp_du[6]_1 , 
         \je/dct/un1_tmp_du[6]_1_cry_0_0_RNO , 
         \je/dct/un1_tmp_du[4]_1_s_17_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_s_17_0.CO0 , \je/dct/un1_tmp_du[4]_1_cry_16 , 
         \je/dct/un1_tmp_du[4]_1_axb_17 , \je/dct/tmp3[17] , 
         \je/dct/un1_tmp_du[4]_1_cry_15_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_15_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_15_0.CO0 , \je/dct/tmp21_RNIV8GI3[14] , 
         \je/dct/un1_tmp_du[4]_1_cry_15_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_14 , \je/dct/tmp21_RNIS5GI3[13] , 
         \je/dct/un1_tmp_du[4]_1_cry_15_0_RNO , \je/dct/tmp3[15] , 
         \je/dct/tmp3[16] , \je/dct/un1_tmp_du[4]_1_cry_13_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_13_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_13_0.CO0 , \je/dct/tmp21_RNIP2GI3[12] , 
         \je/dct/un1_tmp_du[4]_1_cry_13_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_12 , \je/dct/tmp21_RNIMVFI3[11] , 
         \je/dct/un1_tmp_du[4]_1_cry_13_0_RNO , \je/dct/tmp3[13] , 
         \je/dct/tmp3[14] , \je/dct/un1_tmp_du[4]_1_cry_11_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_11_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_11_0.CO0 , \je/dct/tmp21_RNIJSFI3[10] , 
         \je/dct/un1_tmp_du[4]_1_cry_11_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_10 , \je/dct/tmp21_RNI9BQT3[9] , 
         \je/dct/un1_tmp_du[4]_1_cry_11_0_RNO , \je/dct/tmp3[11] , 
         \je/dct/tmp3[12] , \je/dct/un1_tmp_du[4]_1_cry_9_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_9_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_9_0.CO0 , \je/dct/tmp21_RNI68QT3[8] , 
         \je/dct/un1_tmp_du[4]_1_cry_9_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_8 , \je/dct/tmp21_RNIL6554[7] , 
         \je/dct/un1_tmp_du[4]_1_cry_9_0_RNO , \je/dct/tmp3[9] , 
         \je/dct/tmp3[10] , \je/dct/un1_tmp_du[4]_1_cry_7_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_7_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_7_0.CO0 , \je/dct/tmp21_RNII3554[6] , 
         \je/dct/un1_tmp_du[4]_1_cry_7_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_6 , \je/dct/tmp21_RNIF0554[5] , 
         \je/dct/un1_tmp_du[4]_1_cry_7_0_RNO , \je/dct/tmp3[7] , 
         \je/dct/tmp3[8] , \je/dct/un1_tmp_du[4]_1_cry_5_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_5_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_5_0.CO0 , \je/dct/tmp21_RNICT454[4] , 
         \je/dct/un1_tmp_du[4]_1_cry_5_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_4 , \je/dct/tmp21_RNI9Q454[3] , 
         \je/dct/un1_tmp_du[4]_1_cry_5_0_RNO , \je/dct/tmp3[5] , 
         \je/dct/tmp3[6] , \je/dct/un1_tmp_du[4]_1_cry_3_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_3_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_3_0.CO0 , \je/dct/tmp21_RNI6N454[2] , 
         \je/dct/un1_tmp_du[4]_1_cry_3_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_2 , \je/dct/tmp21_RNI3K454[1] , 
         \je/dct/un1_tmp_du[4]_1_cry_3_0_RNO , \je/dct/tmp3[3] , 
         \je/dct/tmp3[4] , \je/dct/un1_tmp_du[4]_1_cry_1_0_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_1_0_0_S0 , 
         \je/dct/un1_tmp_du[4]_1_cry_1_0_0.CO0 , \je/dct/tmp21_RNI0H454[0] , 
         \je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_1 , 
         \je/dct/un1_tmp_du[4]_1_cry_1_0_0_RNO , \je/dct/tmp3[1] , 
         \je/dct/tmp3[2] , \je/dct/un1_tmp_du[4]_1_cry_0_0_0_S1 , 
         \je/dct/un1_tmp_du[4]_1_cry_0_0_0.CO0 , 
         \je/dct/un1_tmp_du[4]_1_cry_0_0_RNO_0 , 
         \je/dct/un1_tmp_du[4]_1_cry_0_0_0_RNO , \je/dct/tmp3[0] , 
         \je/dct/un1_tmp6_cry_16_0.CO0 , \je/dct/tmp_du[1][17] , 
         \je/dct/tmp_du[6]_i[17] , \je/dct/un1_tmp6_cry_15 , 
         \je/dct/tmp_du[1][16] , \je/dct/tmp_du[6]_i[16] , 
         \je/dct/un1_tmp6_cry_16_0_S0 , \je/dct/un1_tmp6_cry_16_0_S1 , 
         \je/dct/un1_tmp6_cry_14_0.CO0 , \je/dct/tmp_du[1][15] , 
         \je/dct/tmp_du[6]_i[15] , \je/dct/un1_tmp6_cry_13 , 
         \je/dct/tmp_du[1][14] , \je/dct/tmp_du[6]_i[14] , 
         \je/dct/un1_tmp6_cry_14_0_S0 , \je/dct/un1_tmp6_cry_14_0_S1 , 
         \je/dct/un1_tmp6_cry_12_0.CO0 , \je/dct/tmp_du[1][13] , 
         \je/dct/tmp_du[6]_i[13] , \je/dct/un1_tmp6_cry_11 , 
         \je/dct/tmp_du[1][12] , \je/dct/tmp_du[6]_i[12] , 
         \je/dct/un1_tmp6_cry_12_0_S0 , \je/dct/un1_tmp6_cry_12_0_S1 , 
         \je/dct/un1_tmp6_cry_10_0.CO0 , \je/dct/tmp_du[1][11] , 
         \je/dct/tmp_du[6]_i[11] , \je/dct/un1_tmp6_cry_9 , 
         \je/dct/tmp_du[1][10] , \je/dct/tmp_du[6]_i[10] , 
         \je/dct/un1_tmp6_cry_10_0_S0 , \je/dct/un1_tmp6_cry_10_0_S1 , 
         \je/dct/un1_tmp6_cry_8_0.CO0 , \je/dct/tmp_du[1][9] , 
         \je/dct/tmp_du[6]_i[9] , \je/dct/un1_tmp6_cry_7 , 
         \je/dct/tmp_du[1][8] , \je/dct/tmp_du[6]_i[8] , 
         \je/dct/un1_tmp6_cry_8_0_S0 , \je/dct/un1_tmp6_cry_8_0_S1 , 
         \je/dct/un1_tmp6_cry_6_0.CO0 , \je/dct/tmp_du[1][7] , 
         \je/dct/tmp_du[6]_i[7] , \je/dct/un1_tmp6_cry_5 , 
         \je/dct/tmp_du[1][6] , \je/dct/tmp_du[6]_i[6] , 
         \je/dct/un1_tmp6_cry_6_0_S0 , \je/dct/un1_tmp6_cry_6_0_S1 , 
         \je/dct/un1_tmp6_cry_4_0.CO0 , \je/dct/tmp_du[1][5] , 
         \je/dct/tmp_du[6]_i[5] , \je/dct/un1_tmp6_cry_3 , 
         \je/dct/tmp_du[1][4] , \je/dct/tmp_du[6]_i[4] , 
         \je/dct/un1_tmp6_cry_4_0_S0 , \je/dct/un1_tmp6_cry_4_0_S1 , 
         \je/dct/un1_tmp6_cry_2_0.CO0 , \je/dct/tmp_du[1][3] , 
         \je/dct/tmp_du[6]_i[3] , \je/dct/un1_tmp6_cry_1 , 
         \je/dct/tmp_du[1][2] , \je/dct/tmp_du[6]_i[2] , 
         \je/dct/un1_tmp6_cry_2_0_S0 , \je/dct/un1_tmp6_cry_2_0_S1 , 
         \je/dct/un1_tmp6_cry_0_0.CO0 , \je/dct/tmp_du[1][1] , 
         \je/dct/tmp_du[6]_i[1] , \je/dct/un1_tmp6 , \je/dct/tmp_du[6]_i[0] , 
         \je/dct/un1_tmp6_cry_0_0_S0 , \je/dct/un1_tmp6_cry_0_0_S1 , 
         \je/dct/un81_tmp_du_cry_16_0.CO0 , \je/dct/tmp11_i[17] , 
         \je/dct/un81_tmp_du_cry_15 , \je/dct/tmp11_i[16] , 
         \je/dct/un81_tmp_du_cry_16_0_S0 , \je/dct/un81_tmp_du_cry_16_0_S1 , 
         \je/dct/un81_tmp_du_cry_14_0.CO0 , \je/dct/tmp11_i[15] , 
         \je/dct/un81_tmp_du_cry_13 , \je/dct/tmp11_i[14] , 
         \je/dct/un81_tmp_du_cry_14_0_S0 , \je/dct/un81_tmp_du_cry_14_0_S1 , 
         \je/dct/un81_tmp_du_cry_12_0.CO0 , \je/dct/tmp11_i[13] , 
         \je/dct/un81_tmp_du_cry_11 , \je/dct/tmp11_i[12] , 
         \je/dct/un81_tmp_du_cry_12_0_S0 , \je/dct/un81_tmp_du_cry_12_0_S1 , 
         \je/dct/un81_tmp_du_cry_10_0.CO0 , \je/dct/tmp11_i[11] , 
         \je/dct/un81_tmp_du_cry_9 , \je/dct/tmp11_i[10] , 
         \je/dct/un81_tmp_du_cry_10_0_S0 , \je/dct/un81_tmp_du_cry_10_0_S1 , 
         \je/dct/un81_tmp_du_cry_8_0.CO0 , \je/dct/tmp11_i[9] , 
         \je/dct/un81_tmp_du_cry_7 , \je/dct/tmp11_i[8] , 
         \je/dct/un81_tmp_du_cry_8_0_S0 , \je/dct/un81_tmp_du_cry_8_0_S1 , 
         \je/dct/un81_tmp_du_cry_6_0.CO0 , \je/dct/tmp11_i[7] , 
         \je/dct/un81_tmp_du_cry_5 , \je/dct/tmp11_i[6] , 
         \je/dct/un81_tmp_du_cry_6_0_S0 , \je/dct/un81_tmp_du_cry_6_0_S1 , 
         \je/dct/un81_tmp_du_cry_4_0.CO0 , \je/dct/tmp11_i[5] , 
         \je/dct/un81_tmp_du_cry_3 , \je/dct/tmp11_i[4] , 
         \je/dct/un81_tmp_du_cry_4_0_S0 , \je/dct/un81_tmp_du_cry_4_0_S1 , 
         \je/dct/un81_tmp_du_cry_2_0.CO0 , \je/dct/tmp11_i[3] , 
         \je/dct/un81_tmp_du_cry_1 , \je/dct/tmp11_i[2] , 
         \je/dct/un81_tmp_du_cry_2_0_S0 , \je/dct/un81_tmp_du_cry_2_0_S1 , 
         \je/dct/un81_tmp_du_cry_0_0.CO0 , \je/dct/tmp11_i[1] , 
         \je/dct/tmp11_i[0] , \je/dct/un81_tmp_du_cry_0_0_S0 , 
         \je/dct/un81_tmp_du_cry_0_0_S1 , \je/dct/un78_tmp_du_s_17_0.CO0 , 
         \je/dct/un78_tmp_du_cry_16 , \je/dct/un78_tmp_du_s_17_0_S0 , 
         \je/dct/un78_tmp_du_cry_15_0.CO0 , \je/dct/un78_tmp_du_cry_14 , 
         \je/dct/un78_tmp_du_cry_15_0_S0 , \je/dct/un78_tmp_du_cry_15_0_S1 , 
         \je/dct/un78_tmp_du_cry_13_0.CO0 , \je/dct/un78_tmp_du_cry_12 , 
         \je/dct/un78_tmp_du_cry_13_0_S0 , \je/dct/un78_tmp_du_cry_13_0_S1 , 
         \je/dct/un78_tmp_du_cry_11_0.CO0 , \je/dct/un78_tmp_du_cry_10 , 
         \je/dct/un78_tmp_du_cry_11_0_S0 , \je/dct/un78_tmp_du_cry_11_0_S1 , 
         \je/dct/un78_tmp_du_cry_9_0.CO0 , \je/dct/un78_tmp_du_cry_8 , 
         \je/dct/un78_tmp_du_cry_9_0_S0 , \je/dct/un78_tmp_du_cry_9_0_S1 , 
         \je/dct/un78_tmp_du_cry_7_0.CO0 , \je/dct/un78_tmp_du_cry_6 , 
         \je/dct/un78_tmp_du_cry_7_0_S0 , \je/dct/un78_tmp_du_cry_7_0_S1 , 
         \je/dct/un78_tmp_du_cry_5_0.CO0 , \je/dct/un78_tmp_du_cry_4 , 
         \je/dct/un78_tmp_du_cry_5_0_S0 , \je/dct/un78_tmp_du_cry_5_0_S1 , 
         \je/dct/un78_tmp_du_cry_3_0.CO0 , \je/dct/un78_tmp_du_cry_2 , 
         \je/dct/un78_tmp_du_cry_3_0_S0 , \je/dct/un78_tmp_du_cry_3_0_S1 , 
         \je/dct/un78_tmp_du_cry_1_0.CO0 , \je/dct/un78_tmp_du_cry_0 , 
         \je/dct/un78_tmp_du_cry_1_0_S0 , \je/dct/un78_tmp_du_cry_1_0_S1 , 
         \je/dct/un78_tmp_du_cry_0_0.CO0 , \je/dct/un78_tmp_du_cry_0_0_S1 , 
         \je/dct/dctdu_w_idx_s[5] , \je/dct/dctdu_w_idx_s_0[5].CO0 , 
         \je/dct/dctdu_w_idx_cry[4] , \je/dct/dctdu_w_idx[5] , 
         \je/dct/dctdu_w_idx5_0_i , \je/dct/dctdu_w_idx_s[4] , 
         \je/dct/dctdu_w_idx_s[3] , \je/dct/dctdu_w_idx_cry_0[3].CO0 , 
         \je/dct/dctdu_w_idx[4] , \je/dct/dctdu_w_idx_cry[2] , 
         \je/dct/dctdu_w_idx[3] , \je/dct/dctdu_w_idx_s[2] , 
         \je/dct/dctdu_w_idx_s[1] , \je/dct/dctdu_w_idx_cry_0[1].CO0 , 
         \je/dct/dctdu_w_idx[2] , \je/dct/dctdu_w_idx_cry[0] , 
         \je/dct/dctdu_w_idx[1] , \je/dct/dctdu_w_idx_s[0] , 
         \je/dct/dctdu_w_idx_cry_0[0].CO0 , \je/dct/dctdu_w_idx[0] , 
         \je/dct/du_idx_s[5] , \je/dct/du_idx_s_0[5].CO0 , 
         \je/dct/du_idx_cry[4] , \je/du_ram_a_dct[5] , \je/dct/c_state_0[2] , 
         \je/dct/du_idx_s[4] , \je/dct/du_idx_s[3] , 
         \je/dct/du_idx_cry_0[3].CO0 , \je/du_ram_a_dct[4] , 
         \je/dct/du_idx_cry[2] , \je/du_ram_a_dct[3] , \je/dct/du_idx_s[2] , 
         \je/dct/du_idx_s[1] , \je/dct/du_idx_cry_0[1].CO0 , 
         \je/du_ram_a_dct[2] , \je/dct/du_idx_cry[0] , \je/du_ram_a_dct[1] , 
         \je/dct/du_idx_s[0] , \je/dct/du_idx_cry_0[0].CO0 , 
         \je/du_ram_a_dct[0] , \je/dct/du_idx , \jedw/un6_col_idx_cry_4_0.CO0 , 
         \jedw/col_x[8] , \jedw/un6_col_idx_cry_3 , \jedw/col_x[7] , 
         \jedw/un6_col_idx_cry_4_0_S0 , \jedw/un6_col_idx_cry_4_0_S1 , 
         \jedw/un6_col_idx_cry_2_0.CO0 , \jedw/col_x[6] , 
         \jedw/un6_col_idx_cry_1 , \jedw/col_x[5] , 
         \jedw/un6_col_idx_cry_2_0_S0 , \jedw/un6_col_idx_cry_2_0_S1 , 
         \jedw/un6_col_idx_cry_1_0.CO0 , \jedw/col_x[4] , \jedw/col_x[3] , 
         \jedw/un6_col_idx_cry_1_0_S1 , \jedw/un6_row_idx_s_4_0.CO0 , 
         \jedw/un6_row_idx_cry_3 , \jedw/row_y[7] , 
         \jedw/un6_row_idx_s_4_0_S0 , \jedw/un6_row_idx_cry_2_0.CO0 , 
         \jedw/row_y[6] , \jedw/un6_row_idx_cry_1 , \jedw/row_y[5] , 
         \jedw/un6_row_idx_cry_2_0_S0 , \jedw/un6_row_idx_cry_2_0_S1 , 
         \jedw/un6_row_idx_cry_1_0.CO0 , \jedw/row_y[4] , \jedw/row_y[3] , 
         \jedw/un6_row_idx_cry_1_0_S1 , \jedw/row_idx_s_0[7].CO0 , 
         \jedw/row_idx_cry[6] , \jedw/row_idx[7] , \jedw/row_idx_s[7] , 
         \jedw/row_idx_cry_0[5].CO0 , \jedw/row_idx[6] , \jedw/row_idx_cry[4] , 
         \jedw/row_idx[5] , \jedw/row_idx_s[5] , \jedw/row_idx_s[6] , 
         \jedw/row_idx_cry_0[3].CO0 , \jedw/row_idx[4] , \jedw/row_idx_cry[2] , 
         \jedw/row_idx[3] , \jedw/row_idx_s[3] , \jedw/row_idx_s[4] , 
         \jedw/row_idx_cry_0[1].CO0 , \jedw/row_idx[2] , \jedw/row_idx_cry[0] , 
         \jedw/row_idx[1] , \jedw/row_idx_s[1] , \jedw/row_idx_s[2] , 
         \jedw/row_idx_cry_0[0].CO0 , \jedw/row_idx[0] , \jedw/row_idx_s[0] , 
         \jedw/col_idx_cry_0[7].CO0 , \jedw/col_idx[8] , \jedw/col_idx_cry[6] , 
         \jedw/col_idx[7] , \jedw/col_idx_s[7] , \jedw/col_idx_s[8] , 
         \jedw/col_idx_cry_0[5].CO0 , \jedw/col_idx[6] , \jedw/col_idx_cry[4] , 
         \jedw/col_idx[5] , \jedw/col_idx_s[5] , \jedw/col_idx_s[6] , 
         \jedw/col_idx_cry_0[3].CO0 , \jedw/col_idx[4] , \jedw/col_idx_cry[2] , 
         \jedw/col_idx[3] , \jedw/col_idx_s[3] , \jedw/col_idx_s[4] , 
         \jedw/col_idx_cry_0[1].CO0 , \jedw/col_idx[2] , \jedw/col_idx_cry[0] , 
         \jedw/col_idx[1] , \jedw/col_idx_s[1] , \jedw/col_idx_s[2] , 
         \jedw/col_idx_cry_0[0].CO0 , \jedw/col_idx[0] , \jedw/col_idx_s[0] , 
         \jed_fifo/cnt_s[7] , \jed_fifo/cnt_s_0[7].CO0 , \jed_fifo/cnt_cry[6] , 
         \jed_fifo/cnt[7] , jedw_wr_i, G_11, \jed_fifo/cnt_s[6] , 
         \jed_fifo/cnt_s[5] , \jed_fifo/cnt_cry_0[5].CO0 , \jed_fifo/cnt[6] , 
         \jed_fifo/cnt_cry[4] , \jed_fifo/cnt[5] , \jed_fifo/cnt_s[4] , 
         \jed_fifo/cnt_s[3] , \jed_fifo/cnt_cry_0[3].CO0 , \jed_fifo/cnt[4] , 
         \jed_fifo/cnt_cry[2] , \jed_fifo/cnt[3] , \jed_fifo/cnt_s[2] , 
         \jed_fifo/cnt_s[1] , \jed_fifo/cnt_cry_0[1].CO0 , \jed_fifo/cnt[2] , 
         \jed_fifo/cnt_cry[0] , \jed_fifo/cnt[1] , \jed_fifo/cnt_s[0] , 
         \jed_fifo/cnt_cry_0[0].CO0 , \jed_fifo/cnt[0] , jedw_wr, 
         \jed_fifo/write_pointer_s[6] , \jed_fifo/write_pointer_s[5] , 
         \jed_fifo/write_pointer_cry_0[5].CO0 , \jed_fifo/write_pointer[6] , 
         \jed_fifo/write_pointer_cry[4] , \jed_fifo/write_pointer[5] , 
         \jed_fifo/write_pointer_s[4] , \jed_fifo/write_pointer_s[3] , 
         \jed_fifo/write_pointer_cry_0[3].CO0 , \jed_fifo/write_pointer[4] , 
         \jed_fifo/write_pointer_cry[2] , \jed_fifo/write_pointer[3] , 
         \jed_fifo/write_pointer_s[2] , \jed_fifo/write_pointer_s[1] , 
         \jed_fifo/write_pointer_cry_0[1].CO0 , \jed_fifo/write_pointer[2] , 
         \jed_fifo/write_pointer_cry[0] , \jed_fifo/write_pointer[1] , 
         \jed_fifo/write_pointer_s[0] , \jed_fifo/write_pointer_cry_0[0].CO0 , 
         \jed_fifo/write_pointer[0] , \jed_fifo/full_i , 
         \jed_fifo/read_pointer_cry_0[5].CO0 , \jed_fifo/read_pointer[6] , 
         \jed_fifo/read_pointer_cry[4] , \jed_fifo/read_pointer[5] , 
         \jed_fifo/read_pointer_s[5] , \jed_fifo/read_pointer_s[6] , 
         \jed_fifo/read_pointer_cry_0[3].CO0 , \jed_fifo/read_pointer[4] , 
         \jed_fifo/read_pointer_cry[2] , \jed_fifo/read_pointer[3] , 
         \jed_fifo/read_pointer_s[3] , \jed_fifo/read_pointer_s[4] , 
         \jed_fifo/read_pointer_cry_0[1].CO0 , \jed_fifo/read_pointer[2] , 
         \jed_fifo/read_pointer_cry[0] , \jed_fifo/read_pointer[1] , 
         \jed_fifo/read_pointer_s[1] , \jed_fifo/read_pointer_s[2] , 
         \jed_fifo/read_pointer_cry_0[0].CO0 , \jed_fifo/read_pointer[0] , 
         \jed_fifo/read_pointer_s[0] , \jdts/un7_col_idx_cry_4_0.CO0 , 
         \jdts/col_x[8] , \jdts/un7_col_idx_cry_3 , \jdts/col_x[7] , 
         \jdts/un7_col_idx_cry_4_0_S0 , \jdts/un7_col_idx_cry_4_0_S1 , 
         \jdts/un7_col_idx_cry_2_0.CO0 , \jdts/col_x[6] , 
         \jdts/un7_col_idx_cry_1 , \jdts/col_x[5] , 
         \jdts/un7_col_idx_cry_2_0_S0 , \jdts/un7_col_idx_cry_2_0_S1 , 
         \jdts/un7_col_idx_cry_1_0.CO0 , \jdts/col_x[4] , \jdts/col_x[3] , 
         \jdts/un7_col_idx_cry_1_0_S1 , \jdts/un6_row_idx_s_4_0.CO0 , 
         \jdts/un6_row_idx_cry_3 , \jdts/row_y[7] , 
         \jdts/un6_row_idx_s_4_0_S0_0 , \jdts/un6_row_idx_cry_2_0.CO0 , 
         \jdts/row_y[6] , \jdts/un6_row_idx_cry_1 , \jdts/row_y[5] , 
         \jdts/un6_row_idx_cry_2_0_S0_0 , \jdts/un6_row_idx_cry_2_0_S1_0 , 
         \jdts/un6_row_idx_cry_1_0.CO0 , \jdts/row_y[4] , \jdts/row_y[3] , 
         \jdts/un6_row_idx_cry_1_0_S1_0 , \jdts/row_idx_s_0[7].CO0 , 
         \jdts/row_idx_cry[6] , \jdts/row_idx[7] , \jdts/row_idx_s[7] , 
         \jdts/row_idx_cry_0[5].CO0 , \jdts/row_idx[6] , \jdts/row_idx_cry[4] , 
         \jdts/row_idx[5] , \jdts/row_idx_s[5] , \jdts/row_idx_s[6] , 
         \jdts/row_idx_cry_0[3].CO0 , \jdts/row_idx[4] , \jdts/row_idx_cry[2] , 
         \jdts/row_idx[3] , \jdts/row_idx_s[3] , \jdts/row_idx_s[4] , 
         \jdts/row_idx_cry_0[1].CO0 , \jdts/row_idx[2] , \jdts/row_idx_cry[0] , 
         \jdts/row_idx[1] , \jdts/row_idx_s[1] , \jdts/row_idx_s[2] , 
         \jdts/row_idx_cry_0[0].CO0 , \jdts/row_idx[0] , \jdts/row_idx_s[0] , 
         \jdts/col_idx_cry_0[7].CO0 , \jdts/col_idx[8] , \jdts/col_idx_cry[6] , 
         \jdts/col_idx[7] , \jdts/col_idx_s[7] , \jdts/col_idx_s[8] , 
         \jdts/col_idx_cry_0[5].CO0 , \jdts/col_idx[6] , \jdts/col_idx_cry[4] , 
         \jdts/col_idx[5] , \jdts/col_idx_s[5] , \jdts/col_idx_s[6] , 
         \jdts/col_idx_cry_0[3].CO0 , \jdts/col_idx[4] , \jdts/col_idx_cry[2] , 
         \jdts/col_idx[3] , \jdts/col_idx_s[3] , \jdts/col_idx_s[4] , 
         \jdts/col_idx_cry_0[1].CO0 , \jdts/col_idx[2] , \jdts/col_idx_cry[0] , 
         \jdts/col_idx[1] , \jdts/col_idx_s[1] , \jdts/col_idx_s[2] , 
         \jdts/col_idx_cry_0[0].CO0 , \jdts/col_idx[0] , \jdts/col_idx_s[0] , 
         \jdts/hd_addr_reg_s_0[9].CO0 , \jdts/hd_addr_reg_cry[8] , 
         \hd_addr[9] , \jdts/hd_addr_reg_s[9] , 
         \jdts/hd_addr_reg_cry_0[7].CO0 , \hd_addr[8] , 
         \jdts/hd_addr_reg_cry[6] , \hd_addr[7] , \jdts/hd_addr_reg_s[7] , 
         \jdts/hd_addr_reg_s[8] , \jdts/hd_addr_reg_cry_0[5].CO0 , 
         \hd_addr[6] , \jdts/hd_addr_reg_cry[4] , \hd_addr[5] , 
         \jdts/hd_addr_reg_s[5] , \jdts/hd_addr_reg_s[6] , 
         \jdts/hd_addr_reg_cry_0[3].CO0 , \hd_addr[4] , 
         \jdts/hd_addr_reg_cry[2] , \hd_addr[3] , \jdts/hd_addr_reg_s[3] , 
         \jdts/hd_addr_reg_s[4] , \jdts/hd_addr_reg_cry_0[1].CO0 , 
         \hd_addr[2] , \jdts/hd_addr_reg_cry[0] , \hd_addr[1] , 
         \jdts/hd_addr_reg_s[1] , \jdts/hd_addr_reg_s[2] , 
         \jdts/hd_addr_reg_cry_0[0].CO0 , \hd_addr[0] , 
         \jdts/hd_addr_reg_s[0] , \esp32_spi/rd_addr_reg_cry_0[15].CO0 , 
         \spi_mem_addr[16] , \esp32_spi/rd_addr_reg_cry[14] , 
         \spi_mem_addr[15] , \esp32_spi/rd_addr_reg_s[15] , 
         \esp32_spi/rd_addr_reg_s[16] , \esp32_spi/rd_addr_reg_cry_0[13].CO0 , 
         \spi_mem_addr[14] , \esp32_spi/rd_addr_reg_cry[12] , 
         \spi_mem_addr[13] , \esp32_spi/rd_addr_reg_s[13] , 
         \esp32_spi/rd_addr_reg_s[14] , \esp32_spi/rd_addr_reg_cry_0[11].CO0 , 
         \spi_mem_addr[12] , \esp32_spi/rd_addr_reg_cry[10] , 
         \spi_mem_addr[11] , \esp32_spi/rd_addr_reg_s[11] , 
         \esp32_spi/rd_addr_reg_s[12] , \esp32_spi/rd_addr_reg_cry_0[9].CO0 , 
         \spi_mem_addr[10] , \esp32_spi/rd_addr_reg_cry[8] , \spi_mem_addr[9] , 
         \esp32_spi/rd_addr_reg_s[9] , \esp32_spi/rd_addr_reg_s[10] , 
         \esp32_spi/rd_addr_reg_cry_0[7].CO0 , \spi_mem_addr[8] , 
         \esp32_spi/rd_addr_reg_cry[6] , \spi_mem_addr[7] , 
         \esp32_spi/rd_addr_reg_s[7] , \esp32_spi/rd_addr_reg_s[8] , 
         \esp32_spi/rd_addr_reg_cry_0[5].CO0 , \spi_mem_addr[6] , 
         \esp32_spi/rd_addr_reg_cry[4] , \spi_mem_addr[5] , 
         \esp32_spi/rd_addr_reg_s[5] , \esp32_spi/rd_addr_reg_s[6] , 
         \esp32_spi/rd_addr_reg_cry_0[3].CO0 , \spi_mem_addr[4] , 
         \esp32_spi/rd_addr_reg_cry[2] , \spi_mem_addr[3] , 
         \esp32_spi/rd_addr_reg_s[3] , \esp32_spi/rd_addr_reg_s[4] , 
         \esp32_spi/rd_addr_reg_cry_0[1].CO0 , \spi_mem_addr[2] , 
         \esp32_spi/rd_addr_reg_cry[0] , \spi_mem_addr[1] , 
         \esp32_spi/rd_addr_reg_s[1] , \esp32_spi/rd_addr_reg_s[2] , 
         \esp32_spi/rd_addr_reg_cry_0[0].CO0 , \spi_mem_addr[0] , 
         \esp32_spi/rd_addr_reg_s[0] , \u_OV7670_Controller/LUT/address_s[7] , 
         \u_OV7670_Controller/LUT/address_s_0[7].CO0 , 
         \u_OV7670_Controller/LUT/address_cry[6] , 
         \u_OV7670_Controller/LUT/address[7] , \u_OV7670_Controller/taken , 
         clk_24m, \u_OV7670_Controller/LUT/address_s[6] , 
         \u_OV7670_Controller/LUT/address_s[5] , 
         \u_OV7670_Controller/LUT/address_cry_0[5].CO0 , 
         \u_OV7670_Controller/LUT/address[6] , 
         \u_OV7670_Controller/LUT/address_cry[4] , 
         \u_OV7670_Controller/LUT/address[5] , 
         \u_OV7670_Controller/LUT/address_s[4] , 
         \u_OV7670_Controller/LUT/address_cry_0[3].CO0 , 
         \u_OV7670_Controller/LUT/address[4] , 
         \u_OV7670_Controller/LUT/address_cry[2] , 
         \u_OV7670_Controller/LUT/address[3] , 
         \u_OV7670_Controller/LUT/address_s[3] , 
         \u_OV7670_Controller/LUT/address_s[2] , 
         \u_OV7670_Controller/LUT/address_s[1] , 
         \u_OV7670_Controller/LUT/address_cry_0[1].CO0 , 
         \u_OV7670_Controller/LUT/address[2] , 
         \u_OV7670_Controller/LUT/address_cry[0] , 
         \u_OV7670_Controller/LUT/address[1] , 
         \u_OV7670_Controller/LUT/address_cry_0[0].CO0 , 
         \u_OV7670_Controller/LUT/address[0] , 
         \u_OV7670_Controller/LUT/address_s[0] , \jed_fifo/read_pointer_6 , 
         jedf_mem_wr_2, jedf_mem_wr, \jed_fifo.un1_empty_0 , 
         \yty/c_state_18_d , \vsync_c/sig_000/FeedThruLUT , vsync_c, 
         \pdata_c[1]/sig_011/FeedThruLUT , \pdata_c[0]/sig_001/FeedThruLUT , 
         \pdata_c[1] , \pdata_c[0] , \q_pdata[0] , \q_pdata[1] , 
         c_state_scalar, \n_state_3_0_.N_20_i , \c_state[0] , \c_state[2] , 
         \c_state[1] , \n_state_3_0_.N_19 , \c_state[3] , img_req_c, 
         \n_state_3_0_.N_9_i , \n_state[1] , \n_state_3_0_.N_8 , 
         \n_state_3_0_.N_11 , \je_done_fl[1]/sig_002/FeedThruLUT , 
         \je_done_fl[1] , \je_done_fl[2] , \je_done/sig_004/FeedThruLUT , 
         \je_done_fl[0]/sig_003/FeedThruLUT , je_done, \je_done_fl[0] , 
         \pdata_c[6]/sig_006/FeedThruLUT , \pdata_c[7]/sig_005/FeedThruLUT , 
         \pdata_c[6] , \pdata_c[7] , \q_pdata[7] , \q_pdata[6] , 
         \pdata_c[4]/sig_008/FeedThruLUT , \pdata_c[5]/sig_007/FeedThruLUT , 
         \pdata_c[4] , \pdata_c[5] , \q_pdata[5] , \q_pdata[4] , 
         \pdata_c[2]/sig_010/FeedThruLUT , \pdata_c[3]/sig_009/FeedThruLUT , 
         \pdata_c[2] , \pdata_c[3] , \q_pdata[3] , \q_pdata[2] , 
         \pix_per_line_RNO[0] , \cam_buf/N_59 , \cam_buf/N_58 , 
         \cam_buf/rd_data_reg_11_6_ns_1[3] , \mem_addrr[2] , 
         \cam_buf/rd_data_reg_RNO_0[3] , \cam_buf/rd_data_reg_RNO_1[3] , 
         \cam_buf/rd_data_reg_RNO_0[2] , \cam_buf/rd_data_reg_RNO_1[2] , 
         \cam_buf/rd_data_reg_11_6_ns_1[2] , mem_wr, \mem_datar[2] , 
         \mem_datar[3] , \cam_buf/N_56 , \cam_buf/N_57 , 
         \cam_buf/rd_data_reg_11_6_ns_1[0] , \cam_buf/rd_data_reg_RNO_1[0] , 
         \cam_buf/rd_data_reg_RNO_0[0] , \cam_buf/rd_data_reg_RNO_0[1] , 
         \cam_buf/rd_data_reg_11_6_ns_1[1] , \cam_buf/rd_data_reg_RNO_1[1] , 
         \mem_datar[1] , \mem_datar[0] , \cam_buf/N_62 , \cam_buf/N_63 , 
         \cam_buf/rd_data_reg_RNO_1[6] , \cam_buf/rd_data_reg_RNO_0[6] , 
         \cam_buf/rd_data_reg_11_6_ns_1[6] , 
         \cam_buf/rd_data_reg_11_6_ns_1[7] , \cam_buf/rd_data_reg_RNO_1[7] , 
         \cam_buf/rd_data_reg_RNO_0[7] , \mem_datar[7] , \mem_datar[6] , 
         \cam_buf/N_60 , \cam_buf/N_61 , \cam_buf/rd_data_reg_11_6_ns_1[4] , 
         \cam_buf/rd_data_reg_RNO_1[4] , \cam_buf/rd_data_reg_RNO_0[4] , 
         \cam_buf/rd_data_reg_11_6_ns_1[5] , \cam_buf/rd_data_reg_RNO_0[5] , 
         \cam_buf/rd_data_reg_RNO_1[5] , \mem_datar[5] , \mem_datar[4] , 
         \yty/img_x_9 , \yty/img_x_10 , yty_ready, \yty/col_max , 
         \yty/img_x_7 , \yty/img_x_8 , \yty/img_x_5 , \yty/img_x_6 , 
         \yty/img_y_7 , \yty/img_y_8 , \yty/img_col16_1 , \yty/img_col17 , 
         \yty/img_y_5 , \yty/img_y_6 , \yty/img_col_lm[6] , 
         \yty/img_col_lm[7] , \yty/un1_col_cnt , \yty/N_203 , \yty/N_204 , 
         \yty/img_cole_0_i , \yty/img_col_lm[4] , \yty/img_col_lm[5] , 
         \yty/N_201 , \yty/N_202 , \yty/img_col_lm[2] , \yty/img_col_lm[3] , 
         \yty/col_cnt[1] , \yty/col_cnt[0] , \yty/col_cnt[2] , \yty/N_200 , 
         \yty/img_col_lm[0] , \yty/img_col_lm[1] , \yty/img_row_lm[6] , 
         \yty/img_row_lm[7] , \yty/img_row_5_sn_N_2 , \yty/N_218 , 
         \yty/un1_row_cnt , \yty/N_219 , \yty/img_rowe_0_i , 
         \yty/img_row_lm[4] , \yty/img_row_lm[5] , \yty/N_216 , \yty/N_217 , 
         \yty/img_row_lm[2] , \yty/img_row_lm[3] , \yty/row_cnt[2] , 
         \yty/row_cnt[1] , \yty/row_cnt[0] , \yty/N_215 , \yty/img_row_lm[0] , 
         \yty/img_row_lm[1] , 
         \yty/un4_addr_reg_muladd_0_O9/sig_013/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O9 , \yty/yty_addr[16] , 
         \yty/un4_addr_reg_muladd_0_O7/sig_015/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O8/sig_014/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O7 , \yty/un4_addr_reg_muladd_0_O8 , 
         \yty/yty_addr[15] , \yty/yty_addr[14] , 
         \yty/un4_addr_reg_muladd_0_O5/sig_017/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O6/sig_016/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O5 , \yty/un4_addr_reg_muladd_0_O6 , 
         \yty/yty_addr[13] , \yty/yty_addr[12] , 
         \yty/un4_addr_reg_muladd_0_O3/sig_019/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O4/sig_018/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O3 , \yty/un4_addr_reg_muladd_0_O4 , 
         \yty/yty_addr[11] , \yty/yty_addr[10] , 
         \yty/un4_addr_reg_muladd_0_O1/sig_021/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O2/sig_020/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O1 , \yty/un4_addr_reg_muladd_0_O2 , 
         \yty/yty_addr[9] , \yty/yty_addr[8] , 
         \yty/img_col[5]/sig_030/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O0/sig_022/FeedThruLUT , 
         \yty/un4_addr_reg_muladd_0_O0 , \yty/yty_addr[7] , \yty/yty_addr[6] , 
         \yty/c_state_ns_0_i[2] , \yty/c_state_scalar , \yty/c_state[2] , 
         \yty/c_state[1] , \yty/c_state[0] , \yty/c_state[3] , \yty/N_174_0 , 
         \yty/N_176_0 , \yty/N_189_1 , \yty/N_187 , \yty/N_188 , \yty/eof , 
         \yty/N_184_0 , \yty/img_col[3]/sig_024/FeedThruLUT , 
         \yty/img_col[4]/sig_023/FeedThruLUT , \yty/yty_addr[5] , 
         \yty/yty_addr[4] , \yty/img_col[1]/sig_026/FeedThruLUT , 
         \yty/img_col[2]/sig_025/FeedThruLUT , \yty/yty_addr[3] , 
         \yty/yty_addr[2] , \yty/addr_lsb/sig_028/FeedThruLUT , 
         \yty/img_col[0]/sig_027/FeedThruLUT , \yty/addr_lsb , 
         \yty/yty_addr[1] , \yty/yty_addr[0] , \yty/row_cnt_3[0] , 
         \yty/row_cnt_3[1] , \yty/row_chg , \yty/col_cnt_3[0] , 
         \yty/col_cnt_3[1] , \yty/yty_req , 
         \yty/img_req_reg[0]/sig_029/FeedThruLUT , \yty/img_req_reg[0] , 
         \yty/img_req_reg[1] , \yty/N_249 , \yty/N_250 , 
         \yty/ff_din_esr_RNO_0[0] , \yty/ff_din_esr_RNO_1[0] , 
         \yty/ff_din_6_sn_N_4 , \yty/ff_din_esr_RNO_0[1] , 
         \yty/ff_din_esr_RNO_1[1] , \yty/un1_c_state_17_0_i_0 , 
         \yty/c_state_RNI2A3F1_1[3] , \yty/ff_din[1] , \yty/ff_din[0] , 
         \yty/N_255 , \yty/N_256 , \yty/ff_din_esr_RNO_1[6] , 
         \yty/ff_din_esr_RNO_0[6] , \yty/ff_din_esr_RNO_0[7] , 
         \yty/ff_din_esr_RNO_1[7] , \yty/ff_din[7] , \yty/ff_din[6] , 
         \yty/N_253 , \yty/N_254 , \yty/ff_din_esr_RNO_0[4] , 
         \yty/ff_din_esr_RNO_1[4] , \yty/ff_din_esr_RNO_0[5] , 
         \yty/ff_din_esr_RNO_1[5] , \yty/ff_din[5] , \yty/ff_din[4] , 
         \yty/N_251 , \yty/N_252 , \yty/ff_din_esr_RNO_0[2] , 
         \yty/ff_din_esr_RNO_1[2] , \yty/ff_din_esr_RNO_1[3] , 
         \yty/ff_din_esr_RNO_0[3] , \yty/ff_din[3] , \yty/ff_din[2] , 
         \mem_datar[4]/sig_033/FeedThruLUT , 
         \mem_datar[5]/sig_032/FeedThruLUT , \yty/N_72_0_0 , 
         \yty/c_state_RNI35SQ1[2] , \yty/yuyv[29] , \yty/yuyv[28] , 
         \mem_datar[2]/sig_035/FeedThruLUT , 
         \mem_datar[3]/sig_034/FeedThruLUT , \yty/yuyv[27] , \yty/yuyv[26] , 
         \mem_datar[0]/sig_037/FeedThruLUT , 
         \mem_datar[1]/sig_036/FeedThruLUT , \yty/yuyv[25] , \yty/yuyv[24] , 
         \yty/yuyv[30]/sig_039/FeedThruLUT , 
         \yty/yuyv[31]/sig_038/FeedThruLUT , \yty/yuyv[30] , \yty/yuyv[31] , 
         \yty/yuyv[23] , \yty/yuyv[22] , \yty/yuyv[28]/sig_041/FeedThruLUT , 
         \yty/yuyv[29]/sig_040/FeedThruLUT , \yty/yuyv[21] , \yty/yuyv[20] , 
         \yty/yuyv[26]/sig_043/FeedThruLUT , 
         \yty/yuyv[27]/sig_042/FeedThruLUT , \yty/yuyv[19] , \yty/yuyv[18] , 
         \yty/yuyv[24]/sig_045/FeedThruLUT , 
         \yty/yuyv[25]/sig_044/FeedThruLUT , \yty/yuyv[17] , \yty/yuyv[16] , 
         \yty/yuyv[22]/sig_047/FeedThruLUT , 
         \yty/yuyv[23]/sig_046/FeedThruLUT , \yty/yuyv[15] , \yty/yuyv[14] , 
         \yty/yuyv[20]/sig_049/FeedThruLUT , 
         \yty/yuyv[21]/sig_048/FeedThruLUT , \yty/yuyv[13] , \yty/yuyv[12] , 
         \yty/yuyv[18]/sig_051/FeedThruLUT , 
         \yty/yuyv[19]/sig_050/FeedThruLUT , \yty/yuyv[11] , \yty/yuyv[10] , 
         \yty/yuyv[16]/sig_053/FeedThruLUT , 
         \yty/yuyv[17]/sig_052/FeedThruLUT , \yty/yuyv[9] , \yty/yuyv[8] , 
         \yty/yuyv[14]/sig_055/FeedThruLUT , 
         \yty/yuyv[15]/sig_054/FeedThruLUT , \yty/yuyv[7] , \yty/yuyv[6] , 
         \yty/yuyv[12]/sig_057/FeedThruLUT , 
         \yty/yuyv[13]/sig_056/FeedThruLUT , \yty/yuyv[5] , \yty/yuyv[4] , 
         \yty/yuyv[10]/sig_059/FeedThruLUT , 
         \yty/yuyv[11]/sig_058/FeedThruLUT , \yty/yuyv[3] , \yty/yuyv[2] , 
         \yty/yuyv[8]/sig_061/FeedThruLUT , \yty/yuyv[9]/sig_060/FeedThruLUT , 
         \yty/yuyv[1] , \yty/yuyv[0] , \je/mult1_inf_abs1i[7]$n1 , 
         \je/mult1_inf_abs1i[7] , \je/dctdu_ram_do[7] , 
         \je.fdtbl_rom_d[0]/sig_069/FeedThruLUT , 
         \je.fdtbl_rom_d[0]/sig_062/FeedThruLUT , \je/fdtbl_rom_d_reto[0] , 
         \je/dctdu_ram_do[5]/sig_134/FeedThruLUT , 
         \je/dctdu_ram_do[4]/sig_063/FeedThruLUT , \je/dctdu_ram_do[5] , 
         \je/dctdu_ram_do[4] , \je/dctdu_ram_do_o[4] , \je/dctdu_ram_do_o[5] , 
         \je/dctdu_ram_do[16]/sig_123/FeedThruLUT , 
         \je.dctdu_ram_do[17]/sig_064/FeedThruLUT , \je/dctdu_ram_do[16] , 
         \je/dctdu_ram_do_o[17] , \je/dctdu_ram_do_o[16] , 
         \je/mult1_un2_temp_b_reti[5] , \je/mult1_un2_temp_b_reti[6] , 
         \je/mult1_inf_abs0_reti_Z[4] , \je/mult1_un2_temp_b_c3_reti , 
         \je/mult1_inf_abs0_reti_Z[3] , \je/mult1_inf_abs0_reti_Z[5] , 
         \je/m135_ns , \je/N_3906_reti , \je/mult1_inf_abs0_a_1_c4_reti , 
         \je/if_m2_0_a2_0_reti , \je/N_3905_reti$n11 , \je/N_3906_reti$n2 , 
         \je/ram_rom/m143 , \je/ram_rom/i3_mux_7 , \je/diff_DC17[8] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_14 , \je/mult1_inf_abs0_reti_Z[4]$n6 , 
         \je/mult1_inf_abs0_reti_Z[3]$n5 , \je/b4 , \je/m75_ns , 
         \je/mult1_inf_abs0[3] , \je/mult1_inf_abs0[4] , 
         \je/mult1_inf_abs0_reti_Z[6]$n9 , \je/mult1_inf_abs0_reti_Z[5]$n7 , 
         \je/m119_ns , \je/mult1_inf_abs0[5] , \je/mult1_un2_temp_b_reti[3] , 
         \je/mult1_un2_temp_b_reti[4] , \je/mult1_un2_temp_b_reti[1] , 
         \je/mult1_un2_temp_b_reti[2] , \je/m13 , \je/m30 , \je/b2 , 
         \je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[2]$n13 , 
         \je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[1]$n12 , 
         \je/mult1_un52_sum[8]$n16 , \je/mult1_un45_sum[8] , 
         \je/mult1_un52_sum_reto_0[8] , 
         \je/mult1_un59_sum1[8]/sig_065/FeedThruLUT , 
         \je/mult1_un59_sum1_reto[8] , 
         \je/mult1_un59_sum0[8]/sig_066/FeedThruLUT , 
         \je/mult1_un59_sum0_reto[8] , \je/mult1_un52_sum[8]$n14 , 
         \je/mult1_un52_sum[8]$n15 , \je/mult1_un52_sum_reto[8] , 
         \je/mult1_un2_temp_b_ac0_13/sig_067/FeedThruLUT , 
         \je/mult1_un2_temp_b_ac0_13 , \je/mult1_un2_temp_b_ac0_13_reto , 
         \je/mult1_inf_abs0[2]/sig_071/FeedThruLUT , 
         \je/mult1_inf_abs0[1]/sig_068/FeedThruLUT , 
         \je/mult1_inf_abs0_reto[1] , \je/mult1_inf_abs0_reto[2] , 
         \je/mult1_un2_temp_b[4]/sig_080/FeedThruLUT , 
         \je/mult1_un2_temp_b[2]/sig_070/FeedThruLUT , 
         \je/mult1_un2_temp_b_reto[2] , \je/mult1_un2_temp_b_reto[4] , 
         \je/mult1_un2_temp_b_c3/sig_072/FeedThruLUT , 
         \je/mult1_un2_temp_b_c3 , \je/mult1_un2_temp_b_c3_reto , 
         \je/mult1_inf_abs0[4]/sig_081/FeedThruLUT , 
         \je/mult1_inf_abs0[3]/sig_073/FeedThruLUT , 
         \je/mult1_inf_abs0_reto[3] , \je/mult1_inf_abs0_reto[4] , 
         \je/mult1_un2_temp_b[6]/sig_076/FeedThruLUT , 
         \je/mult1_un2_temp_b[5]/sig_074/FeedThruLUT , 
         \je/mult1_un2_temp_b_reto[5] , \je/mult1_un2_temp_b_reto[6] , 
         \je/mult1_inf_abs0[6]/sig_077/FeedThruLUT , 
         \je/mult1_inf_abs0[5]/sig_075/FeedThruLUT , 
         \je/mult1_inf_abs0_reto[5] , \je/mult1_inf_abs0_reto[6] , 
         \je/wb_bit_cnt_0 , \je/wb_bit_cnt_scalar , \je/c_state[1] , 
         \je/N_1638 , \je/c_state[2] , \je/wb_bit_cnt_2 , \je/wb_bit_cnt_1 , 
         \je/img_y_10 , \je/img_y_11 , \je/N_44_1 , \je/N_54 , \je/img_y_8 , 
         \je/img_y_9 , \je/img_y_6 , \je/img_y_7 , \je/img_col_p_0 , 
         \je/img_col_p_scalar , \je/fb_rd_regc_3 , \je/img_col_pc_3 , 
         \je/img_col_p[0] , \je/img_col_p[1] , \je/qz_cnt_4 , \je/qz_cnt_5 , 
         \je/N_1655 , \je/N_1628 , \je/qz_cnt_2 , \je/qz_cnt_3 , \je/qz_cnt_0 , 
         \je/qz_cnt_1 , \je/end0pos_4 , \je/end0pos_5 , \je/end0pose_0 , 
         \je/end0pos_2 , \je/end0pos_3 , \je/end0pos_0 , \je/end0pos_1 , 
         \je/img_col_lm[8] , \je/img_col_lm[9] , \je/N_2000 , \je/N_35 , 
         \je/N_2001 , \je/img_cole_0_i , \je/img_col_lm[6] , 
         \je/img_col_lm[7] , \je/N_1998 , \je/N_1999 , \je/img_col_lm[4] , 
         \je/img_col_lm[5] , \je/N_1996 , \je/N_1997 , \je/img_col_lm[2] , 
         \je/img_col_lm[3] , \je/col_cnt[1] , \je/col_cnt[0] , \je/col_cnt[2] , 
         \je/N_1995 , \je/img_col_lm[0] , \je/img_col_lm[1] , 
         \je/img_row_lm[8] , \je/img_row_lm[9] , \je/img_row_5[8] , \je/N_36 , 
         \je/img_row_5[9] , \je/img_rowe_0_i , \je/img_row_lm[6] , 
         \je/img_row_lm[7] , \je/img_row_5[6] , \je/img_row_5[7] , 
         \je/img_row_lm[4] , \je/img_row_lm[5] , \je/img_row_5[4] , 
         \je/img_row_5[5] , \je/img_row_lm[2] , \je/img_row_lm[3] , 
         \je/row_cnt[2] , \je/row_cnt[1] , \je/row_cnt[0] , \je/img_row_5[3] , 
         \je/img_row_lm[0] , \je/img_row_lm[1] , \je/ac0_idx_4 , 
         \je/ac0_idx_5 , \je/ac0_idxe_0 , \je/ac0_idx_2 , \je/ac0_idx_3 , 
         \je/ac0_idx_0 , \je/ac0_idx_1 , 
         \je/fdtbl_rom_d[1]/sig_122/FeedThruLUT , 
         \je.fdtbl_rom_d[0]/sig_082/FeedThruLUT , \je/fdtbl_rom_d[1] , 
         \je/fdtbl_rom_d_o[1] , \je/diff_DC_en[10] , \je/diff_DC_en[11] , 
         \je/diff_DC[10] , \je/un1_diff_DC26_1_0_a3 , \je/diff_DC[11] , 
         \je/c_state_RNID7KG[3] , \je/diff_DC_en[8] , \je/diff_DC_en[9] , 
         \je/diff_DC[8] , \je/diff_DC[9] , \je/diff_DC_en[6] , 
         \je/diff_DC_en[7] , \je/diff_DC[6] , \je/diff_DC[7] , 
         \je/diff_DC_en[4] , \je/diff_DC_en[5] , \je/diff_DC[4] , 
         \je/diff_DC[5] , \je/diff_DC_en[2] , \je/diff_DC_en[3] , 
         \je/diff_DC[2] , \je/diff_DC[3] , \je/diff_DC_en[0] , 
         \je/diff_DC_en[1] , \je/diff_DC[0] , \je/diff_DC[1] , 
         \je/diff_DC_en[12] , \je/diff_DC_en[13] , \je/diff_DC[12] , 
         \je/diff_DC[13] , \je/img_x_en[8] , \je/img_x_en[9] , \je/N_34 , 
         \je/img_x_en[6] , \je/img_x_en[7] , \je/img_x_en[4] , 
         \je/img_x_en[5] , \je/DCV_en[12] , \je/DCV_en[13] , 
         \je/un1_DCY13_4_0_i , \je/DCV[12] , \je/DCV[13] , \je/N_131 , 
         \je/DCV_en[10] , \je/DCV_en[11] , \je/DCV[10] , \je/DCV[11] , 
         \je/DCV_en[8] , \je/DCV_en[9] , \je/DCV[8] , \je/DCV[9] , 
         \je/DCV_en[6] , \je/DCV_en[7] , \je/DCV[6] , \je/DCV[7] , 
         \je/DCV_en[4] , \je/DCV_en[5] , \je/DCV[4] , \je/DCV[5] , 
         \je/DCV_en[2] , \je/DCV_en[3] , \je/DCV[2] , \je/DCV[3] , 
         \je/DCV_en[0] , \je/DCV_en[1] , \je/DCV[0] , \je/DCV[1] , 
         \je/c_state_ns[2] , \je/c_state_ns[3] , \je/c_state[4] , 
         \je/m41_0_am , \je/m41_0_bm , \je/m192_bm , \je/m192_am , 
         \je/c_state[3] , \je/c_state_ns[0] , \je/c_state_ns[1] , \je/N_44 , 
         \je/N_95 , \je/m132_bm , \je/m132_am , \je/c_state[0] , 
         \je/c_state_ns[4] , \je/c_state_ns[5] , \je/N_212 , \je/N_209 , 
         \je/c_state[5] , \je/m229_ns_1 , \je/i78_mux_0 , 
         \je/mult1_un59_sum[6] , \je/mult1_un59_sum[8]$n17 , 
         \je/mult1_un52_sum[8] , \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 , 
         \je/cb_bit_buf_9_iv_10_2294_i_i , \je/N_4254 , \je/N_139 , \je/N_140 , 
         \je/N_187 , \je/N_4280 , \je/N_128 , \je/un1_c_state_21_0_i , 
         \je/cb_bit_buf[11] , \je/cb_bit_buf[10] , \je/N_49 , 
         \je/cb_bit_buf_9_iv_9_2312_i_i , \je/N_145 , \je/N_146 , \je/N_4278 , 
         \je/N_4277 , \je/cb_bit_buf[9] , \je/cb_bit_buf[8] , \je/N_3948_0_i , 
         \je/N_47 , \je/cb_bit_buf[6] , \je/cb_bb_mask[6] , \je/N_19_0 , 
         \je/N_142 , \je/N_143 , \je/cb_bit_buf[7] , \je/N_51 , 
         \je/cb_bit_buf_9_iv_5_2384_i_i , \je/N_149 , \je/N_148 , \je/N_134 , 
         \je/N_4284 , \je/cb_bit_buf[5] , \je/cb_bit_buf[4] , 
         \je/cb_bit_buf_9_iv_2_2438_i_i , \je/N_4255 , \je/N_4289 , 
         \je/N_4290 , \je/N_4281 , \je/N_4282 , \je/cb_bit_buf[3] , 
         \je/cb_bit_buf[2] , \je/N_53 , \je/N_4257 , \je/N_151 , \je/N_152 , 
         \je/N_4287 , \je/N_4286 , \je/cb_bit_buf[1] , \je/cb_bit_buf[0] , 
         \je/mult1_un59_sum[1] , \je/mult1_un59_sum[0] , 
         \je/mult1_inf_abs0[7]/sig_083/FeedThruLUT , 
         \je/mult1_inf_abs0[5]/sig_085/FeedThruLUT , 
         \je/mult1_inf_abs0[6]/sig_084/FeedThruLUT , 
         \je/mult1_inf_abs0[3]/sig_087/FeedThruLUT , 
         \je/mult1_inf_abs0[4]/sig_086/FeedThruLUT , 
         \je/mult1_inf_abs0[1]/sig_089/FeedThruLUT , 
         \je/mult1_inf_abs0[2]/sig_088/FeedThruLUT , \je/wb_bc_tmp_1 , 
         \je/wb_bc_tmp_2 , \je/wb_bc_tmp[2] , \je/N_1653 , \je/N_1635 , 
         \je/wb_bc_tmp[3] , \je/wb_bc_tmp_scalar , \je/wb_bc_tmp_0 , 
         \je/wb_bc_tmp[0] , \je/wb_bc_tmp[1] , \je/mult1_un59_sum[4] , 
         \je/mult1_un59_sum[5] , \je/mult1_un59_sum[2] , 
         \je/mult1_un59_sum[3] , \je/row_cnt[2]/sig_096/FeedThruLUT , 
         \je/row_cnt_3[2] , \je/N_37 , \je/row_cnt_fl1[2] , \je/row_cnt_3[0] , 
         \je/row_cnt_3[1] , \je/img_col_p[0]/sig_091/FeedThruLUT , 
         \je/img_col_p[1]/sig_090/FeedThruLUT , \je/img_col_p_fl1[1] , 
         \je/img_col_p_fl1[0] , \je/zzdu_ram_ar_4_0_i[3] , 
         \je/zzdu_ram_ar_4_0_i[2] , \je/N_1630 , \je/N_1631 , 
         \je/zzdu_ram_ar[2] , \je/zzdu_ram_ar[3] , \je/zzdu_ram_ar_4_0_i[0] , 
         \je/zzdu_ram_ar_4_0_i[1] , \je/zzdu_ram_ar[1] , \je/zzdu_ram_ar[0] , 
         \je/dct_comp_sel_3_0_i[0] , \je/dct_comp_sel_3_0_i[1] , 
         \je/dct_comp_sel[0] , \je/N_1488_0 , \je/dct_comp_sel[1] , 
         \je/dct_comp_sel_3_a3_0_1[1] , \je/N_1515 , \je/N_34$n30 , 
         \je/load_du_done_fl[0]/sig_092/FeedThruLUT , \je/load_du_done_fl[0] , 
         \je/load_du_done_fl[1] , \je/col_cnt_fl1[2]/sig_102/FeedThruLUT , 
         \je/col_cnt[2]/sig_093/FeedThruLUT , \je/col_cnt_fl1[2] , 
         \je/col_cnt_fl2[2] , \je/col_cnt[0]/sig_095/FeedThruLUT , 
         \je/col_cnt[1]/sig_094/FeedThruLUT , \je/col_cnt_fl1[1] , 
         \je/col_cnt_fl1[0] , \je/row_cnt[0]/sig_098/FeedThruLUT , 
         \je/row_cnt[1]/sig_097/FeedThruLUT , \je/row_cnt_fl1[1] , 
         \je/row_cnt_fl1[0] , \je/row_cnt_fl1[2]/sig_099/FeedThruLUT , 
         \je/row_cnt_fl2[2] , \je/row_cnt_fl1[0]/sig_101/FeedThruLUT , 
         \je/row_cnt_fl1[1]/sig_100/FeedThruLUT , \je/row_cnt_fl2[1] , 
         \je/row_cnt_fl2[0] , \je/col_cnt_fl1[0]/sig_104/FeedThruLUT , 
         \je/col_cnt_fl1[1]/sig_103/FeedThruLUT , \je/col_cnt_fl2[1] , 
         \je/col_cnt_fl2[0] , \je/img_col_p_fl1[0]/sig_106/FeedThruLUT , 
         \je/img_col_p_fl1[1]/sig_105/FeedThruLUT , \je/img_col_p_fl2[1] , 
         \je/img_col_p_fl2[0] , \je/zzdu_ram_ar_4_0_i[4] , 
         \je/zzdu_ram_ar_4_0_i[5] , \je/zzdu_ram_ar[5] , \je/zzdu_ram_ar[4] , 
         \je/col_cnt_3[0] , \je/col_cnt_3[1] , \je/N_3725_i , \je/N_3735_i , 
         \je/zzdu_ram_do[14] , \je/N_207 , \je/du_ac0[14] , \je/du_ac0[12] , 
         \je/N_3705_i , \je/N_3715_i , \je/du_ac0[11] , \je/du_ac0[10] , 
         \je/N_3685_i , \je/N_3695_i , \je/du_ac0[9] , \je/du_ac0[8] , 
         \je/N_3665_i , \je/N_3675_i , \je/du_ac0[7] , \je/du_ac0[6] , 
         \je/N_3645_i , \je/N_3655_i , \je/du_ac0[5] , \je/du_ac0[4] , 
         \je/N_3625_i , \je/N_3635_i , \je/du_ac0[3] , \je/du_ac0[2] , 
         \je/N_3605_i , \je/N_3615_i , \je/du_ac0[1] , \je/du_ac0[0] , 
         \je/dcht_bb_rom_a_1 , \je/dcht_bb_rom_a_2 , \je/N_94_1 , 
         \je/dcht_bb_rom_a[2] , \je/cb_bit_cnt[2] , \je/dcht_bb_rom_a[3] , 
         \je/cb_bb_mask[7] , \je/dcht_bb_rom_a_scalar , \je/dcht_bb_rom_a_0 , 
         \je/cb_bit_cnt[0] , \je/dcht_bb_rom_a[0] , \je/dcht_bb_rom_a[1] , 
         \je/cb_bit_cnt[1] , \je/ac0_cnt[2]/sig_108/FeedThruLUT , 
         \je/ac0_cnt[3]/sig_107/FeedThruLUT , \je/c_state_d[36] , 
         \je/ac_idx[7] , \je/ac_idx[6] , \je/ac0_cnt[0]/sig_110/FeedThruLUT , 
         \je/ac0_cnt[1]/sig_109/FeedThruLUT , \je/ac_idx[5] , \je/ac_idx[4] , 
         \je/cb_bit_cnt[2]/sig_112/FeedThruLUT , 
         \je/cb_bb_mask[7]/sig_111/FeedThruLUT , \je/ac_idx[3] , 
         \je/ac_idx[2] , \je/cb_bit_cnt[0]/sig_114/FeedThruLUT , 
         \je/cb_bit_cnt[1]/sig_113/FeedThruLUT , \je/ac_idx[1] , 
         \je/ac_idx[0] , \je/N_3544_0 , \je/N_3557_0 , \je/wb_bit_buf[14] , 
         \je/N_305 , \je/N_3559_1 , \je/wb_bit_buf[15] , \je/N_92 , 
         \je/wb_bit_buf[23] , \je/wb_bit_buf[22] , \je/N_3518_0 , 
         \je/N_3531_0 , \je/N_306 , \je/wb_bit_buf[12] , \je/wb_bit_buf[13] , 
         \je/N_307 , \je/wb_bit_buf[21] , \je/wb_bit_buf[20] , \je/N_3492_0 , 
         \je/N_3505_0 , \je/wb_bit_buf[10] , \je/N_3494 , \je/N_3507 , 
         \je/wb_bit_buf[11] , \je/wb_bit_buf[19] , \je/wb_bit_buf[18] , 
         \je/N_43_0 , \je/N_3479_0 , \je/N_3468_1 , \je/wb_bit_buf[8] , 
         \je/N_3481 , \je/wb_bit_buf[9] , \je/wb_bit_buf[17] , 
         \je/wb_bit_buf[16] , \je/N_3440_0 , \je/N_3453_0 , \je/wb_bit_buf[6] , 
         \je/N_4458 , \je/N_4459 , \je/wb_bit_buf[7] , \je/N_3414_0 , 
         \je/N_3427_0 , \je/wb_bit_buf[4] , \je/N_3416 , \je/wb_bit_buf[5] , 
         \je/N_4456 , \je/N_3388_0 , \je/N_3401_0 , \je/N_311 , 
         \je/wb_bit_buf[2] , \je/N_308 , \je/wb_bit_buf[3] , \je/N_272 , 
         \je/N_3375_0 , \je/wb_bit_buf[0] , \je/N_315 , \je/N_309 , 
         \je/wb_bit_buf[1] , \je/N_3339_0 , \je/N_3350_0 , \je/wb_bb_tmp[6] , 
         \je/wb_bb_tmp[7] , \je/N_3317_0 , \je/N_3328_0 , \je/wb_bb_tmp[4] , 
         \je/wb_bb_tmp[5] , \je/N_275 , \je/N_3306_0 , \je/wb_bb_tmp[2] , 
         \je/wb_bb_tmp[3] , \je/N_278 , \je/N_3284_0 , \je/wb_bb_tmp[0] , 
         \je/wb_bb_tmp[1] , \je/N_3076_0 , \je/N_3252_0 , \je/un1_DCY13_1_0_i , 
         \je/DCY[13] , \je/DCY[12] , \je/N_3054_0 , \je/N_3065_0 , 
         \je/DCY[11] , \je/DCY[10] , \je/N_3032_0 , \je/N_3043_0 , \je/DCY[9] , 
         \je/DCY[8] , \je/N_3010_0 , \je/N_3021_0 , \je/DCY[7] , \je/DCY[6] , 
         \je/N_2988_0 , \je/N_2999_0 , \je/DCY[5] , \je/DCY[4] , \je/N_3131_0 , 
         \je/N_3142_0 , \je/DCY[3] , \je/DCY[2] , \je/N_3109_0 , \je/N_3120_0 , 
         \je/DCY[1] , \je/DCY[0] , \je/N_3076_0$n33 , \je/N_3252_0$n32 , 
         \je/un1_DCY13_5_0_i , \je/DCU[13] , \je/DCU[12] , \je/N_3054_0$n35 , 
         \je/N_3065_0$n34 , \je/DCU[11] , \je/DCU[10] , \je/N_3032_0$n37 , 
         \je/N_3043_0$n36 , \je/DCU[9] , \je/DCU[8] , \je/N_3010_0$n39 , 
         \je/N_3021_0$n38 , \je/DCU[7] , \je/DCU[6] , \je/N_2988_0$n41 , 
         \je/N_2999_0$n40 , \je/DCU[5] , \je/DCU[4] , \je/N_3131_0$n43 , 
         \je/N_3142_0$n42 , \je/DCU[3] , \je/DCU[2] , \je/N_3109_0$n45 , 
         \je/N_3120_0$n44 , \je/DCU[1] , \je/DCU[0] , \je/N_2671_0 , 
         \je/N_2689_0 , \je/m22_2_03_0 , \je/wb_bb_tmp_9_0_906_i_0 , 
         \je/wb_bb_tmp_9_0_906_i_a6_0_0 , \je/wb_bb_tmp_9_0_906_i_a6_0_1 , 
         \je/wb_bb_tmp_9_930_i_a6_0_1 , \je/m23_2_03_0 , 
         \je/wb_bb_tmp_9_930_i_a6_0_0 , \je/wb_bb_tmp_9_930_i_0_0 , 
         \je/un1_c_state_36_0_i , \je/wb_bb_tmp[23] , \je/wb_bb_tmp[22] , 
         \je/N_2635_0 , \je/N_2653_0 , \je/wb_bc_tmp[4] , \je/N_2636_0 , 
         \je/N_341 , \je/N_2638 , \je/m21_2_03_0 , \je/wb_bb_tmp_9_1_882_i_0 , 
         \je/wb_bb_tmp_9_1_882_i_a6_0_0 , \je/wb_bb_tmp_9_1_882_i_a6_0_1 , 
         \je/wb_bb_tmp[21] , \je/wb_bb_tmp[20] , \je/N_2586_0 , \je/N_2611_0 , 
         \je/N_210 , \je/N_211 , \je/N_221 , \je/N_4463 , \je/wb_bb_tmp[19] , 
         \je/wb_bb_tmp[18] , \je/N_2534_0 , \je/N_2560_0 , \je/N_232 , 
         \je/N_4465 , \je/N_95_0 , \je/N_239 , \je/wb_bb_tmp[17] , 
         \je/wb_bb_tmp[16] , \je/wb_bb_tmp_9[14] , \je/wb_bb_tmp_9[15] , 
         \je/N_4449 , \je/wb_bb_tmp_9_sn_N_6 , \je/N_4454 , \je/wb_bb_tmp[15] , 
         \je/wb_bb_tmp[14] , \je/N_2508_0 , \je/wb_bb_tmp_9[13] , 
         \je/wb_bb_tmp_9_10_685_i_1 , \je/wb_bb_tmp_9_10_685_i_a6_2_2 , 
         \je/m20_2_03_3_1 , \je/N_4445 , \je/wb_bb_tmp[13] , 
         \je/wb_bb_tmp[12] , \je/N_4437_i , \je/N_2483_0 , \je/N_4432 , 
         \je/N_4436 , \je/wb_bb_tmp_9_11_647_i_a6_2_0 , 
         \je/wb_bb_tmp_9_11_647_i_0 , \je/wb_bb_tmp_9_11_647_i_1_0 , 
         \je/wb_bb_tmp[11] , \je/wb_bb_tmp[10] , \je/N_122_i , \je/N_4429_i , 
         \je/m121_0_am , \je/m121_0_bm , \je/N_133_0 , \je/N_127_0 , 
         \je/wb_bb_tmp[9] , \je/wb_bb_tmp[8] , \je/wb_bb_tmp_9[6] , 
         \je/wb_bb_tmp_9[7] , \je/wb_bb_tmp_RNO_0[6] , \je/wb_bb_tmp_RNO_1[6] , 
         \je/wb_bb_tmp_RNO_1[7] , \je/wb_bb_tmp_RNO_0[7] , \je/wb_bb_tmp_9[4] , 
         \je/wb_bb_tmp_9[5] , \je/N_1910 , \je/N_1877 , 
         \je/wb_bb_tmp_RNO_0[5] , \je/wb_bb_tmp_RNO_1[5] , \je/wb_bb_tmp_9[2] , 
         \je/wb_bb_tmp_9[3] , \je/wb_bb_tmp_RNO_1[2] , \je/wb_bb_tmp_RNO_0[2] , 
         \je/wb_bb_tmp_RNO_0[3] , \je/wb_bb_tmp_RNO_1[3] , \je/wb_bb_tmp_9[0] , 
         \je/N_4420_i , \je/wb_bb_tmp_RNO_0[0] , \je/wb_bb_tmp_RNO_1[0] , 
         \je/m104_1_bm , \je/m104_1_am , \je/N_2452_0_i , \je/N_2461_0_i , 
         \je/img_valid_reg_2_0_i , \je_data[7] , \je_data[6] , \je/N_2433_0_i , 
         \je/N_2450_0 , \je_data[5] , \je_data[4] , \je/N_2422_0 , 
         \je/N_2424_0_i , \je_data[3] , \je_data[2] , \je/N_2395_0_i , 
         \je/N_2412_0 , \je_data[1] , \je_data[0] , \je/cb_bit_cnt_cnst[0] , 
         \je/cb_bit_cnt_cnst[1] , \je/cb_bit_cnt_cnst_sm9_0 , 
         \je/cb_bit_cnt_cnst_m10_0[0] , \je/cb_bit_cnt_cnst_m9[0] , 
         \je/cb_bit_cnt_cnst_m9[1] , \je/cb_bit_cnt_cnst_m10[1] , 
         \je/un1_c_state_17_0_i , \je/cb_bb_mask_cnst[10] , 
         \je/cb_bb_mask_cnst[11] , \je/cb_bb_mask[11] , \je/cb_bb_mask[10] , 
         \je/cb_bb_mask_cnst[8] , \je/cb_bb_mask_cnst[9] , \je/N_14_0 , 
         \je/cb_bb_mask[9] , \je/cb_bb_mask[8] , \je/cb_bb_mask_cnst[6] , 
         \je/cb_bb_mask_cnst[7] , \je/cb_bb_mask_cnst_m9_0[6] , \je/N_65_mux , 
         \je/N_4153_i , \je/cb_bb_mask_cnst[5] , \je/N_61 , 
         \je/cb_bb_mask_cnst_sm9_0 , \je/cb_bb_mask[5] , \je/cb_bb_mask[4] , 
         \je/cb_bb_mask_cnst[2] , \je/cb_bb_mask_cnst[3] , \je/cb_bb_mask[3] , 
         \je/cb_bb_mask[2] , \je/c_state[4]/sig_115/FeedThruLUT , 
         \je/cb_bb_mask_cnst[1] , \je/cb_bb_mask_cnst_m9_0[2] , 
         \je/cb_bb_mask[1] , \je/cb_bb_mask[0] , \je/b_state_1 , 
         \je/b_state_2 , \je/un1_c_state_31_0 , \je/N_164 , \je/N_117 , 
         \je/b_state[2] , \je/b_state[3] , \je/N_2384 , 
         \je/fdtbl_rom_d[6]/sig_117/FeedThruLUT , 
         \je/fdtbl_rom_data_2_0_dreg_ret_1/sig_116/FeedThruLUT , 
         \je/fdtbl_rom_d[6] , \je/fdtbl_rom_d_o[7] , \je/fdtbl_rom_d_o[6] , 
         \je/fdtbl_rom_d[4]/sig_119/FeedThruLUT , 
         \je/fdtbl_rom_d[5]/sig_118/FeedThruLUT , \je/fdtbl_rom_d[4] , 
         \je/fdtbl_rom_d[5] , \je/fdtbl_rom_d_o[5] , \je/fdtbl_rom_d_o[4] , 
         \je/fdtbl_rom_d[2]/sig_121/FeedThruLUT , 
         \je/fdtbl_rom_d[3]/sig_120/FeedThruLUT , \je/fdtbl_rom_d[2] , 
         \je/fdtbl_rom_d[3] , \je/fdtbl_rom_d_o[3] , \je/fdtbl_rom_d_o[2] , 
         \je/dctdu_ram_do[14]/sig_125/FeedThruLUT , 
         \je/dctdu_ram_do[15]/sig_124/FeedThruLUT , \je/dctdu_ram_do[14] , 
         \je/dctdu_ram_do[15] , \je/dctdu_ram_do_o[15] , 
         \je/dctdu_ram_do_o[14] , \je/dctdu_ram_do[12]/sig_127/FeedThruLUT , 
         \je/dctdu_ram_do[13]/sig_126/FeedThruLUT , \je/dctdu_ram_do[12] , 
         \je/dctdu_ram_do[13] , \je/dctdu_ram_do_o[13] , 
         \je/dctdu_ram_do_o[12] , \je/dctdu_ram_do[10]/sig_129/FeedThruLUT , 
         \je/dctdu_ram_do[11]/sig_128/FeedThruLUT , \je/dctdu_ram_do[10] , 
         \je/dctdu_ram_do[11] , \je/dctdu_ram_do_o[11] , 
         \je/dctdu_ram_do_o[10] , \je/dctdu_ram_do[8]/sig_131/FeedThruLUT , 
         \je/dctdu_ram_do[9]/sig_130/FeedThruLUT , \je/dctdu_ram_do[8] , 
         \je/dctdu_ram_do[9] , \je/dctdu_ram_do_o[9] , \je/dctdu_ram_do_o[8] , 
         \je/dctdu_ram_do[6]/sig_133/FeedThruLUT , 
         \je/dctdu_ram_do[7]/sig_132/FeedThruLUT , \je/dctdu_ram_do[6] , 
         \je/dctdu_ram_do_o[7] , \je/dctdu_ram_do_o[6] , 
         \je/dctdu_ram_do[2]/sig_136/FeedThruLUT , 
         \je/dctdu_ram_do[3]/sig_135/FeedThruLUT , \je/dctdu_ram_do[2] , 
         \je/dctdu_ram_do[3] , \je/dctdu_ram_do_o[3] , \je/dctdu_ram_do_o[2] , 
         \je/dctdu_ram_do[0]/sig_138/FeedThruLUT , 
         \je/dctdu_ram_do[1]/sig_137/FeedThruLUT , \je/dctdu_ram_do[0] , 
         \je/dctdu_ram_do[1] , \je/dctdu_ram_do_o[1] , \je/dctdu_ram_do_o[0] , 
         \je/mult1_un2_temp_b[5]/sig_141/FeedThruLUT , 
         \je/mult1_un2_temp_b[6]/sig_139/FeedThruLUT , 
         \je/mult1_un2_temp_b_ac0_13_i , 
         \je/mult1_un2_temp_b[7]/sig_140/FeedThruLUT , \je/if_m2_0_a2_0 , 
         \je/mult1_inf_abs0_a_1_c4 , 
         \je/mult1_un2_temp_b[3]/sig_143/FeedThruLUT , 
         \je/mult1_un2_temp_b[4]/sig_142/FeedThruLUT , 
         \je/mult1_un2_temp_b[1]/sig_145/FeedThruLUT , 
         \je/mult1_un2_temp_b[2]/sig_144/FeedThruLUT , \je/ac0_cnt_lm[4] , 
         \je/ac0_cnt_lm[5] , \je/N_1476_0 , \je/N_268 , \je/N_1507_i , 
         \je/ac0_cnte_0_0 , \je/ac0_cnt_lm[2] , \je/ac0_cnt_lm[3] , 
         \je/ac0_cnt_lm[0] , \je/ac0_cnt_lm[1] , \je/b4$n51 , \je/m75_ns$n47 , 
         \je/i4_mux_4 , \je/m97_ns , \je/ram_rom/m69_ns , \je/ram_rom/m73_ns , 
         \je/ram_rom/m75_ns_1 , \je/b2$n50 , \je/m30$n49 , 
         \je/ram_rom/N_160_mux , \je/ram_rom/m50_ns , \je/ram_rom/m15_e , 
         \je/ram_rom/N_151_mux , \je/ram_rom/m29_ns , \je/m135_ns$n58 , 
         \je/m119_ns$n52 , \je/ram_rom/i4_mux_5 , \je/ram_rom/m134 , 
         \je/ram_rom/m119_ns_1 , \je/ram_rom/m102 , \je/ram_rom/m106_ns , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[4] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[3] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_sr_en , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[4] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[4] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[3] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[3] , \je/acht_bc_rom_d[3] , 
         \je/acht_bc_rom_d[4] , \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[17] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[2] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[1] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_OLD[1] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[2] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[2] , \je/acht_bc_rom_d_i[2] , 
         \je/acht_bb_rom_d[12] , \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[0] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[1] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[0] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[0] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[1] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[1] , \je/acht_bc_rom_d_i[1] , 
         \je/acht_bc_rom_d_i[0] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[19] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[18] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_OLD[3] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[3] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[2] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_OLD[2] , \je/acht_bb_rom_d_i[13] , 
         \je/acht_bb_rom_d_i[14] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[12] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[16] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[4] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[4] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_OLD[0] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[0] , \je/acht_bb_rom_d[11] , 
         \je/acht_bb_rom_d[7] , \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[14] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[15] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[6] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[6] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[7] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[7] , \je/acht_bb_rom_d_i[10] , 
         \je/acht_bb_rom_d_i[9] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[6] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[13] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[6] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[6] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[5] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[5] , \je/acht_bb_rom_d_i[8] , 
         \je/acht_bb_rom_d_i[1] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[10] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[11] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[2] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[2] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[3] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[3] , \je/acht_bb_rom_d[6] , 
         \je/acht_bb_rom_d[5] , \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[8] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[9] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[0] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[0] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_OLD[1] , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[1] , \je/acht_bb_rom_d[4] , 
         \je/acht_bb_rom_d[3] , \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[5] , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[7] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[5] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[5] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_OLD[7] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[7] , \je/acht_bb_rom_d[2] , 
         \je/acht_bb_rom_d[0] , \je/ram_rom/dcht_bb_rom_data_2[6] , 
         \je/ram_rom/dcht_bb_rom_data_2[5] , \je/ram_rom/m23_ns_1 , 
         \je/ram_rom/m26_ns_1 , \je/ram_rom/m11 , \je/dcht_bb_rom_d[0] , 
         \je/dcht_bb_rom_d[1] , \je/ram_rom/N_38_0 , \je/ram_rom/N_40_0 , 
         \je/ram_rom/m12_ns_1_0 , \je/dcht_bb_rom_a[4] , \je/dcht_bc_rom_d[1] , 
         \je/dcht_bc_rom_d[0] , \je/ram_rom/dcht_bb_rom_data_2[13] , 
         \je/ram_rom/N_68$n54 , \je/ram_rom/N_68 , \je/ram_rom/N_44_0 , 
         \je/dcht_bb_rom_d[9] , \je/dcht_bb_rom_d[8] , 
         \je/ram_rom/dcht_bb_rom_data_2[11] , \je/ram_rom/N_44_0$n55 , 
         \je/ram_rom/dcht_bb_rom_data_2[10] , \je/dcht_bb_rom_d[7] , 
         \je/dcht_bb_rom_d[6] , \je/ram_rom/dcht_bb_rom_data_2[9] , 
         \je/ram_rom/dcht_bb_rom_data_2[10]$n56 , 
         \je/ram_rom/dcht_bb_rom_data_2[8] , \je/dcht_bb_rom_d[5] , 
         \je/dcht_bb_rom_d[4] , \je/ram_rom/dcht_bb_rom_data_2[7] , 
         \je/ram_rom/dcht_bb_rom_data_2[8]$n57 , \je/dcht_bb_rom_d[3] , 
         \je/dcht_bb_rom_d[2] , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[6]/sig_148/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[7]/sig_147/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[4]/sig_150/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[5]/sig_149/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[2]/sig_152/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[3]/sig_151/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[0]/sig_154/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_0_NEW[1]/sig_153/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[6]/sig_156/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[7]/sig_155/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[4]/sig_158/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[5]/sig_157/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[2]/sig_160/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[3]/sig_159/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[0]/sig_162/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_1_NEW[1]/sig_161/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[2]/sig_165/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[3]/sig_164/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[0]/sig_167/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[1]/sig_166/FeedThruLUT , 
         \je/dct/c_state_0_scalar , \je/dct/c_state_scalar , 
         \je/dct/c_state[2] , \je/dct/N_26_0 , \je/dct/c_state[1] , 
         \je/dct/c_state[3] , \je/dct/N_29_0_0 , \je/dct/N_19_0 , 
         \je/dct/c_state_ns[1] , \je/dct/m13_i_a3_1_0 , \je/dct/m13_i_1 , 
         \je/N_312 , \je/dct/N_53_0 , \je/dct/N_97 , \je/dct/c_state[0] , 
         \je/dct/tmp_du[4]_RNO[13] , \je/dct/tmp_du[4]_RNO[12] , 
         \je/dct/N_4655 , \je/dct/N_4674 , \je/dct/un1_tmp_du[7]11_8_0 , 
         \je/dct/tmp_du[4][12] , \je/dct/tmp_du[4][13] , 
         \je/dct/tmp_du[4]_RNO[10] , \je/dct/N_4002 , \je/dct/N_4712 , 
         \je/dct/N_4693 , \je/dct/tmp_du[4][11] , \je/dct/tmp_du[4][10] , 
         \je/dct/tmp_du[4]_RNO[8] , \je/dct/tmp_du[4]_RNO[9] , \je/dct/N_4248 , 
         \je/dct/N_4229 , \je/dct/tmp_du[4][9] , \je/dct/tmp_du[4][8] , 
         \je/dct/tmp_du[4]_RNO[6] , \je/dct/tmp_du[4]_RNO[7] , \je/dct/N_5266 , 
         \je/dct/N_4267 , \je/dct/tmp_du[4][7] , \je/dct/tmp_du[4][6] , 
         \je/dct/tmp_du[4]_RNO[4] , \je/dct/tmp_du[4]_RNO[5] , \je/dct/N_5268 , 
         \je/dct/N_5267 , \je/dct/tmp_du[4][5] , \je/dct/tmp_du[4][4] , 
         \je/dct/tmp_du[4]_RNO[2] , \je/dct/tmp_du[4]_RNO[3] , \je/dct/N_5270 , 
         \je/dct/N_5269 , \je/dct/tmp_du[4][3] , \je/dct/tmp_du[4][2] , 
         \je/dct/tmp_du[4]_RNO[0] , \je/dct/tmp_du[4]_RNO[1] , \je/dct/N_5272 , 
         \je/dct/N_5271 , \je/dct/tmp_du[4][1] , \je/dct/tmp_du[4][0] , 
         \je/dct/tmp_du[0]_RNO[8] , \je/dct/tmp_du[0]_RNO[9] , 
         \je/dct/un1_tmp_du[7]11_11_0 , \je/dct/tmp_du[0][9] , 
         \je/dct/tmp_du[0][8] , \je/dct/tmp_du[0]_RNO[6] , 
         \je/dct/tmp_du[0]_RNO[7] , \je/dct/tmp_du[0][7] , 
         \je/dct/tmp_du[0][6] , \je/dct/tmp_du[0]_RNO[4] , 
         \je/dct/tmp_du[0]_RNO[5] , \je/dct/tmp_du[0][5] , 
         \je/dct/tmp_du[0][4] , \je/dct/tmp_du[0]_RNO[2] , 
         \je/dct/tmp_du[0]_RNO[3] , \je/dct/tmp_du[0][3] , 
         \je/dct/tmp_du[0][2] , \je/dct/tmp_du[0]_RNO[0] , 
         \je/dct/tmp_du[0]_RNO[1] , \je/dct/tmp_du[0][1] , 
         \je/dct/tmp_du[0][0] , \je/dct/tmp_du[4]_RNO[16] , 
         \je/dct/tmp_du[4]_RNO[17] , \je/dct/N_4598 , \je/dct/N_4579 , 
         \je/dct/tmp_du[4][17] , \je/dct/tmp_du[4][16] , 
         \je/dct/tmp_du[4]_RNO[14] , \je/dct/tmp_du[4]_RNO[15] , 
         \je/dct/N_4636 , \je/dct/N_4617 , \je/dct/tmp_du[4][15] , 
         \je/dct/tmp_du[4][14] , \je/dct/tmp12_RNO[7] , \je/dct/tmp12_RNO[6] , 
         \je/dct/tmp12[6] , \je/dct/tmp12[7] , \je/dct/tmp12_RNO[4] , 
         \je/dct/tmp12_RNO[5] , \je/dct/tmp12[5] , \je/dct/tmp12[4] , 
         \je/dct/tmp12_RNO[2] , \je/dct/tmp12_RNO[3] , \je/dct/tmp12[3] , 
         \je/dct/tmp12[2] , \je/dct/tmp12_RNO[0] , \je/dct/tmp12_RNO[1] , 
         \je/dct/tmp12[1] , \je/dct/tmp12[0] , \je/dct/tmp_du[0]_RNO[16] , 
         \je/dct/tmp_du[0]_RNO[17] , \je/dct/tmp_du[0][17] , 
         \je/dct/tmp_du[0][16] , \je/dct/tmp_du[0]_RNO[14] , 
         \je/dct/tmp_du[0]_RNO[15] , \je/dct/tmp_du[0][15] , 
         \je/dct/tmp_du[0][14] , \je/dct/tmp_du[0]_RNO[12] , 
         \je/dct/tmp_du[0]_RNO[13] , \je/dct/tmp_du[0][13] , 
         \je/dct/tmp_du[0][12] , \je/dct/tmp_du[0]_RNO[10] , \je/dct/N_4694 , 
         \je/dct/tmp_du[0][11] , \je/dct/tmp_du[0][10] , \je/dct/tmp6_RNO[2] , 
         \je/dct/tmp6_RNO[3] , \je/dct/tmp6[3] , \je/dct/tmp6[2] , 
         \je/dct/tmp6_RNO[0] , \je/dct/tmp6_RNO[1] , \je/dct/tmp6[1] , 
         \je/dct/tmp6[0] , \je/dct/tmp12_RNO[16] , \je/dct/tmp12_RNO[17] , 
         \je/dct/tmp12[17] , \je/dct/tmp12[16] , \je/dct/tmp12_RNO[14] , 
         \je/dct/tmp12_RNO[15] , \je/dct/tmp12[15] , \je/dct/tmp12[14] , 
         \je/dct/tmp12_RNO[12] , \je/dct/tmp12_RNO[13] , \je/dct/tmp12[13] , 
         \je/dct/tmp12[12] , \je/dct/tmp12_RNO[10] , \je/dct/tmp12_RNO[11] , 
         \je/dct/tmp12[11] , \je/dct/tmp12[10] , \je/dct/tmp12_RNO[8] , 
         \je/dct/tmp12_RNO[9] , \je/dct/tmp12[9] , \je/dct/tmp12[8] , 
         \je/dct/tmp6_RNO[16] , \je/dct/tmp6_RNO[17] , \je/dct/tmp6[17] , 
         \je/dct/tmp6[16] , \je/dct/tmp6_RNO[14] , \je/dct/tmp6_RNO[15] , 
         \je/dct/tmp6[15] , \je/dct/tmp6[14] , \je/dct/tmp6_RNO[12] , 
         \je/dct/tmp6_RNO[13] , \je/dct/tmp6[13] , \je/dct/tmp6[12] , 
         \je/dct/tmp6_RNO[10] , \je/dct/tmp6_RNO[11] , \je/dct/tmp6[11] , 
         \je/dct/tmp6[10] , \je/dct/tmp6_RNO[8] , \je/dct/tmp6_RNO[9] , 
         \je/dct/tmp6[9] , \je/dct/tmp6[8] , \je/dct/tmp6_RNO[6] , 
         \je/dct/tmp6_RNO[7] , \je/dct/tmp6[7] , \je/dct/tmp6[6] , 
         \je/dct/tmp6_RNO[4] , \je/dct/tmp6_RNO[5] , \je/dct/tmp6[5] , 
         \je/dct/tmp6[4] , \je/dct/tmp2_RNO[7] , \je/dct/tmp2_RNO[6] , 
         \je/dct/tmp2[6] , \je/dct/tmp2[7] , \je/dct/tmp2_RNO[4] , 
         \je/dct/tmp2_RNO[5] , \je/dct/tmp2[5] , \je/dct/tmp2[4] , 
         \je/dct/tmp2_RNO[2] , \je/dct/tmp2_RNO[3] , \je/dct/tmp2[3] , 
         \je/dct/tmp2[2] , \je/dct/tmp2_RNO[0] , \je/dct/tmp2_RNO[1] , 
         \je/dct/tmp2[1] , \je/dct/tmp2[0] , \je/dct/tmp2_RNO[16] , 
         \je/dct/tmp2_RNO[17] , \je/dct/tmp2[17] , \je/dct/tmp2[16] , 
         \je/dct/tmp2_RNO[14] , \je/dct/tmp2_RNO[15] , \je/dct/tmp2[15] , 
         \je/dct/tmp2[14] , \je/dct/tmp2_RNO[12] , \je/dct/tmp2_RNO[13] , 
         \je/dct/tmp2[13] , \je/dct/tmp2[12] , \je/dct/tmp2_RNO[10] , 
         \je/dct/tmp2_RNO[11] , \je/dct/tmp2[11] , \je/dct/tmp2[10] , 
         \je/dct/tmp2_RNO[8] , \je/dct/tmp2_RNO[9] , \je/dct/tmp2[9] , 
         \je/dct/tmp2[8] , \je/dct/dctdu_w_idx[4]/sig_170/FeedThruLUT , 
         \je/dct/dctdu_w_idx[5]/sig_169/FeedThruLUT , 
         \je/dct/dctdu_w_idx_fl[5] , \je/dct/dctdu_w_idx_fl[4] , 
         \je/dct/dctdu_w_idx[2]/sig_172/FeedThruLUT , 
         \je/dct/dctdu_w_idx[3]/sig_171/FeedThruLUT , 
         \je/dct/dctdu_w_idx_fl[3] , \je/dct/dctdu_w_idx_fl[2] , 
         \je/dct/dctdu_w_idx[0]/sig_174/FeedThruLUT , 
         \je/dct/dctdu_w_idx[1]/sig_173/FeedThruLUT , 
         \je/dct/dctdu_w_idx_fl[1] , \je/dct/dctdu_w_idx_fl[0] , 
         \je/dct/tmp_du[1]_RNO[15] , \je/dct/tmp_du[1]_RNO[16] , 
         \je/dct/un1_tmp_du[7]11_12_0 , \je/dct/tmp_du[1]_RNO[13] , 
         \je/dct/N_3907 , \je/dct/N_3850 , \je/dct/tmp_du[1]_RNO[12] , 
         \je/dct/tmp_du[1]_RNO[9] , \je/dct/tmp_du[1]_RNO[10] , 
         \je/dct/tmp_du[1]_RNO[7] , \je/dct/N_3793 , \je/dct/tmp_du[1]_RNO[5] , 
         \je/dct/tmp_du[1]_RNO[6] , \je/dct/tmp_du[1]_RNO[3] , 
         \je/dct/tmp_du[1]_RNO[4] , \je/dct/tmp_du[1]_RNO[1] , 
         \je/dct/tmp_du[1]_RNO[2] , \je/dct/dctdu_w_d_2[16] , 
         \je/dct/dctdu_w_d_2[17] , \je/dct/dctdu_w_d_RNO_1[16] , 
         \je/dct/dctdu_w_d_RNO_0[16] , \je/dct/dctdu_w_d_2_7_ns_1[16] , 
         \je/dct/dctdu_w_d_RNO_0[17] , \je/dct/dctdu_w_d_2_7_ns_1[17] , 
         \je/dct/dctdu_w_d_RNO_1[17] , \je/dctdu_ram_di[17] , 
         \je/dctdu_ram_di[16] , \je/dct/dctdu_w_d_2[14] , 
         \je/dct/dctdu_w_d_2[15] , \je/dct/dctdu_w_d_RNO_0[14] , 
         \je/dct/dctdu_w_d_RNO_1[14] , \je/dct/dctdu_w_d_2_7_ns_1[14] , 
         \je/dct/dctdu_w_d_RNO_1[15] , \je/dct/dctdu_w_d_2_7_ns_1[15] , 
         \je/dct/dctdu_w_d_RNO_0[15] , \je/dctdu_ram_di[15] , 
         \je/dctdu_ram_di[14] , \je/dct/dctdu_w_d_2[12] , 
         \je/dct/dctdu_w_d_2[13] , \je/dct/dctdu_w_d_RNO_0[12] , 
         \je/dct/dctdu_w_d_2_7_ns_1[12] , \je/dct/dctdu_w_d_RNO_1[12] , 
         \je/dct/dctdu_w_d_RNO_0[13] , \je/dct/dctdu_w_d_2_7_ns_1[13] , 
         \je/dct/dctdu_w_d_RNO_1[13] , \je/dctdu_ram_di[13] , 
         \je/dctdu_ram_di[12] , \je/dct/dctdu_w_d_2[10] , 
         \je/dct/dctdu_w_d_2[11] , \je/dct/dctdu_w_d_RNO_1[10] , 
         \je/dct/dctdu_w_d_RNO_0[10] , \je/dct/dctdu_w_d_2_7_ns_1[10] , 
         \je/dct/dctdu_w_d_RNO_0[11] , \je/dct/dctdu_w_d_RNO_1[11] , 
         \je/dct/dctdu_w_d_2_7_ns_1[11] , \je/dctdu_ram_di[11] , 
         \je/dctdu_ram_di[10] , \je/dct/dctdu_w_d_2[8] , 
         \je/dct/dctdu_w_d_2[9] , \je/dct/dctdu_w_d_2_7_ns_1[8] , 
         \je/dct/dctdu_w_d_RNO_1[8] , \je/dct/dctdu_w_d_RNO_0[8] , 
         \je/dct/dctdu_w_d_RNO_0[9] , \je/dct/dctdu_w_d_2_7_ns_1[9] , 
         \je/dct/dctdu_w_d_RNO_1[9] , \je/dctdu_ram_di[9] , 
         \je/dctdu_ram_di[8] , \je/dct/dctdu_w_d_2[6] , 
         \je/dct/dctdu_w_d_2[7] , \je/dct/dctdu_w_d_2_7_ns_1[6] , 
         \je/dct/dctdu_w_d_RNO_0[6] , \je/dct/dctdu_w_d_RNO_1[6] , 
         \je/dct/dctdu_w_d_RNO_0[7] , \je/dct/dctdu_w_d_RNO_1[7] , 
         \je/dct/dctdu_w_d_2_7_ns_1[7] , \je/dctdu_ram_di[7] , 
         \je/dctdu_ram_di[6] , \je/dct/dctdu_w_d_2[4] , 
         \je/dct/dctdu_w_d_2[5] , \je/dct/dctdu_w_d_2_7_ns_1[4] , 
         \je/dct/dctdu_w_d_RNO_1[4] , \je/dct/dctdu_w_d_RNO_0[4] , 
         \je/dct/dctdu_w_d_2_7_ns_1[5] , \je/dct/dctdu_w_d_RNO_1[5] , 
         \je/dct/dctdu_w_d_RNO_0[5] , \je/dctdu_ram_di[5] , 
         \je/dctdu_ram_di[4] , \je/dct/dctdu_w_d_2[2] , 
         \je/dct/dctdu_w_d_2[3] , \je/dct/dctdu_w_d_RNO_1[2] , 
         \je/dct/dctdu_w_d_2_7_ns_1[2] , \je/dct/dctdu_w_d_RNO_0[2] , 
         \je/dct/dctdu_w_d_RNO_1[3] , \je/dct/dctdu_w_d_RNO_0[3] , 
         \je/dct/dctdu_w_d_2_7_ns_1[3] , \je/dctdu_ram_di[3] , 
         \je/dctdu_ram_di[2] , \je/dct/dctdu_w_d_2[0] , 
         \je/dct/dctdu_w_d_2[1] , \je/dct/dctdu_w_d_RNO_0[0] , 
         \je/dct/dctdu_w_d_2_7_ns_1[0] , \je/dct/dctdu_w_d_RNO_1[0] , 
         \je/dct/dctdu_w_d_RNO_1[1] , \je/dct/dctdu_w_d_RNO_0[1] , 
         \je/dct/dctdu_w_d_2_7_ns_1[1] , \je/dctdu_ram_di[1] , 
         \je/dctdu_ram_di[0] , \je/dct/tmp_du_w_idx_scalar , 
         \je/dct/tmp_du_w_idx_0 , \je/dct/tmp_du_w_idx[0] , 
         \je/dct/tmp_du_w_idx[1] , \je/dct/N_3603 , \je/dct/tmp_du[2]_RNO[17] , 
         \je/dct/un1_tmp_du[7]11_13_0 , \je/dct/tmp_du[2][17] , 
         \je/dct/tmp_du[2][16] , \je/dct/N_3565 , \je/dct/N_3584 , 
         \je/dct/tmp_du[2][15] , \je/dct/tmp_du[2][14] , 
         \je/dct/tmp_du[2]_RNO[12] , \je/dct/tmp_du[2]_RNO[13] , 
         \je/dct/tmp_du[2][13] , \je/dct/tmp_du[2][12] , 
         \je/dct/tmp_du[2]_RNO[10] , \je/dct/N_3508 , \je/dct/tmp_du[2][11] , 
         \je/dct/tmp_du[2][10] , \je/dct/tmp_du[2]_RNO[8] , 
         \je/dct/tmp_du[2]_RNO[9] , \je/dct/tmp_du[2][9] , 
         \je/dct/tmp_du[2][8] , \je/dct/tmp_du[2]_RNO[6] , 
         \je/dct/tmp_du[2]_RNO[7] , \je/dct/tmp_du[2][7] , 
         \je/dct/tmp_du[2][6] , \je/dct/tmp_du[2]_RNO[4] , 
         \je/dct/tmp_du[2]_RNO[5] , \je/dct/tmp_du[2][5] , 
         \je/dct/tmp_du[2][4] , \je/dct/tmp_du[2]_RNO[2] , 
         \je/dct/tmp_du[2]_RNO[3] , \je/dct/tmp_du[2][3] , 
         \je/dct/tmp_du[2][2] , \je/dct/tmp_du[2]_RNO[0] , 
         \je/dct/tmp_du[2]_RNO[1] , \je/dct/tmp_du[2][1] , 
         \je/dct/tmp_du[2][0] , \je/dct/tmp_du[3]_RNO[16] , 
         \je/dct/tmp_du[3]_RNO[17] , \je/dct/un1_tmp_du[7]11_10_0 , 
         \je/dct/tmp_du[3][17] , \je/dct/tmp_du[3][16] , 
         \je/dct/tmp_du[3]_RNO[14] , \je/dct/tmp_du[3]_RNO[15] , 
         \je/dct/tmp_du[3][15] , \je/dct/tmp_du[3][14] , 
         \je/dct/tmp_du[3]_RNO[12] , \je/dct/tmp_du[3]_RNO[13] , 
         \je/dct/tmp_du[3][13] , \je/dct/tmp_du[3][12] , 
         \je/dct/tmp_du[3]_RNO[10] , \je/dct/tmp_du[3]_RNO[11] , 
         \je/dct/tmp_du[3][11] , \je/dct/tmp_du[3][10] , 
         \je/dct/tmp_du[3]_RNO[8] , \je/dct/tmp_du[3]_RNO[9] , 
         \je/dct/tmp_du[3][9] , \je/dct/tmp_du[3][8] , 
         \je/dct/tmp_du[3]_RNO[6] , \je/dct/tmp_du[3]_RNO[7] , 
         \je/dct/tmp_du[3][7] , \je/dct/tmp_du[3][6] , 
         \je/dct/tmp_du[3]_RNO[4] , \je/dct/tmp_du[3]_RNO[5] , 
         \je/dct/tmp_du[3][5] , \je/dct/tmp_du[3][4] , 
         \je/dct/tmp_du[3]_RNO[2] , \je/dct/tmp_du[3]_RNO[3] , 
         \je/dct/tmp_du[3][3] , \je/dct/tmp_du[3][2] , 
         \je/dct/tmp_du[3]_RNO[0] , \je/dct/tmp_du[3]_RNO[1] , 
         \je/dct/tmp_du[3][1] , \je/dct/tmp_du[3][0] , 
         \je/dct/tmp_du[5]_RNO[16] , \je/dct/tmp_du[5]_RNO[17] , 
         \je/dct/un1_tmp_du[7]11_9_0 , \je/dct/tmp_du[5][17] , 
         \je/dct/tmp_du[5][16] , \je/dct/tmp_du[5]_RNO[14] , 
         \je/dct/tmp_du[5]_RNO[15] , \je/dct/tmp_du[5][15] , 
         \je/dct/tmp_du[5][14] , \je/dct/tmp_du[5]_RNO[12] , 
         \je/dct/tmp_du[5]_RNO[13] , \je/dct/tmp_du[5][13] , 
         \je/dct/tmp_du[5][12] , \je/dct/tmp_du[5]_RNO[10] , 
         \je/dct/tmp_du[5]_RNO[11] , \je/dct/tmp_du[5][11] , 
         \je/dct/tmp_du[5][10] , \je/dct/tmp_du[5]_RNO[8] , 
         \je/dct/tmp_du[5]_RNO[9] , \je/dct/tmp_du[5][9] , 
         \je/dct/tmp_du[5][8] , \je/dct/tmp_du[5]_RNO[6] , 
         \je/dct/tmp_du[5]_RNO[7] , \je/dct/tmp_du[5][7] , 
         \je/dct/tmp_du[5][6] , \je/dct/tmp_du[5]_RNO[4] , 
         \je/dct/tmp_du[5]_RNO[5] , \je/dct/tmp_du[5][5] , 
         \je/dct/tmp_du[5][4] , \je/dct/tmp_du[5]_RNO[2] , 
         \je/dct/tmp_du[5]_RNO[3] , \je/dct/tmp_du[5][3] , 
         \je/dct/tmp_du[5][2] , \je/dct/tmp_du[5]_RNO[0] , 
         \je/dct/tmp_du[5]_RNO[1] , \je/dct/tmp_du[5][1] , 
         \je/dct/tmp_du[5][0] , \je/dct/tmp_du[6]_RNO[16] , 
         \je/dct/tmp_du[6]_RNO[17] , \je/dct/un1_tmp_du[7]11_6_0 , 
         \je/dct/tmp_du[6][17] , \je/dct/tmp_du[6][16] , 
         \je/dct/tmp_du[6]_RNO[14] , \je/dct/tmp_du[6]_RNO[15] , 
         \je/dct/tmp_du[6][15] , \je/dct/tmp_du[6][14] , 
         \je/dct/tmp_du[6]_RNO[12] , \je/dct/tmp_du[6]_RNO[13] , 
         \je/dct/tmp_du[6][13] , \je/dct/tmp_du[6][12] , 
         \je/dct/tmp_du[6]_RNO[10] , \je/dct/N_2482 , \je/dct/tmp_du[6][11] , 
         \je/dct/tmp_du[6][10] , \je/dct/tmp_du[6]_RNO[8] , 
         \je/dct/tmp_du[6]_RNO[9] , \je/dct/tmp_du[6][9] , 
         \je/dct/tmp_du[6][8] , \je/dct/tmp_du[6]_RNO[6] , 
         \je/dct/tmp_du[6]_RNO[7] , \je/dct/tmp_du[6][7] , 
         \je/dct/tmp_du[6][6] , \je/dct/tmp_du[6]_RNO[4] , 
         \je/dct/tmp_du[6]_RNO[5] , \je/dct/tmp_du[6][5] , 
         \je/dct/tmp_du[6][4] , \je/dct/tmp_du[6]_RNO[2] , 
         \je/dct/tmp_du[6]_RNO[3] , \je/dct/tmp_du[6][3] , 
         \je/dct/tmp_du[6][2] , \je/dct/tmp_du[6]_RNO[0] , 
         \je/dct/tmp_du[6]_RNO[1] , \je/dct/tmp_du[6][1] , 
         \je/dct/tmp_du[6][0] , \je/dct/tmp_du[7]_RNO[16] , 
         \je/dct/tmp_du[7]_RNO[17] , \je/dct/un1_tmp_du[7]11_7_0 , 
         \je/dct/tmp_du[7][17] , \je/dct/tmp_du[7][16] , 
         \je/dct/tmp_du[7]_RNO[14] , \je/dct/tmp_du[7]_RNO[15] , 
         \je/dct/tmp_du[7][15] , \je/dct/tmp_du[7][14] , 
         \je/dct/tmp_du[7]_RNO[12] , \je/dct/tmp_du[7]_RNO[13] , 
         \je/dct/tmp_du[7][13] , \je/dct/tmp_du[7][12] , 
         \je/dct/tmp_du[7]_RNO[10] , \je/dct/N_2140 , \je/dct/tmp_du[7][11] , 
         \je/dct/tmp_du[7][10] , \je/dct/tmp_du[7]_RNO[8] , 
         \je/dct/tmp_du[7]_RNO[9] , \je/dct/tmp_du[7][9] , 
         \je/dct/tmp_du[7][8] , \je/dct/tmp_du[7]_RNO[6] , 
         \je/dct/tmp_du[7]_RNO[7] , \je/dct/tmp_du[7][7] , 
         \je/dct/tmp_du[7][6] , \je/dct/tmp_du[7]_RNO[4] , 
         \je/dct/tmp_du[7]_RNO[5] , \je/dct/tmp_du[7][5] , 
         \je/dct/tmp_du[7][4] , \je/dct/tmp_du[7]_RNO[2] , 
         \je/dct/tmp_du[7]_RNO[3] , \je/dct/tmp_du[7][3] , 
         \je/dct/tmp_du[7][2] , \je/dct/tmp_du[7]_RNO[0] , 
         \je/dct/tmp_du[7]_RNO[1] , \je/dct/tmp_du[7][1] , 
         \je/dct/tmp_du[7][0] , \jedw/row_y_6 , \jedw/row_y_7 , 
         \jedw/un1_col_idx16_0 , \jedw/N_55_1 , \jedw/row_y_4 , \jedw/row_y_5 , 
         \jedw/col_x_9 , \jedw/col_x_10 , \jedw/col_idx_RNI818UN[6] , 
         \jedw/un1_col_idx13_1_0 , \jedw/col_x_7 , \jedw/col_x_8 , 
         \jedw/col_x_5 , \jedw/col_x_6 , \jedw/col_idx_lm[6] , 
         \jedw/col_idx_lm[7] , \jedw/N_158_1 , \jedw/col_idx_5_0[6] , 
         \jedw/col_idx_5_0[7] , \jedw/col_idxe_0_i , \jedw/col_idx_lm[4] , 
         \jedw/col_idx_lm[5] , \jedw/col_idx_5_0[4] , \jedw/col_idx_5_0[5] , 
         \jedw/col_idx_lm[2] , \jedw/col_idx_lm[3] , \jedw/col_idx_5_0[3] , 
         \jedw/col_idx_lm[0] , \jedw/col_idx_lm[1] , \jedw/row_idx_lm[6] , 
         \jedw/row_idx_lm[7] , \jedw/row_idx_5_0[6] , \jedw/N_159_0_i , 
         \jedw/row_idx_5_0[7] , \jedw/row_idxe_0_i , \jedw/row_idx_lm[4] , 
         \jedw/row_idx_lm[5] , \jedw/row_idx_5_0[4] , \jedw/row_idx_5_0[5] , 
         \jedw/row_idx_lm[2] , \jedw/row_idx_lm[3] , \jedw/row_idx_5_0[3] , 
         \jedw/row_idx_lm[0] , \jedw/row_idx_lm[1] , 
         \jedw/un4_addr_reg_muladd_0_O2_0/sig_184/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O1_0/sig_175/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O2_0 , \jedw/un4_addr_reg_muladd_0_O1_0 , 
         \jedw_addr[8] , \jedw_addr[9] , \jedw/col_idx[5]/sig_186/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O0_0/sig_176/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O0_0 , \jedw_addr[7] , \jedw_addr[6] , 
         \jdts/un4_je_addr_reg_muladd_0_O9/sig_208/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O9_0/sig_177/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O9 , \jedw/un4_addr_reg_muladd_0_O9_0 , 
         \jedw_addr[16] , \jdts_addr[16] , 
         \jedw/un4_addr_reg_muladd_0_O7_0/sig_179/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O8_0/sig_178/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O7_0 , \jedw/un4_addr_reg_muladd_0_O8_0 , 
         \jedw_addr[15] , \jedw_addr[14] , 
         \jedw/un4_addr_reg_muladd_0_O5_0/sig_181/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O6_0/sig_180/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O5_0 , \jedw/un4_addr_reg_muladd_0_O6_0 , 
         \jedw_addr[13] , \jedw_addr[12] , 
         \jedw/un4_addr_reg_muladd_0_O3_0/sig_183/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O4_0/sig_182/FeedThruLUT , 
         \jedw/un4_addr_reg_muladd_0_O3_0 , \jedw/un4_addr_reg_muladd_0_O4_0 , 
         \jedw_addr[11] , \jedw_addr[10] , 
         \jedw/col_idx[3]/sig_188/FeedThruLUT , 
         \jedw/col_idx[4]/sig_187/FeedThruLUT , \jedw_addr[5] , \jedw_addr[4] , 
         \jedw/col_idx[1]/sig_190/FeedThruLUT , 
         \jedw/col_idx[2]/sig_189/FeedThruLUT , \jedw_addr[3] , \jedw_addr[2] , 
         \jedw/addr_lsb/sig_192/FeedThruLUT , 
         \jedw/col_idx[0]/sig_191/FeedThruLUT , \jedw/addr_lsb , 
         \jedw_addr[1] , \jedw_addr[0] , \jedw/col_cnt_3[0] , 
         \jedw/col_cnt_3[1] , \jedw/col_max , \jedw/chg_col , 
         \jedw/col_cnt[0] , \jedw/col_cnt[1] , \jedw/CO0_0 , 
         \jedw/un1_col_cnt8_0_0 , \je_data[4]/sig_194/FeedThruLUT , 
         \je_data[5]/sig_193/FeedThruLUT , \jedw_data[5] , \jedw_data[4] , 
         \je_data[2]/sig_196/FeedThruLUT , \je_data[3]/sig_195/FeedThruLUT , 
         \jedw_data[3] , \jedw_data[2] , \je_data[0]/sig_198/FeedThruLUT , 
         \je_data[1]/sig_197/FeedThruLUT , \jedw_data[1] , \jedw_data[0] , 
         \jedw/row_cnt_3[0] , \jedw/row_cnt_3[1] , \jedw/row_cnt[0] , 
         \jedw/chg_row , \jedw/row_max , \jedw/un1_row_cnt6_0 , \jedw/CO0 , 
         \jedw/row_cnt[1] , \je_data[6]/sig_200/FeedThruLUT , 
         \je_data[7]/sig_199/FeedThruLUT , \jedw_data[7] , \jedw_data[6] , 
         \jed_fifo/read_pointer_4 , \jed_fifo/read_pointer_5 , 
         \jed_fifo/read_pointer_2 , \jed_fifo/read_pointer_3 , 
         \jed_fifo/read_pointer_0 , \jed_fifo/read_pointer_1 , \jdts/col_x_10 , 
         \jdts/col_x_9 , \jdts/col_x_0_sqmuxa , \jdts/c_state_RNIVFPIF[3] , 
         \jdts/col_x_7 , \jdts/col_x_8 , \jdts/col_x_5 , \jdts/col_x_6 , 
         \jdts/row_y_7 , \jdts/row_y_8 , \jdts/c_state_RNI4EJI8[0] , 
         \jdts/un1_c_state_7_0 , \jdts/row_y_5 , \jdts/row_y_6 , 
         \jdts/hd_addr_reg_lm[8] , \jdts/hd_addr_reg_lm[9] , \jdts/c_state[2] , 
         \jdts/hd_addr_rege_0_i , \jdts/hd_addr_reg_lm[6] , 
         \jdts/hd_addr_reg_lm[7] , \jdts/hd_addr_reg_lm[4] , 
         \jdts/hd_addr_reg_lm[5] , \jdts/hd_addr_reg_lm[2] , 
         \jdts/hd_addr_reg_lm[3] , \jdts/hd_addr_reg_lm[0] , 
         \jdts/hd_addr_reg_lm[1] , \jdts/col_idx_lm[6] , \jdts/col_idx_lm[7] , 
         \jdts/col_idx14 , \jdts/col_idx_6_0[6] , \jdts/col_idx_6_0[7] , 
         \jdts/col_idxe_0_i , \jdts/col_idx_lm[4] , \jdts/col_idx_lm[5] , 
         \jdts/col_idx_6_0[4] , \jdts/col_idx_6_0[5] , \jdts/col_idx_lm[2] , 
         \jdts/col_idx_lm[3] , \jdts/chg_col , \jdts/un1_col_max_1_0 , 
         \jdts/row_max , \jdts/col_idx_6_0[3] , \jdts/col_idx_lm[0] , 
         \jdts/col_idx_lm[1] , \jdts/row_idx_lm[6] , \jdts/row_idx_lm[7] , 
         \jdts/row_idx_6_0[6] , \jdts/N_456_1 , \jdts/c_state[3] , 
         \jdts/row_idx_6_0[7] , \jdts/row_idxe_0_i , \jdts/row_idx_lm[4] , 
         \jdts/row_idx_lm[5] , \jdts/row_idx_6_0[4] , \jdts/row_idx_6_0[5] , 
         \jdts/row_idx_lm[2] , \jdts/row_idx_lm[3] , \jdts/row_idx_6_0[3] , 
         \jdts/row_idx_lm[0] , \jdts/row_idx_lm[1] , 
         \jdts/un4_je_addr_reg_muladd_0_O5/sig_202/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O6/sig_201/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O5 , 
         \jdts/un4_je_addr_reg_muladd_0_O6 , \jdts_addr[13] , \jdts_addr[12] , 
         \jdts/un4_je_addr_reg_muladd_0_O3/sig_204/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O4/sig_203/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O3 , 
         \jdts/un4_je_addr_reg_muladd_0_O4 , \jdts_addr[11] , \jdts_addr[10] , 
         \jdts/un4_je_addr_reg_muladd_0_O1/sig_206/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O2/sig_205/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O1 , 
         \jdts/un4_je_addr_reg_muladd_0_O2 , \jdts_addr[9] , \jdts_addr[8] , 
         \jdts/col_idx[5]/sig_211/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O0/sig_207/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O0 , \jdts_addr[7] , \jdts_addr[6] , 
         \jdts/un4_je_addr_reg_muladd_0_O7/sig_210/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O8/sig_209/FeedThruLUT , 
         \jdts/un4_je_addr_reg_muladd_0_O7 , 
         \jdts/un4_je_addr_reg_muladd_0_O8 , \jdts_addr[15] , \jdts_addr[14] , 
         \jdts/c_state_ns[2] , \jdts/c_state_ns[3] , \jdts/m44_ns_1 , 
         \jdts/N_67_mux , \jdts/m5_0 , \jdts/c_state_d_1[7] , \jdts/N_46 , 
         \jdts/c_state_ns[0] , \jdts/c_state_ns[1] , \jdts/c_state[0] , 
         \jdts/m7_ns_1 , esp32_spi_rd, \jdts/N_74 , \jdts/c_state[1] , 
         \jdts/N_37 , \jdts/col_idx[3]/sig_213/FeedThruLUT , 
         \jdts/col_idx[4]/sig_212/FeedThruLUT , \jdts_addr[5] , \jdts_addr[4] , 
         \jdts/col_idx[1]/sig_215/FeedThruLUT , 
         \jdts/col_idx[2]/sig_214/FeedThruLUT , \jdts_addr[3] , \jdts_addr[2] , 
         \jdts/addr_lsb/sig_217/FeedThruLUT , 
         \jdts/col_idx[0]/sig_216/FeedThruLUT , \jdts/addr_lsb , 
         \jdts_addr[1] , \jdts_addr[0] , \jdts/col_cnt_3[0] , 
         \jdts/col_cnt_3[1] , \jdts/c_state_20_d , \jdts/col_cnt[0] , 
         \jdts/col_max , \jdts/CO0_0 , \jdts/un1_col_cnt8_0 , 
         \jdts/col_cnt[1] , \jdts/row_cnt_3[0] , \jdts/row_cnt_3[1] , 
         \jdts/row_cnt[0] , \jdts/chg_row , \jdts/un1_row_cnt6_0 , 
         \jdts/row_cnt[1] , \jdts/N_311_0 , \jdts/N_318_0 , 
         \esp32_spi_data[6] , \esp32_spi_data[7] , \jdts/un1_col_idx22_1_0_i , 
         \jdts/eoi_reg[15] , \jdts/eoi_reg[14] , \jdts/N_297_0 , 
         \jdts/N_304_0 , \esp32_spi_data[4] , \esp32_spi_data[5] , 
         \jdts/eoi_reg[13] , \jdts/eoi_reg[12] , \jdts/N_283_0 , 
         \jdts/N_290_0 , \esp32_spi_data[2] , \esp32_spi_data[3] , 
         \jdts/eoi_reg[11] , \jdts/eoi_reg[10] , \jdts/N_269_0 , 
         \jdts/N_276_0 , \esp32_spi_data[0] , \esp32_spi_data[1] , 
         \jdts/eoi_reg[9] , \jdts/eoi_reg[8] , \jdts/eoi_reg_7[6] , 
         \jdts/eoi_reg_7[7] , \jdts/N_224 , \jdts/N_225 , \jdts/eoi_reg_7[4] , 
         \jdts/eoi_reg_7[5] , \jdts/N_222 , \jdts/N_223 , \jdts/eoi_reg_7[2] , 
         \jdts/eoi_reg_7[3] , \jdts/N_220 , \jdts/N_221 , \jdts/eoi_reg_7[0] , 
         \jdts/eoi_reg_7[1] , \jdts/N_218 , \jdts/eoi_reg_7_sn_N_6_mux , 
         \jdts/N_219 , \esp32_spi/sclk_reg[0]/sig_219/FeedThruLUT , 
         \sclk_c/sig_218/FeedThruLUT , \esp32_spi/sclk_reg[0] , sclk_c, ssel_c, 
         \esp32_spi/sclk_reg[1] , \esp32_spi/bit_cntc_0 , \esp32_spi/bit_cntc , 
         \esp32_spi/bit_cnt[0] , \esp32_spi/bit_cnt[1] , 
         \esp32_spi/byte_receivedc , \esp32_spi/N_22_i_i , 
         \esp32_spi/bit_cnt[2] , \esp32_spi/N_19_0 , \esp32_spi/byte_received , 
         \esp32_spi/rd_addr_reg_lm[14] , \esp32_spi/rd_addr_reg_lm[15] , 
         \esp32_spi/addr_data_flag , \esp32_spi/rd_addr_reg_lm[12] , 
         \esp32_spi/rd_addr_reg_lm[13] , \esp32_spi/rd_addr_reg_lm[10] , 
         \esp32_spi/rd_addr_reg_lm[11] , \esp32_spi/rd_addr_reg_lm[8] , 
         \esp32_spi/rd_addr_reg_lm[9] , \esp32_spi/rd_addr_reg_lm[6] , 
         \esp32_spi/rd_addr_reg_lm[7] , \esp32_spi/data_received[6] , 
         \esp32_spi/data_received[7] , \esp32_spi/rd_addr_reg_lm[4] , 
         \esp32_spi/rd_addr_reg_lm[5] , \esp32_spi/data_received[4] , 
         \esp32_spi/data_received[5] , \esp32_spi/rd_addr_reg_lm[2] , 
         \esp32_spi/rd_addr_reg_lm[3] , \esp32_spi/data_received[2] , 
         \esp32_spi/data_received[3] , \esp32_spi/rd_addr_reg_lm[0] , 
         \esp32_spi/rd_addr_reg_lm[1] , \esp32_spi/data_received[0] , 
         \esp32_spi/data_received[1] , 
         \esp32_spi/mosi_reg[0]/sig_221/FeedThruLUT , 
         \mosi_c/sig_220/FeedThruLUT , \esp32_spi/mosi_reg[0] , mosi_c, 
         \esp32_spi/mosi_reg[1] , \esp32_spi/data_to_send_buf_5[6] , 
         \esp32_spi/data_to_send_buf_5[7] , \spi_mem_data[6] , 
         \esp32_spi/N_139_0 , \esp32_spi/data_to_send_buf[5] , 
         \spi_mem_data[7] , \esp32_spi/data_to_send_buf[6] , 
         \esp32_spi/sclk_reg_RNIDL56[1] , miso_c, 
         \esp32_spi/data_to_send_buf_5[4] , \esp32_spi/data_to_send_buf_5[5] , 
         \esp32_spi/data_to_send_buf[3] , \spi_mem_data[4] , 
         \esp32_spi/data_to_send_buf[4] , \spi_mem_data[5] , 
         \esp32_spi/data_to_send_buf_5[2] , \esp32_spi/data_to_send_buf_5[3] , 
         \esp32_spi/data_to_send_buf[1] , \spi_mem_data[2] , 
         \esp32_spi/data_to_send_buf[2] , \spi_mem_data[3] , 
         \esp32_spi/data_to_send_buf_5[0] , \esp32_spi/data_to_send_buf_5[1] , 
         raw_rd, \spi_mem_data[1] , \esp32_spi/data_to_send_buf[0] , 
         \esp32_spi/data_received[5]/sig_224/FeedThruLUT , 
         \esp32_spi/data_received[6]/sig_223/FeedThruLUT , \esp32_spi/N_18_0 , 
         \esp32_spi/data_received[3]/sig_226/FeedThruLUT , 
         \esp32_spi/data_received[4]/sig_225/FeedThruLUT , 
         \esp32_spi/data_received[1]/sig_228/FeedThruLUT , 
         \esp32_spi/data_received[2]/sig_227/FeedThruLUT , 
         \esp32_spi/mosi_reg[1]/sig_230/FeedThruLUT , 
         \esp32_spi/data_received[0]/sig_229/FeedThruLUT , 
         \u_OV7670_Controller/LUT/N_110 , \u_OV7670_Controller/LUT/N_113 , 
         \u_OV7670_Controller/LUT/m10 , \u_OV7670_Controller/LUT/m109_ns_1 , 
         \u_OV7670_Controller/LUT/m112_ns_1 , \u_OV7670_Controller/LUT/m19 , 
         \u_OV7670_Controller/LUT/sreg_ret_27 , 
         \u_OV7670_Controller/LUT/sreg_ret_26 , 
         \u_OV7670_Controller/LUT/address[5]/sig_232/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_231/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_12[7] , 
         \u_OV7670_Controller/LUT/address_reto_12[5] , 
         \u_OV7670_Controller/LUT/N_150 , \u_OV7670_Controller/LUT/N_106 , 
         \u_OV7670_Controller/LUT/sreg_ret_23_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_23_RNO_1 , 
         \u_OV7670_Controller/LUT/m105_ns_1 , 
         \u_OV7670_Controller/LUT/address_ret , 
         \u_OV7670_Controller/LUT/sreg_ret_24 , 
         \u_OV7670_Controller/LUT/sreg_ret_23 , 
         \u_OV7670_Controller/LUT/address[5]/sig_234/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_233/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_11[7] , 
         \u_OV7670_Controller/LUT/address_reto_11[5] , 
         \u_OV7670_Controller/LUT/N_141 , \u_OV7670_Controller/LUT/N_145 , 
         \u_OV7670_Controller/LUT/sreg_ret_21_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_21_RNO_0 , 
         \u_OV7670_Controller/LUT/m144_ns_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_22 , 
         \u_OV7670_Controller/LUT/sreg_ret_21 , 
         \u_OV7670_Controller/LUT/address[5]/sig_236/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_235/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_10[7] , 
         \u_OV7670_Controller/LUT/address_reto_10[5] , 
         \u_OV7670_Controller/LUT/N_97 , \u_OV7670_Controller/LUT/N_137 , 
         \u_OV7670_Controller/LUT/m96_ns_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_19_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_20_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_20_RNO_0 , 
         \u_OV7670_Controller/LUT/m136_ns_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_20 , 
         \u_OV7670_Controller/LUT/sreg_ret_19 , 
         \u_OV7670_Controller/LUT/address[5]/sig_238/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_237/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_9[7] , 
         \u_OV7670_Controller/LUT/address_reto_9[5] , 
         \u_OV7670_Controller/LUT/N_122 , \u_OV7670_Controller/LUT/N_93 , 
         \u_OV7670_Controller/LUT/m121_ns_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_17_RNO_0 , 
         \u_OV7670_Controller/LUT/m92_ns_1 , \u_OV7670_Controller/LUT/m15_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_18 , 
         \u_OV7670_Controller/LUT/sreg_ret_17 , 
         \u_OV7670_Controller/LUT/address[5]/sig_240/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_239/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_8[7] , 
         \u_OV7670_Controller/LUT/address_reto_8[5] , 
         \u_OV7670_Controller/LUT/N_85 , \u_OV7670_Controller/LUT/N_120 , 
         \u_OV7670_Controller/LUT/sreg_ret_14_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_14_RNO_1 , 
         \u_OV7670_Controller/LUT/m119_ns_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_16_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_16 , 
         \u_OV7670_Controller/LUT/sreg_ret_14 , 
         \u_OV7670_Controller/LUT/address[5]/sig_242/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_241/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_7[7] , 
         \u_OV7670_Controller/LUT/address_reto_7[5] , 
         \u_OV7670_Controller/LUT/address[5]/sig_244/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_243/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_6[7] , 
         \u_OV7670_Controller/LUT/address_reto_6[5] , 
         \u_OV7670_Controller/LUT/N_72 , \u_OV7670_Controller/LUT/N_78 , 
         \u_OV7670_Controller/LUT/sreg_ret_12_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_12_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_13_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_13_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_13 , 
         \u_OV7670_Controller/LUT/sreg_ret_12 , 
         \u_OV7670_Controller/LUT/address[5]/sig_246/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_245/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_5[7] , 
         \u_OV7670_Controller/LUT/address_reto_5[5] , 
         \u_OV7670_Controller/LUT/N_127 , \u_OV7670_Controller/LUT/N_132 , 
         \u_OV7670_Controller/LUT/sreg_ret_10_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_10_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_11_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_11_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_11 , 
         \u_OV7670_Controller/LUT/sreg_ret_10 , 
         \u_OV7670_Controller/LUT/address[5]/sig_248/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_247/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_4[7] , 
         \u_OV7670_Controller/LUT/address_reto_4[5] , 
         \u_OV7670_Controller/LUT/N_50 , \u_OV7670_Controller/LUT/N_54 , 
         \u_OV7670_Controller/LUT/sreg_ret_8_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_8_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_9_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_9_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_9 , 
         \u_OV7670_Controller/LUT/sreg_ret_8 , 
         \u_OV7670_Controller/LUT/address[5]/sig_250/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_249/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_3[7] , 
         \u_OV7670_Controller/LUT/address_reto_3[5] , 
         \u_OV7670_Controller/LUT/N_33 , \u_OV7670_Controller/LUT/N_39 , 
         \u_OV7670_Controller/LUT/sreg_ret_5_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_5_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_6_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_6_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_6 , 
         \u_OV7670_Controller/LUT/sreg_ret_5 , 
         \u_OV7670_Controller/LUT/address[5]/sig_252/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_251/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_2[7] , 
         \u_OV7670_Controller/LUT/address_reto_2[5] , 
         \u_OV7670_Controller/LUT/N_66 , \u_OV7670_Controller/LUT/N_29 , 
         \u_OV7670_Controller/LUT/sreg_ret_3_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_3_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_4_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_4_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_4 , 
         \u_OV7670_Controller/LUT/sreg_ret_3 , 
         \u_OV7670_Controller/LUT/address[5]/sig_254/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_253/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_1[7] , 
         \u_OV7670_Controller/LUT/address_reto_1[5] , 
         \u_OV7670_Controller/LUT/N_156 , \u_OV7670_Controller/LUT/N_60 , 
         \u_OV7670_Controller/LUT/sreg_ret_1_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_1_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_2_RNO_1 , 
         \u_OV7670_Controller/LUT/sreg_ret_2_RNO_0 , 
         \u_OV7670_Controller/LUT/sreg_ret_2 , 
         \u_OV7670_Controller/LUT/sreg_ret_1 , 
         \u_OV7670_Controller/LUT/address[5]/sig_256/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_255/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto_0[7] , 
         \u_OV7670_Controller/LUT/address_reto_0[5] , 
         \u_OV7670_Controller/LUT/address[5]/sig_258/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address[7]/sig_257/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_reto[7] , 
         \u_OV7670_Controller/LUT/address_reto[5] , 
         \u_OV7670_Controller/LUT/sregs_9_i , 
         \u_OV7670_Controller/LUT/sregs_8_i , 
         \u_OV7670_Controller/LUT/sreg_3_15ro_i , 
         \u_OV7670_Controller/LUT/m21_ns , \u_OV7670_Controller/LUT/m16_ns , 
         \u_OV7670_Controller/command[14] , \u_OV7670_Controller/command[15] , 
         \u_OV7670_Controller/LUT/address_s[0]/sig_260/FeedThruLUT , 
         \u_OV7670_Controller/LUT/address_s[3]/sig_259/FeedThruLUT , 
         \u_OV7670_Controller/I2C/sioc_temp , \u_OV7670_Controller/I2C/N_37 , 
         \u_OV7670_Controller/I2C/N_36 , \u_OV7670_Controller/I2C/busy_sr[31] , 
         \u_OV7670_Controller/I2C/N_35 , sioc_c, 
         \u_OV7670_Controller/I2C/divider_RNO[5] , 
         \u_OV7670_Controller/I2C/divider_RNO[6] , 
         \u_OV7670_Controller/I2C/divider[5] , 
         \u_OV7670_Controller/I2C/divider[1] , 
         \u_OV7670_Controller/I2C/un1_divider_2_c1 , 
         \u_OV7670_Controller/I2C/un1_divider_2_ac0_7_out_0 , 
         \u_OV7670_Controller/I2C/un1_divider_2_ac0_9_1 , 
         \u_OV7670_Controller/I2C/divider[6] , 
         \u_OV7670_Controller/I2C/divider_RNO[3] , 
         \u_OV7670_Controller/I2C/divider_RNO[4] , 
         \u_OV7670_Controller/I2C/divider[2] , 
         \u_OV7670_Controller/I2C/divider[3] , 
         \u_OV7670_Controller/I2C/un1_divider_2_ac0_3_0 , 
         \u_OV7670_Controller/I2C/divider[4] , 
         \u_OV7670_Controller/I2C/divider_RNO[1] , 
         \u_OV7670_Controller/I2C/divider_RNO[2] , 
         \u_OV7670_Controller/I2C/data_sr_8[29] , 
         \u_OV7670_Controller/I2C/data_sr_8[30] , 
         \u_OV7670_Controller/I2C/data_sr[28] , 
         \u_OV7670_Controller/I2C/divider[0] , 
         \u_OV7670_Controller/I2C/data_sr[29] , 
         \u_OV7670_Controller/I2C/un1_N_4 , 
         \u_OV7670_Controller/I2C/data_sr[30] , 
         \u_OV7670_Controller/I2C/data_sr_8_0_i[27] , 
         \u_OV7670_Controller/I2C/data_sr_8[28] , 
         \u_OV7670_Controller/I2C/data_sr[26] , 
         \u_OV7670_Controller/I2C/data_sr[27] , 
         \u_OV7670_Controller/I2C/data_sr_8[25] , 
         \u_OV7670_Controller/I2C/data_sr_8[26] , 
         \u_OV7670_Controller/I2C/data_sr[24] , 
         \u_OV7670_Controller/I2C/data_sr[25] , 
         \u_OV7670_Controller/I2C/data_sr_8[23] , 
         \u_OV7670_Controller/I2C/data_sr_8[24] , 
         \u_OV7670_Controller/I2C/data_sr[22] , 
         \u_OV7670_Controller/I2C/data_sr[23] , 
         \u_OV7670_Controller/I2C/data_sr_8[21] , 
         \u_OV7670_Controller/I2C/data_sr_8_0_i[22] , 
         \u_OV7670_Controller/I2C/data_sr[20] , 
         \u_OV7670_Controller/I2C/data_sr[21] , 
         \u_OV7670_Controller/I2C/data_sr_8[19] , 
         \u_OV7670_Controller/I2C/data_sr_8[20] , 
         \u_OV7670_Controller/I2C/data_sr[18] , 
         \u_OV7670_Controller/I2C/data_sr[19] , 
         \u_OV7670_Controller/I2C/data_sr_8[17] , 
         \u_OV7670_Controller/I2C/data_sr_8[18] , 
         \u_OV7670_Controller/command[13] , 
         \u_OV7670_Controller/I2C/data_sr[16] , 
         \u_OV7670_Controller/I2C/data_sr[17] , 
         \u_OV7670_Controller/I2C/data_sr_8[15] , 
         \u_OV7670_Controller/I2C/data_sr_8[16] , 
         \u_OV7670_Controller/command[11] , 
         \u_OV7670_Controller/I2C/data_sr[14] , 
         \u_OV7670_Controller/command[12] , 
         \u_OV7670_Controller/I2C/data_sr[15] , 
         \u_OV7670_Controller/I2C/data_sr_8[13] , 
         \u_OV7670_Controller/I2C/data_sr_8[14] , 
         \u_OV7670_Controller/I2C/data_sr[12] , 
         \u_OV7670_Controller/command[9] , 
         \u_OV7670_Controller/I2C/data_sr[13] , 
         \u_OV7670_Controller/command[10] , 
         \u_OV7670_Controller/I2C/data_sr_8[11] , 
         \u_OV7670_Controller/I2C/data_sr_8[12] , 
         \u_OV7670_Controller/I2C/data_sr[10] , 
         \u_OV7670_Controller/command[8] , 
         \u_OV7670_Controller/I2C/data_sr[11] , 
         \u_OV7670_Controller/I2C/data_sr_8[9] , 
         \u_OV7670_Controller/I2C/data_sr_8[10] , 
         \u_OV7670_Controller/command[6] , 
         \u_OV7670_Controller/I2C/data_sr[8] , 
         \u_OV7670_Controller/command[7] , 
         \u_OV7670_Controller/I2C/data_sr[9] , 
         \u_OV7670_Controller/I2C/data_sr_8[7] , 
         \u_OV7670_Controller/I2C/data_sr_8[8] , 
         \u_OV7670_Controller/command[4] , 
         \u_OV7670_Controller/I2C/data_sr[6] , 
         \u_OV7670_Controller/command[5] , 
         \u_OV7670_Controller/I2C/data_sr[7] , 
         \u_OV7670_Controller/I2C/data_sr_8[5] , 
         \u_OV7670_Controller/I2C/data_sr_8[6] , 
         \u_OV7670_Controller/command[2] , 
         \u_OV7670_Controller/I2C/data_sr[4] , 
         \u_OV7670_Controller/command[3] , 
         \u_OV7670_Controller/I2C/data_sr[5] , 
         \u_OV7670_Controller/I2C/data_sr_8[3] , 
         \u_OV7670_Controller/I2C/data_sr_8[4] , 
         \u_OV7670_Controller/I2C/data_sr[2] , 
         \u_OV7670_Controller/command[0] , \u_OV7670_Controller/command[1] , 
         \u_OV7670_Controller/I2C/data_sr[3] , 
         \u_OV7670_Controller/I2C/divider[7]/sig_261/FeedThruLUT , 
         \u_OV7670_Controller/I2C/data_sr_8[2] , 
         \u_OV7670_Controller/I2C/divider[7] , 
         \u_OV7670_Controller/I2C/data_sr[1] , 
         \u_OV7670_Controller/I2C/busy_sr[30]/sig_262/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[30] , 
         \u_OV7670_Controller/I2C/un1_N_8_0 , 
         \u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 , 
         \u_OV7670_Controller/I2C/busy_sr[28]/sig_264/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[29]/sig_263/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[28] , 
         \u_OV7670_Controller/I2C/busy_sr[29] , 
         \u_OV7670_Controller/I2C/busy_sr[26]/sig_266/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[27]/sig_265/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[26] , 
         \u_OV7670_Controller/I2C/busy_sr[27] , 
         \u_OV7670_Controller/I2C/busy_sr[24]/sig_268/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[25]/sig_267/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[24] , 
         \u_OV7670_Controller/I2C/busy_sr[25] , 
         \u_OV7670_Controller/I2C/busy_sr[22]/sig_270/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[23]/sig_269/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[22] , 
         \u_OV7670_Controller/I2C/busy_sr[23] , 
         \u_OV7670_Controller/I2C/busy_sr[20]/sig_272/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[21]/sig_271/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[20] , 
         \u_OV7670_Controller/I2C/busy_sr[21] , 
         \u_OV7670_Controller/I2C/busy_sr[18]/sig_274/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[19]/sig_273/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[18] , 
         \u_OV7670_Controller/I2C/busy_sr[19] , 
         \u_OV7670_Controller/I2C/busy_sr[16]/sig_276/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[17]/sig_275/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[16] , 
         \u_OV7670_Controller/I2C/busy_sr[17] , 
         \u_OV7670_Controller/I2C/busy_sr[14]/sig_278/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[15]/sig_277/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[14] , 
         \u_OV7670_Controller/I2C/busy_sr[15] , 
         \u_OV7670_Controller/I2C/busy_sr[12]/sig_280/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[13]/sig_279/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[12] , 
         \u_OV7670_Controller/I2C/busy_sr[13] , 
         \u_OV7670_Controller/I2C/busy_sr[10]/sig_282/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[11]/sig_281/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[10] , 
         \u_OV7670_Controller/I2C/busy_sr[11] , 
         \u_OV7670_Controller/I2C/busy_sr[8]/sig_284/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[9]/sig_283/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[8] , 
         \u_OV7670_Controller/I2C/busy_sr[9] , 
         \u_OV7670_Controller/I2C/busy_sr[6]/sig_286/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[7]/sig_285/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[6] , 
         \u_OV7670_Controller/I2C/busy_sr[7] , 
         \u_OV7670_Controller/I2C/busy_sr[4]/sig_288/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[5]/sig_287/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[4] , 
         \u_OV7670_Controller/I2C/busy_sr[5] , 
         \u_OV7670_Controller/I2C/busy_sr[2]/sig_290/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[3]/sig_289/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[2] , 
         \u_OV7670_Controller/I2C/busy_sr[3] , 
         \u_OV7670_Controller/I2C/busy_sr[0]/sig_292/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[1]/sig_291/FeedThruLUT , 
         \u_OV7670_Controller/I2C/busy_sr[0] , 
         \u_OV7670_Controller/I2C/busy_sr[1] , \je/wb_bb_tmp_9_2_858_i_a6_0_0 , 
         \je/N_4455 , \je/N_4464 , \je/wb_bb_tmp_9_2_858_i_a6_0_1 , \je/N_129 , 
         \je/N_254_mux , \je/N_130 , \je/m21_0_03_4 , \je/m21_0_03_0_2 , 
         \je/m21_0_03_0_0_tz , \je/N_1606 , \je/N_1632 , \je/N_1473_0 , 
         \je/m165_ns_1 , \je/N_3_0 , \je/N_166 , \je/ram_rom/m31 , 
         \je/ram_rom/m91_ns_1 , \je/ram_rom/m91_ns , \jedw/col_idx17_0 , 
         \jedw/un1_chg_row_1 , \jedw/un1_je_done_3_0 , N_83, yty_rd_0, 
         \cam_buf/w_addr_1_am[9] , N_82, \cam_buf/w_addr_1_am[8] , N_80, 
         \cam_buf/w_addr_1_am[6] , N_79, \cam_buf/w_addr_1_am[5] , N_89, 
         \cam_buf/w_addr_1_am[15] , N_88, \cam_buf/w_addr_1_am[14] , N_85, 
         \cam_buf/w_addr_1_am[11] , N_77, \cam_buf/w_addr_1_am[3] , N_87, 
         \cam_buf/w_addr_1_am[13] , N_84, \cam_buf/w_addr_1_am[10] , N_86, 
         \cam_buf/w_addr_1_am[12] , N_90, \cam_buf/w_addr_1_am[16] , N_78, 
         \cam_buf/w_addr_1_am[4] , N_81, \cam_buf/w_addr_1_am[7] , \yty/N_76 , 
         \yty/N_75 , \mem_addrr[1] , \cam_buf/ram_rdata0[15] , \mem_addrr[0] , 
         \cam_buf/ram_rdata0[7] , \yty/N_74 , \cam_buf/rd_data_reg_RNO_3[7] , 
         \je/N_127 , \je/c_state_s52_0_a3_0 , \je/m126_bm , \je/m126_am , 
         \je/N_309_mux , \je/N_185 , \je/N_190 , \je/m184_am , \je/m184_bm , 
         \je/N_37_0 , \je/N_39_0 , \je/N_7_i_i_0_0 , \je/N_5_0 , 
         \je/N_253_mux , \je/m36_0_bm , \je/m36_0_am , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1 , 
         \je/mult1_un59_sum_1_axb_3 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_0 , 
         \je/mult1_un59_sum_1_axb_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_2 , 
         \je/mult1_un59_sum_1_axb_5 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1 , 
         \je/mult1_un52_sum_1_axb_5 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1_0 , 
         \je/mult1_un38_sum[8] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_1 , 
         \je/mult1_un52_sum_1_axb_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_2 , \je/N_121 , 
         \je/m120_ns_1 , \je/m30_0_am , \je/N_242_mux , \je/last_du , 
         \je/m227_bm , \je/N_83 , \je/N_65 , \je/N_38 , \je/N_300 , 
         \je/m211_bm , \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3 , 
         \je/mult1_un45_sum_1_axb_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0 , 
         \je/mult1_un31_sum[8] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_1 , 
         \je/mult1_un45_sum_1_axb_5 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2 , 
         \je/mult1_un45_sum_1_axb_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2_0 , 
         \je/mult1_un2_quotient_2s_m[1] , \je/N_229_1 , \je/N_223_0 , 
         \je/N_231 , \je/DIVIDE_0_i[1] , \je/mult1_un2_quotient_2s_m[2] , 
         \je/mult1_un108_sum[8] , \je/DIVIDE_0_i[2] , \je/mult1_un122_sum[8] , 
         \je/mult1_un101_sum[8] , \je/mult1_un2_quotient_2s_m[3] , 
         \je/DIVIDE_0_i[3] , \je/mult1_un2_quotient_2s_m[4] , 
         \je/mult1_un94_sum[8] , \je/DIVIDE_0_i[4] , 
         \je/mult1_un2_quotient_2s_m[5] , \je/mult1_un87_sum[8] , 
         \je/DIVIDE_0_i[5] , \je/mult1_un2_quotient_2s_m[6] , 
         \je/mult1_un80_sum[8] , \je/DIVIDE_0_i[6] , \je/mult1_un73_sum[8] , 
         \je/mult1_un2_quotient_2s_m[7] , \je/DIVIDE_0_i[7] , 
         \je/mult1_un2_quotient_2s_m[8] , \je/DIVIDE_0_i[8] , 
         \je/mult1_un2_quotient_2s_m[9] , \je/DIVIDE_0_i[9] , 
         \je/mult1_un2_quotient_2s_m[10] , \je/DIVIDE_0_i[10] , 
         \je/mult1_un2_quotient_2s_m[11] , \je/DIVIDE_0_i[11] , 
         \je/mult1_un2_quotient_2s_m[12] , \je/DIVIDE_0_i[12] , 
         \je/mult1_un2_quotient_2s_m[13] , \je/DIVIDE_0_i[13] , 
         \je/mult1_un2_quotient_2s_m[14] , \je/DIVIDE_0_i[14] , 
         \je/mult1_un38_sum_1_axb_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63 , 
         \je/mult1_un24_sum[8] , \je/mult1_un38_sum_1_axb_5 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_1 , 
         \je/mult1_un38_sum_1_axb_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC_0 , 
         \je/mult1_un31_sum_1_axb_3 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC , \je/mult1_un17_sum[8] , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_0 , 
         \je/mult1_un31_sum_1_axb_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_2 , 
         \je/mult1_un31_sum_1_axb_5 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_1 , 
         \je/mult1_un31_sum_1_axb_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2 , 
         \je/mult1_un24_sum_1_axb_6 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_1 , 
         \je/mult1_un10_sum[8] , \je/QNT_DU_ret_RNIB5A4E41_0 , 
         \je/mult1_un122_sum_0_axb_5 , \je/QNT_DU_ret_RNIB5A4E41 , 
         \je/QNT_DU_ret_RNI8HTOBP3_2 , \je/mult1_un122_sum_0_axb_6 , 
         \je/QNT_DU_ret_RNI8HTOBP3_0 , \je/QNT_DU_ret_RNI8HTOBP3 , 
         \je/mult1_un122_sum_0_axb_7 , \je/QNT_DU_ret_RNI8HTOBP3_1 , 
         \je/mult1_un122_sum_1_axb_5 , \je/mult1_un122_sum_1_axb_6 , 
         \je/mult1_un122_sum_1_axb_7 , \je/N_4425 , \je/N_96_0 , 
         \je/QNT_DU_ret_RNI4922K22 , \je/mult1_un115_sum_0_axb_3 , 
         \je/QNT_DU_ret_RNI4922K22_0 , \je/QNT_DU_ret_RNIR28GRT1_2 , 
         \je/mult1_un115_sum_0_axb_4 , \je/QNT_DU_ret_RNIR28GRT1_0 , 
         \je/QNT_DU_ret_RNIR28GRT1_1 , \je/mult1_un115_sum_0_axb_5 , 
         \je/QNT_DU_ret_RNIR28GRT1 , \je/mult1_un115_sum_0_axb_6 , 
         \je/QNT_DU_ret_RNIG8K10M2_0 , \je/QNT_DU_ret_RNIG8K10M2 , 
         \je/QNT_DU_ret_RNIG8K10M2_2 , \je/mult1_un115_sum_0_axb_7 , 
         \je/QNT_DU_ret_RNIG8K10M2_1 , \je/mult1_un115_sum_1_axb_3 , 
         \je/mult1_un115_sum_1_axb_4 , \je/mult1_un115_sum_1_axb_5 , 
         \je/mult1_un115_sum_1_axb_6 , \je/mult1_un115_sum_1_axb_7 , 
         \je/QNT_DU_ret_RNIFC4MSD2_0 , \je/mult1_un108_sum_0_axb_5 , 
         \je/QNT_DU_ret_RNIFC4MSD2 , \je/mult1_un108_sum_0_axb_6 , 
         \je/QNT_DU_ret_RNISQH0VB2 , \je/QNT_DU_ret_RNISQH0VB2_0 , 
         \je/QNT_DU_ret_RNISQH0VB2_2 , \je/mult1_un108_sum_0_axb_7 , 
         \je/QNT_DU_ret_RNISQH0VB2_1 , \je/mult1_un108_sum_1_axb_5 , 
         \je/mult1_un108_sum_1_axb_6 , \je/mult1_un108_sum_1_axb_7 , \je/N_4 , 
         \je/N_6 , \je/N_1568 , \je/N_98_1 , \je/N_178_sn , \je/un84_sm0_0 , 
         \je/N_4311 , \je/m20_2_03_0 , \je/m20_0_03_1 , \je/m20_0_03_0_2 , 
         \je/cb_bit_cnt_RNO_1[2] , \je/QNT_DU_ret_RNI6AVPCH2 , 
         \je/QNT_DU_ret_RNI6AVPCH2_0 , \je/mult1_un101_sum_0_axb_3 , 
         \je/QNT_DU_ret_RNIR5FP732_0 , \je/mult1_un101_sum_0_axb_4 , 
         \je/QNT_DU_ret_RNIR5FP732 , \je/mult1_un101_sum_0_axb_5 , 
         \je/QNT_DU_ret_RNIR5FP732_1 , \je/QNT_DU_ret_RNIR5FP732_2 , 
         \je/QNT_DU_ret_RNIGVG3I3_0 , \je/mult1_un101_sum_0_axb_6 , 
         \je/QNT_DU_ret_RNIGVG3I3 , \je/mult1_un101_sum_0_axb_7 , 
         \je/QNT_DU_ret_RNIGVG3I3_1 , \je/QNT_DU_ret_RNIGVG3I3_2 , 
         \je/mult1_un101_sum_1_axb_3 , \je/mult1_un101_sum_1_axb_4 , 
         \je/mult1_un101_sum_1_axb_5 , \je/mult1_un101_sum_1_axb_6 , 
         \je/mult1_un101_sum_1_axb_7 , \je/N_123 , \je/m1_0_03 , \je/N_4419 , 
         \je/N_4418 , \je/N_124_0 , \je/N_198 , \je/N_167 , \je/N_1639 , 
         \je/N_4248_0 , \je/N_92_0 , \je/m94_ns_1 , 
         \je/QNT_DU_ret_10_RNIR7RQ551_0 , \je/mult1_un94_sum_1_axb_4 , 
         \je/QNT_DU_ret_10_RNIR7RQ551 , \je/QNT_DU_ret_10_RNIR7RQ551_2 , 
         \je/QNT_DU_ret_10_RNIR7RQ551_1 , \je/mult1_un94_sum_1_axb_5 , 
         \je/mult1_un94_sum_1_axb_6 , \je/QNT_DU_ret_3_RNI8S6RH92_0 , 
         \je/QNT_DU_ret_3_RNI8S6RH92_2 , \je/QNT_DU_ret_3_RNI8S6RH92 , 
         \je/mult1_un94_sum_1_axb_7 , \je/QNT_DU_ret_3_RNI8S6RH92_1 , 
         \je/mult1_un94_sum_0_axb_4 , \je/mult1_un94_sum_0_axb_5 , 
         \je/mult1_un94_sum_0_axb_6 , \je/mult1_un94_sum_0_axb_7 , \je/N_213 , 
         \je/I_0_0 , \je/I_0_4 , \je/N_1562 , \je/un1_dcht_bc_rom_d_1_0[3] , 
         \je/N_4247_0 , \je/un1_dcht_bc_rom_d_i_0[1] , \je/N_136_0 , \je/N_32 , 
         \je/N_58_0 , \je/N_135_0 , \je/N_4430 , \je/diff_DC[14] , \je/N_17_0 , 
         \je/QNT_DU_ret_9_RNIQ963E1 , \je/QNT_DU_ret_9_RNIQ963E1_0 , 
         \je/mult1_un87_sum_0_axb_3 , \je/QNT_DU_ret_3_RNIRQEJ32_2 , 
         \je/mult1_un87_sum_0_axb_4 , \je/QNT_DU_ret_3_RNIRQEJ32_0 , 
         \je/QNT_DU_ret_3_RNIRQEJ32_1 , \je/QNT_DU_ret_3_RNIRQEJ32 , 
         \je/mult1_un87_sum_0_axb_5 , \je/mult1_un87_sum_0_axb_6 , 
         \je/QNT_DU_ret_3_RNIA54O73_0 , \je/QNT_DU_ret_3_RNIA54O73_2 , 
         \je/QNT_DU_ret_3_RNIA54O73 , \je/mult1_un87_sum_0_axb_7 , 
         \je/QNT_DU_ret_3_RNIA54O73_1 , \je/mult1_un87_sum_1_axb_3 , 
         \je/mult1_un87_sum_1_axb_4 , \je/mult1_un87_sum_1_axb_5 , 
         \je/mult1_un87_sum_1_axb_6 , \je/mult1_un87_sum_1_axb_7 , 
         \je/img_rowe_0 , \je/N_45 , \je/m23_0_03_0_0_tz , \je/m23_0_03_0_2 , 
         \je/m20_0_03_0_0_tz , \je/m22_0_03_0_0_tz , \je/m22_0_03_0_2 , 
         \je/N_2484 , \je/N_2513 , \je/N_2510 , \je/N_4415 , \je/m203_am , 
         \je/m203_bm , \je/N_263 , \je/dct_done , \je/m208_ns_1 , \je/m207_bm , 
         \je/m207_am , \je/b_state[4] , \je/m18_bm , \je/m18_am , 
         \je/m43_ns_1 , \je/m42_am_0 , \je/m42_bm_0 , \je/b_state[0] , 
         \je/un1_c_state_38_m_ns_1[8] , \je/un84_sn_N_8_mux , \je/N_4297 , 
         \je/un1_c_state_38_m_ns_1[5] , \je/N_4303 , 
         \je/un1_c_state_38_m_ns_1[4] , \je/N_4305 , 
         \je/un1_c_state_38_m_ns_1[3] , \je/N_158 , 
         \je/un1_c_state_38_m_ns_1[7] , \je/N_4299 , 
         \je/un1_c_state_38_m_ns_1[9] , \je/N_4295 , 
         \je/un1_c_state_38_m_ns_1[10] , \je/N_4293 , 
         \je/un1_c_state_38_m_ns_1[6] , \je/N_4301 , 
         \je/un1_c_state_38_m_ns_1[2] , \je/N_160 , 
         \je/un1_c_state_38_m_ns_1[1] , \je/N_4307 , \je/N_4309 , 
         \je/un1_c_state_38_m_ns_1[0] , \je/m160_ns_1 , \je/N_161 , 
         \je/m155_ns_1 , \je/N_4440 , \je/N_4443 , \je/m164_0_ns_1 , 
         \je/N_162_0 , \je/N_4447 , \je/m172_ns_1 , \je/N_42_0 , \je/N_49_0 , 
         \je/N_4413 , \je/N_56_0 , \je/N_4452 , \je/m209_0_ns_1 , \je/N_208 , 
         \je/m220_0_ns_1 , \je/N_218 , \je/m230_ns_1 , \je/N_4422 , 
         \je/N_4421 , \je/m238_ns_1 , \je/m17_0_03_4 , \je/m32_0_ns_1 , 
         \je/m41_1_ns_1 , \je/m48_ns_1 , \je/m57_ns_1 , \je/m59_0_ns_1 , 
         \je/m62_0_ns_1 , \je/m106_0_ns_1 , \je/m134_ns_1 , \je/m152_0_ns_1 , 
         \je/m161_ns_1 , \je/m217_0_ns_1 , \je/m228_0_ns_1 , \je/m55_ns_1 , 
         \je/m105_ns_1 , \je/m178_ns_1 , \je/m26_am , \je/m41_0_am_1 , 
         \je/m26_bm , \je/m30_0_bm , \je/m101_am , \je/m132_am_1 , 
         \je/m101_bm , \je/m108_bm , \je/m108_am , \je/mult1_un3_sum_axbxc3_1 , 
         \je/ram_rom/i2_mux_1 , \je/ram_rom/m143_1 , \je/ram_rom/m133_ns , 
         \je/ram_rom/m129 , \je/ram_rom/m133_bm , \je/ram_rom/m133_am , 
         \je/ram_rom/m78 , \je/ram_rom/m100 , \je/ram_rom/m123_bm , 
         \je/ram_rom/m112 , \je/ram_rom/i4_mux_1 , \je/ram_rom/i3_mux_6 , 
         \je/ram_rom/i4_mux_3 , \je/ram_rom/m4 , \je/ram_rom/m59 , 
         \je/ram_rom/m96_bm , \je/ram_rom/m69_bm , \je/ram_rom/m69_am , 
         \je/ram_rom/m81_am , \je/ram_rom/m81_bm , \je/ram_rom/N_19_i , 
         \je/ram_rom/m1 , \je/ram_rom/i5_mux , \je/ram_rom/m80 , 
         \je/ram_rom/m56_ns , \je/ram_rom/m62_ns , \je/ram_rom/m62_ns_1 , 
         \je/ram_rom/m60 , \je/ram_rom/m42_bm , \je/ram_rom/m42_am , 
         \je/ram_rom/m50_ns_1 , \je/ram_rom/m49_am , \je/ram_rom/m49_bm , 
         \je/ram_rom/m28_am , \je/ram_rom/m29_ns_1 , \je/ram_rom/m20_am , 
         \je/ram_rom/m29_ns_1_1 , \je/ram_rom/m3 , \je/ram_rom/m106_ns_1 , 
         \je/dct/N_141_0 , \je/dct/N_1213 , \je/dct/N_1173 , \je/dct/N_1212 , 
         \je/dct/N_1172 , \je/dct/N_1211 , \je/dct/N_1171 , \je/dct/N_1210 , 
         \je/dct/N_1170 , \je/dct/N_1209 , \je/dct/N_1169 , \je/dct/N_1208 , 
         \je/dct/N_1168 , \je/dct/N_1207 , \je/dct/N_1167 , \je/dct/N_1206 , 
         \je/dct/N_1166 , \je/dct/N_1205 , \je/dct/N_1165 , \je/dct/N_1204 , 
         \je/dct/N_1164 , \je/dct/N_1203 , \je/dct/N_1163 , \je/dct/N_1202 , 
         \je/dct/N_1162 , \je/dct/N_1201 , \je/dct/N_1161 , \je/dct/N_1200 , 
         \je/dct/N_1160 , \je/dct/un3_tmp6_2_s_17_0_RNO_0 , 
         \je/dct/un1_tmp7_1_cry_16_0_RNO_1 , \je/dct/un1_tmp2_3_s_17_0_RNO_0 , 
         \je/dct/un1_tmp4_2_s_17_0_RNO_0 , \je/dct/un1_tmp13_1_s_17_0_RNO_0 , 
         \je/dct/N_1253 , \je/dct/N_1093 , \je/dct/N_1252 , \je/dct/N_1092 , 
         \je/dct/N_1251 , \je/dct/N_1091 , \je/dct/N_1250 , \je/dct/N_1090 , 
         \je/dct/N_1249 , \je/dct/N_1089 , \je/dct/N_1248 , \je/dct/N_1088 , 
         \je/dct/N_1247 , \je/dct/N_1087 , \je/dct/N_1246 , \je/dct/N_1086 , 
         \je/dct/N_1245 , \je/dct/N_1085 , \je/dct/N_1244 , \je/dct/N_1084 , 
         \je/dct/N_1243 , \je/dct/N_1083 , \je/dct/N_1242 , \je/dct/N_1082 , 
         \je/dct/N_1241 , \je/dct/N_1081 , \je/dct/N_1240 , \je/dct/N_1080 , 
         \je/dct/N_1239 , \je/dct/N_1079 , \je/dct/N_1238 , \je/dct/N_1078 , 
         \je/dct/N_1077 , \je/dct/N_1237 , \je/dct/N_1174 , 
         \je/dct/un1_tmp_du[3]_2_axb_17_1 , \je/dct/un1_tmp2_5_s_17_0_RNO_0 , 
         \je/dct/un1_tmp_du[2]_1_cry_16_0_RNO_1 , 
         \je/dct/un1_tmp3_3_s_17_0_RNO_0 , \je/dct/un1_tmp2_4_s_17_0_RNO_0 , 
         \je/dct/N_1094 , \je/dct/un1_tmp_du[6]_1_axb_17_1 , 
         \jedw/un1_row_max_1_0 , \jedw/row_cnt[2] , \jedw/N_177 , 
         \jedw/col_idx15 , \jdts/col_idx16 , \jdts/col_idx17 , 
         \jdts/row_cnt[2] , \jdts/un1_chg_row_2 , 
         \esp32_spi/byte_received/sig_222/FeedThruLUT , \jdts/N_76 , 
         \jdts/m19_e_4 , \jdts/m19_e_5 , \jdts/m19_e_6 , \jdts/col_cnt[2] , 
         \jdts/col_idx19 , \hd_data[3] , \jdts/eoi_reg_7_3_ns_1[3] , 
         \jdts/eoi_reg_7_3_ns_1[5] , \hd_data[5] , \jdts/eoi_reg_7_3_ns_1[0] , 
         \hd_data[0] , \hd_data[1] , \jdts/eoi_reg_7_3_ns_1[1] , 
         \jdts/eoi_reg_7_3_ns_1[2] , \hd_data[2] , \hd_data[4] , 
         \jdts/eoi_reg_7_3_ns_1[4] , \hd_data[6] , \jdts/eoi_reg_7_3_ns_1[6] , 
         \hd_data[7] , \jdts/eoi_reg_7_3_ns_1[7] , 
         \u_OV7670_Controller/LUT/sreg_ret_10_RNO_2 , 
         \u_OV7670_Controller/LUT/sreg_ret_25_RNO_0 , 
         \u_OV7670_Controller/LUT/m136_ns_1_1 , \u_OV7670_Controller/LUT/m5 , 
         \u_OV7670_Controller/LUT/m9_ns_1 , \u_OV7670_Controller/LUT/m21_ns_1 , 
         \yty.raw_rd_done_10 , \yty.raw_rd_done_14 , \yty.raw_rd_done_9 , 
         \img_req_c/sig_012/FeedThruLUT , pixel_wr_disable, m7_am, m7_bm, 
         q_href_2_3, href_c, q_href_2_5, 
         \je.un5_QNT_DU.if_generate_plus.mult1_un3_sum_c3 , G_5_i_0, 
         \je/mult1_un10_sum_1_axb_5 , \je/mult1_temp_b_2_a0_4[7] , 
         \je/mult1_temp_b_2_a0_5[7] , \je/mult1_un3_sum_ac0_13_2_0 , 
         \cam_buf/rd_data_reg_RNO_4[0] , \cam_buf/rd_data_reg_RNO_3[0] , 
         \cam_buf/ram_rdata0[0] , \cam_buf/ram_rdata0[8] , 
         \cam_buf/rd_data_reg_RNO_4[1] , \cam_buf/rd_data_reg_RNO_3[1] , 
         \cam_buf/ram_rdata0[9] , \cam_buf/ram_rdata0[1] , 
         \cam_buf/rd_data_reg_RNO_3[2] , \cam_buf/rd_data_reg_RNO_4[2] , 
         \cam_buf/ram_rdata0[2] , \cam_buf/ram_rdata0[10] , 
         \cam_buf/rd_data_reg_RNO_3[3] , \cam_buf/rd_data_reg_RNO_4[3] , 
         \cam_buf/ram_rdata0[3] , \cam_buf/ram_rdata0[11] , 
         \cam_buf/rd_data_reg_RNO_3[4] , \cam_buf/rd_data_reg_RNO_4[4] , 
         \cam_buf/ram_rdata0[4] , \cam_buf/ram_rdata0[12] , 
         \cam_buf/rd_data_reg_RNO_4[5] , \cam_buf/rd_data_reg_RNO_3[5] , 
         \cam_buf/ram_rdata0[13] , \cam_buf/ram_rdata0[5] , 
         \cam_buf/rd_data_reg_RNO_3[6] , \cam_buf/rd_data_reg_RNO_4[6] , 
         \cam_buf/ram_rdata0[6] , \cam_buf/ram_rdata0[14] , 
         \cam_buf/rd_data_reg_RNO_4[7] , \cam_buf/ram_rdata1[7] , 
         \cam_buf/ram_rdata1[15] , \cam_buf/w_addr_1_bm[9] , \jedf_do[17] , 
         je_wr, \cam_buf/w_addr_1[9] , q_href, \cam_buf/w_addr_1_bm[8] , 
         \jedf_do[16] , \cam_buf/w_addr_1[8] , \cam_buf/w_addr_1_bm[6] , 
         \jedf_do[14] , \cam_buf/w_addr_1[6] , \cam_buf/w_addr_1_bm[5] , 
         \jedf_do[13] , \cam_buf/w_addr_1[5] , \cam_buf/w_addr_1_bm[15] , 
         \jedf_do[23] , \cam_buf/w_addr_1[15] , \cam_buf/w_addr_1_bm[14] , 
         \jedf_do[22] , \cam_buf/w_addr_1[14] , \cam_buf/w_addr_1_bm[11] , 
         \jedf_do[19] , \cam_buf/w_addr_1[11] , \cam_buf/w_addr_1_bm[3] , 
         \jedf_do[11] , \cam_buf/w_addr_1[3] , \cam_buf/w_addr_1_bm[13] , 
         \jedf_do[21] , \cam_buf/w_addr_1[13] , \cam_buf/w_addr_1_bm[10] , 
         \jedf_do[18] , \cam_buf/w_addr_1[10] , \cam_buf/w_addr_1_bm[12] , 
         \jedf_do[20] , \cam_buf/w_addr_1[12] , \cam_buf/w_addr_1_bm[16] , 
         \jedf_do[24] , \cam_buf/w_addr_1[16] , \cam_buf/w_addr_1_bm[4] , 
         \jedf_do[12] , \cam_buf/w_addr_1[4] , \cam_buf/w_addr_1_bm[7] , 
         \jedf_do[15] , \cam_buf/w_addr_1[7] , \mem_addrw[0] , \jedf_do[8] , 
         \cam_buf/w_addr_1dup[0] , \mem_addrw[1] , \mem_addrw[2] , 
         \cam_buf/wr_ram[2] , \cam_buf/wr_ram[3] , \jedf_do[10] , 
         \cam_buf/wr_ram[1] , \jedf_do[9] , \cam_buf/wr_ram[0] , 
         \yty/un1_c_state_17_0_i , \yty/img_rowe_0 , \yty/img_col14 , 
         \yty/col_cnt_3[2] , \yty/yuv_fifo/un1_fifo_levellt9_0 , \yty/N_183_0 , 
         \yty/row_max_4 , \yty/row_max_5 , \yty/col_max_4 , \yty/col_max_5 , 
         \yty/img_col17$n0 , \yty/last_blk , \yty/ff_din_6_sn_N_3 , 
         \yty/un3_pixel_cntlt16 , \yty/un3_pixel_cntlto16_3 , 
         \yty/raw_rd_done_8 , \yty/raw_rd_done_11 , \yty/yuv_fifo/full , 
         \yty/yuv_fifo/cnt_RNIHBEN[0] , \yty/yuv_fifo/full_4 , 
         \yty/yuv_fifo/full_5 , \yty/yuv_fifo/un1_empty_4 , 
         \yty/yuv_fifo/un1_empty_5 , \yty/yuv_fifo/un1_fifo_levellto8_2 , 
         \yty/yuv_fifo/un1_fifo_levellt8 , \je/N_66 , \je/N_223 , \je/m47_2 , 
         \je/N_1641 , \je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0 , 
         \je/mult1_un59_sum_1_axb_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01 , 
         \je/mult1_un59_sum_1_axb_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1 , 
         \je/mult1_un52_sum_1_axb_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3 , 
         \je/mult1_un52_sum_1_axb_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_0 , 
         \je/mult1_un52_sum_1_axb_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3_0 , 
         \je/mult1_un52_sum_1_s_3_sf , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_1 , \je/N_293 , 
         \je/N_11_0 , \je/i8_mux , \je/m227_am , \je/m211_am , 
         \je/mult1_un31_sum_1_axb_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91_0 , 
         \je/mult1_un45_sum_1_axb_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2 , 
         \je/mult1_un45_sum_1_axb_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_1 , 
         \je/mult1_un45_sum_1_axb_3 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_2 , \je/N_84 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3 , 
         \je/mult1_un24_sum_1_axb_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB , 
         \je/mult1_un38_sum_1_axb_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_0 , 
         \je/mult1_un38_sum_1_axb_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12 , 
         \je/mult1_un38_sum_1_axb_3 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_1 , \je/m220_am , 
         \je/m220_bm , \je/N_221_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02_0 , 
         \je/mult1_un31_sum_1_axb_2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02 , \je/QNT_DU[0] , 
         \je/mult1_un3_sum_c7 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_2 , 
         \je/mult1_un24_sum_1_axb_3 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_1 , 
         \je/mult1_un24_sum_1_axb_4 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_2 , 
         \je/mult1_un24_sum_1_axb_5 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE , 
         \je/mult1_un24_sum_1_s_2_sf , 
         \je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_0 , 
         \je/QNT_DU_ret_RNIUJTAM63_0 , \je/mult1_un122_sum_0_axb_1 , 
         \je/QNT_DU_ret_RNIUJTAM63 , \je/QNT_DU_ret_RNIE18CJP1_0 , 
         \je/mult1_un122_sum_0_axb_2 , \je/QNT_DU_ret_RNIE18CJP1_2 , 
         \je/QNT_DU_ret_RNIE18CJP1_1 , \je/mult1_un122_sum_0_axb_3 , 
         \je/QNT_DU_ret_RNIE18CJP1 , \je/QNT_DU_ret_RNI86RJID1 , 
         \je/mult1_un122_sum_0_axb_4 , \je/QNT_DU_ret_RNI86RJID1_0 , 
         \je/QNT_DU_ret_RNIE74CKU3_0 , \je/QNT_DU_ret_RNIE74CKU3 , 
         \je/mult1_un108_sum_0_axb_1 , \je/mult1_un122_sum_1_axb_1 , 
         \je/mult1_un122_sum_1_axb_2 , \je/mult1_un122_sum_1_axb_3 , 
         \je/mult1_un122_sum_1_axb_4 , \je/un84_m2[12] , \je/N_1950 , 
         \je/un1_c_state_38_m_ns_1[11] , \je/mult1_un3_sum_ac0_13 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR , 
         \je/mult1_un17_sum_1_axb_3 , \je/mult1_un17_sum_1_axb_5 , 
         \je/mult1_un17_sum_1_axb_6 , \je/g0_1 , \je/g0_3 , 
         \je/mult1_un17_sum_1_s_4_sf , \je/mult1_un17_sum_1_s_2_sf , 
         \je/mult1_un17_sum_1_s_1_sf , \je/QNT_DU_ret_RNI62H6302 , 
         \je/mult1_un115_sum_0_axb_1 , \je/QNT_DU_ret_RNI62H6302_0 , 
         \je/QNT_DU_ret_RNIM8KAMC1_0 , \je/mult1_un115_sum_0_axb_2 , 
         \je/QNT_DU_ret_RNIM8KAMC1 , \je/QNT_DU_ret_RNIUVDC693 , 
         \je/mult1_un101_sum_0_axb_1 , \je/QNT_DU_ret_RNIUVDC693_0 , 
         \je/mult1_un115_sum_1_axb_1 , \je/mult1_un115_sum_1_axb_2 , 
         \je/un1_c_state_31_0_1 , \je/N_1618 , \je/N_4411 , 
         \je/un1_c_state_31_0_0 , \je/N_1891 , \je/m7_2_01 , 
         \je/wb_bb_tmp_3_1[0] , \je/m5_2_01 , \je/N_1897 , \je/m6_2_01 , 
         \je/N_1896 , \je/i6_mux , \je/i4_mux , 
         \je/mult1_un2_quotient_2s_1_axb_2 , \je/QNT_DU_ret_RNIECSM6P2 , 
         \je/mult1_un108_sum_0_axb_2 , \je/QNT_DU_ret_RNIECSM6P2_0 , 
         \je/mult1_un108_sum_0_axb_3 , \je/QNT_DU_ret_RNIECSM6P2_2 , 
         \je/QNT_DU_ret_RNIECSM6P2_1 , \je/mult1_un108_sum_0_axb_4 , 
         \je/QNT_DU_ret_RNI8N8AQI1 , \je/QNT_DU_ret_RNI8N8AQI1_0 , 
         \je/mult1_un108_sum_1_axb_1 , \je/mult1_un108_sum_1_axb_2 , 
         \je/mult1_un108_sum_1_axb_3 , \je/mult1_un108_sum_1_axb_4 , 
         \je/N_1626 , \je/un1_c_state_36_0_0 , \je/N_1610 , 
         \je/un1_c_state_31_0_a2_1_0 , \je/N_97_0 , \je/N_1894 , 
         \je/m11_2_03_2_1 , \je/N_1893 , \je/m10_2_03_2_1 , \je/N_197 , 
         \je/N_4251 , \je/un1_dcht_bc_rom_d_i_0[0] , \je/N_172 , \je/N_176 , 
         \je/ram_rom/N_42_0 , \je/dcht_bc_rom_d[2] , \je/N_173 , 
         \je/un1_dcht_bc_rom_d_i_0[2] , \je/N_286 , \je/mult1_un3_sum_c2 , 
         \je/mult1_un10_sum_0_axb_4 , \je/c_state_d[52] , 
         \je/un1_c_state_25_0_0 , \je/un1_c_state_25_0_i , \je/N_4262_i , 
         \je/N_1621 , \je/cb_bit_cnt_RNO_0[2] , \je/ac0_idx_6 , 
         \je/m8_2_03_2_1 , \je/m4_2_01 , \je/N_310 , \je/N_4423 , \je/N_88_0 , 
         \je/N_245 , \je/N_217 , \je/DCV_en[14] , \je/DCV[14] , \je/N_1657 , 
         \je/QNT_DU_ret_RNIU06F6P3 , \je/mult1_un101_sum_0_axb_2 , 
         \je/QNT_DU_ret_RNIU06F6P3_0 , \je/mult1_un101_sum_1_axb_1 , 
         \je/mult1_un101_sum_1_axb_2 , \je/c_state_d[44] , \je/N_4246_0 , 
         \je/N_1654 , \je/un1_dcht_bc_rom_d_1_1[3] , \je/img_y_12 , 
         \je/col_max_0 , \je/col_max_7 , \je/col_max_6 , \je/row_max_5 , 
         \je/row_max_6 , \je/img_x_en[10] , \je/N_100 , \je/N_2002 , 
         \je/mult1_un10_sum_1_axb_4 , \je/mult1_un10_sum_0_axb_3 , 
         \je/mult1_temp_b_2_a0_1[7] , \je/N_1640 , \je/if_m2_0_a2_0_reti$n4 , 
         \je/N_1561 , \je/N_1559 , \je/m22_0_03_1 , \je/m23_0_03_1 , 
         \je/N_12_1 , \je/wb_bb_tmp_9_10_685_i_a6_2_1 , \je/m12_2_03_3 , 
         \je/N_233 , \je/N_1895 , \je/N_25 , \je/QNT_DU_ret_10_RNIANJN05_0 , 
         \je/mult1_un94_sum_1_axb_1 , \je/QNT_DU_ret_10_RNIANJN05 , 
         \je/mult1_un94_sum_1_axb_2 , \je/QNT_DU_ret_10_RNI2FGKFH_0 , 
         \je/QNT_DU_ret_10_RNI2FGKFH , \je/QNT_DU_ret_10_RNI2FGKFH_1 , 
         \je/mult1_un94_sum_1_axb_3 , \je/QNT_DU_ret_10_RNI2FGKFH_2 , 
         \je/mult1_un2_quotient_2s_1_axb_4 , \je/mult1_un94_sum_0_axb_1 , 
         \je/mult1_un94_sum_0_axb_2 , \je/mult1_un94_sum_0_axb_3 , 
         \je/m12_e_3 , \je/cb_bit_cnt_cnst[2] , \je/N_1622 , 
         \je/dctdu_ram_ar[4] , \je/N_1510_0 , \je/N_327 , 
         \je/un1_c_state_25_0_i$n53 , \je/N_2509 , \je/cb_bit_buf[12] , 
         \je/cb_bit_cnt_RNO_2[0] , \je/cb_bit_cnt_RNO_3[0] , 
         \je/cb_bit_cnt_RNO_1[1] , \je/cb_bit_cnt_RNO_2[1] , 
         \je/QNT_DU_ret_9_RNI01GFJ_0 , \je/mult1_un87_sum_0_axb_1 , 
         \je/QNT_DU_ret_9_RNI01GFJ , \je/mult1_un59_sum_reto_5[8] , 
         \je/mult1_un87_sum_1_axb_1 , \je/N_4355 , \je/DCY[14] , \je/DCU[14] , 
         \je/m181_e_8 , \je/m181_e_7 , \je/m181_e_10 , \je/m181_e_9 , 
         \je/m62_e_9 , \je/m62_e_7 , \je/m62_e_10 , \je/m62_e_8 , 
         \je/N_3098_0 , \je/N_4265_0 , \je/N_205 , \je/N_4461 , \je/N_228 , 
         \je/wb_bit_cnt_3 , \je/img_col_lm[10] , \je/m119_e_4 , \je/m119_e_3 , 
         \je/N_111 , \je/N_108 , \je/N_105 , \je/N_102 , \je/N_99 , \je/N_96 , 
         \je/N_93 , \je/N_90 , \je/N_87 , \je/N_84_0 , \je/N_81 , \je/N_4354 , 
         \je/N_4353 , \je/N_4352 , \je/m132_0_ns_1 , \je/m148_ns_1 , 
         \je/dcht_bb_rom_d[10] , \je/m88_1_0 , \je/m104_1_bm_1 , 
         \je/m121_0_bm_1 , \je/mult1_un31_sum_1_axb_7_1 , 
         \je/mult1_un59_sum_1_axb_7 , \je/mult1_un31_sum_1_axb_7 , 
         \je/mult1_un45_sum_1_axb_7 , \je/mult1_inf_abs0_a_1_c4_reti$n3 , 
         \je/mult1_un2_temp_b_c3_reti$n8 , \je/mult1_un2_temp_b_reti[7] , 
         \je/mult1_inf_abs0_reti_Z[6] , \je/mult1_inf_abs0_reti_Z[7] , 
         G_5_i_0_reti, \je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[1] , 
         \je/ram_rom/m12_ns , \je/ram_rom/m12_ns_1 , 
         \je/mult1_un3_sum_ac0_13_2_0_0_reti , \je/ram_rom/i3_mux_5 , 
         \je/mult1_un2_temp_b_ac0_13_reti , \je/mult1_un66_sum_axb_8_1 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNIAKM9 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_2_RNI6QRO , 
         \je/QNT_DU_ret_RNI0FNIB52_0 , \je/QNT_DU_ret_RNI0FNIB52 , 
         \je/mult1_un31_sum[8]$n27 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_0 , 
         \je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U , \je/ram_rom/m123_am , 
         \je/ram_rom/i5_mux_1 , \je/ram_rom/m126 , \je/ram_rom/N_123_i_1 , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[4]/sig_163/FeedThruLUT , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_NEW[4] , 
         \je/ram_rom/acht_bb_rom_data_2_0_2_OLD[4] , \je/ram_rom/m56_am , 
         \je/ram_rom/m56_bm , \je/ram_rom/m137 , \je/ram_rom/m73_bm , 
         \je/ram_rom/m73_am , \je/ram_rom/m96_am , \je/ram_rom/m111_bm , 
         \je/ram_rom/m36_bm , \je/ram_rom/m36_am , \je/ram_rom/m111_am , 
         \je/ram_rom/m111_ns , \je/ram_rom/m136 , \je/ram_rom/m5_0 , 
         \je/dct/N_1134 , \je/dct/un1_tmp_du[4]_1_s_17_0_RNO_0 , 
         \je/dct/N_1133 , \je/dct/N_819 , \je/dct/N_1132 , \je/dct/N_818 , 
         \je/dct/N_1131 , \je/dct/N_817 , \je/dct/N_1130 , \je/dct/N_816 , 
         \je/dct/N_1129 , \je/dct/N_815 , \je/dct/N_1128 , \je/dct/N_814 , 
         \je/dct/N_1127 , \je/dct/N_813 , \je/dct/N_1126 , \je/dct/N_812 , 
         \je/dct/N_1125 , \je/dct/N_811 , \je/dct/N_1124 , \je/dct/N_810 , 
         \je/dct/N_1123 , \je/dct/N_809 , \je/dct/N_1122 , \je/dct/N_808 , 
         \je/dct/N_1121 , \je/dct/N_807 , \je/dct/N_1120 , \je/dct/N_806 , 
         \je/dct/N_1119 , \je/dct/N_805 , \je/dct/tmp_du_w_idx[2] , 
         \je/dct/N_73 , \je/dct/N_91 , \je/dct/N_94 , \je/dct/N_89 , 
         \je/dct/N_1157 , \je/dct/vertical_scan_fl , 
         \je/dct/un1_vertical_scan12_1_0_i_a3_1_3 , \je/dct/N_75 , 
         \je/dct/N_1199 , \je/dct/N_1159 , \je/dct/N_1198 , \je/dct/N_1158 , 
         \je/dct/N_1197 , \je/dct/N_804 , \je/dct/N_803 , \je/dct/N_820 , 
         \je/dct/m13_i_a3_0_0 , \je/dct/N_65 , \je/dctdu_ram_ar[0] , 
         \je/dct/N_95 , \je/dct/N_70 , \je/dct/N_82 , 
         \je/dct/dctdu_w_d_RNO_4[17] , \je/dct/dctdu_w_d_RNO_3[17] , 
         \je/dct/dctdu_w_d_RNO_3[16] , \je/dct/dctdu_w_d_RNO_4[16] , 
         \je/dct/dctdu_w_d_RNO_4[15] , \je/dct/dctdu_w_d_RNO_3[15] , 
         \je/dct/dctdu_w_d_RNO_3[14] , \je/dct/dctdu_w_d_RNO_4[14] , 
         \je/dct/dctdu_w_d_RNO_3[13] , \je/dct/dctdu_w_d_RNO_4[13] , 
         \je/dct/dctdu_w_d_RNO_4[12] , \je/dct/dctdu_w_d_RNO_3[12] , 
         \je/dct/dctdu_w_d_RNO_4[11] , \je/dct/dctdu_w_d_RNO_3[11] , 
         \je/dct/dctdu_w_d_RNO_3[10] , \je/dct/dctdu_w_d_RNO_4[10] , 
         \je/dct/dctdu_w_d_RNO_4[9] , \je/dct/dctdu_w_d_RNO_3[9] , 
         \je/dct/dctdu_w_d_RNO_3[8] , \je/dct/dctdu_w_d_RNO_4[8] , 
         \je/dct/dctdu_w_d_RNO_3[7] , \je/dct/dctdu_w_d_RNO_4[7] , 
         \je/dct/dctdu_w_d_RNO_3[6] , \je/dct/dctdu_w_d_RNO_4[6] , 
         \je/dct/dctdu_w_d_RNO_3[5] , \je/dct/dctdu_w_d_RNO_4[5] , 
         \je/dct/dctdu_w_d_RNO_4[4] , \je/dct/dctdu_w_d_RNO_3[4] , 
         \je/dct/dctdu_w_d_RNO_4[3] , \je/dct/dctdu_w_d_RNO_3[3] , 
         \je/dct/dctdu_w_d_RNO_3[2] , \je/dct/dctdu_w_d_RNO_4[2] , 
         \je/dct/dctdu_w_d_RNO_3[1] , \je/dct/dctdu_w_d_RNO_4[1] , 
         \je/dct/dctdu_w_d_RNO_3[0] , \je/dct/dctdu_w_d_RNO_4[0] , je_valid, 
         \jedw/col_max_5 , \jedw/col_max_4 , \jedw/col_idx16 , 
         \jedw/col_cnt[2] , \jedw/row_cnt_3[2] , \jedw/row_max_4 , 
         \jedw/row_max_3 , \jed_fifo/full_4 , \jed_fifo/full_5 , 
         \jed_fifo/cnt_RNILUJK2[0] , \jed_fifo/un1_empty_4 , 
         \jed_fifo/un1_empty_3 , \jdts/col_idx_6_0[8] , \jdts/col_max_4 , 
         \jdts/col_max_5 , \jdts/col_idx_lm[8] , \jdts/m35_e_8 , 
         \jdts/m35_e_11 , \jdts/m35_e_9 , \jdts/m35_e_10 , \jdts/row_max_4 , 
         \jdts/row_max_5 , \u_OV7670_Controller/LUT/m23 , 
         \u_OV7670_Controller/LUT/sreg_ret_7_RNO_2 , 
         \u_OV7670_Controller/LUT/sreg_ret_7_RNO_1 , 
         \u_OV7670_Controller/LUT/m42_ns_1 , 
         \u_OV7670_Controller/LUT/m16_ns_1 , 
         \u_OV7670_Controller/I2C/busy_sr_en[0] , 
         \u_OV7670_Controller/I2C/un1_N_8 , 
         \u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3 , 
         \u_OV7670_Controller/I2C/divider_RNIPTF01[1] , 
         \u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6 , 
         \u_OV7670_Controller/I2C/siod_temp4_0 , siod_temp5_i, 
         \u_OV7670_Controller/I2C/N_34_0 , 
         \u_OV7670_Controller/I2C/sioc_temp_9_0_a4_2 , 
         \u_OV7670_Controller/I2C/data_sr_8_0_i[31] , \data_sr[31] , 
         \u_OV7670_Controller/I2C/busy_sr_ess_RNIGBR91[31] , 
         \u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_4 , 
         \u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3 , \je/col_cnt_3[2] , 
         \yty/N_72_0 , \yty/eof_0 , \yty/N_67_0 , \je/b_state[1] , \je/N_281 , 
         \je/b_state_3 , \je/b_state_scalar , \je/mult1_un59_sum[8] , 
         \je/mult1_un59_sum[8]$n19 , \je/mult1_un59_sum_reto_0[8] , 
         \je/mult1_un45_sum[8]$n29 , \je/ram_rom/dcht_bb_rom_data_2[15] , 
         \je/dct/dctdu_w_idx5_0_i$n59 , \je/dctdu_ram_we , 
         \u_OV7670_Controller/LUT/sreg_ret_15_RNO_1 , 
         \u_OV7670_Controller/LUT/N_154 , \u_OV7670_Controller/LUT/m153_ns_1 , 
         \u_OV7670_Controller/LUT/sreg_ret , 
         \u_OV7670_Controller/LUT/sreg_ret_15_RNO_0 , \yty/addr_lsb_0 , 
         \yty/N_74_0 , \je/b_state[5] , \je/dct/e_conv_reg , \je/N_154 , 
         \je/du_ram_we5_0_i , \je/du_ram_we , 
         \je/mult1_un3_sum_ac0_13_2_0_reti , \je/dct/N_96 , 
         \je/dct/vertical_scan , \je/dctdu_ram_aw[5] , \je/dctdu_ram_aw[2] , 
         \je/dctdu_ram_aw[4] , \je/dctdu_ram_aw[1] , \je/dctdu_ram_aw[3] , 
         \je/dctdu_ram_aw[0] , \jedw/addr_lsb_0 , 
         \u_OV7670_Controller/I2C/divider_RNO[0] , img_rdy_c, \je/last_du_0 , 
         \je/un1_last_du11_i_0 , \je/N_60$n24 , \je/last_du_p , 
         \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[20] , 
         \je/acht_bb_rom_d_i[15] , \je/N_267 , \je/N_2757_0 , \je/N_266 , 
         \je/N_2747_0 , \je/ac_idx_RNI40V6[3] , \je/ac_idx_RNI2UU6[1] , 
         \je/ac_idx_RNI1TU6[0] , \je/ac_idx_RNI3VU6[2] , \je/m13$n48 , 
         \je/dctdu_ram_ar[1] , \je/dctdu_ram_ar[2] , \je/dctdu_ram_ar[5] , 
         \je/dctdu_ram_ar[3] , \je/du_ram_do[7] , \jedw/col_idx_lm[8] , 
         \jedw/col_idx_5_0[8] , \jedw/row_y_8 , \je/img_valid_reg_2_0_i$n25 , 
         \jdts/row_y_4 , \u_OV7670_Controller/LUT/N_2_reti , 
         \u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1$n60 , 
         \cam_buf/ram_rdata2[9] , \cam_buf/ram_rdata2[1] , 
         \cam_buf/ram_rdata1[0] , \cam_buf/ram_rdata1[8] , 
         \cam_buf/ram_rdata1[12] , \cam_buf/ram_rdata1[4] , 
         \cam_buf/w_addr_1_i[0] , \cam_buf/ram_rdata2[13] , 
         \cam_buf/ram_rdata2[5] , \cam_buf/ram_rdata1[9] , 
         \cam_buf/ram_rdata1[1] , \cam_buf/ram_rdata3[11] , 
         \cam_buf/ram_rdata3[3] , \cam_buf/ram_rdata1[2] , 
         \cam_buf/ram_rdata1[10] , \cam_buf/ram_rdata2[11] , 
         \cam_buf/ram_rdata2[3] , \cam_buf/ram_rdata3[7] , 
         \cam_buf/ram_rdata3[15] , \cam_buf/ram_rdata2[10] , 
         \cam_buf/ram_rdata2[2] , \cam_buf/ram_rdata1[3] , 
         \cam_buf/ram_rdata1[11] , \cam_buf/ram_rdata3[1] , 
         \cam_buf/ram_rdata3[9] , \cam_buf/ram_rdata2[15] , 
         \cam_buf/ram_rdata2[7] , \cam_buf/ram_rdata3[5] , 
         \cam_buf/ram_rdata3[13] , \cam_buf/ram_rdata3[14] , 
         \cam_buf/ram_rdata3[6] , \cam_buf/ram_rdata3[10] , 
         \cam_buf/ram_rdata3[2] , \cam_buf/ram_rdata1[5] , 
         \cam_buf/ram_rdata1[13] , \cam_buf/ram_rdata3[4] , 
         \cam_buf/ram_rdata3[12] , \cam_buf/ram_rdata2[6] , 
         \cam_buf/ram_rdata2[14] , \cam_buf/ram_rdata3[8] , 
         \cam_buf/ram_rdata3[0] , \cam_buf/ram_rdata1[6] , 
         \cam_buf/ram_rdata1[14] , \cam_buf/ram_rdata2[12] , 
         \cam_buf/ram_rdata2[4] , \cam_buf/ram_rdata2[8] , 
         \cam_buf/ram_rdata2[0] , \yty/N_205 , \yty/yuyv_en[31] , \jedf_do[2] , 
         \jedf_do[0] , \mem_dataw[0] , \mem_dataw[2] , \jedf_do[3] , 
         \jedf_do[7] , \mem_dataw[7] , \mem_dataw[3] , \jedf_do[6] , 
         \jedf_do[1] , \mem_dataw[1] , \mem_dataw[6] , \jedf_do[4] , 
         \jedf_do[5] , \mem_dataw[5] , \mem_dataw[4] , 
         \je_valid/sig_185/FeedThruLUT , \je/fb_rd_reg , \yty/ff_wr_2 , 
         \je/du_ram_do[0] , \je/du_ram_do[4] , \je/du_ram_do[1] , 
         \je/du_ram_do[2] , \je/dct/vertical_scan/sig_168/FeedThruLUT , 
         \je/du_ram_do[3] , \je/mult1_inf_abs1_reti[5] , \je/du_ram_do[6] , 
         \je/du_ram_do[5] , \je/mult1_inf_abs1_reti[6] , 
         \je/dct/vertical_scan_0 , \je/mult1_inf_abs1_reti[4] , \je/N_34_0 , 
         \je/mult1_un2_temp_b[7]/sig_078/FeedThruLUT , 
         \je/mult1_un2_temp_b_reto[7] , \je/mult1_inf_abs0_reti_Z[7]$n10 , 
         \je/mult1_temp_b_2_a0_5_reti[7] , \je/wb_bc_tmp_3 , 
         \je/zzdu_ram_we_0 , \je/zzdu_ram_wec_1 , \je/zzdu_ram_we , 
         \je/diff_DC_en[14] , \je/img_x_esr_RNI5472[3]$n46 , \je/N_2394_0 , 
         \je/cb_bb_mask[12] , \je/c_state[5]/sig_146/FeedThruLUT , \je/N_55 , 
         \je/N_155 , \je/N_3098_0$n31 , \je/mult1_un38_sum[8]$n28 , 
         \je/dcht_bb_rom_a_3 , \je/dct/tmp_du[1]_RNO[17] , 
         \je/dct/tmp_du[1]_RNO[0] , \jdts/addr_lsb_0 , 
         \jdts/un1_c_state_5_i_0 , \jdts/row_cnt_3[2] , \jdts/CO0 , 
         \jdts/col_cnt_3[2] , \esp32_spi/addr_data_flag_0 , \yty/row_cnt_3[2] , 
         \yty/img_col_lm[8] , \yty/img_y_4 , \je/img_done_reg , 
         \mem_datar[6]/sig_031/FeedThruLUT , \je/dct/tmp_du_w_idx_1 , 
         \je/mult1_inf_abs1[8] , q_href_2, q_href_2_2, 
         \esp32_spi/rd_addr_reg_lm[16] , \jedw/col_cnt_3[2] , \je/g0_3_reti , 
         \je/mult1_un59_sum[8]$n23 , \je/mult1_un59_sum_reto_4[8] , 
         \je/mult1_un59_sum[8]$n22 , \je/mult1_un59_sum_reto_3[8] , 
         \je/mult1_un59_sum[8]$n18 , \je/mult1_un59_sum_reto[8] , 
         \je/mult1_un59_sum[8]$n21 , \je/mult1_un59_sum_reto_2[8] , 
         \je/mult1_un59_sum[8]$n20 , \je/mult1_un59_sum_reto_1[8] , 
         \je/mult1_inf_abs0[7]/sig_079/FeedThruLUT , 
         \je/mult1_inf_abs0_reto[7] , \je/mult1_un24_sum[8]$n26 , 
         \u_OV7670_Controller/LUT/i3_mux_3 , 
         \u_OV7670_Controller/LUT/i3_mux_3_reto , 
         \u_OV7670_Controller/LUT/i3_mux_4 , 
         \u_OV7670_Controller/LUT/i3_mux_4_reto , 
         \u_OV7670_Controller/LUT/i3_mux_5 , 
         \u_OV7670_Controller/LUT/i3_mux_5_reto , 
         \u_OV7670_Controller/I2C/divider_RNO[7] , GND, \yty_data[7] , 
         \yty_data[6] , \yty_data[5] , \yty_data[4] , \yty_data[3] , 
         \yty_data[2] , \yty_data[1] , \yty_data[0] , 
         \je/ram_rom/zzidx_rom_d[5] , \je/ram_rom/zzidx_rom_d[4] , 
         \je/ram_rom/zzidx_rom_d[3] , \je/ram_rom/zzidx_rom_d[2] , 
         \je/ram_rom/zzidx_rom_d[1] , \je/ram_rom/zzidx_rom_d[0] ;

  SLICE_0 SLICE_0( .DI1(un1_pix_per_line_cry_14_0_S1), 
    .DI0(un1_pix_per_line_cry_14_0_S0), .D1(\un1_pix_per_line_cry_14_0.CO0 ), 
    .B1(\pix_per_line[15] ), .D0(un1_pix_per_line_cry_13), 
    .B0(\pix_per_line[14] ), .LSR(href_c_i), .CLK(pclk_c), 
    .CIN0(un1_pix_per_line_cry_13), .CIN1(\un1_pix_per_line_cry_14_0.CO0 ), 
    .Q0(\pix_per_line[14] ), .Q1(\pix_per_line[15] ), 
    .F0(un1_pix_per_line_cry_14_0_S0), .F1(un1_pix_per_line_cry_14_0_S1), 
    .COUT0(\un1_pix_per_line_cry_14_0.CO0 ));
  SLICE_1 SLICE_1( .DI1(un1_pix_per_line_cry_12_0_S1), 
    .DI0(un1_pix_per_line_cry_12_0_S0), .D1(\un1_pix_per_line_cry_12_0.CO0 ), 
    .B1(\pix_per_line[13] ), .D0(un1_pix_per_line_cry_11), 
    .B0(\pix_per_line[12] ), .LSR(href_c_i), .CLK(pclk_c), 
    .CIN0(un1_pix_per_line_cry_11), .CIN1(\un1_pix_per_line_cry_12_0.CO0 ), 
    .Q0(\pix_per_line[12] ), .Q1(\pix_per_line[13] ), 
    .F0(un1_pix_per_line_cry_12_0_S0), .F1(un1_pix_per_line_cry_12_0_S1), 
    .COUT1(un1_pix_per_line_cry_13), .COUT0(\un1_pix_per_line_cry_12_0.CO0 ));
  SLICE_2 SLICE_2( .DI1(un1_pix_per_line_cry_10_0_S1), 
    .DI0(un1_pix_per_line_cry_10_0_S0), .D1(\un1_pix_per_line_cry_10_0.CO0 ), 
    .B1(\pix_per_line[11] ), .D0(un1_pix_per_line_cry_9), 
    .B0(\pix_per_line[10] ), .LSR(href_c_i), .CLK(pclk_c), 
    .CIN0(un1_pix_per_line_cry_9), .CIN1(\un1_pix_per_line_cry_10_0.CO0 ), 
    .Q0(\pix_per_line[10] ), .Q1(\pix_per_line[11] ), 
    .F0(un1_pix_per_line_cry_10_0_S0), .F1(un1_pix_per_line_cry_10_0_S1), 
    .COUT1(un1_pix_per_line_cry_11), .COUT0(\un1_pix_per_line_cry_10_0.CO0 ));
  SLICE_3 SLICE_3( .DI1(un1_pix_per_line_cry_8_0_S1), 
    .DI0(un1_pix_per_line_cry_8_0_S0), .D1(\un1_pix_per_line_cry_8_0.CO0 ), 
    .B1(\pix_per_line[9] ), .D0(un1_pix_per_line_cry_7), 
    .B0(\pix_per_line[8] ), .LSR(href_c_i), .CLK(pclk_c), 
    .CIN0(un1_pix_per_line_cry_7), .CIN1(\un1_pix_per_line_cry_8_0.CO0 ), 
    .Q0(\pix_per_line[8] ), .Q1(\pix_per_line[9] ), 
    .F0(un1_pix_per_line_cry_8_0_S0), .F1(un1_pix_per_line_cry_8_0_S1), 
    .COUT1(un1_pix_per_line_cry_9), .COUT0(\un1_pix_per_line_cry_8_0.CO0 ));
  SLICE_4 SLICE_4( .DI1(un1_pix_per_line_cry_6_0_S1), 
    .DI0(un1_pix_per_line_cry_6_0_S0), .D1(\un1_pix_per_line_cry_6_0.CO0 ), 
    .B1(\pix_per_line[7] ), .D0(un1_pix_per_line_cry_5), 
    .B0(\pix_per_line[6] ), .LSR(href_c_i), .CLK(pclk_c), 
    .CIN0(un1_pix_per_line_cry_5), .CIN1(\un1_pix_per_line_cry_6_0.CO0 ), 
    .Q0(\pix_per_line[6] ), .Q1(\pix_per_line[7] ), 
    .F0(un1_pix_per_line_cry_6_0_S0), .F1(un1_pix_per_line_cry_6_0_S1), 
    .COUT1(un1_pix_per_line_cry_7), .COUT0(\un1_pix_per_line_cry_6_0.CO0 ));
  SLICE_5 SLICE_5( .DI1(un1_pix_per_line_cry_4_0_S1), 
    .DI0(un1_pix_per_line_cry_4_0_S0), .D1(\un1_pix_per_line_cry_4_0.CO0 ), 
    .B1(\pix_per_line[5] ), .D0(un1_pix_per_line_cry_3), 
    .B0(\pix_per_line[4] ), .LSR(href_c_i), .CLK(pclk_c), 
    .CIN0(un1_pix_per_line_cry_3), .CIN1(\un1_pix_per_line_cry_4_0.CO0 ), 
    .Q0(\pix_per_line[4] ), .Q1(\pix_per_line[5] ), 
    .F0(un1_pix_per_line_cry_4_0_S0), .F1(un1_pix_per_line_cry_4_0_S1), 
    .COUT1(un1_pix_per_line_cry_5), .COUT0(\un1_pix_per_line_cry_4_0.CO0 ));
  SLICE_6 SLICE_6( .DI1(un1_pix_per_line_cry_2_0_S1), 
    .DI0(un1_pix_per_line_cry_2_0_S0), .D1(\un1_pix_per_line_cry_2_0.CO0 ), 
    .B1(\pix_per_line[3] ), .D0(un1_pix_per_line_cry_1), 
    .B0(\pix_per_line[2] ), .LSR(href_c_i), .CLK(pclk_c), 
    .CIN0(un1_pix_per_line_cry_1), .CIN1(\un1_pix_per_line_cry_2_0.CO0 ), 
    .Q0(\pix_per_line[2] ), .Q1(\pix_per_line[3] ), 
    .F0(un1_pix_per_line_cry_2_0_S0), .F1(un1_pix_per_line_cry_2_0_S1), 
    .COUT1(un1_pix_per_line_cry_3), .COUT0(\un1_pix_per_line_cry_2_0.CO0 ));
  SLICE_7 SLICE_7( .DI1(un1_pix_per_line_cry_1_0_S1), 
    .D1(\un1_pix_per_line_cry_1_0.CO0 ), .B1(\pix_per_line[1] ), 
    .C0(\pix_per_line[0] ), .B0(\pix_per_line[0] ), .LSR(href_c_i), 
    .CLK(pclk_c), .CIN1(\un1_pix_per_line_cry_1_0.CO0 ), 
    .Q1(\pix_per_line[1] ), .F1(un1_pix_per_line_cry_1_0_S1), 
    .COUT1(un1_pix_per_line_cry_1), .COUT0(\un1_pix_per_line_cry_1_0.CO0 ));
  SLICE_8 SLICE_8( .DI1(un1_jpeg_size_cry_15_0_S1), 
    .DI0(un1_jpeg_size_cry_15_0_S0), .D1(\un1_jpeg_size_cry_15_0.CO0 ), 
    .B1(\jpeg_size[16] ), .D0(un1_jpeg_size_cry_14), .B0(\jpeg_size[15] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_14), 
    .CIN1(\un1_jpeg_size_cry_15_0.CO0 ), .Q0(\jpeg_size[15] ), 
    .Q1(\jpeg_size[16] ), .F0(un1_jpeg_size_cry_15_0_S0), 
    .F1(un1_jpeg_size_cry_15_0_S1), .COUT0(\un1_jpeg_size_cry_15_0.CO0 ));
  SLICE_9 SLICE_9( .DI1(un1_jpeg_size_cry_13_0_S1), 
    .DI0(un1_jpeg_size_cry_13_0_S0), .D1(\un1_jpeg_size_cry_13_0.CO0 ), 
    .B1(\jpeg_size[14] ), .D0(un1_jpeg_size_cry_12), .B0(\jpeg_size[13] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_12), 
    .CIN1(\un1_jpeg_size_cry_13_0.CO0 ), .Q0(\jpeg_size[13] ), 
    .Q1(\jpeg_size[14] ), .F0(un1_jpeg_size_cry_13_0_S0), 
    .F1(un1_jpeg_size_cry_13_0_S1), .COUT1(un1_jpeg_size_cry_14), 
    .COUT0(\un1_jpeg_size_cry_13_0.CO0 ));
  SLICE_10 SLICE_10( .DI1(un1_jpeg_size_cry_11_0_S1), 
    .DI0(un1_jpeg_size_cry_11_0_S0), .D1(\un1_jpeg_size_cry_11_0.CO0 ), 
    .B1(\jpeg_size[12] ), .D0(un1_jpeg_size_cry_10), .B0(\jpeg_size[11] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_10), 
    .CIN1(\un1_jpeg_size_cry_11_0.CO0 ), .Q0(\jpeg_size[11] ), 
    .Q1(\jpeg_size[12] ), .F0(un1_jpeg_size_cry_11_0_S0), 
    .F1(un1_jpeg_size_cry_11_0_S1), .COUT1(un1_jpeg_size_cry_12), 
    .COUT0(\un1_jpeg_size_cry_11_0.CO0 ));
  SLICE_11 SLICE_11( .DI1(un1_jpeg_size_cry_9_0_S1), 
    .DI0(un1_jpeg_size_cry_9_0_S0), .D1(\un1_jpeg_size_cry_9_0.CO0 ), 
    .B1(\jpeg_size[10] ), .D0(un1_jpeg_size_cry_8), .B0(\jpeg_size[9] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_8), 
    .CIN1(\un1_jpeg_size_cry_9_0.CO0 ), .Q0(\jpeg_size[9] ), 
    .Q1(\jpeg_size[10] ), .F0(un1_jpeg_size_cry_9_0_S0), 
    .F1(un1_jpeg_size_cry_9_0_S1), .COUT1(un1_jpeg_size_cry_10), 
    .COUT0(\un1_jpeg_size_cry_9_0.CO0 ));
  SLICE_12 SLICE_12( .DI1(un1_jpeg_size_cry_7_0_S1), 
    .DI0(un1_jpeg_size_cry_7_0_S0), .D1(\un1_jpeg_size_cry_7_0.CO0 ), 
    .B1(\jpeg_size[8] ), .D0(un1_jpeg_size_cry_6), .B0(\jpeg_size[7] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_6), 
    .CIN1(\un1_jpeg_size_cry_7_0.CO0 ), .Q0(\jpeg_size[7] ), 
    .Q1(\jpeg_size[8] ), .F0(un1_jpeg_size_cry_7_0_S0), 
    .F1(un1_jpeg_size_cry_7_0_S1), .COUT1(un1_jpeg_size_cry_8), 
    .COUT0(\un1_jpeg_size_cry_7_0.CO0 ));
  SLICE_13 SLICE_13( .DI1(un1_jpeg_size_cry_5_0_S1), 
    .DI0(un1_jpeg_size_cry_5_0_S0), .D1(\un1_jpeg_size_cry_5_0.CO0 ), 
    .B1(\jpeg_size[6] ), .D0(un1_jpeg_size_cry_4), .B0(\jpeg_size[5] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_4), 
    .CIN1(\un1_jpeg_size_cry_5_0.CO0 ), .Q0(\jpeg_size[5] ), 
    .Q1(\jpeg_size[6] ), .F0(un1_jpeg_size_cry_5_0_S0), 
    .F1(un1_jpeg_size_cry_5_0_S1), .COUT1(un1_jpeg_size_cry_6), 
    .COUT0(\un1_jpeg_size_cry_5_0.CO0 ));
  SLICE_14 SLICE_14( .DI1(un1_jpeg_size_cry_3_0_S1), 
    .DI0(un1_jpeg_size_cry_3_0_S0), .D1(\un1_jpeg_size_cry_3_0.CO0 ), 
    .B1(\jpeg_size[4] ), .D0(un1_jpeg_size_cry_2), .B0(\jpeg_size[3] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_2), 
    .CIN1(\un1_jpeg_size_cry_3_0.CO0 ), .Q0(\jpeg_size[3] ), 
    .Q1(\jpeg_size[4] ), .F0(un1_jpeg_size_cry_3_0_S0), 
    .F1(un1_jpeg_size_cry_3_0_S1), .COUT1(un1_jpeg_size_cry_4), 
    .COUT0(\un1_jpeg_size_cry_3_0.CO0 ));
  SLICE_15 SLICE_15( .DI1(un1_jpeg_size_cry_1_0_S1), 
    .DI0(un1_jpeg_size_cry_1_0_S0), .D1(\un1_jpeg_size_cry_1_0.CO0 ), 
    .B1(\jpeg_size[2] ), .D0(un1_jpeg_size_cry_0), .B0(\jpeg_size[1] ), 
    .LSR(je_en), .CLK(pclk_c), .CIN0(un1_jpeg_size_cry_0), 
    .CIN1(\un1_jpeg_size_cry_1_0.CO0 ), .Q0(\jpeg_size[1] ), 
    .Q1(\jpeg_size[2] ), .F0(un1_jpeg_size_cry_1_0_S0), 
    .F1(un1_jpeg_size_cry_1_0_S1), .COUT1(un1_jpeg_size_cry_2), 
    .COUT0(\un1_jpeg_size_cry_1_0.CO0 ));
  SLICE_16 SLICE_16( .DI1(un1_jpeg_size_cry_0_0_S1), 
    .D1(\un1_jpeg_size_cry_0_0.CO0 ), .B1(\jpeg_size[0] ), 
    .C0(jpeg_size_0_sqmuxa), .B0(jpeg_size_0_sqmuxa), .LSR(je_en), 
    .CLK(pclk_c), .CIN1(\un1_jpeg_size_cry_0_0.CO0 ), .Q1(\jpeg_size[0] ), 
    .F1(un1_jpeg_size_cry_0_0_S1), .COUT1(un1_jpeg_size_cry_0), 
    .COUT0(\un1_jpeg_size_cry_0_0.CO0 ));
  SLICE_17 SLICE_17( .DI1(un1_pixel_cnt_cry_15_0_S1), 
    .DI0(un1_pixel_cnt_cry_15_0_S0), .D1(\un1_pixel_cnt_cry_15_0.CO0 ), 
    .B1(\pixel_cnt[16] ), .D0(un1_pixel_cnt_cry_14), .B0(\pixel_cnt[15] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_14), 
    .CIN1(\un1_pixel_cnt_cry_15_0.CO0 ), .Q0(\pixel_cnt[15] ), 
    .Q1(\pixel_cnt[16] ), .F0(un1_pixel_cnt_cry_15_0_S0), 
    .F1(un1_pixel_cnt_cry_15_0_S1), .COUT0(\un1_pixel_cnt_cry_15_0.CO0 ));
  SLICE_18 SLICE_18( .DI1(un1_pixel_cnt_cry_13_0_S1), 
    .DI0(un1_pixel_cnt_cry_13_0_S0), .D1(\un1_pixel_cnt_cry_13_0.CO0 ), 
    .B1(\pixel_cnt[14] ), .D0(un1_pixel_cnt_cry_12), .B0(\pixel_cnt[13] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_12), 
    .CIN1(\un1_pixel_cnt_cry_13_0.CO0 ), .Q0(\pixel_cnt[13] ), 
    .Q1(\pixel_cnt[14] ), .F0(un1_pixel_cnt_cry_13_0_S0), 
    .F1(un1_pixel_cnt_cry_13_0_S1), .COUT1(un1_pixel_cnt_cry_14), 
    .COUT0(\un1_pixel_cnt_cry_13_0.CO0 ));
  SLICE_19 SLICE_19( .DI1(un1_pixel_cnt_cry_11_0_S1), 
    .DI0(un1_pixel_cnt_cry_11_0_S0), .D1(\un1_pixel_cnt_cry_11_0.CO0 ), 
    .B1(\pixel_cnt[12] ), .D0(un1_pixel_cnt_cry_10), .B0(\pixel_cnt[11] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_10), 
    .CIN1(\un1_pixel_cnt_cry_11_0.CO0 ), .Q0(\pixel_cnt[11] ), 
    .Q1(\pixel_cnt[12] ), .F0(un1_pixel_cnt_cry_11_0_S0), 
    .F1(un1_pixel_cnt_cry_11_0_S1), .COUT1(un1_pixel_cnt_cry_12), 
    .COUT0(\un1_pixel_cnt_cry_11_0.CO0 ));
  SLICE_20 SLICE_20( .DI1(un1_pixel_cnt_cry_9_0_S1), 
    .DI0(un1_pixel_cnt_cry_9_0_S0), .D1(\un1_pixel_cnt_cry_9_0.CO0 ), 
    .B1(\pixel_cnt[10] ), .D0(un1_pixel_cnt_cry_8), .B0(\pixel_cnt[9] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_8), 
    .CIN1(\un1_pixel_cnt_cry_9_0.CO0 ), .Q0(\pixel_cnt[9] ), 
    .Q1(\pixel_cnt[10] ), .F0(un1_pixel_cnt_cry_9_0_S0), 
    .F1(un1_pixel_cnt_cry_9_0_S1), .COUT1(un1_pixel_cnt_cry_10), 
    .COUT0(\un1_pixel_cnt_cry_9_0.CO0 ));
  SLICE_21 SLICE_21( .DI1(un1_pixel_cnt_cry_7_0_S1), 
    .DI0(un1_pixel_cnt_cry_7_0_S0), .D1(\un1_pixel_cnt_cry_7_0.CO0 ), 
    .B1(\pixel_cnt[8] ), .D0(un1_pixel_cnt_cry_6), .B0(\pixel_cnt[7] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_6), 
    .CIN1(\un1_pixel_cnt_cry_7_0.CO0 ), .Q0(\pixel_cnt[7] ), 
    .Q1(\pixel_cnt[8] ), .F0(un1_pixel_cnt_cry_7_0_S0), 
    .F1(un1_pixel_cnt_cry_7_0_S1), .COUT1(un1_pixel_cnt_cry_8), 
    .COUT0(\un1_pixel_cnt_cry_7_0.CO0 ));
  SLICE_22 SLICE_22( .DI1(un1_pixel_cnt_cry_5_0_S1), 
    .DI0(un1_pixel_cnt_cry_5_0_S0), .D1(\un1_pixel_cnt_cry_5_0.CO0 ), 
    .B1(\pixel_cnt[6] ), .D0(un1_pixel_cnt_cry_4), .B0(\pixel_cnt[5] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_4), 
    .CIN1(\un1_pixel_cnt_cry_5_0.CO0 ), .Q0(\pixel_cnt[5] ), 
    .Q1(\pixel_cnt[6] ), .F0(un1_pixel_cnt_cry_5_0_S0), 
    .F1(un1_pixel_cnt_cry_5_0_S1), .COUT1(un1_pixel_cnt_cry_6), 
    .COUT0(\un1_pixel_cnt_cry_5_0.CO0 ));
  SLICE_23 SLICE_23( .DI1(un1_pixel_cnt_cry_3_0_S1), 
    .DI0(un1_pixel_cnt_cry_3_0_S0), .D1(\un1_pixel_cnt_cry_3_0.CO0 ), 
    .B1(\pixel_cnt[4] ), .D0(un1_pixel_cnt_cry_2), .B0(\pixel_cnt[3] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_2), 
    .CIN1(\un1_pixel_cnt_cry_3_0.CO0 ), .Q0(\pixel_cnt[3] ), 
    .Q1(\pixel_cnt[4] ), .F0(un1_pixel_cnt_cry_3_0_S0), 
    .F1(un1_pixel_cnt_cry_3_0_S1), .COUT1(un1_pixel_cnt_cry_4), 
    .COUT0(\un1_pixel_cnt_cry_3_0.CO0 ));
  SLICE_24 SLICE_24( .DI1(un1_pixel_cnt_cry_1_0_S1), 
    .DI0(un1_pixel_cnt_cry_1_0_S0), .D1(\un1_pixel_cnt_cry_1_0.CO0 ), 
    .B1(\pixel_cnt[2] ), .D0(un1_pixel_cnt_cry_0), .B0(\pixel_cnt[1] ), 
    .LSR(q_vsync), .CLK(pclk_c), .CIN0(un1_pixel_cnt_cry_0), 
    .CIN1(\un1_pixel_cnt_cry_1_0.CO0 ), .Q0(\pixel_cnt[1] ), 
    .Q1(\pixel_cnt[2] ), .F0(un1_pixel_cnt_cry_1_0_S0), 
    .F1(un1_pixel_cnt_cry_1_0_S1), .COUT1(un1_pixel_cnt_cry_2), 
    .COUT0(\un1_pixel_cnt_cry_1_0.CO0 ));
  SLICE_25 SLICE_25( .DI1(un1_pixel_cnt_cry_0_0_S1), 
    .D1(\un1_pixel_cnt_cry_0_0.CO0 ), .B1(\pixel_cnt[0] ), 
    .C0(pixel_cnt_0_sqmuxa), .B0(pixel_cnt_0_sqmuxa), .LSR(q_vsync), 
    .CLK(pclk_c), .CIN1(\un1_pixel_cnt_cry_0_0.CO0 ), .Q1(\pixel_cnt[0] ), 
    .F1(un1_pixel_cnt_cry_0_0_S1), .COUT1(un1_pixel_cnt_cry_0), 
    .COUT0(\un1_pixel_cnt_cry_0_0.CO0 ));
  SLICE_26 SLICE_26( .D1(\yty/un6_img_col_cry_4_0.CO0 ), .B1(\yty/img_x[8] ), 
    .D0(\yty/un6_img_col_cry_3 ), .B0(\yty/img_x[7] ), 
    .CIN0(\yty/un6_img_col_cry_3 ), .CIN1(\yty/un6_img_col_cry_4_0.CO0 ), 
    .F0(\yty/un6_img_col_cry_4_0_S0 ), .F1(\yty/un6_img_col_cry_4_0_S1 ), 
    .COUT0(\yty/un6_img_col_cry_4_0.CO0 ));
  SLICE_27 SLICE_27( .D1(\yty/un6_img_col_cry_2_0.CO0 ), .B1(\yty/img_x[6] ), 
    .D0(\yty/un6_img_col_cry_1 ), .B0(\yty/img_x[5] ), 
    .CIN0(\yty/un6_img_col_cry_1 ), .CIN1(\yty/un6_img_col_cry_2_0.CO0 ), 
    .F0(\yty/un6_img_col_cry_2_0_S0 ), .F1(\yty/un6_img_col_cry_2_0_S1 ), 
    .COUT1(\yty/un6_img_col_cry_3 ), .COUT0(\yty/un6_img_col_cry_2_0.CO0 ));
  SLICE_28 SLICE_28( .D1(\yty/un6_img_col_cry_1_0.CO0 ), .B1(\yty/img_x[4] ), 
    .C0(\yty/img_x[3] ), .B0(\yty/img_x[3] ), 
    .CIN1(\yty/un6_img_col_cry_1_0.CO0 ), .F1(\yty/un6_img_col_cry_1_0_S1 ), 
    .COUT1(\yty/un6_img_col_cry_1 ), .COUT0(\yty/un6_img_col_cry_1_0.CO0 ));
  SLICE_29 SLICE_29( .D1(\yty/un6_img_row_s_4_0.CO0 ), 
    .D0(\yty/un6_img_row_cry_3 ), .B0(\yty/img_y[7] ), 
    .CIN0(\yty/un6_img_row_cry_3 ), .CIN1(\yty/un6_img_row_s_4_0.CO0 ), 
    .F0(\yty/un6_img_row_s_4_0_S0 ), .COUT0(\yty/un6_img_row_s_4_0.CO0 ));
  SLICE_30 SLICE_30( .D1(\yty/un6_img_row_cry_2_0.CO0 ), .B1(\yty/img_y[6] ), 
    .D0(\yty/un6_img_row_cry_1 ), .B0(\yty/img_y[5] ), 
    .CIN0(\yty/un6_img_row_cry_1 ), .CIN1(\yty/un6_img_row_cry_2_0.CO0 ), 
    .F0(\yty/un6_img_row_cry_2_0_S0 ), .F1(\yty/un6_img_row_cry_2_0_S1 ), 
    .COUT1(\yty/un6_img_row_cry_3 ), .COUT0(\yty/un6_img_row_cry_2_0.CO0 ));
  SLICE_31 SLICE_31( .D1(\yty/un6_img_row_cry_1_0.CO0 ), .B1(\yty/img_y[4] ), 
    .C0(\yty/img_y[3] ), .B0(\yty/img_y[3] ), 
    .CIN1(\yty/un6_img_row_cry_1_0.CO0 ), .F1(\yty/un6_img_row_cry_1_0_S1 ), 
    .COUT1(\yty/un6_img_row_cry_1 ), .COUT0(\yty/un6_img_row_cry_1_0.CO0 ));
  SLICE_32 SLICE_32( .D1(\yty/img_row_s_0[7].CO0 ), .D0(\yty/img_row_cry[6] ), 
    .B0(\yty/img_row[7] ), .CIN0(\yty/img_row_cry[6] ), 
    .CIN1(\yty/img_row_s_0[7].CO0 ), .F0(\yty/img_row_s[7] ), 
    .COUT0(\yty/img_row_s_0[7].CO0 ));
  SLICE_33 SLICE_33( .D1(\yty/img_row_cry_0[5].CO0 ), .B1(\yty/img_row[6] ), 
    .D0(\yty/img_row_cry[4] ), .B0(\yty/img_row[5] ), 
    .CIN0(\yty/img_row_cry[4] ), .CIN1(\yty/img_row_cry_0[5].CO0 ), 
    .F0(\yty/img_row_s[5] ), .F1(\yty/img_row_s[6] ), 
    .COUT1(\yty/img_row_cry[6] ), .COUT0(\yty/img_row_cry_0[5].CO0 ));
  SLICE_34 SLICE_34( .D1(\yty/img_row_cry_0[3].CO0 ), .B1(\yty/img_row[4] ), 
    .D0(\yty/img_row_cry[2] ), .B0(\yty/img_row[3] ), 
    .CIN0(\yty/img_row_cry[2] ), .CIN1(\yty/img_row_cry_0[3].CO0 ), 
    .F0(\yty/img_row_s[3] ), .F1(\yty/img_row_s[4] ), 
    .COUT1(\yty/img_row_cry[4] ), .COUT0(\yty/img_row_cry_0[3].CO0 ));
  SLICE_35 SLICE_35( .D1(\yty/img_row_cry_0[1].CO0 ), .B1(\yty/img_row[2] ), 
    .D0(\yty/img_row_cry[0] ), .B0(\yty/img_row[1] ), 
    .CIN0(\yty/img_row_cry[0] ), .CIN1(\yty/img_row_cry_0[1].CO0 ), 
    .F0(\yty/img_row_s[1] ), .F1(\yty/img_row_s[2] ), 
    .COUT1(\yty/img_row_cry[2] ), .COUT0(\yty/img_row_cry_0[1].CO0 ));
  SLICE_36 SLICE_36( .D1(\yty/img_row_cry_0[0].CO0 ), .B1(\yty/img_row[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\yty/img_row_cry_0[0].CO0 ), 
    .F1(\yty/img_row_s[0] ), .COUT1(\yty/img_row_cry[0] ), 
    .COUT0(\yty/img_row_cry_0[0].CO0 ));
  SLICE_37 SLICE_37( .D1(\yty/img_col_cry_0[7].CO0 ), .B1(\yty/img_col[8] ), 
    .D0(\yty/img_col_cry[6] ), .B0(\yty/img_col[7] ), 
    .CIN0(\yty/img_col_cry[6] ), .CIN1(\yty/img_col_cry_0[7].CO0 ), 
    .F0(\yty/img_col_s[7] ), .F1(\yty/img_col_s[8] ), 
    .COUT0(\yty/img_col_cry_0[7].CO0 ));
  SLICE_38 SLICE_38( .D1(\yty/img_col_cry_0[5].CO0 ), .B1(\yty/img_col[6] ), 
    .D0(\yty/img_col_cry[4] ), .B0(\yty/img_col[5] ), 
    .CIN0(\yty/img_col_cry[4] ), .CIN1(\yty/img_col_cry_0[5].CO0 ), 
    .F0(\yty/img_col_s[5] ), .F1(\yty/img_col_s[6] ), 
    .COUT1(\yty/img_col_cry[6] ), .COUT0(\yty/img_col_cry_0[5].CO0 ));
  SLICE_39 SLICE_39( .D1(\yty/img_col_cry_0[3].CO0 ), .B1(\yty/img_col[4] ), 
    .D0(\yty/img_col_cry[2] ), .B0(\yty/img_col[3] ), 
    .CIN0(\yty/img_col_cry[2] ), .CIN1(\yty/img_col_cry_0[3].CO0 ), 
    .F0(\yty/img_col_s[3] ), .F1(\yty/img_col_s[4] ), 
    .COUT1(\yty/img_col_cry[4] ), .COUT0(\yty/img_col_cry_0[3].CO0 ));
  SLICE_40 SLICE_40( .D1(\yty/img_col_cry_0[1].CO0 ), .B1(\yty/img_col[2] ), 
    .D0(\yty/img_col_cry[0] ), .B0(\yty/img_col[1] ), 
    .CIN0(\yty/img_col_cry[0] ), .CIN1(\yty/img_col_cry_0[1].CO0 ), 
    .F0(\yty/img_col_s[1] ), .F1(\yty/img_col_s[2] ), 
    .COUT1(\yty/img_col_cry[2] ), .COUT0(\yty/img_col_cry_0[1].CO0 ));
  SLICE_41 SLICE_41( .DI1(\yty/yuv_fifo/write_pointer_s[8] ), 
    .DI0(\yty/yuv_fifo/write_pointer_s[7] ), 
    .D1(\yty/yuv_fifo/write_pointer_cry_0[7].CO0 ), 
    .B1(\yty/yuv_fifo/write_pointer[8] ), 
    .D0(\yty/yuv_fifo/write_pointer_cry[6] ), 
    .B0(\yty/yuv_fifo/write_pointer[7] ), .CE(\yty/ff_wr ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/write_pointer_cry[6] ), 
    .CIN1(\yty/yuv_fifo/write_pointer_cry_0[7].CO0 ), 
    .Q0(\yty/yuv_fifo/write_pointer[7] ), .Q1(\yty/yuv_fifo/write_pointer[8] ), 
    .F0(\yty/yuv_fifo/write_pointer_s[7] ), 
    .F1(\yty/yuv_fifo/write_pointer_s[8] ), 
    .COUT0(\yty/yuv_fifo/write_pointer_cry_0[7].CO0 ));
  SLICE_42 SLICE_42( .DI1(\yty/yuv_fifo/write_pointer_s[6] ), 
    .DI0(\yty/yuv_fifo/write_pointer_s[5] ), 
    .D1(\yty/yuv_fifo/write_pointer_cry_0[5].CO0 ), 
    .B1(\yty/yuv_fifo/write_pointer[6] ), 
    .D0(\yty/yuv_fifo/write_pointer_cry[4] ), 
    .B0(\yty/yuv_fifo/write_pointer[5] ), .CE(\yty/ff_wr ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/write_pointer_cry[4] ), 
    .CIN1(\yty/yuv_fifo/write_pointer_cry_0[5].CO0 ), 
    .Q0(\yty/yuv_fifo/write_pointer[5] ), .Q1(\yty/yuv_fifo/write_pointer[6] ), 
    .F0(\yty/yuv_fifo/write_pointer_s[5] ), 
    .F1(\yty/yuv_fifo/write_pointer_s[6] ), 
    .COUT1(\yty/yuv_fifo/write_pointer_cry[6] ), 
    .COUT0(\yty/yuv_fifo/write_pointer_cry_0[5].CO0 ));
  SLICE_43 SLICE_43( .DI1(\yty/yuv_fifo/write_pointer_s[4] ), 
    .DI0(\yty/yuv_fifo/write_pointer_s[3] ), 
    .D1(\yty/yuv_fifo/write_pointer_cry_0[3].CO0 ), 
    .B1(\yty/yuv_fifo/write_pointer[4] ), 
    .D0(\yty/yuv_fifo/write_pointer_cry[2] ), 
    .B0(\yty/yuv_fifo/write_pointer[3] ), .CE(\yty/ff_wr ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/write_pointer_cry[2] ), 
    .CIN1(\yty/yuv_fifo/write_pointer_cry_0[3].CO0 ), 
    .Q0(\yty/yuv_fifo/write_pointer[3] ), .Q1(\yty/yuv_fifo/write_pointer[4] ), 
    .F0(\yty/yuv_fifo/write_pointer_s[3] ), 
    .F1(\yty/yuv_fifo/write_pointer_s[4] ), 
    .COUT1(\yty/yuv_fifo/write_pointer_cry[4] ), 
    .COUT0(\yty/yuv_fifo/write_pointer_cry_0[3].CO0 ));
  SLICE_44 SLICE_44( .DI1(\yty/yuv_fifo/write_pointer_s[2] ), 
    .DI0(\yty/yuv_fifo/write_pointer_s[1] ), 
    .D1(\yty/yuv_fifo/write_pointer_cry_0[1].CO0 ), 
    .B1(\yty/yuv_fifo/write_pointer[2] ), 
    .D0(\yty/yuv_fifo/write_pointer_cry[0] ), 
    .B0(\yty/yuv_fifo/write_pointer[1] ), .CE(\yty/ff_wr ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/write_pointer_cry[0] ), 
    .CIN1(\yty/yuv_fifo/write_pointer_cry_0[1].CO0 ), 
    .Q0(\yty/yuv_fifo/write_pointer[1] ), .Q1(\yty/yuv_fifo/write_pointer[2] ), 
    .F0(\yty/yuv_fifo/write_pointer_s[1] ), 
    .F1(\yty/yuv_fifo/write_pointer_s[2] ), 
    .COUT1(\yty/yuv_fifo/write_pointer_cry[2] ), 
    .COUT0(\yty/yuv_fifo/write_pointer_cry_0[1].CO0 ));
  SLICE_45 SLICE_45( .DI1(\yty/yuv_fifo/write_pointer_s[0] ), 
    .D1(\yty/yuv_fifo/write_pointer_cry_0[0].CO0 ), 
    .B1(\yty/yuv_fifo/write_pointer[0] ), .C0(\yty/yuv_fifo/full_i ), 
    .B0(\yty/yuv_fifo/full_i ), .CE(\yty/ff_wr ), .CLK(pclk_c), 
    .CIN1(\yty/yuv_fifo/write_pointer_cry_0[0].CO0 ), 
    .Q1(\yty/yuv_fifo/write_pointer[0] ), 
    .F1(\yty/yuv_fifo/write_pointer_s[0] ), 
    .COUT1(\yty/yuv_fifo/write_pointer_cry[0] ), 
    .COUT0(\yty/yuv_fifo/write_pointer_cry_0[0].CO0 ));
  SLICE_46 SLICE_46( .DI0(\yty/yuv_fifo/cnt_s[9] ), 
    .D1(\yty/yuv_fifo/cnt_s_0[9].CO0 ), .D0(\yty/yuv_fifo/cnt_cry[8] ), 
    .C0(\yty/yuv_fifo/fifo_level[9] ), .B0(\yty/ff_wr_i ), 
    .CE(\yty/ff_wr_RNI79NE ), .CLK(pclk_c), .CIN0(\yty/yuv_fifo/cnt_cry[8] ), 
    .CIN1(\yty/yuv_fifo/cnt_s_0[9].CO0 ), .Q0(\yty/yuv_fifo/fifo_level[9] ), 
    .F0(\yty/yuv_fifo/cnt_s[9] ), .COUT0(\yty/yuv_fifo/cnt_s_0[9].CO0 ));
  SLICE_47 SLICE_47( .DI1(\yty/yuv_fifo/cnt_s[8] ), 
    .DI0(\yty/yuv_fifo/cnt_s[7] ), .D1(\yty/yuv_fifo/cnt_cry_0[7].CO0 ), 
    .C1(\yty/ff_wr_i ), .B1(\yty/yuv_fifo/fifo_level[8] ), 
    .D0(\yty/yuv_fifo/cnt_cry[6] ), .C0(\yty/ff_wr_i ), 
    .B0(\yty/yuv_fifo/fifo_level[7] ), .CE(\yty/ff_wr_RNI79NE ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/cnt_cry[6] ), .CIN1(\yty/yuv_fifo/cnt_cry_0[7].CO0 ), 
    .Q0(\yty/yuv_fifo/fifo_level[7] ), .Q1(\yty/yuv_fifo/fifo_level[8] ), 
    .F0(\yty/yuv_fifo/cnt_s[7] ), .F1(\yty/yuv_fifo/cnt_s[8] ), 
    .COUT1(\yty/yuv_fifo/cnt_cry[8] ), .COUT0(\yty/yuv_fifo/cnt_cry_0[7].CO0 ));
  SLICE_48 SLICE_48( .DI1(\yty/yuv_fifo/cnt_s[6] ), 
    .DI0(\yty/yuv_fifo/cnt_s[5] ), .D1(\yty/yuv_fifo/cnt_cry_0[5].CO0 ), 
    .C1(\yty/ff_wr_i ), .B1(\yty/yuv_fifo/fifo_level[6] ), 
    .D0(\yty/yuv_fifo/cnt_cry[4] ), .C0(\yty/ff_wr_i ), 
    .B0(\yty/yuv_fifo/fifo_level[5] ), .CE(\yty/ff_wr_RNI79NE ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/cnt_cry[4] ), .CIN1(\yty/yuv_fifo/cnt_cry_0[5].CO0 ), 
    .Q0(\yty/yuv_fifo/fifo_level[5] ), .Q1(\yty/yuv_fifo/fifo_level[6] ), 
    .F0(\yty/yuv_fifo/cnt_s[5] ), .F1(\yty/yuv_fifo/cnt_s[6] ), 
    .COUT1(\yty/yuv_fifo/cnt_cry[6] ), .COUT0(\yty/yuv_fifo/cnt_cry_0[5].CO0 ));
  SLICE_49 SLICE_49( .DI1(\yty/yuv_fifo/cnt_s[4] ), 
    .DI0(\yty/yuv_fifo/cnt_s[3] ), .D1(\yty/yuv_fifo/cnt_cry_0[3].CO0 ), 
    .C1(\yty/ff_wr_i ), .B1(\yty/yuv_fifo/fifo_level[4] ), 
    .D0(\yty/yuv_fifo/cnt_cry[2] ), .C0(\yty/ff_wr_i ), 
    .B0(\yty/yuv_fifo/fifo_level[3] ), .CE(\yty/ff_wr_RNI79NE ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/cnt_cry[2] ), .CIN1(\yty/yuv_fifo/cnt_cry_0[3].CO0 ), 
    .Q0(\yty/yuv_fifo/fifo_level[3] ), .Q1(\yty/yuv_fifo/fifo_level[4] ), 
    .F0(\yty/yuv_fifo/cnt_s[3] ), .F1(\yty/yuv_fifo/cnt_s[4] ), 
    .COUT1(\yty/yuv_fifo/cnt_cry[4] ), .COUT0(\yty/yuv_fifo/cnt_cry_0[3].CO0 ));
  SLICE_50 SLICE_50( .DI1(\yty/yuv_fifo/cnt_s[2] ), 
    .DI0(\yty/yuv_fifo/cnt_s[1] ), .D1(\yty/yuv_fifo/cnt_cry_0[1].CO0 ), 
    .C1(\yty/ff_wr_i ), .B1(\yty/yuv_fifo/fifo_level[2] ), 
    .D0(\yty/yuv_fifo/cnt_cry[0] ), .C0(\yty/ff_wr_i ), 
    .B0(\yty/yuv_fifo/fifo_level[1] ), .CE(\yty/ff_wr_RNI79NE ), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/cnt_cry[0] ), .CIN1(\yty/yuv_fifo/cnt_cry_0[1].CO0 ), 
    .Q0(\yty/yuv_fifo/fifo_level[1] ), .Q1(\yty/yuv_fifo/fifo_level[2] ), 
    .F0(\yty/yuv_fifo/cnt_s[1] ), .F1(\yty/yuv_fifo/cnt_s[2] ), 
    .COUT1(\yty/yuv_fifo/cnt_cry[2] ), .COUT0(\yty/yuv_fifo/cnt_cry_0[1].CO0 ));
  SLICE_51 SLICE_51( .DI1(\yty/yuv_fifo/cnt_s[0] ), 
    .D1(\yty/yuv_fifo/cnt_cry_0[0].CO0 ), .C1(\yty/ff_wr_i ), 
    .B1(\yty/yuv_fifo/fifo_level[0] ), .C0(\yty/ff_wr ), .B0(\yty/ff_wr ), 
    .CE(\yty/ff_wr_RNI79NE ), .CLK(pclk_c), 
    .CIN1(\yty/yuv_fifo/cnt_cry_0[0].CO0 ), .Q1(\yty/yuv_fifo/fifo_level[0] ), 
    .F1(\yty/yuv_fifo/cnt_s[0] ), .COUT1(\yty/yuv_fifo/cnt_cry[0] ), 
    .COUT0(\yty/yuv_fifo/cnt_cry_0[0].CO0 ));
  SLICE_52 SLICE_52( .DI1(\yty/yuv_fifo/read_pointer_s[8] ), 
    .DI0(\yty/yuv_fifo/read_pointer_s[7] ), 
    .D1(\yty/yuv_fifo/read_pointer_cry_0[7].CO0 ), 
    .B1(\yty/yuv_fifo/read_pointer[8] ), 
    .D0(\yty/yuv_fifo/read_pointer_cry[6] ), 
    .B0(\yty/yuv_fifo/read_pointer[7] ), .CE(je_rd), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/read_pointer_cry[6] ), 
    .CIN1(\yty/yuv_fifo/read_pointer_cry_0[7].CO0 ), 
    .Q0(\yty/yuv_fifo/read_pointer[7] ), .Q1(\yty/yuv_fifo/read_pointer[8] ), 
    .F0(\yty/yuv_fifo/read_pointer_s[7] ), 
    .F1(\yty/yuv_fifo/read_pointer_s[8] ), 
    .COUT0(\yty/yuv_fifo/read_pointer_cry_0[7].CO0 ));
  SLICE_53 SLICE_53( .DI1(\yty/yuv_fifo/read_pointer_s[6] ), 
    .DI0(\yty/yuv_fifo/read_pointer_s[5] ), 
    .D1(\yty/yuv_fifo/read_pointer_cry_0[5].CO0 ), 
    .B1(\yty/yuv_fifo/read_pointer[6] ), 
    .D0(\yty/yuv_fifo/read_pointer_cry[4] ), 
    .B0(\yty/yuv_fifo/read_pointer[5] ), .CE(je_rd), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/read_pointer_cry[4] ), 
    .CIN1(\yty/yuv_fifo/read_pointer_cry_0[5].CO0 ), 
    .Q0(\yty/yuv_fifo/read_pointer[5] ), .Q1(\yty/yuv_fifo/read_pointer[6] ), 
    .F0(\yty/yuv_fifo/read_pointer_s[5] ), 
    .F1(\yty/yuv_fifo/read_pointer_s[6] ), 
    .COUT1(\yty/yuv_fifo/read_pointer_cry[6] ), 
    .COUT0(\yty/yuv_fifo/read_pointer_cry_0[5].CO0 ));
  SLICE_54 SLICE_54( .DI1(\yty/yuv_fifo/read_pointer_s[4] ), 
    .DI0(\yty/yuv_fifo/read_pointer_s[3] ), 
    .D1(\yty/yuv_fifo/read_pointer_cry_0[3].CO0 ), 
    .B1(\yty/yuv_fifo/read_pointer[4] ), 
    .D0(\yty/yuv_fifo/read_pointer_cry[2] ), 
    .B0(\yty/yuv_fifo/read_pointer[3] ), .CE(je_rd), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/read_pointer_cry[2] ), 
    .CIN1(\yty/yuv_fifo/read_pointer_cry_0[3].CO0 ), 
    .Q0(\yty/yuv_fifo/read_pointer[3] ), .Q1(\yty/yuv_fifo/read_pointer[4] ), 
    .F0(\yty/yuv_fifo/read_pointer_s[3] ), 
    .F1(\yty/yuv_fifo/read_pointer_s[4] ), 
    .COUT1(\yty/yuv_fifo/read_pointer_cry[4] ), 
    .COUT0(\yty/yuv_fifo/read_pointer_cry_0[3].CO0 ));
  SLICE_55 SLICE_55( .DI1(\yty/yuv_fifo/read_pointer_s[2] ), 
    .DI0(\yty/yuv_fifo/read_pointer_s[1] ), 
    .D1(\yty/yuv_fifo/read_pointer_cry_0[1].CO0 ), 
    .B1(\yty/yuv_fifo/read_pointer[2] ), 
    .D0(\yty/yuv_fifo/read_pointer_cry[0] ), 
    .B0(\yty/yuv_fifo/read_pointer[1] ), .CE(je_rd), .CLK(pclk_c), 
    .CIN0(\yty/yuv_fifo/read_pointer_cry[0] ), 
    .CIN1(\yty/yuv_fifo/read_pointer_cry_0[1].CO0 ), 
    .Q0(\yty/yuv_fifo/read_pointer[1] ), .Q1(\yty/yuv_fifo/read_pointer[2] ), 
    .F0(\yty/yuv_fifo/read_pointer_s[1] ), 
    .F1(\yty/yuv_fifo/read_pointer_s[2] ), 
    .COUT1(\yty/yuv_fifo/read_pointer_cry[2] ), 
    .COUT0(\yty/yuv_fifo/read_pointer_cry_0[1].CO0 ));
  SLICE_56 SLICE_56( .DI1(\yty/yuv_fifo/read_pointer_s[0] ), 
    .D1(\yty/yuv_fifo/read_pointer_cry_0[0].CO0 ), 
    .B1(\yty/yuv_fifo/read_pointer[0] ), 
    .C0(\yty/yuv_fifo/read_pointer_scalar ), 
    .B0(\yty/yuv_fifo/read_pointer_scalar ), .CE(je_rd), .CLK(pclk_c), 
    .CIN1(\yty/yuv_fifo/read_pointer_cry_0[0].CO0 ), 
    .Q1(\yty/yuv_fifo/read_pointer[0] ), .F1(\yty/yuv_fifo/read_pointer_s[0] ), 
    .COUT1(\yty/yuv_fifo/read_pointer_cry[0] ), 
    .COUT0(\yty/yuv_fifo/read_pointer_cry_0[0].CO0 ));
  SLICE_57 SLICE_57( .D1(\yty/img_col_cry_0[0].CO0 ), .B1(\yty/img_col[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\yty/img_col_cry_0[0].CO0 ), 
    .F1(\yty/img_col_s[0] ), .COUT1(\yty/img_col_cry[0] ), 
    .COUT0(\yty/img_col_cry_0[0].CO0 ));
  SLICE_58 SLICE_58( .D1(\je/un5_QNT_DU.I_9_6_0.CO0 ), .D0(\je/I_9_4 ), 
    .B0(\je/I_9_6_and_lofx ), .CIN0(\je/I_9_4 ), 
    .CIN1(\je/un5_QNT_DU.I_9_6_0.CO0 ), .F1(\je/N_7 ), 
    .COUT0(\je/un5_QNT_DU.I_9_6_0.CO0 ));
  SLICE_59 SLICE_59( .D1(\je/un5_QNT_DU.I_9_4_0.CO0 ), .B1(\je/I_9_4_and ), 
    .D0(\je/I_9_2 ), .B0(\je/I_9_3_and ), .CIN0(\je/I_9_2 ), 
    .CIN1(\je/un5_QNT_DU.I_9_4_0.CO0 ), .COUT1(\je/I_9_4 ), 
    .COUT0(\je/un5_QNT_DU.I_9_4_0.CO0 ));
  SLICE_60 SLICE_60( .D1(\je/un5_QNT_DU.I_9_2_0.CO0 ), .B1(\je/I_9_2_and ), 
    .D0(\je/I_9_0 ), .B0(\je/I_9_1_and ), .CIN0(\je/I_9_0 ), 
    .CIN1(\je/un5_QNT_DU.I_9_2_0.CO0 ), .COUT1(\je/I_9_2 ), 
    .COUT0(\je/un5_QNT_DU.I_9_2_0.CO0 ));
  SLICE_61 SLICE_61( .D1(\je/un5_QNT_DU.I_9_0_0.CO0 ), .B1(\je/I_9_0_and ), 
    .B0(\je/I_9_and ), .CIN1(\je/un5_QNT_DU.I_9_0_0.CO0 ), .COUT1(\je/I_9_0 ), 
    .COUT0(\je/un5_QNT_DU.I_9_0_0.CO0 ));
  SLICE_62 SLICE_62( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNITG05M4.CO0 ), 
    .C1(\je/mult1_inf_abs0[7] ), .B1(\je/mult1_un3_sum_c7_i ), 
    .D0(\je/mult1_un10_sum_1_cry_6 ), .C0(\je/mult1_un3_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II_0 ), 
    .CIN0(\je/mult1_un10_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNITG05M4.CO0 ), 
    .F0(\je/mult1_un10_sum1[7] ), .F1(\je/mult1_un10_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNITG05M4.CO0 ));
  SLICE_63 SLICE_63( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNILN7OH3.CO0 ), 
    .C1(\je/mult1_un3_sum[5] ), .B1(\je/mult1_inf_abs0[6] ), 
    .D0(\je/mult1_un10_sum_1_cry_4 ), .C0(\je/mult1_un3_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI9GK2I ), 
    .CIN0(\je/mult1_un10_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNILN7OH3.CO0 ), 
    .F0(\je/mult1_un10_sum1[5] ), .F1(\je/mult1_un10_sum1[6] ), 
    .COUT1(\je/mult1_un10_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNILN7OH3.CO0 ));
  SLICE_64 SLICE_64( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.CO0 ), 
    .C1(\je/mult1_un3_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH ), 
    .D0(\je/mult1_un10_sum_1_cry_2 ), .C0(\je/mult1_un3_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNITQ98H ), 
    .CIN0(\je/mult1_un10_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.CO0 ), 
    .F0(\je/mult1_un10_sum1[3] ), .F1(\je/mult1_un10_sum1[4] ), 
    .COUT1(\je/mult1_un10_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.CO0 ));
  SLICE_65 SLICE_65( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI7I6CP.CO0 ), 
    .C1(\je/mult1_un3_sum[1] ), .B1(\je/mult1_inf_abs0[2] ), 
    .D0(\je/mult1_un10_sum_1_cry_0 ), .C0(\je/mult1_un3_sum_axb0_i ), 
    .B0(\je/mult1_inf_abs0[1] ), .CIN0(\je/mult1_un10_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI7I6CP.CO0 ), 
    .F0(\je/mult1_un10_sum1[1] ), .F1(\je/mult1_un10_sum1[2] ), 
    .COUT1(\je/mult1_un10_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI7I6CP.CO0 ));
  SLICE_66 SLICE_66( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un10_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un10_sum1[0] ), .COUT1(\je/mult1_un10_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_1_cry_0_0.CO0 ));
  SLICE_67 SLICE_67( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIO1OJ5L1.CO0 ), 
    .B1(\je/mult1_un94_sum_1_axb_8 ), .D0(\je/mult1_un94_sum_1_cry_6 ), 
    .C0(\je/mult1_un87_sum[6] ), .B0(\je/QNT_DU_ret_10_RNI8993TT2 ), 
    .CIN0(\je/mult1_un94_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIO1OJ5L1.CO0 ), 
    .F0(\je/mult1_un94_sum1[7] ), .F1(\je/mult1_un94_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIO1OJ5L1.CO0 ));
  SLICE_68 SLICE_68( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIOER05Q1.CO0 ), 
    .C1(\je/mult1_un87_sum[5] ), .B1(\je/QNT_DU_ret_10_RNI7893TT2 ), 
    .D0(\je/mult1_un94_sum_1_cry_4 ), .C0(\je/mult1_un87_sum[4] ), 
    .B0(\je/QNT_DU_ret_10_RNI1B5N181 ), .CIN0(\je/mult1_un94_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIOER05Q1.CO0 ), 
    .F0(\je/mult1_un94_sum1[5] ), .F1(\je/mult1_un94_sum1[6] ), 
    .COUT1(\je/mult1_un94_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIOER05Q1.CO0 ));
  SLICE_69 SLICE_69( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI1QK1RP3.CO0 ), 
    .C1(\je/mult1_un87_sum[3] ), .B1(\je/QNT_DU_ret_10_RNI0A5N181 ), 
    .D0(\je/mult1_un94_sum_1_cry_2 ), .C0(\je/mult1_un87_sum[2] ), 
    .B0(\je/QNT_DU_ret_10_RNII8FU8S1 ), .CIN0(\je/mult1_un94_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI1QK1RP3.CO0 ), 
    .F0(\je/mult1_un94_sum1[3] ), .F1(\je/mult1_un94_sum1[4] ), 
    .COUT1(\je/mult1_un94_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI1QK1RP3.CO0 ));
  SLICE_70 SLICE_70( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNISA0D08.CO0 ), 
    .C1(\je/mult1_un87_sum[1] ), .B1(\je/QNT_DU_ret_10_RNIH7FU8S1 ), 
    .D0(\je/mult1_un94_sum_1_cry_0 ), .C0(\je/mult1_un87_sum[0] ), 
    .B0(\je/QNT_DU_ret_10_RNI8VO7SM ), .CIN0(\je/mult1_un94_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNISA0D08.CO0 ), 
    .F0(\je/mult1_un94_sum1[1] ), .F1(\je/mult1_un94_sum1[2] ), 
    .COUT1(\je/mult1_un94_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNISA0D08.CO0 ));
  SLICE_71 SLICE_71( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIJ32H.CO0 ), 
    .C1(\je/mult1_un94_sum_0 ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIJ32H.CO0 ), 
    .F1(\je/mult1_un94_sum1[0] ), .COUT1(\je/mult1_un94_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIJ32H.CO0 ));
  SLICE_72 SLICE_72( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIO4N6803.CO0 ), 
    .B1(\je/mult1_un87_sum_0_axb_8 ), .D0(\je/mult1_un87_sum_0_cry_6 ), 
    .C0(\je/mult1_un80_sum[6] ), .B0(\je/QNT_DU_ret_3_RNIOEVH1E ), 
    .CIN0(\je/mult1_un87_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIO4N6803.CO0 ), 
    .F0(\je/mult1_un87_sum0[7] ), .F1(\je/mult1_un87_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIO4N6803.CO0 ));
  SLICE_73 SLICE_73( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNI88KNK02.CO0 ), 
    .C1(\je/mult1_un80_sum[5] ), .B1(\je/QNT_DU_ret_3_RNILEVH1E ), 
    .D0(\je/mult1_un87_sum_0_cry_4 ), .C0(\je/mult1_un80_sum[4] ), 
    .B0(\je/QNT_DU_ret_9_RNIB7BGD8 ), .CIN0(\je/mult1_un87_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNI88KNK02.CO0 ), 
    .F0(\je/mult1_un87_sum0[5] ), .F1(\je/mult1_un87_sum0[6] ), 
    .COUT1(\je/mult1_un87_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNI88KNK02.CO0 ));
  SLICE_74 SLICE_74( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIRJ8N8S.CO0 ), 
    .C1(\je/mult1_un80_sum[3] ), .B1(\je/QNT_DU_ret_9_RNIE7BGD8 ), 
    .D0(\je/mult1_un87_sum_0_cry_2 ), .C0(\je/mult1_un80_sum[2] ), 
    .B0(\je/QNT_DU_ret_9_RNICBNK25 ), .CIN0(\je/mult1_un87_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIRJ8N8S.CO0 ), 
    .F0(\je/mult1_un87_sum0[3] ), .F1(\je/mult1_un87_sum0[4] ), 
    .COUT1(\je/mult1_un87_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNIRJ8N8S.CO0 ));
  SLICE_75 SLICE_75( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIM38T76.CO0 ), 
    .C1(\je/mult1_un80_sum[1] ), .B1(\je/mult1_un2_temp_b_o[2] ), 
    .D0(\je/mult1_un87_sum_0_cry_0 ), .C0(\je/mult1_un80_sum[0] ), 
    .B0(\je/QNT_DU_ret_9_RNIVCINN2 ), .CIN0(\je/mult1_un87_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIM38T76.CO0 ), 
    .F0(\je/mult1_un87_sum0[1] ), .F1(\je/mult1_un87_sum0[2] ), 
    .COUT1(\je/mult1_un87_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNIM38T76.CO0 ));
  SLICE_76 SLICE_76( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9_0.CO0 ), 
    .C1(\je/mult1_un87_sum_0 ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9_0.CO0 ), 
    .F1(\je/mult1_un87_sum0[0] ), .COUT1(\je/mult1_un87_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9_0.CO0 ));
  SLICE_77 SLICE_77( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNI4KPN603.CO0 ), 
    .B1(\je/mult1_un87_sum_1_axb_8 ), .D0(\je/mult1_un87_sum_1_cry_6 ), 
    .C0(\je/mult1_un80_sum[6] ), .B0(\je/QNT_DU_ret_3_RNIAVHC1E ), 
    .CIN0(\je/mult1_un87_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNI4KPN603.CO0 ), 
    .F0(\je/mult1_un87_sum1[7] ), .F1(\je/mult1_un87_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNI4KPN603.CO0 ));
  SLICE_78 SLICE_78( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIC42NJ02.CO0 ), 
    .C1(\je/mult1_un80_sum[5] ), .B1(\je/QNT_DU_ret_3_RNI9UHC1E ), 
    .D0(\je/mult1_un87_sum_1_cry_4 ), .C0(\je/mult1_un80_sum[4] ), 
    .B0(\je/QNT_DU_ret_9_RNIPITAD8 ), .CIN0(\je/mult1_un87_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIC42NJ02.CO0 ), 
    .F0(\je/mult1_un87_sum1[5] ), .F1(\je/mult1_un87_sum1[6] ), 
    .COUT1(\je/mult1_un87_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNIC42NJ02.CO0 ));
  SLICE_79 SLICE_79( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.CO0 ), 
    .C1(\je/mult1_un80_sum[3] ), .B1(\je/QNT_DU_ret_9_RNIOHTAD8 ), 
    .D0(\je/mult1_un87_sum_1_cry_2 ), .C0(\je/mult1_un80_sum[2] ), 
    .B0(\je/QNT_DU_ret_9_RNIIK9F25 ), .CIN0(\je/mult1_un87_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.CO0 ), 
    .F0(\je/mult1_un87_sum1[3] ), .F1(\je/mult1_un87_sum1[4] ), 
    .COUT1(\je/mult1_un87_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.CO0 ));
  SLICE_80 SLICE_80( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNI8HCI76.CO0 ), 
    .C1(\je/mult1_un80_sum[1] ), .B1(\je/mult1_inf_abs0_o[2] ), 
    .D0(\je/mult1_un87_sum_1_cry_0 ), .C0(\je/mult1_un80_sum[0] ), 
    .B0(\je/QNT_DU_ret_9_RNI6J4IN2 ), .CIN0(\je/mult1_un87_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNI8HCI76.CO0 ), 
    .F0(\je/mult1_un87_sum1[1] ), .F1(\je/mult1_un87_sum1[2] ), 
    .COUT1(\je/mult1_un87_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNI8HCI76.CO0 ));
  SLICE_81 SLICE_81( .D1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9.CO0 ), 
    .C1(\je/mult1_un87_sum_0 ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9.CO0 ), 
    .F1(\je/mult1_un87_sum1[0] ), .COUT1(\je/mult1_un87_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9.CO0 ));
  SLICE_82 SLICE_82( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIGAKDU3.CO0 ), 
    .B1(\je/mult1_un80_sum_0_axb_8 ), .D0(\je/mult1_un80_sum_0_cry_6 ), 
    .C0(\je/mult1_un73_sum[6] ), .B0(\je/mult1_un2_temp_b_o[7] ), 
    .CIN0(\je/mult1_un80_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIGAKDU3.CO0 ), 
    .F0(\je/mult1_un80_sum0[7] ), .F1(\je/mult1_un80_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIGAKDU3.CO0 ));
  SLICE_83 SLICE_83( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIMLS062.CO0 ), 
    .C1(\je/mult1_un73_sum[5] ), .B1(\je/mult1_un2_temp_b_o[6] ), 
    .D0(\je/mult1_un80_sum_0_cry_4 ), .C0(\je/mult1_un73_sum[4] ), 
    .B0(\je/mult1_un2_temp_b_o[5] ), .CIN0(\je/mult1_un80_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIMLS062.CO0 ), 
    .F0(\je/mult1_un80_sum0[5] ), .F1(\je/mult1_un80_sum0[6] ), 
    .COUT1(\je/mult1_un80_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNIMLS062.CO0 ));
  SLICE_84 SLICE_84( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNI7B7S11.CO0 ), 
    .C1(\je/mult1_un73_sum[3] ), .B1(\je/mult1_un2_temp_b_o[4] ), 
    .D0(\je/mult1_un80_sum_0_cry_2 ), .C0(\je/mult1_un73_sum[2] ), 
    .B0(\je/mult1_un2_temp_b_o[3] ), .CIN0(\je/mult1_un80_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNI7B7S11.CO0 ), 
    .F0(\je/mult1_un80_sum0[3] ), .F1(\je/mult1_un80_sum0[4] ), 
    .COUT1(\je/mult1_un80_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNI7B7S11.CO0 ));
  SLICE_85 SLICE_85( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNI6QUBC.CO0 ), 
    .C1(\je/mult1_un73_sum[1] ), .B1(\je/mult1_un2_temp_b_o[2] ), 
    .D0(\je/mult1_un80_sum_0_cry_0 ), .C0(\je/mult1_un73_sum[0] ), 
    .B0(\je/mult1_un2_temp_b_o[1] ), .CIN0(\je/mult1_un80_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNI6QUBC.CO0 ), 
    .F0(\je/mult1_un80_sum0[1] ), .F1(\je/mult1_un80_sum0[2] ), 
    .COUT1(\je/mult1_un80_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNI6QUBC.CO0 ));
  SLICE_86 SLICE_86( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54_0.CO0 ), 
    .C1(\je/mult1_un80_sum_0 ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54_0.CO0 ), 
    .F1(\je/mult1_un80_sum0[0] ), .COUT1(\je/mult1_un80_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54_0.CO0 ));
  SLICE_87 SLICE_87( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNISPMUS3.CO0 ), 
    .B1(\je/mult1_un80_sum_1_axb_8 ), .D0(\je/mult1_un80_sum_1_cry_6 ), 
    .C0(\je/mult1_un73_sum[6] ), .B0(\je/mult1_inf_abs0_o[7] ), 
    .CIN0(\je/mult1_un80_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNISPMUS3.CO0 ), 
    .F0(\je/mult1_un80_sum1[7] ), .F1(\je/mult1_un80_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNISPMUS3.CO0 ));
  SLICE_88 SLICE_88( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIQHA052.CO0 ), 
    .C1(\je/mult1_un73_sum[5] ), .B1(\je/mult1_inf_abs0_o[6] ), 
    .D0(\je/mult1_un80_sum_1_cry_4 ), .C0(\je/mult1_un73_sum[4] ), 
    .B0(\je/mult1_inf_abs0_o[5] ), .CIN0(\je/mult1_un80_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIQHA052.CO0 ), 
    .F0(\je/mult1_un80_sum1[5] ), .F1(\je/mult1_un80_sum1[6] ), 
    .COUT1(\je/mult1_un80_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNIQHA052.CO0 ));
  SLICE_89 SLICE_89( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNI9CG611.CO0 ), 
    .C1(\je/mult1_un73_sum[3] ), .B1(\je/mult1_inf_abs0_o[4] ), 
    .D0(\je/mult1_un80_sum_1_cry_2 ), .C0(\je/mult1_un73_sum[2] ), 
    .B0(\je/mult1_inf_abs0_o[3] ), .CIN0(\je/mult1_un80_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNI9CG611.CO0 ), 
    .F0(\je/mult1_un80_sum1[3] ), .F1(\je/mult1_un80_sum1[4] ), 
    .COUT1(\je/mult1_un80_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNI9CG611.CO0 ));
  SLICE_90 SLICE_90( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIO731C.CO0 ), 
    .C1(\je/mult1_un73_sum[1] ), .B1(\je/mult1_inf_abs0_o[2] ), 
    .D0(\je/mult1_un80_sum_1_cry_0 ), .C0(\je/mult1_un73_sum[0] ), 
    .B0(\je/mult1_inf_abs0_o[1] ), .CIN0(\je/mult1_un80_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIO731C.CO0 ), 
    .F0(\je/mult1_un80_sum1[1] ), .F1(\je/mult1_un80_sum1[2] ), 
    .COUT1(\je/mult1_un80_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNIO731C.CO0 ));
  SLICE_91 SLICE_91( .D1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54.CO0 ), 
    .C1(\je/mult1_un80_sum_0 ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54.CO0 ), 
    .F1(\je/mult1_un80_sum1[0] ), .COUT1(\je/mult1_un80_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54.CO0 ));
  SLICE_92 SLICE_92( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIVLVUF.CO0 ), 
    .C1(\je/mult1_un2_temp_b_o[8] ), .B1(\je/mult1_un66_sum[7] ), 
    .D0(\je/mult1_un73_sum_0_cry_6 ), .C0(\je/mult1_un66_sum[6] ), 
    .B0(\je/mult1_un2_temp_b_o[7] ), .CIN0(\je/mult1_un73_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIVLVUF.CO0 ), 
    .F0(\je/mult1_un73_sum0[7] ), .F1(\je/mult1_un73_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIVLVUF.CO0 ));
  SLICE_93 SLICE_93( .D1(\je/un5_QNT_DU.QNT_DU_ret_1_RNI4E0U9.CO0 ), 
    .C1(\je/mult1_un66_sum[5] ), .B1(\je/mult1_un2_temp_b_o[6] ), 
    .D0(\je/mult1_un73_sum_0_cry_4 ), .C0(\je/mult1_un66_sum[4] ), 
    .B0(\je/mult1_un2_temp_b_o[5] ), .CIN0(\je/mult1_un73_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_1_RNI4E0U9.CO0 ), 
    .F0(\je/mult1_un73_sum0[5] ), .F1(\je/mult1_un73_sum0[6] ), 
    .COUT1(\je/mult1_un73_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_1_RNI4E0U9.CO0 ));
  SLICE_94 SLICE_94( .D1(\je/un5_QNT_DU.QNT_DU_ret_12_RNIH7BE5.CO0 ), 
    .C1(\je/mult1_un66_sum[3] ), .B1(\je/mult1_un2_temp_b_o[4] ), 
    .D0(\je/mult1_un73_sum_0_cry_2 ), .C0(\je/mult1_un66_sum[2] ), 
    .B0(\je/mult1_un2_temp_b_o[3] ), .CIN0(\je/mult1_un73_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_12_RNIH7BE5.CO0 ), 
    .F0(\je/mult1_un73_sum0[3] ), .F1(\je/mult1_un73_sum0[4] ), 
    .COUT1(\je/mult1_un73_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_12_RNIH7BE5.CO0 ));
  SLICE_95 SLICE_95( .D1(\je/un5_QNT_DU.QNT_DU_ret_12_RNIVMU82.CO0 ), 
    .C1(\je/mult1_un66_sum[1] ), .B1(\je/mult1_un2_temp_b_o[2] ), 
    .D0(\je/mult1_un73_sum_0_cry_0 ), .C0(\je/mult1_un66_sum[0] ), 
    .B0(\je/mult1_un2_temp_b_o[1] ), .CIN0(\je/mult1_un73_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_12_RNIVMU82.CO0 ), 
    .F0(\je/mult1_un73_sum0[1] ), .F1(\je/mult1_un73_sum0[2] ), 
    .COUT1(\je/mult1_un73_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_12_RNIVMU82.CO0 ));
  SLICE_96 SLICE_96( .D1(\je/un5_QNT_DU.QNT_DU_ret_12_RNI268F.CO0 ), 
    .C1(\je/mult1_un73_sum_0 ), .B1(\je/QNT_DU_ret_116_fast[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_12_RNI268F.CO0 ), 
    .F1(\je/mult1_un73_sum0[0] ), .COUT1(\je/mult1_un73_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_12_RNI268F.CO0 ));
  SLICE_97 SLICE_97( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.CO0 ), 
    .B1(\je/mult1_un66_sum[7] ), .D0(\je/mult1_un73_sum_1_cry_6 ), 
    .C0(\je/mult1_un66_sum[6] ), .B0(\je/mult1_inf_abs0_o[7] ), 
    .CIN0(\je/mult1_un73_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.CO0 ), 
    .F0(\je/mult1_un73_sum1[7] ), .F1(\je/mult1_un73_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.CO0 ));
  SLICE_98 SLICE_98( .D1(\je/un5_QNT_DU.QNT_DU_ret_1_RNI7AET8.CO0 ), 
    .C1(\je/mult1_un66_sum[5] ), .B1(\je/mult1_inf_abs0_o[6] ), 
    .D0(\je/mult1_un73_sum_1_cry_4 ), .C0(\je/mult1_un66_sum[4] ), 
    .B0(\je/mult1_inf_abs0_o[5] ), .CIN0(\je/mult1_un73_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_1_RNI7AET8.CO0 ), 
    .F0(\je/mult1_un73_sum1[5] ), .F1(\je/mult1_un73_sum1[6] ), 
    .COUT1(\je/mult1_un73_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_1_RNI7AET8.CO0 ));
  SLICE_99 SLICE_99( .D1(\je/un5_QNT_DU.QNT_DU_ret_11_RNII8KO4.CO0 ), 
    .C1(\je/mult1_un66_sum[3] ), .B1(\je/mult1_inf_abs0_o[4] ), 
    .D0(\je/mult1_un73_sum_1_cry_2 ), .C0(\je/mult1_un66_sum[2] ), 
    .B0(\je/mult1_inf_abs0_o[3] ), .CIN0(\je/mult1_un73_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_11_RNII8KO4.CO0 ), 
    .F0(\je/mult1_un73_sum1[3] ), .F1(\je/mult1_un73_sum1[4] ), 
    .COUT1(\je/mult1_un73_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_11_RNII8KO4.CO0 ));
  SLICE_100 SLICE_100( .D1(\je/un5_QNT_DU.QNT_DU_ret_11_RNIG43U1.CO0 ), 
    .C1(\je/mult1_un66_sum[1] ), .B1(\je/mult1_inf_abs0_o[2] ), 
    .D0(\je/mult1_un73_sum_1_cry_0 ), .C0(\je/mult1_un66_sum[0] ), 
    .B0(\je/mult1_inf_abs0_o[1] ), .CIN0(\je/mult1_un73_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_11_RNIG43U1.CO0 ), 
    .F0(\je/mult1_un73_sum1[1] ), .F1(\je/mult1_un73_sum1[2] ), 
    .COUT1(\je/mult1_un73_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_11_RNIG43U1.CO0 ));
  SLICE_101 SLICE_101( .D1(\je/un5_QNT_DU.QNT_DU_ret_11_RNI168F.CO0 ), 
    .C1(\je/mult1_un73_sum_1 ), .B1(\je/QNT_DU_ret_116_fast[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_11_RNI168F.CO0 ), 
    .F1(\je/mult1_un73_sum1[0] ), .COUT1(\je/mult1_un73_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_11_RNI168F.CO0 ));
  SLICE_102 SLICE_102( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0 ), 
    .B1(\je/mult1_un24_sum_0_axb_8 ), .D0(\je/mult1_un24_sum_0_cry_6 ), 
    .C0(\je/mult1_un17_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2 ), 
    .CIN0(\je/mult1_un24_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0 ), 
    .F0(\je/mult1_un24_sum0[7] ), .F1(\je/mult1_un24_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.CO0 ));
  SLICE_103 SLICE_103( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIBIG43S2.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNI8SL81K2 ), 
    .D0(\je/mult1_un24_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIEHN9TB1 ), 
    .CIN0(\je/mult1_un24_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIBIG43S2.CO0 ), 
    .F0(\je/mult1_un24_sum0[5] ), .F1(\je/mult1_un24_sum0[6] ), 
    .COUT1(\je/mult1_un24_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIBIG43S2.CO0 ));
  SLICE_104 SLICE_104( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQJRQ3S2.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIDHN9TB1 ), 
    .D0(\je/mult1_un24_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNITFF2KJ ), 
    .CIN0(\je/mult1_un24_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQJRQ3S2.CO0 ), 
    .F0(\je/mult1_un24_sum0[3] ), .F1(\je/mult1_un24_sum0[4] ), 
    .COUT1(\je/mult1_un24_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQJRQ3S2.CO0 ));
  SLICE_105 SLICE_105( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIP1DNHS.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNI5FF2KJ ), 
    .D0(\je/mult1_un24_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIOCT1L8 ), 
    .CIN0(\je/mult1_un24_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIP1DNHS.CO0 ), 
    .F0(\je/mult1_un24_sum0[1] ), .F1(\je/mult1_un24_sum0[2] ), 
    .COUT1(\je/mult1_un24_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIP1DNHS.CO0 ));
  SLICE_106 SLICE_106( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un24_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un24_sum0[0] ), .COUT1(\je/mult1_un24_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_0_cry_0_0.CO0 ));
  SLICE_107 SLICE_107( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0 ), 
    .B1(\je/mult1_un24_sum_1_axb_8 ), .D0(\je/mult1_un24_sum_1_cry_6 ), 
    .C0(\je/mult1_un17_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0 ), 
    .CIN0(\je/mult1_un24_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0 ), 
    .F0(\je/mult1_un24_sum1[7] ), .F1(\je/mult1_un24_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.CO0 ));
  SLICE_108 SLICE_108( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIUEQUHA1.CO0 ), 
    .C1(\je/mult1_un17_sum[5] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNIV63PC32 ), 
    .D0(\je/mult1_un24_sum_1_cry_4 ), .C0(\je/mult1_un17_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIHHU01V3 ), 
    .CIN0(\je/mult1_un24_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIUEQUHA1.CO0 ), 
    .F0(\je/mult1_un24_sum1[5] ), .F1(\je/mult1_un24_sum1[6] ), 
    .COUT1(\je/mult1_un24_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIUEQUHA1.CO0 ));
  SLICE_109 SLICE_109( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI4E8LK51.CO0 ), 
    .C1(\je/mult1_un17_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIGHU01V3 ), 
    .D0(\je/mult1_un24_sum_1_cry_2 ), .C0(\je/mult1_un17_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIOHA35M1 ), 
    .CIN0(\je/mult1_un24_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI4E8LK51.CO0 ), 
    .F0(\je/mult1_un24_sum1[3] ), .F1(\je/mult1_un24_sum1[4] ), 
    .COUT1(\je/mult1_un24_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI4E8LK51.CO0 ));
  SLICE_110 SLICE_110( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIGB1HPQ3.CO0 ), 
    .C1(\je/mult1_un17_sum[1] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNILHA35M1 ), 
    .D0(\je/mult1_un24_sum_1_cry_0 ), .C0(\je/mult1_un17_sum[0] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIVAK18L ), 
    .CIN0(\je/mult1_un24_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIGB1HPQ3.CO0 ), 
    .F0(\je/mult1_un24_sum1[1] ), .F1(\je/mult1_un24_sum1[2] ), 
    .COUT1(\je/mult1_un24_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIGB1HPQ3.CO0 ));
  SLICE_111 SLICE_111( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un24_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un24_sum1[0] ), .COUT1(\je/mult1_un24_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_1_cry_0_0.CO0 ));
  SLICE_112 SLICE_112( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.CO0 ), 
    .B1(\je/mult1_un38_sum_0_axb_8 ), .D0(\je/mult1_un38_sum_0_cry_6 ), 
    .C0(\je/mult1_un31_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2 ), 
    .CIN0(\je/mult1_un38_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.CO0 ), 
    .F0(\je/mult1_un38_sum0[7] ), .F1(\je/mult1_un38_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.CO0 ));
  SLICE_113 SLICE_113( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIOOI7963.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNIQD0N1M ), 
    .D0(\je/mult1_un38_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI6VPCB22 ), 
    .CIN0(\je/mult1_un38_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIOOI7963.CO0 ), 
    .F0(\je/mult1_un38_sum0[5] ), .F1(\je/mult1_un38_sum0[6] ), 
    .COUT1(\je/mult1_un38_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIOOI7963.CO0 ));
  SLICE_114 SLICE_114( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI5VPCB22 ), 
    .D0(\je/mult1_un38_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIV1D8VA1 ), 
    .CIN0(\je/mult1_un38_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.CO0 ), 
    .F0(\je/mult1_un38_sum0[3] ), .F1(\je/mult1_un38_sum0[4] ), 
    .COUT1(\je/mult1_un38_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.CO0 ));
  SLICE_115 SLICE_115( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1 ), 
    .D0(\je/mult1_un38_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI8CVO8L3 ), 
    .CIN0(\je/mult1_un38_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.CO0 ), 
    .F0(\je/mult1_un38_sum0[1] ), .F1(\je/mult1_un38_sum0[2] ), 
    .COUT1(\je/mult1_un38_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.CO0 ));
  SLICE_116 SLICE_116( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un38_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un38_sum0[0] ), .COUT1(\je/mult1_un38_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_0_cry_0_0.CO0 ));
  SLICE_117 SLICE_117( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOF82BD1.CO0 ), 
    .B1(\je/mult1_un38_sum_1_axb_8 ), .D0(\je/mult1_un38_sum_1_cry_6 ), 
    .C0(\je/mult1_un31_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2_0 ), 
    .CIN0(\je/mult1_un38_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOF82BD1.CO0 ), 
    .F0(\je/mult1_un38_sum1[7] ), .F1(\je/mult1_un38_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOF82BD1.CO0 ));
  SLICE_118 SLICE_118( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.CO0 ), 
    .C1(\je/mult1_un31_sum[5] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNIPDONCR3 ), 
    .D0(\je/mult1_un38_sum_1_cry_4 ), .C0(\je/mult1_un31_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIVMA99B3 ), 
    .CIN0(\je/mult1_un38_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.CO0 ), 
    .F0(\je/mult1_un38_sum1[5] ), .F1(\je/mult1_un38_sum1[6] ), 
    .COUT1(\je/mult1_un38_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.CO0 ));
  SLICE_119 SLICE_119( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.CO0 ), 
    .C1(\je/mult1_un31_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3 ), 
    .D0(\je/mult1_un38_sum_1_cry_2 ), .C0(\je/mult1_un31_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIGSGJAN ), 
    .CIN0(\je/mult1_un38_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.CO0 ), 
    .F0(\je/mult1_un38_sum1[3] ), .F1(\je/mult1_un38_sum1[4] ), 
    .COUT1(\je/mult1_un38_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.CO0 ));
  SLICE_120 SLICE_120( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9BB73R3.CO0 ), 
    .C1(\je/mult1_un31_sum[1] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIDSGJAN ), 
    .D0(\je/mult1_un38_sum_1_cry_0 ), .C0(\je/mult1_un31_sum[0] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI1U757M3 ), 
    .CIN0(\je/mult1_un38_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9BB73R3.CO0 ), 
    .F0(\je/mult1_un38_sum1[1] ), .F1(\je/mult1_un38_sum1[2] ), 
    .COUT1(\je/mult1_un38_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9BB73R3.CO0 ));
  SLICE_121 SLICE_121( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un38_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un38_sum1[0] ), .COUT1(\je/mult1_un38_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_1_cry_0_0.CO0 ));
  SLICE_122 SLICE_122( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.CO0 ), 
    .B1(\je/mult1_un52_sum_0_axb_8 ), .D0(\je/mult1_un52_sum_0_cry_6 ), 
    .C0(\je/mult1_un45_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0 ), 
    .CIN0(\je/mult1_un52_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.CO0 ), 
    .F0(\je/mult1_un52_sum0[7] ), .F1(\je/mult1_un52_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.CO0 ));
  SLICE_123 SLICE_123( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIHK45661.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNIIBK5V93 ), 
    .D0(\je/mult1_un52_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI68DP751 ), 
    .CIN0(\je/mult1_un52_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIHK45661.CO0 ), 
    .F0(\je/mult1_un52_sum0[5] ), .F1(\je/mult1_un52_sum0[6] ), 
    .COUT1(\je/mult1_un52_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIHK45661.CO0 ));
  SLICE_124 SLICE_124( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUFREUM.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI58DP751 ), 
    .D0(\je/mult1_un52_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIHR4IB51 ), 
    .CIN0(\je/mult1_un52_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUFREUM.CO0 ), 
    .F0(\je/mult1_un52_sum0[3] ), .F1(\je/mult1_un52_sum0[4] ), 
    .COUT1(\je/mult1_un52_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUFREUM.CO0 ));
  SLICE_125 SLICE_125( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIHR1CAC2.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIPQ4IB51 ), 
    .D0(\je/mult1_un52_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIABHFN61 ), 
    .CIN0(\je/mult1_un52_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIHR1CAC2.CO0 ), 
    .F0(\je/mult1_un52_sum0[1] ), .F1(\je/mult1_un52_sum0[2] ), 
    .COUT1(\je/mult1_un52_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIHR1CAC2.CO0 ));
  SLICE_126 SLICE_126( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un52_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un52_sum0[0] ), .COUT1(\je/mult1_un52_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_0_cry_0_0.CO0 ));
  SLICE_127 SLICE_127( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.CO0 ), 
    .B1(\je/mult1_un52_sum_1_axb_8 ), .D0(\je/mult1_un52_sum_1_cry_6 ), 
    .C0(\je/mult1_un45_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M ), 
    .CIN0(\je/mult1_un52_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.CO0 ), 
    .F0(\je/mult1_un52_sum1[7] ), .F1(\je/mult1_un52_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.CO0 ));
  SLICE_128 SLICE_128( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICL96HP2.CO0 ), 
    .C1(\je/mult1_un45_sum[5] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNI058J4I3 ), 
    .D0(\je/mult1_un52_sum_1_cry_4 ), .C0(\je/mult1_un45_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIUDIIRU3 ), 
    .CIN0(\je/mult1_un52_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICL96HP2.CO0 ), 
    .F0(\je/mult1_un52_sum1[5] ), .F1(\je/mult1_un52_sum1[6] ), 
    .COUT1(\je/mult1_un52_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICL96HP2.CO0 ));
  SLICE_129 SLICE_129( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIO5QHN6.CO0 ), 
    .C1(\je/mult1_un45_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNITMNIB22 ), 
    .D0(\je/mult1_un52_sum_1_cry_2 ), .C0(\je/mult1_un45_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIPL2LM22 ), 
    .CIN0(\je/mult1_un52_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIO5QHN6.CO0 ), 
    .F0(\je/mult1_un52_sum1[3] ), .F1(\je/mult1_un52_sum1[4] ), 
    .COUT1(\je/mult1_un52_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIO5QHN6.CO0 ));
  SLICE_130 SLICE_130( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIKIR5672.CO0 ), 
    .C1(\je/mult1_un45_sum[1] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIML2LM22 ), 
    .D0(\je/mult1_un52_sum_1_cry_0 ), .C0(\je/mult1_un45_sum[0] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIQ78DQ62 ), 
    .CIN0(\je/mult1_un52_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIKIR5672.CO0 ), 
    .F0(\je/mult1_un52_sum1[1] ), .F1(\je/mult1_un52_sum1[2] ), 
    .COUT1(\je/mult1_un52_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIKIR5672.CO0 ));
  SLICE_131 SLICE_131( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un52_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un52_sum1[0] ), .COUT1(\je/mult1_un52_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_1_cry_0_0.CO0 ));
  SLICE_132 SLICE_132( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNIQDUS53.CO0 ), 
    .B1(\je/mult1_un10_sum_0_axb_8 ), .D0(\je/mult1_un10_sum_0_cry_6 ), 
    .C0(\je/mult1_un3_sum[6] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II ), 
    .CIN0(\je/mult1_un10_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNIQDUS53.CO0 ), 
    .F0(\je/mult1_un10_sum0[7] ), .F1(\je/mult1_un10_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNIQDUS53.CO0 ));
  SLICE_133 SLICE_133( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), .B1(\je/mult1_un3_sum[5] ), 
    .D0(\je/mult1_un10_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/mult1_un3_sum[4] ), .CIN0(\je/mult1_un10_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.CO0 ), 
    .F0(\je/mult1_un10_sum0[5] ), .F1(\je/mult1_un10_sum0[6] ), 
    .COUT1(\je/mult1_un10_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.CO0 ));
  SLICE_134 SLICE_134( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI1DTG9 ), 
    .D0(\je/mult1_un10_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79 ), 
    .CIN0(\je/mult1_un10_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0 ), 
    .F0(\je/mult1_un10_sum0[3] ), .F1(\je/mult1_un10_sum0[4] ), 
    .COUT1(\je/mult1_un10_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0 ));
  SLICE_135 SLICE_135( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI7GLQQ.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIG98R8 ), 
    .D0(\je/mult1_un10_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI8K2J8 ), 
    .CIN0(\je/mult1_un10_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI7GLQQ.CO0 ), 
    .F0(\je/mult1_un10_sum0[1] ), .F1(\je/mult1_un10_sum0[2] ), 
    .COUT1(\je/mult1_un10_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI7GLQQ.CO0 ));
  SLICE_136 SLICE_136( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un10_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un10_sum0[0] ), .COUT1(\je/mult1_un10_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_0_cry_0_0.CO0 ));
  SLICE_137 SLICE_137( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNI30IFKI3.CO0 ), 
    .B1(\je/mult1_un24_sum_o[8] ), .D0(\je/mult1_un2_quotient_2s_1_cry_11 ), 
    .B0(\je/mult1_un31_sum_o[8] ), .CIN0(\je/mult1_un2_quotient_2s_1_cry_11 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNI30IFKI3.CO0 ), 
    .F0(\je/mult1_un2_quotient_2s1[13] ), .F1(\je/mult1_un2_quotient_2s1[14] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNI30IFKI3.CO0 ));
  SLICE_138 SLICE_138( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNISNDEKI3.CO0 ), 
    .B1(\je/mult1_un38_sum_o[8] ), .D0(\je/mult1_un2_quotient_2s_1_cry_9 ), 
    .B0(\je/mult1_un45_sum_o[8] ), .CIN0(\je/mult1_un2_quotient_2s_1_cry_9 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNISNDEKI3.CO0 ), 
    .F0(\je/mult1_un2_quotient_2s1[11] ), .F1(\je/mult1_un2_quotient_2s1[12] ), 
    .COUT1(\je/mult1_un2_quotient_2s_1_cry_11 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNISNDEKI3.CO0 ));
  SLICE_139 SLICE_139( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNI1C5BKI3.CO0 ), 
    .B1(\je/mult1_un52_sum_o[8] ), .D0(\je/mult1_un2_quotient_2s_1_cry_7 ), 
    .B0(\je/mult1_un59_sum_o[8] ), .CIN0(\je/mult1_un2_quotient_2s_1_cry_7 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNI1C5BKI3.CO0 ), 
    .F0(\je/mult1_un2_quotient_2s1[9] ), .F1(\je/mult1_un2_quotient_2s1[10] ), 
    .COUT1(\je/mult1_un2_quotient_2s_1_cry_9 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNI1C5BKI3.CO0 ));
  SLICE_140 SLICE_140( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIFSO5KI3.CO0 ), 
    .B1(\je/mult1_un66_sum[8] ), .D0(\je/mult1_un2_quotient_2s_1_cry_5 ), 
    .B0(\je/QNT_DU_ret_3_RNIKF7N11_0 ), 
    .CIN0(\je/mult1_un2_quotient_2s_1_cry_5 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIFSO5KI3.CO0 ), 
    .F0(\je/mult1_un2_quotient_2s1[7] ), .F1(\je/mult1_un2_quotient_2s1[8] ), 
    .COUT1(\je/mult1_un2_quotient_2s_1_cry_7 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIFSO5KI3.CO0 ));
  SLICE_141 SLICE_141( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIGOB6FH3.CO0 ), 
    .B1(\je/QNT_DU_ret_3_RNI0KI3T8_0 ), 
    .D0(\je/mult1_un2_quotient_2s_1_cry_3 ), 
    .B0(\je/QNT_DU_ret_3_RNISC32C92_0 ), 
    .CIN0(\je/mult1_un2_quotient_2s_1_cry_3 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIGOB6FH3.CO0 ), 
    .F0(\je/mult1_un2_quotient_2s1[5] ), .F1(\je/mult1_un2_quotient_2s1[6] ), 
    .COUT1(\je/mult1_un2_quotient_2s_1_cry_5 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIGOB6FH3.CO0 ));
  SLICE_142 SLICE_142( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIKNL06V.CO0 ), 
    .B1(\je/QNT_DU_ret_3_RNI01HOOJ1 ), .D0(\je/mult1_un2_quotient_2s_1_cry_1 ), 
    .B0(\je/QNT_DU_ret_RNIKATM9C2_1 ), 
    .CIN0(\je/mult1_un2_quotient_2s_1_cry_1 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIKNL06V.CO0 ), 
    .F0(\je/mult1_un2_quotient_2s1[3] ), .F1(\je/mult1_un2_quotient_2s1[4] ), 
    .COUT1(\je/mult1_un2_quotient_2s_1_cry_3 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIKNL06V.CO0 ));
  SLICE_143 SLICE_143( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI0C7H3V.CO0 ), 
    .B1(\je/QNT_DU_ret_RNIOCA1V ), .C0(\je/mult1_un115_sum[8] ), 
    .B0(\je/mult1_un115_sum[8] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI0C7H3V.CO0 ), 
    .F1(\je/mult1_un2_quotient_2s1[2] ), 
    .COUT1(\je/mult1_un2_quotient_2s_1_cry_1 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI0C7H3V.CO0 ));
  SLICE_144 SLICE_144( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.CO0 ), 
    .B1(\je/mult1_un122_sum_0_axb_8 ), .D0(\je/mult1_un122_sum_0_cry_6 ), 
    .C0(\je/mult1_un115_sum[6] ), .B0(\je/QNT_DU_ret_RNI6GO1RS2 ), 
    .CIN0(\je/mult1_un122_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.CO0 ), 
    .F1(\je/mult1_un122_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.CO0 ));
  SLICE_145 SLICE_145( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.CO0 ), 
    .C1(\je/mult1_un115_sum[5] ), .B1(\je/QNT_DU_ret_RNI3GO1RS2 ), 
    .D0(\je/mult1_un122_sum_0_cry_4 ), .C0(\je/mult1_un115_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNIJ1EG7K1 ), .CIN0(\je/mult1_un122_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.CO0 ), 
    .COUT1(\je/mult1_un122_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.CO0 ));
  SLICE_146 SLICE_146( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIJ3NG713.CO0 ), 
    .C1(\je/mult1_un115_sum[3] ), .B1(\je/QNT_DU_ret_RNIJ2VVBT1 ), 
    .D0(\je/mult1_un122_sum_0_cry_2 ), .C0(\je/mult1_un115_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNI8K59E13 ), .CIN0(\je/mult1_un122_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIJ3NG713.CO0 ), 
    .COUT1(\je/mult1_un122_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIJ3NG713.CO0 ));
  SLICE_147 SLICE_147( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNISBSBDV1.CO0 ), 
    .C1(\je/mult1_un115_sum[1] ), .B1(\je/QNT_DU_ret_RNI2L59E13 ), 
    .D0(\je/mult1_un122_sum_0_cry_0 ), .C0(\je/mult1_un115_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNILC65N83 ), .CIN0(\je/mult1_un122_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNISBSBDV1.CO0 ), 
    .COUT1(\je/mult1_un122_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNISBSBDV1.CO0 ));
  SLICE_148 SLICE_148( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[0] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_0_cry_0_0.CO0 ), 
    .COUT1(\je/mult1_un122_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_0_cry_0_0.CO0 ));
  SLICE_149 SLICE_149( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNICTIRBR.CO0 ), 
    .B1(\je/mult1_un122_sum_1_axb_8 ), .D0(\je/mult1_un122_sum_1_cry_6 ), 
    .C0(\je/mult1_un115_sum[6] ), .B0(\je/QNT_DU_ret_RNIO0BSQS2 ), 
    .CIN0(\je/mult1_un122_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNICTIRBR.CO0 ), 
    .F1(\je/mult1_un122_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNICTIRBR.CO0 ));
  SLICE_150 SLICE_150( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNISO41N92.CO0 ), 
    .C1(\je/mult1_un115_sum[5] ), .B1(\je/QNT_DU_ret_RNINVASQS2 ), 
    .D0(\je/mult1_un122_sum_1_cry_4 ), .C0(\je/mult1_un115_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNI1D0B7K1 ), .CIN0(\je/mult1_un122_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNISO41N92.CO0 ), 
    .COUT1(\je/mult1_un122_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNISO41N92.CO0 ));
  SLICE_151 SLICE_151( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIL40R613.CO0 ), 
    .C1(\je/mult1_un115_sum[3] ), .B1(\je/QNT_DU_ret_RNITCHQBT1 ), 
    .D0(\je/mult1_un122_sum_1_cry_2 ), .C0(\je/mult1_un115_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNIETN3E13 ), .CIN0(\je/mult1_un122_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIL40R613.CO0 ), 
    .COUT1(\je/mult1_un122_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIL40R613.CO0 ));
  SLICE_152 SLICE_152( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIEP01DV1.CO0 ), 
    .C1(\je/mult1_un115_sum[1] ), .B1(\je/QNT_DU_ret_RNIDSN3E13 ), 
    .D0(\je/mult1_un122_sum_1_cry_0 ), .C0(\je/mult1_un115_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNISIOVM83 ), .CIN0(\je/mult1_un122_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIEP01DV1.CO0 ), 
    .COUT1(\je/mult1_un122_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIEP01DV1.CO0 ));
  SLICE_153 SLICE_153( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[0] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_1_cry_0_0.CO0 ), 
    .COUT1(\je/mult1_un122_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_1_cry_0_0.CO0 ));
  SLICE_154 SLICE_154( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI82DHC42.CO0 ), 
    .B1(\je/mult1_un115_sum_0_axb_8 ), .D0(\je/mult1_un115_sum_0_cry_6 ), 
    .C0(\je/mult1_un108_sum[6] ), .B0(\je/QNT_DU_ret_RNIM842BL ), 
    .CIN0(\je/mult1_un115_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI82DHC42.CO0 ), 
    .F0(\je/mult1_un115_sum0[7] ), .F1(\je/mult1_un115_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI82DHC42.CO0 ));
  SLICE_155 SLICE_155( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIG4JNCO3.CO0 ), 
    .C1(\je/mult1_un108_sum[5] ), .B1(\je/QNT_DU_ret_RNIJ842BL ), 
    .D0(\je/mult1_un115_sum_0_cry_4 ), .C0(\je/mult1_un108_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNIBPT0LS ), .CIN0(\je/mult1_un115_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIG4JNCO3.CO0 ), 
    .F0(\je/mult1_un115_sum0[5] ), .F1(\je/mult1_un115_sum0[6] ), 
    .COUT1(\je/mult1_un115_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIG4JNCO3.CO0 ));
  SLICE_156 SLICE_156( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIJOV2F31.CO0 ), 
    .C1(\je/mult1_un108_sum[3] ), .B1(\je/QNT_DU_ret_RNIEPT0LS ), 
    .D0(\je/mult1_un115_sum_0_cry_2 ), .C0(\je/mult1_un108_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNIUHNFGK1 ), .CIN0(\je/mult1_un115_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIJOV2F31.CO0 ), 
    .F0(\je/mult1_un115_sum0[3] ), .F1(\je/mult1_un115_sum0[4] ), 
    .COUT1(\je/mult1_un115_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIJOV2F31.CO0 ));
  SLICE_157 SLICE_157( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIUFO9F93.CO0 ), 
    .C1(\je/mult1_un108_sum[1] ), .B1(\je/QNT_DU_ret_RNIAI9OIU ), 
    .D0(\je/mult1_un115_sum_0_cry_0 ), .C0(\je/mult1_un108_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNITUVBPO2 ), .CIN0(\je/mult1_un115_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIUFO9F93.CO0 ), 
    .F0(\je/mult1_un115_sum0[1] ), .F1(\je/mult1_un115_sum0[2] ), 
    .COUT1(\je/mult1_un115_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIUFO9F93.CO0 ));
  SLICE_158 SLICE_158( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[1] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un115_sum0[0] ), .COUT1(\je/mult1_un115_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_0_cry_0_0.CO0 ));
  SLICE_159 SLICE_159( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIKHF2B42.CO0 ), 
    .B1(\je/mult1_un115_sum_1_axb_8 ), .D0(\je/mult1_un115_sum_1_cry_6 ), 
    .C0(\je/mult1_un108_sum[6] ), .B0(\je/QNT_DU_ret_RNI8PMSAL ), 
    .CIN0(\je/mult1_un115_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIKHF2B42.CO0 ), 
    .F0(\je/mult1_un115_sum1[7] ), .F1(\je/mult1_un115_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIKHF2B42.CO0 ));
  SLICE_160 SLICE_160( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIK01NBO3.CO0 ), 
    .C1(\je/mult1_un108_sum[5] ), .B1(\je/QNT_DU_ret_RNI7OMSAL ), 
    .D0(\je/mult1_un115_sum_1_cry_4 ), .C0(\je/mult1_un108_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNIP4GRKS ), .CIN0(\je/mult1_un115_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIK01NBO3.CO0 ), 
    .F0(\je/mult1_un115_sum1[5] ), .F1(\je/mult1_un115_sum1[6] ), 
    .COUT1(\je/mult1_un115_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIK01NBO3.CO0 ));
  SLICE_161 SLICE_161( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNILP8DE31.CO0 ), 
    .C1(\je/mult1_un108_sum[3] ), .B1(\je/QNT_DU_ret_RNIO3GRKS ), 
    .D0(\je/mult1_un115_sum_1_cry_2 ), .C0(\je/mult1_un108_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNI4R9AGK1 ), .CIN0(\je/mult1_un115_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNILP8DE31.CO0 ), 
    .F0(\je/mult1_un115_sum1[3] ), .F1(\je/mult1_un115_sum1[4] ), 
    .COUT1(\je/mult1_un115_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNILP8DE31.CO0 ));
  SLICE_162 SLICE_162( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIGTSUE93.CO0 ), 
    .C1(\je/mult1_un108_sum[1] ), .B1(\je/QNT_DU_ret_RNILPRIIU ), 
    .D0(\je/mult1_un115_sum_1_cry_0 ), .C0(\je/mult1_un108_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNI45I6PO2 ), .CIN0(\je/mult1_un115_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIGTSUE93.CO0 ), 
    .F0(\je/mult1_un115_sum1[1] ), .F1(\je/mult1_un115_sum1[2] ), 
    .COUT1(\je/mult1_un115_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIGTSUE93.CO0 ));
  SLICE_163 SLICE_163( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[1] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un115_sum1[0] ), .COUT1(\je/mult1_un115_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_1_cry_0_0.CO0 ));
  SLICE_164 SLICE_164( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIC9LCBQ.CO0 ), 
    .B1(\je/mult1_un108_sum_0_axb_8 ), .D0(\je/mult1_un108_sum_0_cry_6 ), 
    .C0(\je/mult1_un101_sum[6] ), .B0(\je/QNT_DU_ret_RNIQNGP7K ), 
    .CIN0(\je/mult1_un108_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIC9LCBQ.CO0 ), 
    .F0(\je/mult1_un108_sum0[7] ), .F1(\je/mult1_un108_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIC9LCBQ.CO0 ));
  SLICE_165 SLICE_165( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNISTMAM9.CO0 ), 
    .C1(\je/mult1_un101_sum[5] ), .B1(\je/QNT_DU_ret_RNINNGP7K ), 
    .D0(\je/mult1_un108_sum_0_cry_4 ), .C0(\je/mult1_un101_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNINS3RST ), .CIN0(\je/mult1_un108_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNISTMAM9.CO0 ), 
    .F0(\je/mult1_un108_sum0[5] ), .F1(\je/mult1_un108_sum0[6] ), 
    .COUT1(\je/mult1_un108_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNISTMAM9.CO0 ));
  SLICE_166 SLICE_166( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI7OAPHH3.CO0 ), 
    .C1(\je/mult1_un101_sum[3] ), .B1(\je/QNT_DU_ret_RNIJ78FQ2 ), 
    .D0(\je/mult1_un108_sum_0_cry_2 ), .C0(\je/mult1_un101_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNI873LVL3 ), .CIN0(\je/mult1_un108_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI7OAPHH3.CO0 ), 
    .F0(\je/mult1_un108_sum0[3] ), .F1(\je/mult1_un108_sum0[4] ), 
    .COUT1(\je/mult1_un108_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI7OAPHH3.CO0 ));
  SLICE_167 SLICE_167( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIGU4BAM3.CO0 ), 
    .C1(\je/mult1_un101_sum[1] ), .B1(\je/QNT_DU_ret_RNI283LVL3 ), 
    .D0(\je/mult1_un108_sum_0_cry_0 ), .C0(\je/mult1_un101_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNI5PQK863 ), .CIN0(\je/mult1_un108_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIGU4BAM3.CO0 ), 
    .F0(\je/mult1_un108_sum0[1] ), .F1(\je/mult1_un108_sum0[2] ), 
    .COUT1(\je/mult1_un108_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIGU4BAM3.CO0 ));
  SLICE_168 SLICE_168( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[2] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un108_sum0[0] ), .COUT1(\je/mult1_un108_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_0_cry_0_0.CO0 ));
  SLICE_169 SLICE_169( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.CO0 ), 
    .B1(\je/mult1_un108_sum_1_axb_8 ), .D0(\je/mult1_un108_sum_1_cry_6 ), 
    .C0(\je/mult1_un101_sum[6] ), .B0(\je/QNT_DU_ret_RNIC83K7K ), 
    .CIN0(\je/mult1_un108_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.CO0 ), 
    .F0(\je/mult1_un108_sum1[7] ), .F1(\je/mult1_un108_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.CO0 ));
  SLICE_170 SLICE_170( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI0Q4AL9.CO0 ), 
    .C1(\je/mult1_un101_sum[5] ), .B1(\je/QNT_DU_ret_RNIB73K7K ), 
    .D0(\je/mult1_un108_sum_1_cry_4 ), .C0(\je/mult1_un101_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNI58MLST ), .CIN0(\je/mult1_un108_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI0Q4AL9.CO0 ), 
    .F0(\je/mult1_un108_sum1[5] ), .F1(\je/mult1_un108_sum1[6] ), 
    .COUT1(\je/mult1_un108_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI0Q4AL9.CO0 ));
  SLICE_171 SLICE_171( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI9PJ3HH3.CO0 ), 
    .C1(\je/mult1_un101_sum[3] ), .B1(\je/QNT_DU_ret_RNITHQ9Q2 ), 
    .D0(\je/mult1_un108_sum_1_cry_2 ), .C0(\je/mult1_un101_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNIEGLFVL3 ), .CIN0(\je/mult1_un108_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI9PJ3HH3.CO0 ), 
    .F0(\je/mult1_un108_sum1[3] ), .F1(\je/mult1_un108_sum1[4] ), 
    .COUT1(\je/mult1_un108_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI9PJ3HH3.CO0 ));
  SLICE_172 SLICE_172( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI2C90AM3.CO0 ), 
    .C1(\je/mult1_un101_sum[1] ), .B1(\je/QNT_DU_ret_RNIDFLFVL3 ), 
    .D0(\je/mult1_un108_sum_1_cry_0 ), .C0(\je/mult1_un101_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNICVCF863 ), .CIN0(\je/mult1_un108_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI2C90AM3.CO0 ), 
    .F0(\je/mult1_un108_sum1[1] ), .F1(\je/mult1_un108_sum1[2] ), 
    .COUT1(\je/mult1_un108_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI2C90AM3.CO0 ));
  SLICE_173 SLICE_173( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[2] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un108_sum1[0] ), .COUT1(\je/mult1_un108_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_1_cry_0_0.CO0 ));
  SLICE_174 SLICE_174( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI4TK69C.CO0 ), 
    .B1(\je/mult1_un101_sum_0_axb_8 ), .D0(\je/mult1_un101_sum_0_cry_6 ), 
    .C0(\je/mult1_un94_sum[6] ), .B0(\je/QNT_DU_ret_RNI6N7L0V3 ), 
    .CIN0(\je/mult1_un101_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI4TK69C.CO0 ), 
    .F0(\je/mult1_un101_sum0[7] ), .F1(\je/mult1_un101_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI4TK69C.CO0 ));
  SLICE_175 SLICE_175( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNISP086O.CO0 ), 
    .C1(\je/mult1_un94_sum[5] ), .B1(\je/QNT_DU_ret_RNI3N7L0V3 ), 
    .D0(\je/mult1_un101_sum_0_cry_4 ), .C0(\je/mult1_un94_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNIR3LODT1 ), .CIN0(\je/mult1_un101_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNISP086O.CO0 ), 
    .F0(\je/mult1_un101_sum0[5] ), .F1(\je/mult1_un101_sum0[6] ), 
    .COUT1(\je/mult1_un101_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNISP086O.CO0 ));
  SLICE_176 SLICE_176( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIFBJT3Q.CO0 ), 
    .C1(\je/mult1_un94_sum[3] ), .B1(\je/QNT_DU_ret_RNIU3LODT1 ), 
    .D0(\je/mult1_un101_sum_0_cry_2 ), .C0(\je/mult1_un94_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNIOISG74 ), .CIN0(\je/mult1_un101_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIFBJT3Q.CO0 ), 
    .F0(\je/mult1_un101_sum0[3] ), .F1(\je/mult1_un101_sum0[4] ), 
    .COUT1(\je/mult1_un101_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIFBJT3Q.CO0 ));
  SLICE_177 SLICE_177( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIQFFU9D1.CO0 ), 
    .C1(\je/mult1_un94_sum[1] ), .B1(\je/QNT_DU_ret_RNIAA361C1 ), 
    .D0(\je/mult1_un101_sum_0_cry_0 ), .C0(\je/mult1_un94_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNID7RT0S3 ), .CIN0(\je/mult1_un101_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIQFFU9D1.CO0 ), 
    .F0(\je/mult1_un101_sum0[1] ), .F1(\je/mult1_un101_sum0[2] ), 
    .COUT1(\je/mult1_un101_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIQFFU9D1.CO0 ));
  SLICE_178 SLICE_178( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[3] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un101_sum0[0] ), .COUT1(\je/mult1_un101_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_0_cry_0_0.CO0 ));
  SLICE_179 SLICE_179( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIGCNN7C.CO0 ), 
    .B1(\je/mult1_un101_sum_1_axb_8 ), .D0(\je/mult1_un101_sum_1_cry_6 ), 
    .C0(\je/mult1_un94_sum[6] ), .B0(\je/QNT_DU_ret_RNIO7QF0V3 ), 
    .CIN0(\je/mult1_un101_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIGCNN7C.CO0 ), 
    .F0(\je/mult1_un101_sum1[7] ), .F1(\je/mult1_un101_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIGCNN7C.CO0 ));
  SLICE_180 SLICE_180( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNI0ME75O.CO0 ), 
    .C1(\je/mult1_un94_sum[5] ), .B1(\je/QNT_DU_ret_RNIN6QF0V3 ), 
    .D0(\je/mult1_un101_sum_1_cry_4 ), .C0(\je/mult1_un94_sum[4] ), 
    .B0(\je/QNT_DU_ret_RNI9F7JDT1 ), .CIN0(\je/mult1_un101_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNI0ME75O.CO0 ), 
    .F0(\je/mult1_un101_sum1[5] ), .F1(\je/mult1_un101_sum1[6] ), 
    .COUT1(\je/mult1_un101_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNI0ME75O.CO0 ));
  SLICE_181 SLICE_181( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIHCS73Q.CO0 ), 
    .C1(\je/mult1_un94_sum[3] ), .B1(\je/QNT_DU_ret_RNI8E7JDT1 ), 
    .D0(\je/mult1_un101_sum_1_cry_2 ), .C0(\je/mult1_un94_sum[2] ), 
    .B0(\je/QNT_DU_ret_RNIUREB74 ), .CIN0(\je/mult1_un101_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIHCS73Q.CO0 ), 
    .F0(\je/mult1_un101_sum1[3] ), .F1(\je/mult1_un101_sum1[4] ), 
    .COUT1(\je/mult1_un101_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIHCS73Q.CO0 ));
  SLICE_182 SLICE_182( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNICTJJ9D1.CO0 ), 
    .C1(\je/mult1_un94_sum[1] ), .B1(\je/QNT_DU_ret_RNILHL01C1 ), 
    .D0(\je/mult1_un101_sum_1_cry_0 ), .C0(\je/mult1_un94_sum[0] ), 
    .B0(\je/QNT_DU_ret_RNIKDDO0S3 ), .CIN0(\je/mult1_un101_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNICTJJ9D1.CO0 ), 
    .F0(\je/mult1_un101_sum1[1] ), .F1(\je/mult1_un101_sum1[2] ), 
    .COUT1(\je/mult1_un101_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNICTJJ9D1.CO0 ));
  SLICE_183 SLICE_183( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_inf_abs1[3] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un101_sum1[0] ), .COUT1(\je/mult1_un101_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_1_cry_0_0.CO0 ));
  SLICE_184 SLICE_184( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNICIL27L1.CO0 ), 
    .B1(\je/mult1_un94_sum_0_axb_8 ), .D0(\je/mult1_un94_sum_0_cry_6 ), 
    .C0(\je/mult1_un87_sum[6] ), .B0(\je/QNT_DU_ret_10_RNIMOM8TT2 ), 
    .CIN0(\je/mult1_un94_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNICIL27L1.CO0 ), 
    .F0(\je/mult1_un94_sum0[7] ), .F1(\je/mult1_un94_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNICIL27L1.CO0 ));
  SLICE_185 SLICE_185( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.CO0 ), 
    .C1(\je/mult1_un87_sum[5] ), .B1(\je/QNT_DU_ret_10_RNIJOM8TT2 ), 
    .D0(\je/mult1_un94_sum_0_cry_4 ), .C0(\je/mult1_un87_sum[4] ), 
    .B0(\je/QNT_DU_ret_10_RNIJVIS181 ), .CIN0(\je/mult1_un94_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.CO0 ), 
    .F0(\je/mult1_un94_sum0[5] ), .F1(\je/mult1_un94_sum0[6] ), 
    .COUT1(\je/mult1_un94_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.CO0 ));
  SLICE_186 SLICE_186( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.CO0 ), 
    .C1(\je/mult1_un87_sum[3] ), .B1(\je/QNT_DU_ret_10_RNIMVIS181 ), 
    .D0(\je/mult1_un94_sum_0_cry_2 ), .C0(\je/mult1_un87_sum[2] ), 
    .B0(\je/QNT_DU_ret_10_RNICVS39S1 ), .CIN0(\je/mult1_un94_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.CO0 ), 
    .F0(\je/mult1_un94_sum0[3] ), .F1(\je/mult1_un94_sum0[4] ), 
    .COUT1(\je/mult1_un94_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.CO0 ));
  SLICE_187 SLICE_187( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIATRN08.CO0 ), 
    .C1(\je/mult1_un87_sum[1] ), .B1(\je/QNT_DU_ret_10_RNI60T39S1 ), 
    .D0(\je/mult1_un94_sum_0_cry_0 ), .C0(\je/mult1_un87_sum[0] ), 
    .B0(\je/QNT_DU_ret_10_RNI1P6DSM ), .CIN0(\je/mult1_un94_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIATRN08.CO0 ), 
    .F0(\je/mult1_un94_sum0[1] ), .F1(\je/mult1_un94_sum0[2] ), 
    .COUT1(\je/mult1_un94_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIATRN08.CO0 ));
  SLICE_188 SLICE_188( .D1(\je/un5_QNT_DU.QNT_DU_ret_RNIJ32H_0.CO0 ), 
    .C1(\je/mult1_un94_sum_0 ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_RNIJ32H_0.CO0 ), 
    .F1(\je/mult1_un94_sum0[0] ), .COUT1(\je/mult1_un94_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_RNIJ32H_0.CO0 ));
  SLICE_189 SLICE_189( .DI0(\je/mult1_un59_sum0[7] ), 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.CO0 ), 
    .B1(\je/mult1_un59_sum_0_axb_8 ), .D0(\je/mult1_un59_sum_0_cry_6 ), 
    .C0(\je/mult1_un2_temp_b[7] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIAMNTND ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .CIN0(\je/mult1_un59_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.CO0 ), 
    .Q0(\je/mult1_un59_sum0_reto[7] ), .F0(\je/mult1_un59_sum0[7] ), 
    .F1(\je/mult1_un59_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.CO0 ));
  SLICE_190 SLICE_190( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI2169TM1.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNI6NNTND ), 
    .D0(\je/mult1_un59_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIU2VIMB1 ), 
    .CIN0(\je/mult1_un59_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI2169TM1.CO0 ), 
    .F0(\je/mult1_un59_sum0[5] ), .F1(\je/mult1_un59_sum0[6] ), 
    .COUT1(\je/mult1_un59_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI2169TM1.CO0 ));
  SLICE_191 SLICE_191( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3M71ET3.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIT2VIMB1 ), 
    .D0(\je/mult1_un59_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIBR64H11 ), 
    .CIN0(\je/mult1_un59_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3M71ET3.CO0 ), 
    .F0(\je/mult1_un59_sum0[3] ), .F1(\je/mult1_un59_sum0[4] ), 
    .COUT1(\je/mult1_un59_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3M71ET3.CO0 ));
  SLICE_192 SLICE_192( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI47QI5G1.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIJQ64H11 ), 
    .D0(\je/mult1_un59_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI4PHODE ), 
    .CIN0(\je/mult1_un59_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI47QI5G1.CO0 ), 
    .F0(\je/mult1_un59_sum0[1] ), .F1(\je/mult1_un59_sum0[2] ), 
    .COUT1(\je/mult1_un59_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI47QI5G1.CO0 ));
  SLICE_193 SLICE_193( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un59_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un59_sum0[0] ), .COUT1(\je/mult1_un59_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_0_cry_0_0.CO0 ));
  SLICE_194 SLICE_194( .DI0(\je/mult1_un59_sum1[7] ), 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.CO0 ), 
    .B1(\je/mult1_un59_sum_1_axb_8 ), .D0(\je/mult1_un59_sum_1_cry_6 ), 
    .C0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_1 ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI85RGOD ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .CIN0(\je/mult1_un59_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.CO0 ), 
    .Q0(\je/mult1_un59_sum1_reto[7] ), .F0(\je/mult1_un59_sum1[7] ), 
    .F1(\je/mult1_un59_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.CO0 ));
  SLICE_195 SLICE_195( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI9H681N3.CO0 ), 
    .C1(\je/mult1_un52_sum[5] ), .B1(\je/mult1_inf_abs0[6] ), 
    .D0(\je/mult1_un59_sum_1_cry_4 ), .C0(\je/mult1_un52_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIEEUK1S1 ), 
    .CIN0(\je/mult1_un59_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI9H681N3.CO0 ), 
    .F0(\je/mult1_un59_sum1[5] ), .F1(\je/mult1_un59_sum1[6] ), 
    .COUT1(\je/mult1_un59_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI9H681N3.CO0 ));
  SLICE_196 SLICE_196( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIHRCRSS.CO0 ), 
    .C1(\je/mult1_un52_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIDEUK1S1 ), 
    .D0(\je/mult1_un59_sum_1_cry_2 ), .C0(\je/mult1_un52_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIJFOC2T2 ), 
    .CIN0(\je/mult1_un59_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIHRCRSS.CO0 ), 
    .F0(\je/mult1_un59_sum1[3] ), .F1(\je/mult1_un59_sum1[4] ), 
    .COUT1(\je/mult1_un59_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIHRCRSS.CO0 ));
  SLICE_197 SLICE_197( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIB097SN1.CO0 ), 
    .C1(\je/mult1_un52_sum[1] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNI1GR6IM2 ), 
    .D0(\je/mult1_un59_sum_1_cry_0 ), .C0(\je/mult1_un52_sum[0] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI5CS38T ), 
    .CIN0(\je/mult1_un59_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIB097SN1.CO0 ), 
    .F0(\je/mult1_un59_sum1[1] ), .F1(\je/mult1_un59_sum1[2] ), 
    .COUT1(\je/mult1_un59_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIB097SN1.CO0 ));
  SLICE_198 SLICE_198( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un59_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un59_sum1[0] ), .COUT1(\je/mult1_un59_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_1_cry_0_0.CO0 ));
  SLICE_199 SLICE_199( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0 ), 
    .B1(\je/mult1_un45_sum_0_axb_8 ), .D0(\je/mult1_un45_sum_0_cry_6 ), 
    .C0(\je/mult1_un2_temp_b[7] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIGO2DJR2 ), 
    .CIN0(\je/mult1_un45_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0 ), 
    .F0(\je/mult1_un45_sum0[7] ), .F1(\je/mult1_un45_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.CO0 ));
  SLICE_200 SLICE_200( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2 ), 
    .D0(\je/mult1_un45_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIG1PB6E ), 
    .CIN0(\je/mult1_un45_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.CO0 ), 
    .F0(\je/mult1_un45_sum0[5] ), .F1(\je/mult1_un45_sum0[6] ), 
    .COUT1(\je/mult1_un45_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.CO0 ));
  SLICE_201 SLICE_201( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI0GMD2E.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIF1PB6E ), 
    .D0(\je/mult1_un45_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDCUIT8 ), 
    .CIN0(\je/mult1_un45_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI0GMD2E.CO0 ), 
    .F0(\je/mult1_un45_sum0[3] ), .F1(\je/mult1_un45_sum0[4] ), 
    .COUT1(\je/mult1_un45_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI0GMD2E.CO0 ));
  SLICE_202 SLICE_202( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIDHNNTM3.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNILBUIT8 ), 
    .D0(\je/mult1_un45_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIAGDQOD3 ), 
    .CIN0(\je/mult1_un45_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIDHNNTM3.CO0 ), 
    .F0(\je/mult1_un45_sum0[1] ), .F1(\je/mult1_un45_sum0[2] ), 
    .COUT1(\je/mult1_un45_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIDHNNTM3.CO0 ));
  SLICE_203 SLICE_203( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un45_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un45_sum0[0] ), .COUT1(\je/mult1_un45_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_0_cry_0_0.CO0 ));
  SLICE_204 SLICE_204( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0 ), 
    .B1(\je/mult1_un45_sum_1_axb_8 ), .D0(\je/mult1_un45_sum_1_cry_6 ), 
    .C0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_0 ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNIE760KR2 ), 
    .CIN0(\je/mult1_un45_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0 ), 
    .F0(\je/mult1_un45_sum1[7] ), .F1(\je/mult1_un45_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.CO0 ));
  SLICE_205 SLICE_205( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0 ), 
    .C1(\je/mult1_un38_sum[5] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNIBM5EPA ), 
    .D0(\je/mult1_un45_sum_1_cry_4 ), .C0(\je/mult1_un38_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI54COHN ), 
    .CIN0(\je/mult1_un45_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0 ), 
    .F0(\je/mult1_un45_sum1[5] ), .F1(\je/mult1_un45_sum1[6] ), 
    .COUT1(\je/mult1_un45_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.CO0 ));
  SLICE_206 SLICE_206( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.CO0 ), 
    .C1(\je/mult1_un38_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN ), 
    .D0(\je/mult1_un45_sum_1_cry_2 ), .C0(\je/mult1_un38_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNI3BMRB83 ), 
    .CIN0(\je/mult1_un45_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.CO0 ), 
    .F0(\je/mult1_un45_sum1[3] ), .F1(\je/mult1_un45_sum1[4] ), 
    .COUT1(\je/mult1_un45_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.CO0 ));
  SLICE_207 SLICE_207( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIOA4H38.CO0 ), 
    .C1(\je/mult1_un38_sum[1] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNI0BMRB83 ), 
    .D0(\je/mult1_un45_sum_1_cry_0 ), .C0(\je/mult1_un38_sum[0] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIGP3ITM ), 
    .CIN0(\je/mult1_un45_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIOA4H38.CO0 ), 
    .F0(\je/mult1_un45_sum1[1] ), .F1(\je/mult1_un45_sum1[2] ), 
    .COUT1(\je/mult1_un45_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIOA4H38.CO0 ));
  SLICE_208 SLICE_208( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un45_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un45_sum1[0] ), .COUT1(\je/mult1_un45_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_1_cry_0_0.CO0 ));
  SLICE_209 SLICE_209( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI0NC3462.CO0 ), 
    .B1(\je/mult1_un31_sum_0_axb_8 ), .D0(\je/mult1_un31_sum_0_cry_6 ), 
    .C0(\je/mult1_un2_temp_b[7] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIS0UEPM3 ), 
    .CIN0(\je/mult1_un31_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI0NC3462.CO0 ), 
    .F0(\je/mult1_un31_sum0[7] ), .F1(\je/mult1_un31_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI0NC3462.CO0 ));
  SLICE_210 SLICE_210( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNICBOUFQ2.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNIO1UEPM3 ), 
    .D0(\je/mult1_un31_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIC2NRSH3 ), 
    .CIN0(\je/mult1_un31_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNICBOUFQ2.CO0 ), 
    .F0(\je/mult1_un31_sum0[5] ), .F1(\je/mult1_un31_sum0[6] ), 
    .COUT1(\je/mult1_un31_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNICBOUFQ2.CO0 ));
  SLICE_211 SLICE_211( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDMRSOH3.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIB2NRSH3 ), 
    .D0(\je/mult1_un31_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNILD1KF7 ), 
    .CIN0(\je/mult1_un31_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDMRSOH3.CO0 ), 
    .F0(\je/mult1_un31_sum0[3] ), .F1(\je/mult1_un31_sum0[4] ), 
    .COUT1(\je/mult1_un31_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDMRSOH3.CO0 ));
  SLICE_212 SLICE_212( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIMLRLBO3.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNITC1KF7 ), 
    .D0(\je/mult1_un31_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI6D43KG3 ), 
    .CIN0(\je/mult1_un31_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIMLRLBO3.CO0 ), 
    .F0(\je/mult1_un31_sum0[1] ), .F1(\je/mult1_un31_sum0[2] ), 
    .COUT1(\je/mult1_un31_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIMLRLBO3.CO0 ));
  SLICE_213 SLICE_213( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un31_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un31_sum0[0] ), .COUT1(\je/mult1_un31_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_0_cry_0_0.CO0 ));
  SLICE_214 SLICE_214( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.CO0 ), 
    .B1(\je/mult1_un31_sum_1_axb_8 ), .D0(\je/mult1_un31_sum_1_cry_6 ), 
    .C0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNIQF12QM3 ), 
    .CIN0(\je/mult1_un31_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.CO0 ), 
    .F0(\je/mult1_un31_sum1[7] ), .F1(\je/mult1_un31_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.CO0 ));
  SLICE_215 SLICE_215( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIBE5EN62.CO0 ), 
    .C1(\je/mult1_un24_sum[5] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNI09SEPP1 ), 
    .D0(\je/mult1_un31_sum_1_cry_4 ), .C0(\je/mult1_un24_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI47L61G1 ), 
    .CIN0(\je/mult1_un31_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIBE5EN62.CO0 ), 
    .F0(\je/mult1_un31_sum1[5] ), .F1(\je/mult1_un31_sum1[6] ), 
    .COUT1(\je/mult1_un31_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIBE5EN62.CO0 ));
  SLICE_216 SLICE_216( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNINKR5OR2.CO0 ), 
    .C1(\je/mult1_un24_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNI37L61G1 ), 
    .D0(\je/mult1_un31_sum_1_cry_2 ), .C0(\je/mult1_un24_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIDGVBKR ), 
    .CIN0(\je/mult1_un31_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNINKR5OR2.CO0 ), 
    .F0(\je/mult1_un31_sum1[3] ), .F1(\je/mult1_un31_sum1[4] ), 
    .COUT1(\je/mult1_un31_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNINKR5OR2.CO0 ));
  SLICE_217 SLICE_217( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9OE8PT1.CO0 ), 
    .C1(\je/mult1_un24_sum[1] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIU2FJMF2 ), 
    .D0(\je/mult1_un31_sum_1_cry_0 ), .C0(\je/mult1_un24_sum[0] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIA4O04B ), 
    .CIN0(\je/mult1_un31_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9OE8PT1.CO0 ), 
    .F0(\je/mult1_un31_sum1[1] ), .F1(\je/mult1_un31_sum1[2] ), 
    .COUT1(\je/mult1_un31_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9OE8PT1.CO0 ));
  SLICE_218 SLICE_218( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un31_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un31_sum1[0] ), .COUT1(\je/mult1_un31_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_1_cry_0_0.CO0 ));
  SLICE_219 SLICE_219( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNII7LN711.CO0 ), 
    .B1(\je/mult1_un17_sum_0_axb_8 ), .D0(\je/mult1_un17_sum_0_cry_6 ), 
    .C0(\je/mult1_un2_temp_b[7] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI4L65S5 ), 
    .CIN0(\je/mult1_un17_sum_0_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNII7LN711.CO0 ), 
    .F0(\je/mult1_un17_sum0[7] ), .F1(\je/mult1_un17_sum0[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNII7LN711.CO0 ));
  SLICE_220 SLICE_220( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.CO0 ), 
    .C1(\je/mult1_un2_temp_b[6] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5 ), 
    .D0(\je/mult1_un17_sum_0_cry_4 ), .C0(\je/mult1_un2_temp_b[5] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI9O9254 ), 
    .CIN0(\je/mult1_un17_sum_0_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.CO0 ), 
    .F0(\je/mult1_un17_sum0[5] ), .F1(\je/mult1_un17_sum0[6] ), 
    .COUT1(\je/mult1_un17_sum_0_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.CO0 ));
  SLICE_221 SLICE_221( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKSMT39.CO0 ), 
    .C1(\je/mult1_un2_temp_b[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI8O9254 ), 
    .D0(\je/mult1_un17_sum_0_cry_2 ), .C0(\je/mult1_un2_temp_b[3] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIL39FT1 ), 
    .CIN0(\je/mult1_un17_sum_0_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKSMT39.CO0 ), 
    .F0(\je/mult1_un17_sum0[3] ), .F1(\je/mult1_un17_sum0[4] ), 
    .COUT1(\je/mult1_un17_sum_0_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKSMT39.CO0 ));
  SLICE_222 SLICE_222( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0GSK03.CO0 ), 
    .C1(\je/mult1_un2_temp_b[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIT29FT1 ), 
    .D0(\je/mult1_un17_sum_0_cry_0 ), .C0(\je/mult1_un2_temp_b[1] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI77JIQ ), 
    .CIN0(\je/mult1_un17_sum_0_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0GSK03.CO0 ), 
    .F0(\je/mult1_un17_sum0[1] ), .F1(\je/mult1_un17_sum0[2] ), 
    .COUT1(\je/mult1_un17_sum_0_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0GSK03.CO0 ));
  SLICE_223 SLICE_223( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_0_cry_0_0.CO0 ), 
    .C1(\je/mult1_un17_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_0_cry_0_0.CO0 ), 
    .F1(\je/mult1_un17_sum0[0] ), .COUT1(\je/mult1_un17_sum_0_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_0_cry_0_0.CO0 ));
  SLICE_224 SLICE_224( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0 ), 
    .B1(\je/mult1_un17_sum_1_axb_8 ), .D0(\je/mult1_un17_sum_1_cry_6 ), 
    .C0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_2 ), 
    .B0(\je/mult1_un10_sum[6] ), .CIN0(\je/mult1_un17_sum_1_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0 ), 
    .F0(\je/mult1_un17_sum1[7] ), .F1(\je/mult1_un17_sum1[8] ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0 ));
  SLICE_225 SLICE_225( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0 ), 
    .C1(\je/mult1_un10_sum[5] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNI4NTMNB ), 
    .D0(\je/mult1_un17_sum_1_cry_4 ), .C0(\je/mult1_un10_sum[4] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98 ), 
    .CIN0(\je/mult1_un17_sum_1_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0 ), 
    .F0(\je/mult1_un17_sum1[5] ), .F1(\je/mult1_un17_sum1[6] ), 
    .COUT1(\je/mult1_un17_sum_1_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0 ));
  SLICE_226 SLICE_226( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIQKK1KQ.CO0 ), 
    .C1(\je/mult1_un10_sum[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNI2NVO98 ), 
    .D0(\je/mult1_un17_sum_1_cry_2 ), .C0(\je/mult1_un10_sum[2] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIJI2BQ3 ), 
    .CIN0(\je/mult1_un17_sum_1_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIQKK1KQ.CO0 ), 
    .F0(\je/mult1_un17_sum1[3] ), .F1(\je/mult1_un17_sum1[4] ), 
    .COUT1(\je/mult1_un17_sum_1_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIQKK1KQ.CO0 ));
  SLICE_227 SLICE_227( 
    .D1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVV63E8.CO0 ), 
    .C1(\je/mult1_un10_sum[1] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIGI2BQ3 ), 
    .D0(\je/mult1_un17_sum_1_cry_0 ), .C0(\je/mult1_un10_sum[0] ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIFRMHK1 ), 
    .CIN0(\je/mult1_un17_sum_1_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVV63E8.CO0 ), 
    .F0(\je/mult1_un17_sum1[1] ), .F1(\je/mult1_un17_sum1[2] ), 
    .COUT1(\je/mult1_un17_sum_1_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVV63E8.CO0 ));
  SLICE_228 SLICE_228( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_cry_0_0.CO0 ), 
    .C1(\je/mult1_un17_sum_0 ), .B1(\je.fdtbl_rom_d[0] ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_cry_0_0.CO0 ), 
    .F1(\je/mult1_un17_sum1[0] ), .COUT1(\je/mult1_un17_sum_1_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_cry_0_0.CO0 ));
  SLICE_229 SLICE_229( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0 ), 
    .C1(VCC), .B1(\je.dctdu_ram_do[17] ), .D0(\je/mult1_inf_abs1_a_0_cry_15 ), 
    .B0(\je/dctdu_ram_do_i[16] ), .CIN0(\je/mult1_inf_abs1_a_0_cry_15 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0 ), 
    .F0(\je/mult1_inf_abs1_a_0[16] ), 
    .F1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0 ));
  SLICE_230 SLICE_230( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[15] ), .D0(\je/mult1_inf_abs1_a_0_cry_13 ), 
    .B0(\je/dctdu_ram_do_i[14] ), .CIN0(\je/mult1_inf_abs1_a_0_cry_13 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0 ), 
    .F0(\je/mult1_inf_abs1_a_0[14] ), .F1(\je/mult1_inf_abs1_a_0[15] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_15 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0 ));
  SLICE_231 SLICE_231( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[13] ), .D0(\je/mult1_inf_abs1_a_0_cry_11 ), 
    .B0(\je/dctdu_ram_do_i[12] ), .CIN0(\je/mult1_inf_abs1_a_0_cry_11 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0 ), 
    .F0(\je/mult1_inf_abs1_a_0[12] ), .F1(\je/mult1_inf_abs1_a_0[13] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_13 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0 ));
  SLICE_232 SLICE_232( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[11] ), .D0(\je/mult1_inf_abs1_a_0_cry_9 ), 
    .B0(\je/dctdu_ram_do_i[10] ), .CIN0(\je/mult1_inf_abs1_a_0_cry_9 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0 ), 
    .F0(\je/mult1_inf_abs1_a_0[10] ), .F1(\je/mult1_inf_abs1_a_0[11] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_11 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0 ));
  SLICE_233 SLICE_233( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[9] ), .D0(\je/mult1_inf_abs1_a_0_cry_7 ), 
    .B0(\je/dctdu_ram_do_i[8] ), .CIN0(\je/mult1_inf_abs1_a_0_cry_7 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0 ), 
    .F0(\je/mult1_inf_abs1_a_0[8] ), .F1(\je/mult1_inf_abs1_a_0[9] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_9 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0 ));
  SLICE_234 SLICE_234( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[7] ), .D0(\je/mult1_inf_abs1_a_0_cry_5 ), 
    .B0(\je/dctdu_ram_do_i[6] ), .CIN0(\je/mult1_inf_abs1_a_0_cry_5 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0 ), 
    .F0(\je/mult1_inf_abs1_a_0[6] ), .F1(\je/mult1_inf_abs1_a_0[7] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_7 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0 ));
  SLICE_235 SLICE_235( 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[5] ), .D0(\je/mult1_inf_abs1_a_0_cry_3 ), 
    .B0(\je/dctdu_ram_do_i[4] ), .CIN0(\je/mult1_inf_abs1_a_0_cry_3 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0 ), 
    .F0(\je/mult1_inf_abs1_a_0[4] ), .F1(\je/mult1_inf_abs1_a_0[5] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_5 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0 ));
  SLICE_236 SLICE_236( .DI1(\je/mult1_inf_abs1_a_0[3] ), 
    .DI0(\je/mult1_inf_abs1_a_0[2] ), 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[3] ), .D0(\je/mult1_inf_abs1_a_0_cry_1 ), 
    .B0(\je/dctdu_ram_do_i[2] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/mult1_inf_abs1_a_0_cry_1 ), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0 ), 
    .Q0(\je/mult1_inf_abs1_a_0_o[2] ), .Q1(\je/mult1_inf_abs1_a_0_o[3] ), 
    .F0(\je/mult1_inf_abs1_a_0[2] ), .F1(\je/mult1_inf_abs1_a_0[3] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_3 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0 ));
  SLICE_237 SLICE_237( .DI1(\je/mult1_inf_abs1_a_0[1] ), 
    .DI0(\je/mult1_inf_abs1_a_0[0] ), 
    .D1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0 ), 
    .B1(\je/dctdu_ram_do_i[1] ), .D0(VCC), .B0(\je/dctdu_ram_do_i[0] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .CIN1(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0 ), 
    .Q0(\je/mult1_inf_abs1_a_0_o[0] ), .Q1(\je/mult1_inf_abs1_a_0_o[1] ), 
    .F0(\je/mult1_inf_abs1_a_0[0] ), .F1(\je/mult1_inf_abs1_a_0[1] ), 
    .COUT1(\je/mult1_inf_abs1_a_0_cry_1 ), 
    .COUT0(\je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0 ));
  SLICE_238 SLICE_238( .D1(\je/un1_zzdu_ram_do_s_14_0.CO0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_13 ), .B0(\je/un1_zzdu_ram_do_axb_14 ), 
    .CIN0(\je/un1_zzdu_ram_do_cry_13 ), .CIN1(\je/un1_zzdu_ram_do_s_14_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_s_14_0_S0 ), 
    .COUT0(\je/un1_zzdu_ram_do_s_14_0.CO0 ));
  SLICE_239 SLICE_239( .D1(\je/un1_zzdu_ram_do_cry_12_0.CO0 ), 
    .C1(\je/zzdu_ram_do[13] ), .B1(\je/un1_zzdu_ram_do_cry_12_0_RNO_0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_11 ), .C0(\je/zzdu_ram_do[12] ), 
    .B0(\je/un1_zzdu_ram_do_cry_12_0_RNO ), .CIN0(\je/un1_zzdu_ram_do_cry_11 ), 
    .CIN1(\je/un1_zzdu_ram_do_cry_12_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_cry_12_0_S0 ), 
    .F1(\je/un1_zzdu_ram_do_cry_12_0_S1 ), .COUT1(\je/un1_zzdu_ram_do_cry_13 ), 
    .COUT0(\je/un1_zzdu_ram_do_cry_12_0.CO0 ));
  SLICE_240 SLICE_240( .D1(\je/un1_zzdu_ram_do_cry_10_0.CO0 ), 
    .C1(\je/zzdu_ram_do[11] ), .B1(\je/un1_zzdu_ram_do_cry_10_0_RNO_0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_9 ), .C0(\je/zzdu_ram_do[10] ), 
    .B0(\je/un1_zzdu_ram_do_cry_10_0_RNO ), .CIN0(\je/un1_zzdu_ram_do_cry_9 ), 
    .CIN1(\je/un1_zzdu_ram_do_cry_10_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_cry_10_0_S0 ), 
    .F1(\je/un1_zzdu_ram_do_cry_10_0_S1 ), .COUT1(\je/un1_zzdu_ram_do_cry_11 ), 
    .COUT0(\je/un1_zzdu_ram_do_cry_10_0.CO0 ));
  SLICE_241 SLICE_241( .D1(\je/un1_zzdu_ram_do_cry_8_0.CO0 ), 
    .C1(\je/zzdu_ram_do[9] ), .B1(\je/un1_zzdu_ram_do_cry_8_0_RNO_0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_7 ), .C0(\je/zzdu_ram_do[8] ), 
    .B0(\je/un1_zzdu_ram_do_cry_8_0_RNO ), .CIN0(\je/un1_zzdu_ram_do_cry_7 ), 
    .CIN1(\je/un1_zzdu_ram_do_cry_8_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_cry_8_0_S0 ), .F1(\je/un1_zzdu_ram_do_cry_8_0_S1 ), 
    .COUT1(\je/un1_zzdu_ram_do_cry_9 ), 
    .COUT0(\je/un1_zzdu_ram_do_cry_8_0.CO0 ));
  SLICE_242 SLICE_242( .D1(\je/un1_zzdu_ram_do_cry_6_0.CO0 ), 
    .C1(\je/zzdu_ram_do[7] ), .B1(\je/un1_zzdu_ram_do_cry_6_0_RNO_0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_5 ), .C0(\je/zzdu_ram_do[6] ), 
    .B0(\je/un1_zzdu_ram_do_cry_6_0_RNO ), .CIN0(\je/un1_zzdu_ram_do_cry_5 ), 
    .CIN1(\je/un1_zzdu_ram_do_cry_6_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_cry_6_0_S0 ), .F1(\je/un1_zzdu_ram_do_cry_6_0_S1 ), 
    .COUT1(\je/un1_zzdu_ram_do_cry_7 ), 
    .COUT0(\je/un1_zzdu_ram_do_cry_6_0.CO0 ));
  SLICE_243 SLICE_243( .D1(\je/un1_zzdu_ram_do_cry_4_0.CO0 ), 
    .C1(\je/zzdu_ram_do[5] ), .B1(\je/un1_zzdu_ram_do_cry_4_0_RNO_0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_3 ), .C0(\je/zzdu_ram_do[4] ), 
    .B0(\je/un1_zzdu_ram_do_cry_4_0_RNO ), .CIN0(\je/un1_zzdu_ram_do_cry_3 ), 
    .CIN1(\je/un1_zzdu_ram_do_cry_4_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_cry_4_0_S0 ), .F1(\je/un1_zzdu_ram_do_cry_4_0_S1 ), 
    .COUT1(\je/un1_zzdu_ram_do_cry_5 ), 
    .COUT0(\je/un1_zzdu_ram_do_cry_4_0.CO0 ));
  SLICE_244 SLICE_244( .D1(\je/un1_zzdu_ram_do_cry_2_0.CO0 ), 
    .C1(\je/zzdu_ram_do[3] ), .B1(\je/un1_zzdu_ram_do_cry_2_0_RNO_0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_1 ), .C0(\je/zzdu_ram_do[2] ), 
    .B0(\je/un1_zzdu_ram_do_cry_2_0_RNO ), .CIN0(\je/un1_zzdu_ram_do_cry_1 ), 
    .CIN1(\je/un1_zzdu_ram_do_cry_2_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_cry_2_0_S0 ), .F1(\je/un1_zzdu_ram_do_cry_2_0_S1 ), 
    .COUT1(\je/un1_zzdu_ram_do_cry_3 ), 
    .COUT0(\je/un1_zzdu_ram_do_cry_2_0.CO0 ));
  SLICE_245 SLICE_245( .D1(\je/un1_zzdu_ram_do_cry_0_0.CO0 ), 
    .C1(\je/zzdu_ram_do[1] ), .B1(\je/un1_zzdu_ram_do_cry_0_0_RNO_0 ), 
    .D0(VCC), .C0(\je/zzdu_ram_do[0] ), .B0(\je/un1_zzdu_ram_do_cry_0_0_RNO ), 
    .CIN1(\je/un1_zzdu_ram_do_cry_0_0.CO0 ), 
    .F0(\je/un1_zzdu_ram_do_cry_0_0_S0 ), .F1(\je/un1_zzdu_ram_do_cry_0_0_S1 ), 
    .COUT1(\je/un1_zzdu_ram_do_cry_1 ), 
    .COUT0(\je/un1_zzdu_ram_do_cry_0_0.CO0 ));
  SLICE_246 SLICE_246( .DI1(\je/un1_c_state_38_cry_11_0_S1 ), 
    .DI0(\je/un1_c_state_38_cry_11_0_S0 ), 
    .D1(\je/un1_c_state_38_cry_11_0.CO0 ), .B1(\je/un1_c_state_38_axb_12 ), 
    .D0(\je/un1_c_state_38_cry_10 ), .C0(\je/un84_m2[11] ), 
    .B0(\je/un1_c_state_38_cry_11_0_RNO ), .CLK(pclk_c), 
    .CIN0(\je/un1_c_state_38_cry_10 ), .CIN1(\je/un1_c_state_38_cry_11_0.CO0 ), 
    .Q0(\je/cb_bb_tmp[11] ), .Q1(\je/cb_bb_tmp[12] ), 
    .F0(\je/un1_c_state_38_cry_11_0_S0 ), .F1(\je/un1_c_state_38_cry_11_0_S1 ), 
    .COUT0(\je/un1_c_state_38_cry_11_0.CO0 ));
  SLICE_247 SLICE_247( .DI1(\je/un1_c_state_38_cry_9_0_S1 ), 
    .DI0(\je/un1_c_state_38_cry_9_0_S0 ), .D1(\je/un1_c_state_38_cry_9_0.CO0 ), 
    .C1(\je/un84_m2[10] ), .B1(\je/un1_c_state_38_cry_9_0_RNO_0 ), 
    .D0(\je/un1_c_state_38_cry_8 ), .C0(\je/un84_m2[9] ), 
    .B0(\je/un1_c_state_38_cry_9_0_RNO ), .CLK(pclk_c), 
    .CIN0(\je/un1_c_state_38_cry_8 ), .CIN1(\je/un1_c_state_38_cry_9_0.CO0 ), 
    .Q0(\je/cb_bb_tmp[9] ), .Q1(\je/cb_bb_tmp[10] ), 
    .F0(\je/un1_c_state_38_cry_9_0_S0 ), .F1(\je/un1_c_state_38_cry_9_0_S1 ), 
    .COUT1(\je/un1_c_state_38_cry_10 ), 
    .COUT0(\je/un1_c_state_38_cry_9_0.CO0 ));
  SLICE_248 SLICE_248( .DI1(\je/un1_c_state_38_cry_7_0_S1 ), 
    .DI0(\je/un1_c_state_38_cry_7_0_S0 ), .D1(\je/un1_c_state_38_cry_7_0.CO0 ), 
    .C1(\je/un84_m2[8] ), .B1(\je/un1_c_state_38_cry_7_0_RNO_0 ), 
    .D0(\je/un1_c_state_38_cry_6 ), .C0(\je/un84_m2[7] ), 
    .B0(\je/un1_c_state_38_cry_7_0_RNO ), .CLK(pclk_c), 
    .CIN0(\je/un1_c_state_38_cry_6 ), .CIN1(\je/un1_c_state_38_cry_7_0.CO0 ), 
    .Q0(\je/cb_bb_tmp[7] ), .Q1(\je/cb_bb_tmp[8] ), 
    .F0(\je/un1_c_state_38_cry_7_0_S0 ), .F1(\je/un1_c_state_38_cry_7_0_S1 ), 
    .COUT1(\je/un1_c_state_38_cry_8 ), .COUT0(\je/un1_c_state_38_cry_7_0.CO0 ));
  SLICE_249 SLICE_249( .DI1(\je/un1_c_state_38_cry_5_0_S1 ), 
    .DI0(\je/un1_c_state_38_cry_5_0_S0 ), .D1(\je/un1_c_state_38_cry_5_0.CO0 ), 
    .C1(\je/un84_m2[6] ), .B1(\je/un1_c_state_38_cry_5_0_RNO_0 ), 
    .D0(\je/un1_c_state_38_cry_4 ), .C0(\je/un84_m2[5] ), 
    .B0(\je/un1_c_state_38_cry_5_0_RNO ), .CLK(pclk_c), 
    .CIN0(\je/un1_c_state_38_cry_4 ), .CIN1(\je/un1_c_state_38_cry_5_0.CO0 ), 
    .Q0(\je/cb_bb_tmp[5] ), .Q1(\je/cb_bb_tmp[6] ), 
    .F0(\je/un1_c_state_38_cry_5_0_S0 ), .F1(\je/un1_c_state_38_cry_5_0_S1 ), 
    .COUT1(\je/un1_c_state_38_cry_6 ), .COUT0(\je/un1_c_state_38_cry_5_0.CO0 ));
  SLICE_250 SLICE_250( .DI1(\je/un1_c_state_38_cry_3_0_S1 ), 
    .DI0(\je/un1_c_state_38_cry_3_0_S0 ), .D1(\je/un1_c_state_38_cry_3_0.CO0 ), 
    .C1(\je/un84_m2[4] ), .B1(\je/un1_c_state_38_cry_3_0_RNO_0 ), 
    .D0(\je/un1_c_state_38_cry_2 ), .C0(\je/un84_m2[3] ), 
    .B0(\je/un1_c_state_38_cry_3_0_RNO ), .CLK(pclk_c), 
    .CIN0(\je/un1_c_state_38_cry_2 ), .CIN1(\je/un1_c_state_38_cry_3_0.CO0 ), 
    .Q0(\je/cb_bb_tmp[3] ), .Q1(\je/cb_bb_tmp[4] ), 
    .F0(\je/un1_c_state_38_cry_3_0_S0 ), .F1(\je/un1_c_state_38_cry_3_0_S1 ), 
    .COUT1(\je/un1_c_state_38_cry_4 ), .COUT0(\je/un1_c_state_38_cry_3_0.CO0 ));
  SLICE_251 SLICE_251( .DI1(\je/un1_c_state_38_cry_1_0_S1 ), 
    .DI0(\je/un1_c_state_38_cry_1_0_S0 ), .D1(\je/un1_c_state_38_cry_1_0.CO0 ), 
    .C1(\je/un84_m2[2] ), .B1(\je/un1_c_state_38_cry_1_0_RNO_0 ), 
    .D0(\je/un1_c_state_38_cry_0 ), .C0(\je/un84_m2[1] ), 
    .B0(\je/un1_c_state_38_cry_1_0_RNO ), .CLK(pclk_c), 
    .CIN0(\je/un1_c_state_38_cry_0 ), .CIN1(\je/un1_c_state_38_cry_1_0.CO0 ), 
    .Q0(\je/cb_bb_tmp[1] ), .Q1(\je/cb_bb_tmp[2] ), 
    .F0(\je/un1_c_state_38_cry_1_0_S0 ), .F1(\je/un1_c_state_38_cry_1_0_S1 ), 
    .COUT1(\je/un1_c_state_38_cry_2 ), .COUT0(\je/un1_c_state_38_cry_1_0.CO0 ));
  SLICE_252 SLICE_252( .D1(\je/un1_c_state_38_cry_0_0.CO0 ), .C1(\je/N_176_0 ), 
    .B1(\je/un1_c_state_38_cry_0_0_RNO ), 
    .CIN1(\je/un1_c_state_38_cry_0_0.CO0 ), .COUT1(\je/un1_c_state_38_cry_0 ), 
    .COUT0(\je/un1_c_state_38_cry_0_0.CO0 ));
  SLICE_253 SLICE_253( .D1(\je/un1_wb_bit_cnt_cry_3_0.CO0 ), 
    .B1(\je/un1_wb_bit_cnt_axb_4 ), .D0(\je/un1_wb_bit_cnt_cry_2 ), 
    .C0(\je/wb_bit_cnt[3] ), .B0(\je/un1_wb_bit_cnt_cry_3_0_RNO ), 
    .CIN0(\je/un1_wb_bit_cnt_cry_2 ), .CIN1(\je/un1_wb_bit_cnt_cry_3_0.CO0 ), 
    .F0(\je/un1_wb_bit_cnt_cry_3_0_S0 ), .F1(\je/un1_wb_bit_cnt_cry_3_0_S1 ), 
    .COUT0(\je/un1_wb_bit_cnt_cry_3_0.CO0 ));
  SLICE_254 SLICE_254( .D1(\je/un1_wb_bit_cnt_cry_1_0.CO0 ), 
    .C1(\je/wb_bit_cnt[2] ), .B1(\je/un1_wb_bit_cnt_cry_1_0_RNO_0 ), 
    .D0(\je/un1_wb_bit_cnt_cry_0 ), .C0(\je/wb_bit_cnt[1] ), 
    .B0(\je/un1_wb_bit_cnt_cry_1_0_RNO ), .CIN0(\je/un1_wb_bit_cnt_cry_0 ), 
    .CIN1(\je/un1_wb_bit_cnt_cry_1_0.CO0 ), 
    .F0(\je/un1_wb_bit_cnt_cry_1_0_S0 ), .F1(\je/un1_wb_bit_cnt_cry_1_0_S1 ), 
    .COUT1(\je/un1_wb_bit_cnt_cry_2 ), .COUT0(\je/un1_wb_bit_cnt_cry_1_0.CO0 ));
  SLICE_255 SLICE_255( .D1(\je/un1_wb_bit_cnt_cry_0_0.CO0 ), 
    .C1(\je/wb_bit_cnt[0] ), .B1(\je/un1_wb_bit_cnt_cry_0_0_RNO ), 
    .CIN1(\je/un1_wb_bit_cnt_cry_0_0.CO0 ), 
    .F1(\je/un1_wb_bit_cnt_cry_0_0_S1 ), .COUT1(\je/un1_wb_bit_cnt_cry_0 ), 
    .COUT0(\je/un1_wb_bit_cnt_cry_0_0.CO0 ));
  SLICE_256 SLICE_256( .D1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.CO0 ), 
    .B1(\je/mult1_un66_sum_axb_8 ), .D0(\je/mult1_un66_sum_cry_6 ), 
    .C0(\je/mult1_un59_sum_o[6] ), .B0(\je/QNT_DU_ret_3_RNISDI5 ), 
    .CIN0(\je/mult1_un66_sum_cry_6 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.CO0 ), 
    .F0(\je/mult1_un66_sum[7] ), .F1(\je/mult1_un66_sum[8] ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.CO0 ));
  SLICE_257 SLICE_257( .D1(\je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.CO0 ), 
    .C1(\je/mult1_un59_sum_o[5] ), .B1(\je/QNT_DU_ret_5_RNIUCI5 ), 
    .D0(\je/mult1_un66_sum_cry_4 ), .C0(\je/mult1_un59_sum_o[4] ), 
    .B0(\je/QNT_DU_ret_7_RNI9BI5 ), .CIN0(\je/mult1_un66_sum_cry_4 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.CO0 ), 
    .F0(\je/mult1_un66_sum[5] ), .F1(\je/mult1_un66_sum[6] ), 
    .COUT1(\je/mult1_un66_sum_cry_6 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.CO0 ));
  SLICE_258 SLICE_258( .D1(\je/un5_QNT_DU.QNT_DU_ret_1_RNI8IRM1.CO0 ), 
    .C1(\je/mult1_un59_sum_o[3] ), .B1(\je/QNT_DU_ret_1_RNIR9I5 ), 
    .D0(\je/mult1_un66_sum_cry_2 ), .C0(\je/mult1_un59_sum_o[2] ), 
    .B0(\je/mult1_un66_sum_axb_3_lofx ), .CIN0(\je/mult1_un66_sum_cry_2 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_1_RNI8IRM1.CO0 ), 
    .F0(\je/mult1_un66_sum[3] ), .F1(\je/mult1_un66_sum[4] ), 
    .COUT1(\je/mult1_un66_sum_cry_4 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_1_RNI8IRM1.CO0 ));
  SLICE_259 SLICE_259( .D1(\je/un5_QNT_DU.QNT_DU_ret_415_RNIH1LS.CO0 ), 
    .C1(\je/mult1_un59_sum_o[1] ), .B1(\je/mult1_un66_sum_axb_2_lofx ), 
    .D0(\je/mult1_un66_sum_cry_0 ), .C0(\je/mult1_un59_sum_o[0] ), 
    .B0(\je/mult1_un66_sum_axb_1_lofx ), .CIN0(\je/mult1_un66_sum_cry_0 ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_415_RNIH1LS.CO0 ), 
    .F0(\je/mult1_un66_sum[1] ), .F1(\je/mult1_un66_sum[2] ), 
    .COUT1(\je/mult1_un66_sum_cry_2 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_415_RNIH1LS.CO0 ));
  SLICE_260 SLICE_260( .D1(\je/un5_QNT_DU.QNT_DU_ret_415_RNIPG5B.CO0 ), 
    .C1(\je/mult1_un66_sum_scalar ), .B1(\je/QNT_DU_ret_116_fast[0] ), 
    .CIN1(\je/un5_QNT_DU.QNT_DU_ret_415_RNIPG5B.CO0 ), 
    .F1(\je/mult1_un66_sum[0] ), .COUT1(\je/mult1_un66_sum_cry_0 ), 
    .COUT0(\je/un5_QNT_DU.QNT_DU_ret_415_RNIPG5B.CO0 ));
  SLICE_261 SLICE_261( .D1(\je/un5_img_row_s_6_0.CO0 ), 
    .D0(\je/un5_img_row_cry_5 ), .B0(\je/img_y[9] ), 
    .CIN0(\je/un5_img_row_cry_5 ), .CIN1(\je/un5_img_row_s_6_0.CO0 ), 
    .F0(\je/un5_img_row_s_6_0_S0 ), .COUT0(\je/un5_img_row_s_6_0.CO0 ));
  SLICE_262 SLICE_262( .D1(\je/un5_img_row_cry_4_0.CO0 ), .B1(\je/img_y[8] ), 
    .D0(\je/un5_img_row_cry_3 ), .B0(\je/img_y[7] ), 
    .CIN0(\je/un5_img_row_cry_3 ), .CIN1(\je/un5_img_row_cry_4_0.CO0 ), 
    .F0(\je/un5_img_row_cry_4_0_S0 ), .F1(\je/un5_img_row_cry_4_0_S1 ), 
    .COUT1(\je/un5_img_row_cry_5 ), .COUT0(\je/un5_img_row_cry_4_0.CO0 ));
  SLICE_263 SLICE_263( .D1(\je/un5_img_row_cry_2_0.CO0 ), .B1(\je/img_y[6] ), 
    .D0(\je/un5_img_row_cry_1 ), .B0(\je/img_y[5] ), 
    .CIN0(\je/un5_img_row_cry_1 ), .CIN1(\je/un5_img_row_cry_2_0.CO0 ), 
    .F0(\je/un5_img_row_cry_2_0_S0 ), .F1(\je/un5_img_row_cry_2_0_S1 ), 
    .COUT1(\je/un5_img_row_cry_3 ), .COUT0(\je/un5_img_row_cry_2_0.CO0 ));
  SLICE_264 SLICE_264( .D1(\je/un5_img_row_cry_1_0.CO0 ), .B1(\je/img_y[4] ), 
    .C0(\je/img_y[3] ), .B0(\je/img_y[3] ), 
    .CIN1(\je/un5_img_row_cry_1_0.CO0 ), .F1(\je/un5_img_row_cry_1_0_S1 ), 
    .COUT1(\je/un5_img_row_cry_1 ), .COUT0(\je/un5_img_row_cry_1_0.CO0 ));
  SLICE_265 SLICE_265( .D1(\je/un1_wb_bc_tmp_cry_3_0.CO0 ), 
    .B1(\je/wb_bit_cnt[4] ), .D0(\je/un1_wb_bc_tmp_cry_2 ), 
    .C0(\je/wb_bit_cnt_i[3] ), .B0(\je/un1_wb_bc_tmp_cry_3_0_RNO ), 
    .CIN0(\je/un1_wb_bc_tmp_cry_2 ), .CIN1(\je/un1_wb_bc_tmp_cry_3_0.CO0 ), 
    .F0(\je/un1_wb_bc_tmp_cry_3_0_S0 ), .F1(\je/un1_wb_bc_tmp_cry_3_0_S1 ), 
    .COUT0(\je/un1_wb_bc_tmp_cry_3_0.CO0 ));
  SLICE_266 SLICE_266( .D1(\je/un1_wb_bc_tmp_cry_1_0.CO0 ), 
    .B1(\je/wb_bit_cnt_i[2] ), .D0(\je/un1_wb_bc_tmp_cry_0 ), 
    .B0(\je/wb_bit_cnt_i[1] ), .CIN0(\je/un1_wb_bc_tmp_cry_0 ), 
    .CIN1(\je/un1_wb_bc_tmp_cry_1_0.CO0 ), .F0(\je/un1_wb_bc_tmp_cry_1_0_S0 ), 
    .F1(\je/un1_wb_bc_tmp_cry_1_0_S1 ), .COUT1(\je/un1_wb_bc_tmp_cry_2 ), 
    .COUT0(\je/un1_wb_bc_tmp_cry_1_0.CO0 ));
  SLICE_267 SLICE_267( .D1(\je/un1_wb_bc_tmp_cry_0_0.CO0 ), .C1(VCC), 
    .B1(\je/un1_wb_bc_tmp_cry_0_0_RNO ), .CIN1(\je/un1_wb_bc_tmp_cry_0_0.CO0 ), 
    .F1(\je/un1_wb_bc_tmp_cry_0_0_S1 ), .COUT1(\je/un1_wb_bc_tmp_cry_0 ), 
    .COUT0(\je/un1_wb_bc_tmp_cry_0_0.CO0 ));
  SLICE_268 SLICE_268( .D1(\je/un5_img_col_cry_6_0.CO0 ), .B1(\je/img_x[10] ), 
    .D0(\je/un5_img_col_cry_5 ), .B0(\je/img_x[9] ), 
    .CIN0(\je/un5_img_col_cry_5 ), .CIN1(\je/un5_img_col_cry_6_0.CO0 ), 
    .F0(\je/un5_img_col_cry_6_0_S0 ), .F1(\je/un5_img_col_cry_6_0_S1 ), 
    .COUT0(\je/un5_img_col_cry_6_0.CO0 ));
  SLICE_269 SLICE_269( .D1(\je/un5_img_col_cry_4_0.CO0 ), .B1(\je/img_x[8] ), 
    .D0(\je/un5_img_col_cry_3 ), .B0(\je/img_x[7] ), 
    .CIN0(\je/un5_img_col_cry_3 ), .CIN1(\je/un5_img_col_cry_4_0.CO0 ), 
    .F0(\je/un5_img_col_cry_4_0_S0 ), .F1(\je/un5_img_col_cry_4_0_S1 ), 
    .COUT1(\je/un5_img_col_cry_5 ), .COUT0(\je/un5_img_col_cry_4_0.CO0 ));
  SLICE_270 SLICE_270( .D1(\je/un5_img_col_cry_2_0.CO0 ), .B1(\je/img_x[6] ), 
    .D0(\je/un5_img_col_cry_1 ), .B0(\je/img_x[5] ), 
    .CIN0(\je/un5_img_col_cry_1 ), .CIN1(\je/un5_img_col_cry_2_0.CO0 ), 
    .F0(\je/un5_img_col_cry_2_0_S0 ), .F1(\je/un5_img_col_cry_2_0_S1 ), 
    .COUT1(\je/un5_img_col_cry_3 ), .COUT0(\je/un5_img_col_cry_2_0.CO0 ));
  SLICE_271 SLICE_271( .D1(\je/un5_img_col_cry_1_0.CO0 ), .B1(\je/img_x[4] ), 
    .C0(\je/img_x[3] ), .B0(\je/img_x[3] ), 
    .CIN1(\je/un5_img_col_cry_1_0.CO0 ), .F1(\je/un5_img_col_cry_1_0_S1 ), 
    .COUT1(\je/un5_img_col_cry_1 ), .COUT0(\je/un5_img_col_cry_1_0.CO0 ));
  SLICE_272 SLICE_272( .D1(\je/un1_du_ac0_2_cry_11_0.CO0 ), 
    .B1(\je/un1_du_ac0_2_axb_12 ), .D0(\je/un1_du_ac0_2_cry_10 ), 
    .C0(\je/du_ac0_RNIHCGJ[11] ), .B0(\je/un1_du_ac0_2_cry_11_0_RNO ), 
    .CIN0(\je/un1_du_ac0_2_cry_10 ), .CIN1(\je/un1_du_ac0_2_cry_11_0.CO0 ), 
    .F0(\je/un1_du_ac0_2_cry_11_0_S0 ), .F1(\je/un1_du_ac0_2_cry_11_0_S1 ), 
    .COUT0(\je/un1_du_ac0_2_cry_11_0.CO0 ));
  SLICE_273 SLICE_273( .D1(\je/un1_du_ac0_2_cry_9_0.CO0 ), 
    .C1(\je/du_ac0_RNIFAGJ[10] ), .B1(\je/un1_du_ac0_2_cry_9_0_RNO_0 ), 
    .D0(\je/un1_du_ac0_2_cry_8 ), .C0(\je/du_ac0_RNIVQC41[9] ), 
    .B0(\je/un1_du_ac0_2_cry_9_0_RNO ), .CIN0(\je/un1_du_ac0_2_cry_8 ), 
    .CIN1(\je/un1_du_ac0_2_cry_9_0.CO0 ), .F0(\je/un1_du_ac0_2_cry_9_0_S0 ), 
    .F1(\je/un1_du_ac0_2_cry_9_0_S1 ), .COUT1(\je/un1_du_ac0_2_cry_10 ), 
    .COUT0(\je/un1_du_ac0_2_cry_9_0.CO0 ));
  SLICE_274 SLICE_274( .D1(\je/un1_du_ac0_2_cry_7_0.CO0 ), 
    .C1(\je/du_ac0_RNITOC41[8] ), .B1(\je/un1_du_ac0_2_cry_7_0_RNO_0 ), 
    .D0(\je/un1_du_ac0_2_cry_6 ), .C0(\je/du_ac0_RNIRMC41[7] ), 
    .B0(\je/un1_du_ac0_2_cry_7_0_RNO ), .CIN0(\je/un1_du_ac0_2_cry_6 ), 
    .CIN1(\je/un1_du_ac0_2_cry_7_0.CO0 ), .F0(\je/un1_du_ac0_2_cry_7_0_S0 ), 
    .F1(\je/un1_du_ac0_2_cry_7_0_S1 ), .COUT1(\je/un1_du_ac0_2_cry_8 ), 
    .COUT0(\je/un1_du_ac0_2_cry_7_0.CO0 ));
  SLICE_275 SLICE_275( .D1(\je/un1_du_ac0_2_cry_5_0.CO0 ), 
    .C1(\je/du_ac0_RNIPKC41[6] ), .B1(\je/un1_du_ac0_2_cry_5_0_RNO_0 ), 
    .D0(\je/un1_du_ac0_2_cry_4 ), .C0(\je/du_ac0_RNINIC41[5] ), 
    .B0(\je/un1_du_ac0_2_cry_5_0_RNO ), .CIN0(\je/un1_du_ac0_2_cry_4 ), 
    .CIN1(\je/un1_du_ac0_2_cry_5_0.CO0 ), .F0(\je/un1_du_ac0_2_cry_5_0_S0 ), 
    .F1(\je/un1_du_ac0_2_cry_5_0_S1 ), .COUT1(\je/un1_du_ac0_2_cry_6 ), 
    .COUT0(\je/un1_du_ac0_2_cry_5_0.CO0 ));
  SLICE_276 SLICE_276( .D1(\je/un1_du_ac0_2_cry_3_0.CO0 ), 
    .C1(\je/du_ac0_RNILGC41[4] ), .B1(\je/un1_du_ac0_2_cry_3_0_RNO_0 ), 
    .D0(\je/un1_du_ac0_2_cry_2 ), .C0(\je/N_114 ), 
    .B0(\je/un1_du_ac0_2_cry_3_0_RNO ), .CIN0(\je/un1_du_ac0_2_cry_2 ), 
    .CIN1(\je/un1_du_ac0_2_cry_3_0.CO0 ), .F0(\je/un1_du_ac0_2_cry_3_0_S0 ), 
    .F1(\je/un1_du_ac0_2_cry_3_0_S1 ), .COUT1(\je/un1_du_ac0_2_cry_4 ), 
    .COUT0(\je/un1_du_ac0_2_cry_3_0.CO0 ));
  SLICE_277 SLICE_277( .D1(\je/un1_du_ac0_2_cry_1_0.CO0 ), 
    .C1(\je/un1_du_ac0_2_cry_1_0_RNO_2 ), .B1(\je/un1_du_ac0_2_cry_1_0_RNO_0 ), 
    .D0(\je/un1_du_ac0_2_cry_0 ), .C0(\je/un1_du_ac0_2_cry_1_0_RNO_1 ), 
    .B0(\je/un1_du_ac0_2_cry_1_0_RNO ), .CIN0(\je/un1_du_ac0_2_cry_0 ), 
    .CIN1(\je/un1_du_ac0_2_cry_1_0.CO0 ), .F0(\je/un1_du_ac0_2_cry_1_0_S0 ), 
    .F1(\je/un1_du_ac0_2_cry_1_0_S1 ), .COUT1(\je/un1_du_ac0_2_cry_2 ), 
    .COUT0(\je/un1_du_ac0_2_cry_1_0.CO0 ));
  SLICE_278 SLICE_278( .D1(\je/un1_du_ac0_2_cry_0_0.CO0 ), 
    .C1(\je/un1_du_ac0_2 ), .B1(\je/un1_du_ac0_2_cry_0_0_RNO ), 
    .CIN1(\je/un1_du_ac0_2_cry_0_0.CO0 ), .F1(\je/un1_du_ac0_2_cry_0_0_S1 ), 
    .COUT1(\je/un1_du_ac0_2_cry_0 ), .COUT0(\je/un1_du_ac0_2_cry_0_0.CO0 ));
  SLICE_279 SLICE_279( .D1(\je/ac0_idx_cry_0[5].CO0 ), .B1(\je/ac0_idx[6] ), 
    .D0(\je/ac0_idx_cry[4] ), .B0(\je/ac0_idx[5] ), .CIN0(\je/ac0_idx_cry[4] ), 
    .CIN1(\je/ac0_idx_cry_0[5].CO0 ), .F0(\je/ac0_idx_s[5] ), 
    .F1(\je/ac0_idx_s[6] ), .COUT0(\je/ac0_idx_cry_0[5].CO0 ));
  SLICE_280 SLICE_280( .D1(\je/ac0_idx_cry_0[3].CO0 ), .B1(\je/ac0_idx[4] ), 
    .D0(\je/ac0_idx_cry[2] ), .B0(\je/ac0_idx[3] ), .CIN0(\je/ac0_idx_cry[2] ), 
    .CIN1(\je/ac0_idx_cry_0[3].CO0 ), .F0(\je/ac0_idx_s[3] ), 
    .F1(\je/ac0_idx_s[4] ), .COUT1(\je/ac0_idx_cry[4] ), 
    .COUT0(\je/ac0_idx_cry_0[3].CO0 ));
  SLICE_281 SLICE_281( .D1(\je/ac0_idx_cry_0[1].CO0 ), .B1(\je/ac0_idx[2] ), 
    .D0(\je/ac0_idx_cry[0] ), .B0(\je/ac0_idx[1] ), .CIN0(\je/ac0_idx_cry[0] ), 
    .CIN1(\je/ac0_idx_cry_0[1].CO0 ), .F0(\je/ac0_idx_s[1] ), 
    .F1(\je/ac0_idx_s[2] ), .COUT1(\je/ac0_idx_cry[2] ), 
    .COUT0(\je/ac0_idx_cry_0[1].CO0 ));
  SLICE_282 SLICE_282( .D1(\je/ac0_idx_cry_0[0].CO0 ), .B1(\je/ac0_idx[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\je/ac0_idx_cry_0[0].CO0 ), 
    .F1(\je/ac0_idx_s[0] ), .COUT1(\je/ac0_idx_cry[0] ), 
    .COUT0(\je/ac0_idx_cry_0[0].CO0 ));
  SLICE_283 SLICE_283( .D1(\je/img_row_s_0[9].CO0 ), .D0(\je/img_row_cry[8] ), 
    .B0(\je/img_row[9] ), .CIN0(\je/img_row_cry[8] ), 
    .CIN1(\je/img_row_s_0[9].CO0 ), .F0(\je/img_row_s[9] ), 
    .COUT0(\je/img_row_s_0[9].CO0 ));
  SLICE_284 SLICE_284( .D1(\je/img_row_cry_0[7].CO0 ), .B1(\je/img_row[8] ), 
    .D0(\je/img_row_cry[6] ), .B0(\je/img_row[7] ), .CIN0(\je/img_row_cry[6] ), 
    .CIN1(\je/img_row_cry_0[7].CO0 ), .F0(\je/img_row_s[7] ), 
    .F1(\je/img_row_s[8] ), .COUT1(\je/img_row_cry[8] ), 
    .COUT0(\je/img_row_cry_0[7].CO0 ));
  SLICE_285 SLICE_285( .D1(\je/img_row_cry_0[5].CO0 ), .B1(\je/img_row[6] ), 
    .D0(\je/img_row_cry[4] ), .B0(\je/img_row[5] ), .CIN0(\je/img_row_cry[4] ), 
    .CIN1(\je/img_row_cry_0[5].CO0 ), .F0(\je/img_row_s[5] ), 
    .F1(\je/img_row_s[6] ), .COUT1(\je/img_row_cry[6] ), 
    .COUT0(\je/img_row_cry_0[5].CO0 ));
  SLICE_286 SLICE_286( .D1(\je/img_row_cry_0[3].CO0 ), .B1(\je/img_row[4] ), 
    .D0(\je/img_row_cry[2] ), .B0(\je/img_row[3] ), .CIN0(\je/img_row_cry[2] ), 
    .CIN1(\je/img_row_cry_0[3].CO0 ), .F0(\je/img_row_s[3] ), 
    .F1(\je/img_row_s[4] ), .COUT1(\je/img_row_cry[4] ), 
    .COUT0(\je/img_row_cry_0[3].CO0 ));
  SLICE_287 SLICE_287( .D1(\je/img_row_cry_0[1].CO0 ), .B1(\je/img_row[2] ), 
    .D0(\je/img_row_cry[0] ), .B0(\je/img_row[1] ), .CIN0(\je/img_row_cry[0] ), 
    .CIN1(\je/img_row_cry_0[1].CO0 ), .F0(\je/img_row_s[1] ), 
    .F1(\je/img_row_s[2] ), .COUT1(\je/img_row_cry[2] ), 
    .COUT0(\je/img_row_cry_0[1].CO0 ));
  SLICE_288 SLICE_288( .D1(\je/img_row_cry_0[0].CO0 ), .B1(\je/img_row[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\je/img_row_cry_0[0].CO0 ), 
    .F1(\je/img_row_s[0] ), .COUT1(\je/img_row_cry[0] ), 
    .COUT0(\je/img_row_cry_0[0].CO0 ));
  SLICE_289 SLICE_289( .D1(\je/ac0_cnt_s_0[5].CO0 ), .D0(\je/ac0_cnt_cry[4] ), 
    .B0(\je/ac0_cnt[5] ), .CIN0(\je/ac0_cnt_cry[4] ), 
    .CIN1(\je/ac0_cnt_s_0[5].CO0 ), .F0(\je/ac0_cnt_s[5] ), 
    .COUT0(\je/ac0_cnt_s_0[5].CO0 ));
  SLICE_290 SLICE_290( .D1(\je/ac0_cnt_cry_0[3].CO0 ), .B1(\je/ac0_cnt[4] ), 
    .D0(\je/ac0_cnt_cry[2] ), .B0(\je/ac0_cnt[3] ), .CIN0(\je/ac0_cnt_cry[2] ), 
    .CIN1(\je/ac0_cnt_cry_0[3].CO0 ), .F0(\je/ac0_cnt_s[3] ), 
    .F1(\je/ac0_cnt_s[4] ), .COUT1(\je/ac0_cnt_cry[4] ), 
    .COUT0(\je/ac0_cnt_cry_0[3].CO0 ));
  SLICE_291 SLICE_291( .D1(\je/ac0_cnt_cry_0[1].CO0 ), .B1(\je/ac0_cnt[2] ), 
    .D0(\je/ac0_cnt_cry[0] ), .B0(\je/ac0_cnt[1] ), .CIN0(\je/ac0_cnt_cry[0] ), 
    .CIN1(\je/ac0_cnt_cry_0[1].CO0 ), .F0(\je/ac0_cnt_s[1] ), 
    .F1(\je/ac0_cnt_s[2] ), .COUT1(\je/ac0_cnt_cry[2] ), 
    .COUT0(\je/ac0_cnt_cry_0[1].CO0 ));
  SLICE_292 SLICE_292( .D1(\je/ac0_cnt_cry_0[0].CO0 ), .B1(\je/ac0_cnt[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\je/ac0_cnt_cry_0[0].CO0 ), 
    .F1(\je/ac0_cnt_s[0] ), .COUT1(\je/ac0_cnt_cry[0] ), 
    .COUT0(\je/ac0_cnt_cry_0[0].CO0 ));
  SLICE_293 SLICE_293( .D1(\je/img_col_cry_0[9].CO0 ), .B1(\je/img_col[10] ), 
    .D0(\je/img_col_cry[8] ), .B0(\je/img_col[9] ), .CIN0(\je/img_col_cry[8] ), 
    .CIN1(\je/img_col_cry_0[9].CO0 ), .F0(\je/img_col_s[9] ), 
    .F1(\je/img_col_s[10] ), .COUT0(\je/img_col_cry_0[9].CO0 ));
  SLICE_294 SLICE_294( .D1(\je/img_col_cry_0[7].CO0 ), .B1(\je/img_col[8] ), 
    .D0(\je/img_col_cry[6] ), .B0(\je/img_col[7] ), .CIN0(\je/img_col_cry[6] ), 
    .CIN1(\je/img_col_cry_0[7].CO0 ), .F0(\je/img_col_s[7] ), 
    .F1(\je/img_col_s[8] ), .COUT1(\je/img_col_cry[8] ), 
    .COUT0(\je/img_col_cry_0[7].CO0 ));
  SLICE_295 SLICE_295( .D1(\je/img_col_cry_0[5].CO0 ), .B1(\je/img_col[6] ), 
    .D0(\je/img_col_cry[4] ), .B0(\je/img_col[5] ), .CIN0(\je/img_col_cry[4] ), 
    .CIN1(\je/img_col_cry_0[5].CO0 ), .F0(\je/img_col_s[5] ), 
    .F1(\je/img_col_s[6] ), .COUT1(\je/img_col_cry[6] ), 
    .COUT0(\je/img_col_cry_0[5].CO0 ));
  SLICE_296 SLICE_296( .D1(\je/img_col_cry_0[3].CO0 ), .B1(\je/img_col[4] ), 
    .D0(\je/img_col_cry[2] ), .B0(\je/img_col[3] ), .CIN0(\je/img_col_cry[2] ), 
    .CIN1(\je/img_col_cry_0[3].CO0 ), .F0(\je/img_col_s[3] ), 
    .F1(\je/img_col_s[4] ), .COUT1(\je/img_col_cry[4] ), 
    .COUT0(\je/img_col_cry_0[3].CO0 ));
  SLICE_297 SLICE_297( .D1(\je/img_col_cry_0[1].CO0 ), .B1(\je/img_col[2] ), 
    .D0(\je/img_col_cry[0] ), .B0(\je/img_col[1] ), .CIN0(\je/img_col_cry[0] ), 
    .CIN1(\je/img_col_cry_0[1].CO0 ), .F0(\je/img_col_s[1] ), 
    .F1(\je/img_col_s[2] ), .COUT1(\je/img_col_cry[2] ), 
    .COUT0(\je/img_col_cry_0[1].CO0 ));
  SLICE_298 SLICE_298( .D1(\je/img_col_cry_0[0].CO0 ), .B1(\je/img_col[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\je/img_col_cry_0[0].CO0 ), 
    .F1(\je/img_col_s[0] ), .COUT1(\je/img_col_cry[0] ), 
    .COUT0(\je/img_col_cry_0[0].CO0 ));
  SLICE_299 SLICE_299( .D1(\je/end0pos_s_0[5].CO0 ), .D0(\je/end0pos_cry[4] ), 
    .C0(VCC), .B0(\je/end0pos[5] ), .CIN0(\je/end0pos_cry[4] ), 
    .CIN1(\je/end0pos_s_0[5].CO0 ), .F0(\je/end0pos_s[5] ), 
    .COUT0(\je/end0pos_s_0[5].CO0 ));
  SLICE_300 SLICE_300( .D1(\je/end0pos_cry_0[3].CO0 ), .C1(VCC), 
    .B1(\je/end0pos[4] ), .D0(\je/end0pos_cry[2] ), .C0(VCC), 
    .B0(\je/end0pos[3] ), .CIN0(\je/end0pos_cry[2] ), 
    .CIN1(\je/end0pos_cry_0[3].CO0 ), .F0(\je/end0pos_s[3] ), 
    .F1(\je/end0pos_s[4] ), .COUT1(\je/end0pos_cry[4] ), 
    .COUT0(\je/end0pos_cry_0[3].CO0 ));
  SLICE_301 SLICE_301( .D1(\je/end0pos_cry_0[1].CO0 ), .C1(VCC), 
    .B1(\je/end0pos[2] ), .D0(\je/end0pos_cry[0] ), .C0(VCC), 
    .B0(\je/end0pos[1] ), .CIN0(\je/end0pos_cry[0] ), 
    .CIN1(\je/end0pos_cry_0[1].CO0 ), .F0(\je/end0pos_s[1] ), 
    .F1(\je/end0pos_s[2] ), .COUT1(\je/end0pos_cry[2] ), 
    .COUT0(\je/end0pos_cry_0[1].CO0 ));
  SLICE_302 SLICE_302( .D1(\je/end0pos_cry_0[0].CO0 ), .C1(VCC), 
    .B1(\je/end0pos[0] ), .CIN1(\je/end0pos_cry_0[0].CO0 ), 
    .F1(\je/end0pos_s[0] ), .COUT1(\je/end0pos_cry[0] ), 
    .COUT0(\je/end0pos_cry_0[0].CO0 ));
  SLICE_303 SLICE_303( .D1(\je/qz_cnt_s_0[5].CO0 ), .D0(\je/qz_cnt_cry[4] ), 
    .B0(\je/qz_cnt[5] ), .CIN0(\je/qz_cnt_cry[4] ), 
    .CIN1(\je/qz_cnt_s_0[5].CO0 ), .F0(\je/qz_cnt_s[5] ), 
    .COUT0(\je/qz_cnt_s_0[5].CO0 ));
  SLICE_304 SLICE_304( .D1(\je/qz_cnt_cry_0[3].CO0 ), .B1(\je/qz_cnt[4] ), 
    .D0(\je/qz_cnt_cry[2] ), .B0(\je/qz_cnt[3] ), .CIN0(\je/qz_cnt_cry[2] ), 
    .CIN1(\je/qz_cnt_cry_0[3].CO0 ), .F0(\je/qz_cnt_s[3] ), 
    .F1(\je/qz_cnt_s[4] ), .COUT1(\je/qz_cnt_cry[4] ), 
    .COUT0(\je/qz_cnt_cry_0[3].CO0 ));
  SLICE_305 SLICE_305( .D1(\je/qz_cnt_cry_0[1].CO0 ), .B1(\je/qz_cnt[2] ), 
    .D0(\je/qz_cnt_cry[0] ), .B0(\je/qz_cnt[1] ), .CIN0(\je/qz_cnt_cry[0] ), 
    .CIN1(\je/qz_cnt_cry_0[1].CO0 ), .F0(\je/qz_cnt_s[1] ), 
    .F1(\je/qz_cnt_s[2] ), .COUT1(\je/qz_cnt_cry[2] ), 
    .COUT0(\je/qz_cnt_cry_0[1].CO0 ));
  SLICE_306 SLICE_306( .D1(\je/qz_cnt_cry_0[0].CO0 ), .B1(\je/qz_cnt[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\je/qz_cnt_cry_0[0].CO0 ), .F1(\je/qz_cnt_s[0] ), 
    .COUT1(\je/qz_cnt_cry[0] ), .COUT0(\je/qz_cnt_cry_0[0].CO0 ));
  SLICE_307 SLICE_307( .DI0(\je/dct/un1_tmp_du[3]_2_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_s_17_0.CO0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_16 ), .B0(\je/dct/un1_tmp_du[3]_2_axb_17 ), 
    .CE(\je/dct/N_23 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_16 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_s_17_0.CO0 ), .Q0(\je/dct/tmp4[17] ), 
    .F0(\je/dct/un1_tmp_du[3]_2_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_s_17_0.CO0 ));
  SLICE_308 SLICE_308( .DI1(\je/dct/un1_tmp_du[3]_2_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_15_0.CO0 ), 
    .C1(\je/dct/tmp22_RNIU6CC3[13] ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_15_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_14 ), .C0(\je/dct/tmp22_RNIR3CC3[12] ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_15_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_14 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_15_0.CO0 ), .Q0(\je/dct/tmp4[15] ), 
    .Q1(\je/dct/tmp4[16] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_15_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_16 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_15_0.CO0 ));
  SLICE_309 SLICE_309( .DI1(\je/dct/un1_tmp_du[3]_2_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_13_0.CO0 ), 
    .C1(\je/dct/tmp22_RNIO0CC3[11] ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_13_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_12 ), .C0(\je/dct/tmp22_RNILTBC3[10] ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_13_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_12 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_13_0.CO0 ), .Q0(\je/dct/tmp4[13] ), 
    .Q1(\je/dct/tmp4[14] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_13_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_14 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_13_0.CO0 ));
  SLICE_310 SLICE_310( .DI1(\je/dct/un1_tmp_du[3]_2_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_11_0.CO0 ), 
    .C1(\je/dct/tmp22_RNIBBJK3[9] ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_11_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_10 ), .C0(\je/dct/tmp22_RNI88JK3[8] ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_11_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_10 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_11_0.CO0 ), .Q0(\je/dct/tmp4[11] ), 
    .Q1(\je/dct/tmp4[12] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_11_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_12 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_11_0.CO0 ));
  SLICE_311 SLICE_311( .DI1(\je/dct/un1_tmp_du[3]_2_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_9_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_9_0.CO0 ), .C1(\je/dct/tmp22_RNI55JK3[7] ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_8 ), .C0(\je/dct/tmp22_RNIK4224[6] ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_9_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_8 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_9_0.CO0 ), .Q0(\je/dct/tmp4[9] ), 
    .Q1(\je/dct/tmp4[10] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_9_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_10 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_9_0.CO0 ));
  SLICE_312 SLICE_312( .DI1(\je/dct/un1_tmp_du[3]_2_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_7_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_7_0.CO0 ), .C1(\je/dct/tmp22_RNIH1224[5] ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_6 ), .C0(\je/dct/tmp22_RNIEU124[4] ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_7_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_6 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_7_0.CO0 ), .Q0(\je/dct/tmp4[7] ), 
    .Q1(\je/dct/tmp4[8] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_7_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_8 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_7_0.CO0 ));
  SLICE_313 SLICE_313( .DI1(\je/dct/un1_tmp_du[3]_2_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_5_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_5_0.CO0 ), .C1(\je/dct/tmp22_RNIBR124[3] ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_4 ), .C0(\je/dct/tmp22_RNI8O124[2] ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_5_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_4 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_5_0.CO0 ), .Q0(\je/dct/tmp4[5] ), 
    .Q1(\je/dct/tmp4[6] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_5_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_6 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_5_0.CO0 ));
  SLICE_314 SLICE_314( .DI1(\je/dct/un1_tmp_du[3]_2_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_3_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_3_0.CO0 ), .C1(\je/dct/tmp22_RNI5L124[1] ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_2 ), .C0(\je/dct/tmp22_RNI2I124[0] ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_3_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_2 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_3_0.CO0 ), .Q0(\je/dct/tmp4[3] ), 
    .Q1(\je/dct/tmp4[4] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_3_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_4 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_3_0.CO0 ));
  SLICE_315 SLICE_315( .DI1(\je/dct/un1_tmp_du[3]_2_cry_1_0_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[3]_2_cry_1_0_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_1_0_0.CO0 ), 
    .C1(\je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_2 ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[3]_2_cry_0 ), 
    .C0(\je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_1 ), 
    .B0(\je/dct/un1_tmp_du[3]_2_cry_1_0_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[3]_2_cry_0 ), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_1_0_0.CO0 ), .Q0(\je/dct/tmp4[1] ), 
    .Q1(\je/dct/tmp4[2] ), .F0(\je/dct/un1_tmp_du[3]_2_cry_1_0_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_1_0_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_2 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_1_0_0.CO0 ));
  SLICE_316 SLICE_316( .DI1(\je/dct/un1_tmp_du[3]_2_cry_0_0_0_S1 ), 
    .D1(\je/dct/un1_tmp_du[3]_2_cry_0_0_0.CO0 ), 
    .C1(\je/dct/un1_tmp_du[3]_2_cry_0_0_RNO_0 ), 
    .B1(\je/dct/un1_tmp_du[3]_2_cry_0_0_0_RNO ), .C0(\je/dct/N_138_0 ), 
    .B0(\je/dct/N_138_0 ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp_du[3]_2_cry_0_0_0.CO0 ), .Q1(\je/dct/tmp4[0] ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_0_0_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[3]_2_cry_0 ), 
    .COUT0(\je/dct/un1_tmp_du[3]_2_cry_0_0_0.CO0 ));
  SLICE_317 SLICE_317( .D1(\je/dct/un1_tmp12_cry_16_0.CO0 ), 
    .C1(\je/dct/tmp1[17] ), .B1(\je/dct/tmp2_i[17] ), 
    .D0(\je/dct/un1_tmp12_cry_15 ), .C0(\je/dct/tmp1[16] ), 
    .B0(\je/dct/tmp2_i[16] ), .CIN0(\je/dct/un1_tmp12_cry_15 ), 
    .CIN1(\je/dct/un1_tmp12_cry_16_0.CO0 ), 
    .F0(\je/dct/un1_tmp12_cry_16_0_S0 ), .F1(\je/dct/un1_tmp12_cry_16_0_S1 ), 
    .COUT0(\je/dct/un1_tmp12_cry_16_0.CO0 ));
  SLICE_318 SLICE_318( .D1(\je/dct/un1_tmp12_cry_14_0.CO0 ), 
    .C1(\je/dct/tmp1[15] ), .B1(\je/dct/tmp2_i[15] ), 
    .D0(\je/dct/un1_tmp12_cry_13 ), .C0(\je/dct/tmp1[14] ), 
    .B0(\je/dct/tmp2_i[14] ), .CIN0(\je/dct/un1_tmp12_cry_13 ), 
    .CIN1(\je/dct/un1_tmp12_cry_14_0.CO0 ), 
    .F0(\je/dct/un1_tmp12_cry_14_0_S0 ), .F1(\je/dct/un1_tmp12_cry_14_0_S1 ), 
    .COUT1(\je/dct/un1_tmp12_cry_15 ), .COUT0(\je/dct/un1_tmp12_cry_14_0.CO0 ));
  SLICE_319 SLICE_319( .D1(\je/dct/un1_tmp12_cry_12_0.CO0 ), 
    .C1(\je/dct/tmp1[13] ), .B1(\je/dct/tmp2_i[13] ), 
    .D0(\je/dct/un1_tmp12_cry_11 ), .C0(\je/dct/tmp1[12] ), 
    .B0(\je/dct/tmp2_i[12] ), .CIN0(\je/dct/un1_tmp12_cry_11 ), 
    .CIN1(\je/dct/un1_tmp12_cry_12_0.CO0 ), 
    .F0(\je/dct/un1_tmp12_cry_12_0_S0 ), .F1(\je/dct/un1_tmp12_cry_12_0_S1 ), 
    .COUT1(\je/dct/un1_tmp12_cry_13 ), .COUT0(\je/dct/un1_tmp12_cry_12_0.CO0 ));
  SLICE_320 SLICE_320( .D1(\je/dct/un1_tmp12_cry_10_0.CO0 ), 
    .C1(\je/dct/tmp1[11] ), .B1(\je/dct/tmp2_i[11] ), 
    .D0(\je/dct/un1_tmp12_cry_9 ), .C0(\je/dct/tmp1[10] ), 
    .B0(\je/dct/tmp2_i[10] ), .CIN0(\je/dct/un1_tmp12_cry_9 ), 
    .CIN1(\je/dct/un1_tmp12_cry_10_0.CO0 ), 
    .F0(\je/dct/un1_tmp12_cry_10_0_S0 ), .F1(\je/dct/un1_tmp12_cry_10_0_S1 ), 
    .COUT1(\je/dct/un1_tmp12_cry_11 ), .COUT0(\je/dct/un1_tmp12_cry_10_0.CO0 ));
  SLICE_321 SLICE_321( .D1(\je/dct/un1_tmp12_cry_8_0.CO0 ), 
    .C1(\je/dct/tmp1[9] ), .B1(\je/dct/tmp2_i[9] ), 
    .D0(\je/dct/un1_tmp12_cry_7 ), .C0(\je/dct/tmp1[8] ), 
    .B0(\je/dct/tmp2_i[8] ), .CIN0(\je/dct/un1_tmp12_cry_7 ), 
    .CIN1(\je/dct/un1_tmp12_cry_8_0.CO0 ), .F0(\je/dct/un1_tmp12_cry_8_0_S0 ), 
    .F1(\je/dct/un1_tmp12_cry_8_0_S1 ), .COUT1(\je/dct/un1_tmp12_cry_9 ), 
    .COUT0(\je/dct/un1_tmp12_cry_8_0.CO0 ));
  SLICE_322 SLICE_322( .D1(\je/dct/un1_tmp12_cry_6_0.CO0 ), 
    .C1(\je/dct/tmp1[7] ), .B1(\je/dct/tmp2_i[7] ), 
    .D0(\je/dct/un1_tmp12_cry_5 ), .C0(\je/dct/tmp1[6] ), 
    .B0(\je/dct/tmp2_i[6] ), .CIN0(\je/dct/un1_tmp12_cry_5 ), 
    .CIN1(\je/dct/un1_tmp12_cry_6_0.CO0 ), .F0(\je/dct/un1_tmp12_cry_6_0_S0 ), 
    .F1(\je/dct/un1_tmp12_cry_6_0_S1 ), .COUT1(\je/dct/un1_tmp12_cry_7 ), 
    .COUT0(\je/dct/un1_tmp12_cry_6_0.CO0 ));
  SLICE_323 SLICE_323( .D1(\je/dct/un1_tmp12_cry_4_0.CO0 ), 
    .C1(\je/dct/tmp1[5] ), .B1(\je/dct/tmp2_i[5] ), 
    .D0(\je/dct/un1_tmp12_cry_3 ), .C0(\je/dct/tmp1[4] ), 
    .B0(\je/dct/tmp2_i[4] ), .CIN0(\je/dct/un1_tmp12_cry_3 ), 
    .CIN1(\je/dct/un1_tmp12_cry_4_0.CO0 ), .F0(\je/dct/un1_tmp12_cry_4_0_S0 ), 
    .F1(\je/dct/un1_tmp12_cry_4_0_S1 ), .COUT1(\je/dct/un1_tmp12_cry_5 ), 
    .COUT0(\je/dct/un1_tmp12_cry_4_0.CO0 ));
  SLICE_324 SLICE_324( .D1(\je/dct/un1_tmp12_cry_2_0.CO0 ), 
    .C1(\je/dct/tmp1[3] ), .B1(\je/dct/tmp2_i[3] ), 
    .D0(\je/dct/un1_tmp12_cry_1 ), .C0(\je/dct/tmp1[2] ), 
    .B0(\je/dct/tmp2_i[2] ), .CIN0(\je/dct/un1_tmp12_cry_1 ), 
    .CIN1(\je/dct/un1_tmp12_cry_2_0.CO0 ), .F0(\je/dct/un1_tmp12_cry_2_0_S0 ), 
    .F1(\je/dct/un1_tmp12_cry_2_0_S1 ), .COUT1(\je/dct/un1_tmp12_cry_3 ), 
    .COUT0(\je/dct/un1_tmp12_cry_2_0.CO0 ));
  SLICE_325 SLICE_325( .D1(\je/dct/un1_tmp12_cry_0_0.CO0 ), 
    .C1(\je/dct/tmp1[1] ), .B1(\je/dct/tmp2_i[1] ), .D0(VCC), 
    .C0(\je/dct/tmp1[0] ), .B0(\je/dct/tmp2_i[0] ), 
    .CIN1(\je/dct/un1_tmp12_cry_0_0.CO0 ), .F0(\je/dct/un1_tmp12_cry_0_0_S0 ), 
    .F1(\je/dct/un1_tmp12_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp12_cry_1 ), 
    .COUT0(\je/dct/un1_tmp12_cry_0_0.CO0 ));
  SLICE_326 SLICE_326( .DI0(\je/dct/un3_tmp6_2_s_17_0_S0 ), 
    .D1(\je/dct/un3_tmp6_2_s_17_0.CO0 ), .D0(\je/dct/un3_tmp6_2_cry_16 ), 
    .B0(\je/dct/un3_tmp6_2_axb_17 ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un3_tmp6_2_cry_16 ), .CIN1(\je/dct/un3_tmp6_2_s_17_0.CO0 ), 
    .Q0(\je/dct/tmp0[17] ), .F0(\je/dct/un3_tmp6_2_s_17_0_S0 ), 
    .COUT0(\je/dct/un3_tmp6_2_s_17_0.CO0 ));
  SLICE_327 SLICE_327( .DI1(\je/dct/un3_tmp6_2_cry_15_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_15_0_S0 ), 
    .D1(\je/dct/un3_tmp6_2_cry_15_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNIJI262[16] ), 
    .B1(\je/dct/un3_tmp6_2_cry_15_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_14 ), 
    .C0(\je/dct/tmp_du[7]_RNIHG262[15] ), 
    .B0(\je/dct/un3_tmp6_2_cry_15_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un3_tmp6_2_cry_14 ), .CIN1(\je/dct/un3_tmp6_2_cry_15_0.CO0 ), 
    .Q0(\je/dct/tmp0[15] ), .Q1(\je/dct/tmp0[16] ), 
    .F0(\je/dct/un3_tmp6_2_cry_15_0_S0 ), .F1(\je/dct/un3_tmp6_2_cry_15_0_S1 ), 
    .COUT1(\je/dct/un3_tmp6_2_cry_16 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_15_0.CO0 ));
  SLICE_328 SLICE_328( .DI1(\je/dct/un3_tmp6_2_cry_13_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_13_0_S0 ), 
    .D1(\je/dct/un3_tmp6_2_cry_13_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNIFE262[14] ), 
    .B1(\je/dct/un3_tmp6_2_cry_13_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_12 ), 
    .C0(\je/dct/tmp_du[7]_RNIDC262[13] ), 
    .B0(\je/dct/un3_tmp6_2_cry_13_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un3_tmp6_2_cry_12 ), .CIN1(\je/dct/un3_tmp6_2_cry_13_0.CO0 ), 
    .Q0(\je/dct/tmp0[13] ), .Q1(\je/dct/tmp0[14] ), 
    .F0(\je/dct/un3_tmp6_2_cry_13_0_S0 ), .F1(\je/dct/un3_tmp6_2_cry_13_0_S1 ), 
    .COUT1(\je/dct/un3_tmp6_2_cry_14 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_13_0.CO0 ));
  SLICE_329 SLICE_329( .DI1(\je/dct/un3_tmp6_2_cry_11_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_11_0_S0 ), 
    .D1(\je/dct/un3_tmp6_2_cry_11_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNIBA262[12] ), 
    .B1(\je/dct/un3_tmp6_2_cry_11_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_10 ), 
    .C0(\je/dct/tmp_du[7]_RNI98262[11] ), 
    .B0(\je/dct/un3_tmp6_2_cry_11_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un3_tmp6_2_cry_10 ), .CIN1(\je/dct/un3_tmp6_2_cry_11_0.CO0 ), 
    .Q0(\je/dct/tmp0[11] ), .Q1(\je/dct/tmp0[12] ), 
    .F0(\je/dct/un3_tmp6_2_cry_11_0_S0 ), .F1(\je/dct/un3_tmp6_2_cry_11_0_S1 ), 
    .COUT1(\je/dct/un3_tmp6_2_cry_12 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_11_0.CO0 ));
  SLICE_330 SLICE_330( .DI1(\je/dct/un3_tmp6_2_cry_9_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_9_0_S0 ), .D1(\je/dct/un3_tmp6_2_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNI76262[10] ), 
    .B1(\je/dct/un3_tmp6_2_cry_9_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_8 ), 
    .C0(\je/dct/tmp_du[7]_RNINGL42[9] ), .B0(\je/dct/un3_tmp6_2_cry_9_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un3_tmp6_2_cry_8 ), 
    .CIN1(\je/dct/un3_tmp6_2_cry_9_0.CO0 ), .Q0(\je/dct/tmp0[9] ), 
    .Q1(\je/dct/tmp0[10] ), .F0(\je/dct/un3_tmp6_2_cry_9_0_S0 ), 
    .F1(\je/dct/un3_tmp6_2_cry_9_0_S1 ), .COUT1(\je/dct/un3_tmp6_2_cry_10 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_9_0.CO0 ));
  SLICE_331 SLICE_331( .DI1(\je/dct/un3_tmp6_2_cry_7_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_7_0_S0 ), .D1(\je/dct/un3_tmp6_2_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNILEL42[8] ), 
    .B1(\je/dct/un3_tmp6_2_cry_7_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_6 ), 
    .C0(\je/dct/tmp_du[7]_RNIJCL42[7] ), .B0(\je/dct/un3_tmp6_2_cry_7_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un3_tmp6_2_cry_6 ), 
    .CIN1(\je/dct/un3_tmp6_2_cry_7_0.CO0 ), .Q0(\je/dct/tmp0[7] ), 
    .Q1(\je/dct/tmp0[8] ), .F0(\je/dct/un3_tmp6_2_cry_7_0_S0 ), 
    .F1(\je/dct/un3_tmp6_2_cry_7_0_S1 ), .COUT1(\je/dct/un3_tmp6_2_cry_8 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_7_0.CO0 ));
  SLICE_332 SLICE_332( .DI1(\je/dct/un3_tmp6_2_cry_5_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_5_0_S0 ), .D1(\je/dct/un3_tmp6_2_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNIHAL42[6] ), 
    .B1(\je/dct/un3_tmp6_2_cry_5_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_4 ), 
    .C0(\je/dct/tmp_du[7]_RNIF8L42[5] ), .B0(\je/dct/un3_tmp6_2_cry_5_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un3_tmp6_2_cry_4 ), 
    .CIN1(\je/dct/un3_tmp6_2_cry_5_0.CO0 ), .Q0(\je/dct/tmp0[5] ), 
    .Q1(\je/dct/tmp0[6] ), .F0(\je/dct/un3_tmp6_2_cry_5_0_S0 ), 
    .F1(\je/dct/un3_tmp6_2_cry_5_0_S1 ), .COUT1(\je/dct/un3_tmp6_2_cry_6 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_5_0.CO0 ));
  SLICE_333 SLICE_333( .DI1(\je/dct/un3_tmp6_2_cry_3_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_3_0_S0 ), .D1(\je/dct/un3_tmp6_2_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNID6L42[4] ), 
    .B1(\je/dct/un3_tmp6_2_cry_3_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_2 ), 
    .C0(\je/dct/tmp_du[7]_RNIB4L42[3] ), .B0(\je/dct/un3_tmp6_2_cry_3_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un3_tmp6_2_cry_2 ), 
    .CIN1(\je/dct/un3_tmp6_2_cry_3_0.CO0 ), .Q0(\je/dct/tmp0[3] ), 
    .Q1(\je/dct/tmp0[4] ), .F0(\je/dct/un3_tmp6_2_cry_3_0_S0 ), 
    .F1(\je/dct/un3_tmp6_2_cry_3_0_S1 ), .COUT1(\je/dct/un3_tmp6_2_cry_4 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_3_0.CO0 ));
  SLICE_334 SLICE_334( .DI1(\je/dct/un3_tmp6_2_cry_1_0_S1 ), 
    .DI0(\je/dct/un3_tmp6_2_cry_1_0_S0 ), .D1(\je/dct/un3_tmp6_2_cry_1_0.CO0 ), 
    .C1(\je/dct/tmp_du[7]_RNI92L42[2] ), 
    .B1(\je/dct/un3_tmp6_2_cry_1_0_RNO_0 ), .D0(\je/dct/un3_tmp6_2_cry_0 ), 
    .C0(\je/dct/tmp_du[7]_RNI70L42[1] ), .B0(\je/dct/un3_tmp6_2_cry_1_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un3_tmp6_2_cry_0 ), 
    .CIN1(\je/dct/un3_tmp6_2_cry_1_0.CO0 ), .Q0(\je/dct/tmp0[1] ), 
    .Q1(\je/dct/tmp0[2] ), .F0(\je/dct/un3_tmp6_2_cry_1_0_S0 ), 
    .F1(\je/dct/un3_tmp6_2_cry_1_0_S1 ), .COUT1(\je/dct/un3_tmp6_2_cry_2 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_1_0.CO0 ));
  SLICE_335 SLICE_335( .DI1(\je/dct/un3_tmp6_2_cry_0_0_S1 ), 
    .D1(\je/dct/un3_tmp6_2_cry_0_0.CO0 ), .C1(\je/dct/un3_tmp6_2 ), 
    .B1(\je/dct/un3_tmp6_2_cry_0_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un3_tmp6_2_cry_0_0.CO0 ), .Q1(\je/dct/tmp0[0] ), 
    .F1(\je/dct/un3_tmp6_2_cry_0_0_S1 ), .COUT1(\je/dct/un3_tmp6_2_cry_0 ), 
    .COUT0(\je/dct/un3_tmp6_2_cry_0_0.CO0 ));
  SLICE_336 SLICE_336( .DI1(\je/dct/un1_tmp_du[2]_1_cry_16_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_16_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_16_0.CO0 ), 
    .B1(\je/dct/un1_tmp_du[2]_1_axb_17 ), .D0(\je/dct/un1_tmp_du[2]_1_cry_15 ), 
    .C0(\je/dct/tmp_du[2]_RNISRTT1[16] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_16_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_15 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_16_0.CO0 ), .Q0(\je/dct/tmp5[16] ), 
    .Q1(\je/dct/tmp5[17] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_16_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_16_0_S1 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_16_0.CO0 ));
  SLICE_337 SLICE_337( .DI1(\je/dct/un1_tmp_du[2]_1_cry_14_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_14_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_14_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNIQPTT1[15] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_14_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[2]_1_cry_13 ), .C0(\je/dct/tmp_du[2]_RNIONTT1[14] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_14_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_13 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_14_0.CO0 ), .Q0(\je/dct/tmp5[14] ), 
    .Q1(\je/dct/tmp5[15] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_14_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_14_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_15 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_14_0.CO0 ));
  SLICE_338 SLICE_338( .DI1(\je/dct/un1_tmp_du[2]_1_cry_12_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_12_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_12_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNIMLTT1[13] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_12_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[2]_1_cry_11 ), .C0(\je/dct/tmp_du[2]_RNIKJTT1[12] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_12_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_11 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_12_0.CO0 ), .Q0(\je/dct/tmp5[12] ), 
    .Q1(\je/dct/tmp5[13] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_12_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_12_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_13 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_12_0.CO0 ));
  SLICE_339 SLICE_339( .DI1(\je/dct/un1_tmp_du[2]_1_cry_10_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_10_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_10_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNIIHTT1[11] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_10_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[2]_1_cry_9 ), .C0(\je/dct/tmp_du[2]_RNIGFTT1[10] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_10_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_9 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_10_0.CO0 ), .Q0(\je/dct/tmp5[10] ), 
    .Q1(\je/dct/tmp5[11] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_10_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_10_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_11 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_10_0.CO0 ));
  SLICE_340 SLICE_340( .DI1(\je/dct/un1_tmp_du[2]_1_cry_8_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_8_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_8_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNI0HG12[9] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_8_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[2]_1_cry_7 ), .C0(\je/dct/tmp_du[2]_RNIUEG12[8] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_8_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_7 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_8_0.CO0 ), .Q0(\je/dct/tmp5[8] ), 
    .Q1(\je/dct/tmp5[9] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_8_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_8_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_9 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_8_0.CO0 ));
  SLICE_341 SLICE_341( .DI1(\je/dct/un1_tmp_du[2]_1_cry_6_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_6_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_6_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNISCG12[7] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_6_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[2]_1_cry_5 ), .C0(\je/dct/tmp_du[2]_RNIQAG12[6] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_6_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_5 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_6_0.CO0 ), .Q0(\je/dct/tmp5[6] ), 
    .Q1(\je/dct/tmp5[7] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_6_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_6_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_7 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_6_0.CO0 ));
  SLICE_342 SLICE_342( .DI1(\je/dct/un1_tmp_du[2]_1_cry_4_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_4_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_4_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNIO8G12[5] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_4_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[2]_1_cry_3 ), .C0(\je/dct/tmp_du[2]_RNIM6G12[4] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_4_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_3 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_4_0.CO0 ), .Q0(\je/dct/tmp5[4] ), 
    .Q1(\je/dct/tmp5[5] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_4_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_4_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_5 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_4_0.CO0 ));
  SLICE_343 SLICE_343( .DI1(\je/dct/un1_tmp_du[2]_1_cry_2_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_2_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_2_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNIK4G12[3] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_2_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[2]_1_cry_1 ), .C0(\je/dct/tmp_du[2]_RNII2G12[2] ), 
    .B0(\je/dct/un1_tmp_du[2]_1_cry_2_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp_du[2]_1_cry_1 ), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_2_0.CO0 ), .Q0(\je/dct/tmp5[2] ), 
    .Q1(\je/dct/tmp5[3] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_2_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_2_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_3 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_2_0.CO0 ));
  SLICE_344 SLICE_344( .DI1(\je/dct/un1_tmp_du[2]_1_cry_0_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[2]_1_cry_0_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[2]_1_cry_0_0.CO0 ), 
    .C1(\je/dct/tmp_du[2]_RNIG0G12[1] ), 
    .B1(\je/dct/un1_tmp_du[2]_1_cry_0_0_RNO_0 ), .D0(VCC), 
    .C0(\je/dct/un1_tmp_du[2]_1 ), .B0(\je/dct/un1_tmp_du[2]_1_cry_0_0_RNO ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp_du[2]_1_cry_0_0.CO0 ), .Q0(\je/dct/tmp5[0] ), 
    .Q1(\je/dct/tmp5[1] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_0_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_0_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[2]_1_cry_1 ), 
    .COUT0(\je/dct/un1_tmp_du[2]_1_cry_0_0.CO0 ));
  SLICE_345 SLICE_345( .DI1(\je/dct/un1_tmp7_1_cry_16_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_16_0_S0 ), 
    .D1(\je/dct/un1_tmp7_1_cry_16_0.CO0 ), .B1(\je/dct/un1_tmp7_1_axb_17 ), 
    .D0(\je/dct/un1_tmp7_1_cry_15 ), .C0(\je/dct/tmp_du[0]_RNIN4JM1[16] ), 
    .B0(\je/dct/un1_tmp7_1_cry_16_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp7_1_cry_15 ), .CIN1(\je/dct/un1_tmp7_1_cry_16_0.CO0 ), 
    .Q0(\je/dct/tmp7[16] ), .Q1(\je/dct/tmp7[17] ), 
    .F0(\je/dct/un1_tmp7_1_cry_16_0_S0 ), .F1(\je/dct/un1_tmp7_1_cry_16_0_S1 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_16_0.CO0 ));
  SLICE_346 SLICE_346( .DI1(\je/dct/un1_tmp7_1_cry_14_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_14_0_S0 ), 
    .D1(\je/dct/un1_tmp7_1_cry_14_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNIL2JM1[15] ), 
    .B1(\je/dct/un1_tmp7_1_cry_14_0_RNO_0 ), .D0(\je/dct/un1_tmp7_1_cry_13 ), 
    .C0(\je/dct/tmp_du[0]_RNIJ0JM1[14] ), 
    .B0(\je/dct/un1_tmp7_1_cry_14_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp7_1_cry_13 ), .CIN1(\je/dct/un1_tmp7_1_cry_14_0.CO0 ), 
    .Q0(\je/dct/tmp7[14] ), .Q1(\je/dct/tmp7[15] ), 
    .F0(\je/dct/un1_tmp7_1_cry_14_0_S0 ), .F1(\je/dct/un1_tmp7_1_cry_14_0_S1 ), 
    .COUT1(\je/dct/un1_tmp7_1_cry_15 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_14_0.CO0 ));
  SLICE_347 SLICE_347( .DI1(\je/dct/un1_tmp7_1_cry_12_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_12_0_S0 ), 
    .D1(\je/dct/un1_tmp7_1_cry_12_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNIHUIM1[13] ), 
    .B1(\je/dct/un1_tmp7_1_cry_12_0_RNO_0 ), .D0(\je/dct/un1_tmp7_1_cry_11 ), 
    .C0(\je/dct/tmp_du[0]_RNIFSIM1[12] ), 
    .B0(\je/dct/un1_tmp7_1_cry_12_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp7_1_cry_11 ), .CIN1(\je/dct/un1_tmp7_1_cry_12_0.CO0 ), 
    .Q0(\je/dct/tmp7[12] ), .Q1(\je/dct/tmp7[13] ), 
    .F0(\je/dct/un1_tmp7_1_cry_12_0_S0 ), .F1(\je/dct/un1_tmp7_1_cry_12_0_S1 ), 
    .COUT1(\je/dct/un1_tmp7_1_cry_13 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_12_0.CO0 ));
  SLICE_348 SLICE_348( .DI1(\je/dct/un1_tmp7_1_cry_10_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_10_0_S0 ), 
    .D1(\je/dct/un1_tmp7_1_cry_10_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNIDQIM1[11] ), 
    .B1(\je/dct/un1_tmp7_1_cry_10_0_RNO_0 ), .D0(\je/dct/un1_tmp7_1_cry_9 ), 
    .C0(\je/dct/tmp_du[0]_RNIBOIM1[10] ), 
    .B0(\je/dct/un1_tmp7_1_cry_10_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp7_1_cry_9 ), .CIN1(\je/dct/un1_tmp7_1_cry_10_0.CO0 ), 
    .Q0(\je/dct/tmp7[10] ), .Q1(\je/dct/tmp7[11] ), 
    .F0(\je/dct/un1_tmp7_1_cry_10_0_S0 ), .F1(\je/dct/un1_tmp7_1_cry_10_0_S1 ), 
    .COUT1(\je/dct/un1_tmp7_1_cry_11 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_10_0.CO0 ));
  SLICE_349 SLICE_349( .DI1(\je/dct/un1_tmp7_1_cry_8_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_8_0_S0 ), .D1(\je/dct/un1_tmp7_1_cry_8_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNIRUN22[9] ), 
    .B1(\je/dct/un1_tmp7_1_cry_8_0_RNO_0 ), .D0(\je/dct/un1_tmp7_1_cry_7 ), 
    .C0(\je/dct/tmp_du[0]_RNIPSN22[8] ), .B0(\je/dct/un1_tmp7_1_cry_8_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp7_1_cry_7 ), 
    .CIN1(\je/dct/un1_tmp7_1_cry_8_0.CO0 ), .Q0(\je/dct/tmp7[8] ), 
    .Q1(\je/dct/tmp7[9] ), .F0(\je/dct/un1_tmp7_1_cry_8_0_S0 ), 
    .F1(\je/dct/un1_tmp7_1_cry_8_0_S1 ), .COUT1(\je/dct/un1_tmp7_1_cry_9 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_8_0.CO0 ));
  SLICE_350 SLICE_350( .DI1(\je/dct/un1_tmp7_1_cry_6_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_6_0_S0 ), .D1(\je/dct/un1_tmp7_1_cry_6_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNINQN22[7] ), 
    .B1(\je/dct/un1_tmp7_1_cry_6_0_RNO_0 ), .D0(\je/dct/un1_tmp7_1_cry_5 ), 
    .C0(\je/dct/tmp_du[0]_RNILON22[6] ), .B0(\je/dct/un1_tmp7_1_cry_6_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp7_1_cry_5 ), 
    .CIN1(\je/dct/un1_tmp7_1_cry_6_0.CO0 ), .Q0(\je/dct/tmp7[6] ), 
    .Q1(\je/dct/tmp7[7] ), .F0(\je/dct/un1_tmp7_1_cry_6_0_S0 ), 
    .F1(\je/dct/un1_tmp7_1_cry_6_0_S1 ), .COUT1(\je/dct/un1_tmp7_1_cry_7 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_6_0.CO0 ));
  SLICE_351 SLICE_351( .DI1(\je/dct/un1_tmp7_1_cry_4_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_4_0_S0 ), .D1(\je/dct/un1_tmp7_1_cry_4_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNIJMN22[5] ), 
    .B1(\je/dct/un1_tmp7_1_cry_4_0_RNO_0 ), .D0(\je/dct/un1_tmp7_1_cry_3 ), 
    .C0(\je/dct/tmp_du[0]_RNIHKN22[4] ), .B0(\je/dct/un1_tmp7_1_cry_4_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp7_1_cry_3 ), 
    .CIN1(\je/dct/un1_tmp7_1_cry_4_0.CO0 ), .Q0(\je/dct/tmp7[4] ), 
    .Q1(\je/dct/tmp7[5] ), .F0(\je/dct/un1_tmp7_1_cry_4_0_S0 ), 
    .F1(\je/dct/un1_tmp7_1_cry_4_0_S1 ), .COUT1(\je/dct/un1_tmp7_1_cry_5 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_4_0.CO0 ));
  SLICE_352 SLICE_352( .DI1(\je/dct/un1_tmp7_1_cry_2_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_2_0_S0 ), .D1(\je/dct/un1_tmp7_1_cry_2_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNIFIN22[3] ), 
    .B1(\je/dct/un1_tmp7_1_cry_2_0_RNO_0 ), .D0(\je/dct/un1_tmp7_1_cry_1 ), 
    .C0(\je/dct/tmp_du[0]_RNIDGN22[2] ), .B0(\je/dct/un1_tmp7_1_cry_2_0_RNO ), 
    .CE(\je/dct/N_101_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp7_1_cry_1 ), 
    .CIN1(\je/dct/un1_tmp7_1_cry_2_0.CO0 ), .Q0(\je/dct/tmp7[2] ), 
    .Q1(\je/dct/tmp7[3] ), .F0(\je/dct/un1_tmp7_1_cry_2_0_S0 ), 
    .F1(\je/dct/un1_tmp7_1_cry_2_0_S1 ), .COUT1(\je/dct/un1_tmp7_1_cry_3 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_2_0.CO0 ));
  SLICE_353 SLICE_353( .DI1(\je/dct/un1_tmp7_1_cry_0_0_S1 ), 
    .DI0(\je/dct/un1_tmp7_1_cry_0_0_S0 ), .D1(\je/dct/un1_tmp7_1_cry_0_0.CO0 ), 
    .C1(\je/dct/tmp_du[0]_RNIBEN22[1] ), 
    .B1(\je/dct/un1_tmp7_1_cry_0_0_RNO_0 ), .D0(VCC), .C0(\je/dct/un1_tmp7_1 ), 
    .B0(\je/dct/un1_tmp7_1_cry_0_0_RNO ), .CE(\je/dct/N_101_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp7_1_cry_0_0.CO0 ), .Q0(\je/dct/tmp7[0] ), 
    .Q1(\je/dct/tmp7[1] ), .F0(\je/dct/un1_tmp7_1_cry_0_0_S0 ), 
    .F1(\je/dct/un1_tmp7_1_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp7_1_cry_1 ), 
    .COUT0(\je/dct/un1_tmp7_1_cry_0_0.CO0 ));
  SLICE_354 SLICE_354( .DI0(\je/dct/un1_tmp2_3_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp2_3_s_17_0.CO0 ), .D0(\je/dct/un1_tmp2_3_cry_16 ), 
    .B0(\je/dct/un1_tmp2_3_axb_17 ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_3_cry_16 ), .CIN1(\je/dct/un1_tmp2_3_s_17_0.CO0 ), 
    .Q0(\je/dct/tmp21[17] ), .F0(\je/dct/un1_tmp2_3_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp2_3_s_17_0.CO0 ));
  SLICE_355 SLICE_355( .DI1(\je/dct/un1_tmp2_3_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp2_3_cry_15_0.CO0 ), .C1(\je/dct/tmp2_RNIUC012[16] ), 
    .B1(\je/dct/un1_tmp2_3_cry_15_0_RNO_0 ), .D0(\je/dct/un1_tmp2_3_cry_14 ), 
    .C0(\je/dct/tmp2_RNISA012[15] ), .B0(\je/dct/un1_tmp2_3_cry_15_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp2_3_cry_14 ), 
    .CIN1(\je/dct/un1_tmp2_3_cry_15_0.CO0 ), .Q0(\je/dct/tmp21[15] ), 
    .Q1(\je/dct/tmp21[16] ), .F0(\je/dct/un1_tmp2_3_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp2_3_cry_15_0_S1 ), .COUT1(\je/dct/un1_tmp2_3_cry_16 ), 
    .COUT0(\je/dct/un1_tmp2_3_cry_15_0.CO0 ));
  SLICE_356 SLICE_356( .DI1(\je/dct/un1_tmp2_3_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp2_3_cry_13_0.CO0 ), .C1(\je/dct/tmp2_RNIQ8012[14] ), 
    .B1(\je/dct/un1_tmp2_3_cry_13_0_RNO_0 ), .D0(\je/dct/un1_tmp2_3_cry_12 ), 
    .C0(\je/dct/tmp2_RNIO6012[13] ), .B0(\je/dct/un1_tmp2_3_cry_13_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp2_3_cry_12 ), 
    .CIN1(\je/dct/un1_tmp2_3_cry_13_0.CO0 ), .Q0(\je/dct/tmp21[13] ), 
    .Q1(\je/dct/tmp21[14] ), .F0(\je/dct/un1_tmp2_3_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp2_3_cry_13_0_S1 ), .COUT1(\je/dct/un1_tmp2_3_cry_14 ), 
    .COUT0(\je/dct/un1_tmp2_3_cry_13_0.CO0 ));
  SLICE_357 SLICE_357( .DI1(\je/dct/un1_tmp2_3_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp2_3_cry_11_0.CO0 ), .C1(\je/dct/tmp2_RNIM4012[12] ), 
    .B1(\je/dct/un1_tmp2_3_cry_11_0_RNO_0 ), .D0(\je/dct/un1_tmp2_3_cry_10 ), 
    .C0(\je/dct/tmp2_RNIK2012[11] ), .B0(\je/dct/un1_tmp2_3_cry_11_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp2_3_cry_10 ), 
    .CIN1(\je/dct/un1_tmp2_3_cry_11_0.CO0 ), .Q0(\je/dct/tmp21[11] ), 
    .Q1(\je/dct/tmp21[12] ), .F0(\je/dct/un1_tmp2_3_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp2_3_cry_11_0_S1 ), .COUT1(\je/dct/un1_tmp2_3_cry_12 ), 
    .COUT0(\je/dct/un1_tmp2_3_cry_11_0.CO0 ));
  SLICE_358 SLICE_358( .DI1(\je/dct/un1_tmp2_3_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_9_0_S0 ), .D1(\je/dct/un1_tmp2_3_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp2_RNII0012[10] ), .B1(\je/dct/un1_tmp2_3_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_3_cry_8 ), .C0(\je/dct/tmp2_RNI20412[9] ), 
    .B0(\je/dct/un1_tmp2_3_cry_9_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_3_cry_8 ), .CIN1(\je/dct/un1_tmp2_3_cry_9_0.CO0 ), 
    .Q0(\je/dct/tmp21[9] ), .Q1(\je/dct/tmp21[10] ), 
    .F0(\je/dct/un1_tmp2_3_cry_9_0_S0 ), .F1(\je/dct/un1_tmp2_3_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_3_cry_10 ), 
    .COUT0(\je/dct/un1_tmp2_3_cry_9_0.CO0 ));
  SLICE_359 SLICE_359( .DI1(\je/dct/un1_tmp2_3_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_7_0_S0 ), .D1(\je/dct/un1_tmp2_3_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp2_RNI0U312[8] ), .B1(\je/dct/un1_tmp2_3_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_3_cry_6 ), .C0(\je/dct/tmp2_RNIUR312[7] ), 
    .B0(\je/dct/un1_tmp2_3_cry_7_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_3_cry_6 ), .CIN1(\je/dct/un1_tmp2_3_cry_7_0.CO0 ), 
    .Q0(\je/dct/tmp21[7] ), .Q1(\je/dct/tmp21[8] ), 
    .F0(\je/dct/un1_tmp2_3_cry_7_0_S0 ), .F1(\je/dct/un1_tmp2_3_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_3_cry_8 ), .COUT0(\je/dct/un1_tmp2_3_cry_7_0.CO0 ));
  SLICE_360 SLICE_360( .DI1(\je/dct/un1_tmp2_3_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_5_0_S0 ), .D1(\je/dct/un1_tmp2_3_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp2_RNISP312[6] ), .B1(\je/dct/un1_tmp2_3_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_3_cry_4 ), .C0(\je/dct/tmp2_RNIQN312[5] ), 
    .B0(\je/dct/un1_tmp2_3_cry_5_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_3_cry_4 ), .CIN1(\je/dct/un1_tmp2_3_cry_5_0.CO0 ), 
    .Q0(\je/dct/tmp21[5] ), .Q1(\je/dct/tmp21[6] ), 
    .F0(\je/dct/un1_tmp2_3_cry_5_0_S0 ), .F1(\je/dct/un1_tmp2_3_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_3_cry_6 ), .COUT0(\je/dct/un1_tmp2_3_cry_5_0.CO0 ));
  SLICE_361 SLICE_361( .DI1(\je/dct/un1_tmp2_3_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_3_0_S0 ), .D1(\je/dct/un1_tmp2_3_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp2_RNIOL312[4] ), .B1(\je/dct/un1_tmp2_3_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_3_cry_2 ), .C0(\je/dct/tmp2_RNIMJ312[3] ), 
    .B0(\je/dct/un1_tmp2_3_cry_3_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_3_cry_2 ), .CIN1(\je/dct/un1_tmp2_3_cry_3_0.CO0 ), 
    .Q0(\je/dct/tmp21[3] ), .Q1(\je/dct/tmp21[4] ), 
    .F0(\je/dct/un1_tmp2_3_cry_3_0_S0 ), .F1(\je/dct/un1_tmp2_3_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_3_cry_4 ), .COUT0(\je/dct/un1_tmp2_3_cry_3_0.CO0 ));
  SLICE_362 SLICE_362( .DI1(\je/dct/un1_tmp2_3_cry_1_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_3_cry_1_0_S0 ), .D1(\je/dct/un1_tmp2_3_cry_1_0.CO0 ), 
    .C1(\je/dct/tmp2_RNIKH312[2] ), .B1(\je/dct/un1_tmp2_3_cry_1_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_3_cry_0 ), .C0(\je/dct/tmp2_RNIIF312[1] ), 
    .B0(\je/dct/un1_tmp2_3_cry_1_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_3_cry_0 ), .CIN1(\je/dct/un1_tmp2_3_cry_1_0.CO0 ), 
    .Q0(\je/dct/tmp21[1] ), .Q1(\je/dct/tmp21[2] ), 
    .F0(\je/dct/un1_tmp2_3_cry_1_0_S0 ), .F1(\je/dct/un1_tmp2_3_cry_1_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_3_cry_2 ), .COUT0(\je/dct/un1_tmp2_3_cry_1_0.CO0 ));
  SLICE_363 SLICE_363( .DI1(\je/dct/un1_tmp2_3_cry_0_0_S1 ), 
    .D1(\je/dct/un1_tmp2_3_cry_0_0.CO0 ), .C1(\je/dct/un1_tmp2_3 ), 
    .B1(\je/dct/un1_tmp2_3_cry_0_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp2_3_cry_0_0.CO0 ), .Q1(\je/dct/tmp21[0] ), 
    .F1(\je/dct/un1_tmp2_3_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp2_3_cry_0 ), 
    .COUT0(\je/dct/un1_tmp2_3_cry_0_0.CO0 ));
  SLICE_364 SLICE_364( .DI0(\je/dct/un1_tmp4_2_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp4_2_s_17_0.CO0 ), .D0(\je/dct/un1_tmp4_2_cry_16 ), 
    .B0(\je/dct/un1_tmp4_2_axb_17 ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp4_2_cry_16 ), .CIN1(\je/dct/un1_tmp4_2_s_17_0.CO0 ), 
    .Q0(\je/dct/tmp22[17] ), .F0(\je/dct/un1_tmp4_2_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp4_2_s_17_0.CO0 ));
  SLICE_365 SLICE_365( .DI1(\je/dct/un1_tmp4_2_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp4_2_cry_15_0.CO0 ), .C1(\je/dct/tmp7_RNI1PIT1[16] ), 
    .B1(\je/dct/un1_tmp4_2_cry_15_0_RNO_0 ), .D0(\je/dct/un1_tmp4_2_cry_14 ), 
    .C0(\je/dct/tmp7_RNIVMIT1[15] ), .B0(\je/dct/un1_tmp4_2_cry_15_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp4_2_cry_14 ), 
    .CIN1(\je/dct/un1_tmp4_2_cry_15_0.CO0 ), .Q0(\je/dct/tmp22[15] ), 
    .Q1(\je/dct/tmp22[16] ), .F0(\je/dct/un1_tmp4_2_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp4_2_cry_15_0_S1 ), .COUT1(\je/dct/un1_tmp4_2_cry_16 ), 
    .COUT0(\je/dct/un1_tmp4_2_cry_15_0.CO0 ));
  SLICE_366 SLICE_366( .DI1(\je/dct/un1_tmp4_2_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp4_2_cry_13_0.CO0 ), .C1(\je/dct/tmp4_RNITKIT1[14] ), 
    .B1(\je/dct/un1_tmp4_2_cry_13_0_RNO_0 ), .D0(\je/dct/un1_tmp4_2_cry_12 ), 
    .C0(\je/dct/tmp4_RNIRIIT1[13] ), .B0(\je/dct/un1_tmp4_2_cry_13_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp4_2_cry_12 ), 
    .CIN1(\je/dct/un1_tmp4_2_cry_13_0.CO0 ), .Q0(\je/dct/tmp22[13] ), 
    .Q1(\je/dct/tmp22[14] ), .F0(\je/dct/un1_tmp4_2_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp4_2_cry_13_0_S1 ), .COUT1(\je/dct/un1_tmp4_2_cry_14 ), 
    .COUT0(\je/dct/un1_tmp4_2_cry_13_0.CO0 ));
  SLICE_367 SLICE_367( .DI1(\je/dct/un1_tmp4_2_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp4_2_cry_11_0.CO0 ), .C1(\je/dct/tmp4_RNIPGIT1[12] ), 
    .B1(\je/dct/un1_tmp4_2_cry_11_0_RNO_0 ), .D0(\je/dct/un1_tmp4_2_cry_10 ), 
    .C0(\je/dct/tmp4_RNINEIT1[11] ), .B0(\je/dct/un1_tmp4_2_cry_11_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp4_2_cry_10 ), 
    .CIN1(\je/dct/un1_tmp4_2_cry_11_0.CO0 ), .Q0(\je/dct/tmp22[11] ), 
    .Q1(\je/dct/tmp22[12] ), .F0(\je/dct/un1_tmp4_2_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp4_2_cry_11_0_S1 ), .COUT1(\je/dct/un1_tmp4_2_cry_12 ), 
    .COUT0(\je/dct/un1_tmp4_2_cry_11_0.CO0 ));
  SLICE_368 SLICE_368( .DI1(\je/dct/un1_tmp4_2_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_9_0_S0 ), .D1(\je/dct/un1_tmp4_2_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp4_RNILCIT1[10] ), .B1(\je/dct/un1_tmp4_2_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp4_2_cry_8 ), .C0(\je/dct/tmp4_RNI59D42[9] ), 
    .B0(\je/dct/un1_tmp4_2_cry_9_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp4_2_cry_8 ), .CIN1(\je/dct/un1_tmp4_2_cry_9_0.CO0 ), 
    .Q0(\je/dct/tmp22[9] ), .Q1(\je/dct/tmp22[10] ), 
    .F0(\je/dct/un1_tmp4_2_cry_9_0_S0 ), .F1(\je/dct/un1_tmp4_2_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp4_2_cry_10 ), 
    .COUT0(\je/dct/un1_tmp4_2_cry_9_0.CO0 ));
  SLICE_369 SLICE_369( .DI1(\je/dct/un1_tmp4_2_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_7_0_S0 ), .D1(\je/dct/un1_tmp4_2_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp4_RNI37D42[8] ), .B1(\je/dct/un1_tmp4_2_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp4_2_cry_6 ), .C0(\je/dct/tmp4_RNI15D42[7] ), 
    .B0(\je/dct/un1_tmp4_2_cry_7_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp4_2_cry_6 ), .CIN1(\je/dct/un1_tmp4_2_cry_7_0.CO0 ), 
    .Q0(\je/dct/tmp22[7] ), .Q1(\je/dct/tmp22[8] ), 
    .F0(\je/dct/un1_tmp4_2_cry_7_0_S0 ), .F1(\je/dct/un1_tmp4_2_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp4_2_cry_8 ), .COUT0(\je/dct/un1_tmp4_2_cry_7_0.CO0 ));
  SLICE_370 SLICE_370( .DI1(\je/dct/un1_tmp4_2_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_5_0_S0 ), .D1(\je/dct/un1_tmp4_2_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp4_RNIV2D42[6] ), .B1(\je/dct/un1_tmp4_2_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp4_2_cry_4 ), .C0(\je/dct/tmp4_RNIT0D42[5] ), 
    .B0(\je/dct/un1_tmp4_2_cry_5_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp4_2_cry_4 ), .CIN1(\je/dct/un1_tmp4_2_cry_5_0.CO0 ), 
    .Q0(\je/dct/tmp22[5] ), .Q1(\je/dct/tmp22[6] ), 
    .F0(\je/dct/un1_tmp4_2_cry_5_0_S0 ), .F1(\je/dct/un1_tmp4_2_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp4_2_cry_6 ), .COUT0(\je/dct/un1_tmp4_2_cry_5_0.CO0 ));
  SLICE_371 SLICE_371( .DI1(\je/dct/un1_tmp4_2_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_3_0_S0 ), .D1(\je/dct/un1_tmp4_2_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp4_RNIRUC42[4] ), .B1(\je/dct/un1_tmp4_2_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp4_2_cry_2 ), .C0(\je/dct/tmp4_RNIPSC42[3] ), 
    .B0(\je/dct/un1_tmp4_2_cry_3_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp4_2_cry_2 ), .CIN1(\je/dct/un1_tmp4_2_cry_3_0.CO0 ), 
    .Q0(\je/dct/tmp22[3] ), .Q1(\je/dct/tmp22[4] ), 
    .F0(\je/dct/un1_tmp4_2_cry_3_0_S0 ), .F1(\je/dct/un1_tmp4_2_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp4_2_cry_4 ), .COUT0(\je/dct/un1_tmp4_2_cry_3_0.CO0 ));
  SLICE_372 SLICE_372( .DI1(\je/dct/un1_tmp4_2_cry_1_0_S1 ), 
    .DI0(\je/dct/un1_tmp4_2_cry_1_0_S0 ), .D1(\je/dct/un1_tmp4_2_cry_1_0.CO0 ), 
    .C1(\je/dct/tmp4_RNINQC42[2] ), .B1(\je/dct/un1_tmp4_2_cry_1_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp4_2_cry_0 ), .C0(\je/dct/tmp4_RNILOC42[1] ), 
    .B0(\je/dct/un1_tmp4_2_cry_1_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp4_2_cry_0 ), .CIN1(\je/dct/un1_tmp4_2_cry_1_0.CO0 ), 
    .Q0(\je/dct/tmp22[1] ), .Q1(\je/dct/tmp22[2] ), 
    .F0(\je/dct/un1_tmp4_2_cry_1_0_S0 ), .F1(\je/dct/un1_tmp4_2_cry_1_0_S1 ), 
    .COUT1(\je/dct/un1_tmp4_2_cry_2 ), .COUT0(\je/dct/un1_tmp4_2_cry_1_0.CO0 ));
  SLICE_373 SLICE_373( .DI1(\je/dct/un1_tmp4_2_cry_0_0_S1 ), 
    .D1(\je/dct/un1_tmp4_2_cry_0_0.CO0 ), .C1(\je/dct/un1_tmp4_2 ), 
    .B1(\je/dct/un1_tmp4_2_cry_0_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp4_2_cry_0_0.CO0 ), .Q1(\je/dct/tmp22[0] ), 
    .F1(\je/dct/un1_tmp4_2_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp4_2_cry_0 ), 
    .COUT0(\je/dct/un1_tmp4_2_cry_0_0.CO0 ));
  SLICE_374 SLICE_374( .DI0(\je/dct/un1_tmp3_2_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp3_2_s_17_0.CO0 ), .D0(\je/dct/un1_tmp3_2_cry_16 ), 
    .B0(\je/dct/un1_tmp3_2_axb_17 ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_2_cry_16 ), .CIN1(\je/dct/un1_tmp3_2_s_17_0.CO0 ), 
    .Q0(\je/dct/tmp13[17] ), .F0(\je/dct/un1_tmp3_2_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp3_2_s_17_0.CO0 ));
  SLICE_375 SLICE_375( .DI1(\je/dct/un1_tmp3_2_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp3_2_cry_15_0.CO0 ), .C1(\je/dct/tmp0_RNIPO1C2[16] ), 
    .B1(\je/dct/un1_tmp3_2_cry_15_0_RNO_0 ), .D0(\je/dct/un1_tmp3_2_cry_14 ), 
    .C0(\je/dct/tmp0_RNINM1C2[15] ), .B0(\je/dct/un1_tmp3_2_cry_15_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp3_2_cry_14 ), 
    .CIN1(\je/dct/un1_tmp3_2_cry_15_0.CO0 ), .Q0(\je/dct/tmp13[15] ), 
    .Q1(\je/dct/tmp13[16] ), .F0(\je/dct/un1_tmp3_2_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp3_2_cry_15_0_S1 ), .COUT1(\je/dct/un1_tmp3_2_cry_16 ), 
    .COUT0(\je/dct/un1_tmp3_2_cry_15_0.CO0 ));
  SLICE_376 SLICE_376( .DI1(\je/dct/un1_tmp3_2_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp3_2_cry_13_0.CO0 ), .C1(\je/dct/tmp0_RNILK1C2[14] ), 
    .B1(\je/dct/un1_tmp3_2_cry_13_0_RNO_0 ), .D0(\je/dct/un1_tmp3_2_cry_12 ), 
    .C0(\je/dct/tmp0_RNIJI1C2[13] ), .B0(\je/dct/un1_tmp3_2_cry_13_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp3_2_cry_12 ), 
    .CIN1(\je/dct/un1_tmp3_2_cry_13_0.CO0 ), .Q0(\je/dct/tmp13[13] ), 
    .Q1(\je/dct/tmp13[14] ), .F0(\je/dct/un1_tmp3_2_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp3_2_cry_13_0_S1 ), .COUT1(\je/dct/un1_tmp3_2_cry_14 ), 
    .COUT0(\je/dct/un1_tmp3_2_cry_13_0.CO0 ));
  SLICE_377 SLICE_377( .DI1(\je/dct/un1_tmp3_2_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp3_2_cry_11_0.CO0 ), .C1(\je/dct/tmp0_RNIHG1C2[12] ), 
    .B1(\je/dct/un1_tmp3_2_cry_11_0_RNO_0 ), .D0(\je/dct/un1_tmp3_2_cry_10 ), 
    .C0(\je/dct/tmp0_RNIFE1C2[11] ), .B0(\je/dct/un1_tmp3_2_cry_11_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp3_2_cry_10 ), 
    .CIN1(\je/dct/un1_tmp3_2_cry_11_0.CO0 ), .Q0(\je/dct/tmp13[11] ), 
    .Q1(\je/dct/tmp13[12] ), .F0(\je/dct/un1_tmp3_2_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp3_2_cry_11_0_S1 ), .COUT1(\je/dct/un1_tmp3_2_cry_12 ), 
    .COUT0(\je/dct/un1_tmp3_2_cry_11_0.CO0 ));
  SLICE_378 SLICE_378( .DI1(\je/dct/un1_tmp3_2_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_9_0_S0 ), .D1(\je/dct/un1_tmp3_2_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp0_RNIDC1C2[10] ), .B1(\je/dct/un1_tmp3_2_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_2_cry_8 ), .C0(\je/dct/tmp0_RNITGKR1[9] ), 
    .B0(\je/dct/un1_tmp3_2_cry_9_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_2_cry_8 ), .CIN1(\je/dct/un1_tmp3_2_cry_9_0.CO0 ), 
    .Q0(\je/dct/tmp13[9] ), .Q1(\je/dct/tmp13[10] ), 
    .F0(\je/dct/un1_tmp3_2_cry_9_0_S0 ), .F1(\je/dct/un1_tmp3_2_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_2_cry_10 ), 
    .COUT0(\je/dct/un1_tmp3_2_cry_9_0.CO0 ));
  SLICE_379 SLICE_379( .DI1(\je/dct/un1_tmp3_2_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_7_0_S0 ), .D1(\je/dct/un1_tmp3_2_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp0_RNIREKR1[8] ), .B1(\je/dct/un1_tmp3_2_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_2_cry_6 ), .C0(\je/dct/tmp0_RNIPCKR1[7] ), 
    .B0(\je/dct/un1_tmp3_2_cry_7_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_2_cry_6 ), .CIN1(\je/dct/un1_tmp3_2_cry_7_0.CO0 ), 
    .Q0(\je/dct/tmp13[7] ), .Q1(\je/dct/tmp13[8] ), 
    .F0(\je/dct/un1_tmp3_2_cry_7_0_S0 ), .F1(\je/dct/un1_tmp3_2_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_2_cry_8 ), .COUT0(\je/dct/un1_tmp3_2_cry_7_0.CO0 ));
  SLICE_380 SLICE_380( .DI1(\je/dct/un1_tmp3_2_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_5_0_S0 ), .D1(\je/dct/un1_tmp3_2_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp0_RNINAKR1[6] ), .B1(\je/dct/un1_tmp3_2_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_2_cry_4 ), .C0(\je/dct/tmp0_RNIL8KR1[5] ), 
    .B0(\je/dct/un1_tmp3_2_cry_5_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_2_cry_4 ), .CIN1(\je/dct/un1_tmp3_2_cry_5_0.CO0 ), 
    .Q0(\je/dct/tmp13[5] ), .Q1(\je/dct/tmp13[6] ), 
    .F0(\je/dct/un1_tmp3_2_cry_5_0_S0 ), .F1(\je/dct/un1_tmp3_2_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_2_cry_6 ), .COUT0(\je/dct/un1_tmp3_2_cry_5_0.CO0 ));
  SLICE_381 SLICE_381( .DI1(\je/dct/un1_tmp3_2_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_3_0_S0 ), .D1(\je/dct/un1_tmp3_2_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp0_RNIJ6KR1[4] ), .B1(\je/dct/un1_tmp3_2_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_2_cry_2 ), .C0(\je/dct/tmp0_RNIH4KR1[3] ), 
    .B0(\je/dct/un1_tmp3_2_cry_3_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_2_cry_2 ), .CIN1(\je/dct/un1_tmp3_2_cry_3_0.CO0 ), 
    .Q0(\je/dct/tmp13[3] ), .Q1(\je/dct/tmp13[4] ), 
    .F0(\je/dct/un1_tmp3_2_cry_3_0_S0 ), .F1(\je/dct/un1_tmp3_2_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_2_cry_4 ), .COUT0(\je/dct/un1_tmp3_2_cry_3_0.CO0 ));
  SLICE_382 SLICE_382( .DI1(\je/dct/un1_tmp3_2_cry_1_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_2_cry_1_0_S0 ), .D1(\je/dct/un1_tmp3_2_cry_1_0.CO0 ), 
    .C1(\je/dct/tmp0_RNIF2KR1[2] ), .B1(\je/dct/un1_tmp3_2_cry_1_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_2_cry_0 ), .C0(\je/dct/tmp0_RNID0KR1[1] ), 
    .B0(\je/dct/un1_tmp3_2_cry_1_0_RNO ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_2_cry_0 ), .CIN1(\je/dct/un1_tmp3_2_cry_1_0.CO0 ), 
    .Q0(\je/dct/tmp13[1] ), .Q1(\je/dct/tmp13[2] ), 
    .F0(\je/dct/un1_tmp3_2_cry_1_0_S0 ), .F1(\je/dct/un1_tmp3_2_cry_1_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_2_cry_2 ), .COUT0(\je/dct/un1_tmp3_2_cry_1_0.CO0 ));
  SLICE_383 SLICE_383( .DI1(\je/dct/un1_tmp3_2_cry_0_0_S1 ), 
    .D1(\je/dct/un1_tmp3_2_cry_0_0.CO0 ), .C1(\je/dct/un1_tmp3_2 ), 
    .B1(\je/dct/un1_tmp3_2_cry_0_0_RNO ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/N_21_0 ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp3_2_cry_0_0.CO0 ), .Q1(\je/dct/tmp13[0] ), 
    .F1(\je/dct/un1_tmp3_2_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp3_2_cry_0 ), 
    .COUT0(\je/dct/un1_tmp3_2_cry_0_0.CO0 ));
  SLICE_384 SLICE_384( .DI0(\je/dct/un1_tmp13_1_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_s_17_0.CO0 ), .D0(\je/dct/un1_tmp13_1_cry_16 ), 
    .B0(\je/dct/un1_tmp13_1_axb_17 ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp13_1_cry_16 ), .CIN1(\je/dct/un1_tmp13_1_s_17_0.CO0 ), 
    .Q0(\je/dct/tmp20[17] ), .F0(\je/dct/un1_tmp13_1_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp13_1_s_17_0.CO0 ));
  SLICE_385 SLICE_385( .DI1(\je/dct/un1_tmp13_1_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_15_0.CO0 ), .C1(\je/dct/tmp5_RNIUC012[16] ), 
    .B1(\je/dct/un1_tmp13_1_cry_15_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_14 ), 
    .C0(\je/dct/tmp5_RNISA012[15] ), .B0(\je/dct/un1_tmp13_1_cry_15_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_14 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_15_0.CO0 ), .Q0(\je/dct/tmp20[15] ), 
    .Q1(\je/dct/tmp20[16] ), .F0(\je/dct/un1_tmp13_1_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_15_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_16 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_15_0.CO0 ));
  SLICE_386 SLICE_386( .DI1(\je/dct/un1_tmp13_1_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_13_0.CO0 ), .C1(\je/dct/tmp5_RNIQ8012[14] ), 
    .B1(\je/dct/un1_tmp13_1_cry_13_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_12 ), 
    .C0(\je/dct/tmp5_RNIO6012[13] ), .B0(\je/dct/un1_tmp13_1_cry_13_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_12 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_13_0.CO0 ), .Q0(\je/dct/tmp20[13] ), 
    .Q1(\je/dct/tmp20[14] ), .F0(\je/dct/un1_tmp13_1_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_13_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_14 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_13_0.CO0 ));
  SLICE_387 SLICE_387( .DI1(\je/dct/un1_tmp13_1_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_11_0.CO0 ), .C1(\je/dct/tmp5_RNIM4012[12] ), 
    .B1(\je/dct/un1_tmp13_1_cry_11_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_10 ), 
    .C0(\je/dct/tmp5_RNIK2012[11] ), .B0(\je/dct/un1_tmp13_1_cry_11_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_10 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_11_0.CO0 ), .Q0(\je/dct/tmp20[11] ), 
    .Q1(\je/dct/tmp20[12] ), .F0(\je/dct/un1_tmp13_1_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_11_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_12 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_11_0.CO0 ));
  SLICE_388 SLICE_388( .DI1(\je/dct/un1_tmp13_1_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_9_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_9_0.CO0 ), .C1(\je/dct/tmp5_RNII0012[10] ), 
    .B1(\je/dct/un1_tmp13_1_cry_9_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_8 ), 
    .C0(\je/dct/tmp5_RNI20412[9] ), .B0(\je/dct/un1_tmp13_1_cry_9_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_8 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_9_0.CO0 ), .Q0(\je/dct/tmp20[9] ), 
    .Q1(\je/dct/tmp20[10] ), .F0(\je/dct/un1_tmp13_1_cry_9_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_9_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_10 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_9_0.CO0 ));
  SLICE_389 SLICE_389( .DI1(\je/dct/un1_tmp13_1_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_7_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_7_0.CO0 ), .C1(\je/dct/tmp5_RNI0U312[8] ), 
    .B1(\je/dct/un1_tmp13_1_cry_7_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_6 ), 
    .C0(\je/dct/tmp5_RNIUR312[7] ), .B0(\je/dct/un1_tmp13_1_cry_7_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_6 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_7_0.CO0 ), .Q0(\je/dct/tmp20[7] ), 
    .Q1(\je/dct/tmp20[8] ), .F0(\je/dct/un1_tmp13_1_cry_7_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_7_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_8 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_7_0.CO0 ));
  SLICE_390 SLICE_390( .DI1(\je/dct/un1_tmp13_1_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_5_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_5_0.CO0 ), .C1(\je/dct/tmp5_RNISP312[6] ), 
    .B1(\je/dct/un1_tmp13_1_cry_5_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_4 ), 
    .C0(\je/dct/tmp5_RNIQN312[5] ), .B0(\je/dct/un1_tmp13_1_cry_5_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_4 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_5_0.CO0 ), .Q0(\je/dct/tmp20[5] ), 
    .Q1(\je/dct/tmp20[6] ), .F0(\je/dct/un1_tmp13_1_cry_5_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_5_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_6 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_5_0.CO0 ));
  SLICE_391 SLICE_391( .DI1(\je/dct/un1_tmp13_1_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_3_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_3_0.CO0 ), .C1(\je/dct/tmp5_RNIOL312[4] ), 
    .B1(\je/dct/un1_tmp13_1_cry_3_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_2 ), 
    .C0(\je/dct/tmp5_RNIMJ312[3] ), .B0(\je/dct/un1_tmp13_1_cry_3_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_2 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_3_0.CO0 ), .Q0(\je/dct/tmp20[3] ), 
    .Q1(\je/dct/tmp20[4] ), .F0(\je/dct/un1_tmp13_1_cry_3_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_3_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_4 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_3_0.CO0 ));
  SLICE_392 SLICE_392( .DI1(\je/dct/un1_tmp13_1_cry_1_0_S1 ), 
    .DI0(\je/dct/un1_tmp13_1_cry_1_0_S0 ), 
    .D1(\je/dct/un1_tmp13_1_cry_1_0.CO0 ), .C1(\je/dct/tmp3_RNIKH312[2] ), 
    .B1(\je/dct/un1_tmp13_1_cry_1_0_RNO_0 ), .D0(\je/dct/un1_tmp13_1_cry_0 ), 
    .C0(\je/dct/tmp3_RNIIF312[1] ), .B0(\je/dct/un1_tmp13_1_cry_1_0_RNO ), 
    .CE(\je/dct/N_126_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp13_1_cry_0 ), 
    .CIN1(\je/dct/un1_tmp13_1_cry_1_0.CO0 ), .Q0(\je/dct/tmp20[1] ), 
    .Q1(\je/dct/tmp20[2] ), .F0(\je/dct/un1_tmp13_1_cry_1_0_S0 ), 
    .F1(\je/dct/un1_tmp13_1_cry_1_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_2 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_1_0.CO0 ));
  SLICE_393 SLICE_393( .DI1(\je/dct/un1_tmp13_1_cry_0_0_S1 ), 
    .D1(\je/dct/un1_tmp13_1_cry_0_0.CO0 ), .C1(\je/dct/un1_tmp13_1 ), 
    .B1(\je/dct/un1_tmp13_1_cry_0_0_RNO ), .C0(\je/dct/c_state_RNIAGJF1_7[0] ), 
    .B0(\je/dct/c_state_RNIAGJF1_7[0] ), .CE(\je/dct/N_126_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp13_1_cry_0_0.CO0 ), .Q1(\je/dct/tmp20[0] ), 
    .F1(\je/dct/un1_tmp13_1_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp13_1_cry_0 ), 
    .COUT0(\je/dct/un1_tmp13_1_cry_0_0.CO0 ));
  SLICE_394 SLICE_394( .DI0(\je/dct/un1_tmp3_3_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp3_3_s_17_0.CO0 ), .D0(\je/dct/un1_tmp3_3_cry_16 ), 
    .B0(\je/dct/un1_tmp3_3_axb_17 ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_3_cry_16 ), .CIN1(\je/dct/un1_tmp3_3_s_17_0.CO0 ), 
    .Q0(\je/dct/tmp10[17] ), .F0(\je/dct/un1_tmp3_3_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp3_3_s_17_0.CO0 ));
  SLICE_395 SLICE_395( .DI1(\je/dct/un1_tmp3_3_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp3_3_cry_15_0.CO0 ), .C1(\je/dct/tmp1_RNIQS702[16] ), 
    .B1(\je/dct/un1_tmp3_3_cry_15_0_RNO_0 ), .D0(\je/dct/un1_tmp3_3_cry_14 ), 
    .C0(\je/dct/tmp1_RNIOQ702[15] ), .B0(\je/dct/un1_tmp3_3_cry_15_0_RNO ), 
    .CE(\je/dct/N_29_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp3_3_cry_14 ), 
    .CIN1(\je/dct/un1_tmp3_3_cry_15_0.CO0 ), .Q0(\je/dct/tmp10[15] ), 
    .Q1(\je/dct/tmp10[16] ), .F0(\je/dct/un1_tmp3_3_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp3_3_cry_15_0_S1 ), .COUT1(\je/dct/un1_tmp3_3_cry_16 ), 
    .COUT0(\je/dct/un1_tmp3_3_cry_15_0.CO0 ));
  SLICE_396 SLICE_396( .DI1(\je/dct/un1_tmp3_3_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp3_3_cry_13_0.CO0 ), .C1(\je/dct/tmp1_RNIMO702[14] ), 
    .B1(\je/dct/un1_tmp3_3_cry_13_0_RNO_0 ), .D0(\je/dct/un1_tmp3_3_cry_12 ), 
    .C0(\je/dct/tmp1_RNIKM702[13] ), .B0(\je/dct/un1_tmp3_3_cry_13_0_RNO ), 
    .CE(\je/dct/N_29_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp3_3_cry_12 ), 
    .CIN1(\je/dct/un1_tmp3_3_cry_13_0.CO0 ), .Q0(\je/dct/tmp10[13] ), 
    .Q1(\je/dct/tmp10[14] ), .F0(\je/dct/un1_tmp3_3_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp3_3_cry_13_0_S1 ), .COUT1(\je/dct/un1_tmp3_3_cry_14 ), 
    .COUT0(\je/dct/un1_tmp3_3_cry_13_0.CO0 ));
  SLICE_397 SLICE_397( .DI1(\je/dct/un1_tmp3_3_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp3_3_cry_11_0.CO0 ), .C1(\je/dct/tmp1_RNIIK702[12] ), 
    .B1(\je/dct/un1_tmp3_3_cry_11_0_RNO_0 ), .D0(\je/dct/un1_tmp3_3_cry_10 ), 
    .C0(\je/dct/tmp1_RNIGI702[11] ), .B0(\je/dct/un1_tmp3_3_cry_11_0_RNO ), 
    .CE(\je/dct/N_29_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp3_3_cry_10 ), 
    .CIN1(\je/dct/un1_tmp3_3_cry_11_0.CO0 ), .Q0(\je/dct/tmp10[11] ), 
    .Q1(\je/dct/tmp10[12] ), .F0(\je/dct/un1_tmp3_3_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp3_3_cry_11_0_S1 ), .COUT1(\je/dct/un1_tmp3_3_cry_12 ), 
    .COUT0(\je/dct/un1_tmp3_3_cry_11_0.CO0 ));
  SLICE_398 SLICE_398( .DI1(\je/dct/un1_tmp3_3_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_9_0_S0 ), .D1(\je/dct/un1_tmp3_3_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp1_RNIEG702[10] ), .B1(\je/dct/un1_tmp3_3_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_3_cry_8 ), .C0(\je/dct/tmp1_RNIUJNS1[9] ), 
    .B0(\je/dct/un1_tmp3_3_cry_9_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_3_cry_8 ), .CIN1(\je/dct/un1_tmp3_3_cry_9_0.CO0 ), 
    .Q0(\je/dct/tmp10[9] ), .Q1(\je/dct/tmp10[10] ), 
    .F0(\je/dct/un1_tmp3_3_cry_9_0_S0 ), .F1(\je/dct/un1_tmp3_3_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_3_cry_10 ), 
    .COUT0(\je/dct/un1_tmp3_3_cry_9_0.CO0 ));
  SLICE_399 SLICE_399( .DI1(\je/dct/un1_tmp3_3_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_7_0_S0 ), .D1(\je/dct/un1_tmp3_3_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp1_RNISHNS1[8] ), .B1(\je/dct/un1_tmp3_3_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_3_cry_6 ), .C0(\je/dct/tmp1_RNIQFNS1[7] ), 
    .B0(\je/dct/un1_tmp3_3_cry_7_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_3_cry_6 ), .CIN1(\je/dct/un1_tmp3_3_cry_7_0.CO0 ), 
    .Q0(\je/dct/tmp10[7] ), .Q1(\je/dct/tmp10[8] ), 
    .F0(\je/dct/un1_tmp3_3_cry_7_0_S0 ), .F1(\je/dct/un1_tmp3_3_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_3_cry_8 ), .COUT0(\je/dct/un1_tmp3_3_cry_7_0.CO0 ));
  SLICE_400 SLICE_400( .DI1(\je/dct/un1_tmp3_3_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_5_0_S0 ), .D1(\je/dct/un1_tmp3_3_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp1_RNIODNS1[6] ), .B1(\je/dct/un1_tmp3_3_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_3_cry_4 ), .C0(\je/dct/tmp1_RNIMBNS1[5] ), 
    .B0(\je/dct/un1_tmp3_3_cry_5_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_3_cry_4 ), .CIN1(\je/dct/un1_tmp3_3_cry_5_0.CO0 ), 
    .Q0(\je/dct/tmp10[5] ), .Q1(\je/dct/tmp10[6] ), 
    .F0(\je/dct/un1_tmp3_3_cry_5_0_S0 ), .F1(\je/dct/un1_tmp3_3_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_3_cry_6 ), .COUT0(\je/dct/un1_tmp3_3_cry_5_0.CO0 ));
  SLICE_401 SLICE_401( .DI1(\je/dct/un1_tmp3_3_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_3_0_S0 ), .D1(\je/dct/un1_tmp3_3_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp1_RNIK9NS1[4] ), .B1(\je/dct/un1_tmp3_3_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp3_3_cry_2 ), .C0(\je/dct/tmp1_RNII7NS1[3] ), 
    .B0(\je/dct/un1_tmp3_3_cry_3_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_3_cry_2 ), .CIN1(\je/dct/un1_tmp3_3_cry_3_0.CO0 ), 
    .Q0(\je/dct/tmp10[3] ), .Q1(\je/dct/tmp10[4] ), 
    .F0(\je/dct/un1_tmp3_3_cry_3_0_S0 ), .F1(\je/dct/un1_tmp3_3_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp3_3_cry_4 ), .COUT0(\je/dct/un1_tmp3_3_cry_3_0.CO0 ));
  SLICE_402 SLICE_402( .DI1(\je/dct/un1_tmp3_3_cry_1_0_0_S1 ), 
    .DI0(\je/dct/un1_tmp3_3_cry_1_0_0_S0 ), 
    .D1(\je/dct/un1_tmp3_3_cry_1_0_0.CO0 ), .C1(\je/dct/tmp1_RNIG5NS1[2] ), 
    .B1(\je/dct/un1_tmp3_3_cry_1_0_RNO_0 ), .D0(\je/dct/un1_tmp3_3_cry_0 ), 
    .C0(\je/dct/un1_tmp3_3_cry_1_0_RNO_1 ), 
    .B0(\je/dct/un1_tmp3_3_cry_1_0_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp3_3_cry_0 ), .CIN1(\je/dct/un1_tmp3_3_cry_1_0_0.CO0 ), 
    .Q0(\je/dct/tmp10[1] ), .Q1(\je/dct/tmp10[2] ), 
    .F0(\je/dct/un1_tmp3_3_cry_1_0_0_S0 ), 
    .F1(\je/dct/un1_tmp3_3_cry_1_0_0_S1 ), .COUT1(\je/dct/un1_tmp3_3_cry_2 ), 
    .COUT0(\je/dct/un1_tmp3_3_cry_1_0_0.CO0 ));
  SLICE_403 SLICE_403( .DI1(\je/dct/un1_tmp3_3_cry_0_0_0_S1 ), 
    .D1(\je/dct/un1_tmp3_3_cry_0_0_0.CO0 ), 
    .C1(\je/dct/un1_tmp3_3_cry_0_0_RNO_0 ), 
    .B1(\je/dct/un1_tmp3_3_cry_0_0_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp3_3_cry_0_0_0.CO0 ), .Q1(\je/dct/tmp10[0] ), 
    .F1(\je/dct/un1_tmp3_3_cry_0_0_0_S1 ), .COUT1(\je/dct/un1_tmp3_3_cry_0 ), 
    .COUT0(\je/dct/un1_tmp3_3_cry_0_0_0.CO0 ));
  SLICE_404 SLICE_404( .DI0(\je/dct/un1_tmp2_4_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp2_4_s_17_0.CO0 ), .D0(\je/dct/un1_tmp2_4_cry_16 ), 
    .B0(\je/dct/un1_tmp2_4_axb_17 ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_4_cry_16 ), .CIN1(\je/dct/un1_tmp2_4_s_17_0.CO0 ), 
    .Q0(\je/dct/tmp11[17] ), .F0(\je/dct/un1_tmp2_4_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp2_4_s_17_0.CO0 ));
  SLICE_405 SLICE_405( .DI1(\je/dct/un1_tmp2_4_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp2_4_cry_15_0.CO0 ), .C1(\je/dct/tmp5_RNIT8QS1[16] ), 
    .B1(\je/dct/un1_tmp2_4_cry_15_0_RNO_0 ), .D0(\je/dct/un1_tmp2_4_cry_14 ), 
    .C0(\je/dct/tmp5_RNIR6QS1[15] ), .B0(\je/dct/un1_tmp2_4_cry_15_0_RNO ), 
    .CE(\je/dct/N_29_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp2_4_cry_14 ), 
    .CIN1(\je/dct/un1_tmp2_4_cry_15_0.CO0 ), .Q0(\je/dct/tmp11[15] ), 
    .Q1(\je/dct/tmp11[16] ), .F0(\je/dct/un1_tmp2_4_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp2_4_cry_15_0_S1 ), .COUT1(\je/dct/un1_tmp2_4_cry_16 ), 
    .COUT0(\je/dct/un1_tmp2_4_cry_15_0.CO0 ));
  SLICE_406 SLICE_406( .DI1(\je/dct/un1_tmp2_4_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp2_4_cry_13_0.CO0 ), .C1(\je/dct/tmp5_RNIP4QS1[14] ), 
    .B1(\je/dct/un1_tmp2_4_cry_13_0_RNO_0 ), .D0(\je/dct/un1_tmp2_4_cry_12 ), 
    .C0(\je/dct/tmp5_RNIN2QS1[13] ), .B0(\je/dct/un1_tmp2_4_cry_13_0_RNO ), 
    .CE(\je/dct/N_29_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp2_4_cry_12 ), 
    .CIN1(\je/dct/un1_tmp2_4_cry_13_0.CO0 ), .Q0(\je/dct/tmp11[13] ), 
    .Q1(\je/dct/tmp11[14] ), .F0(\je/dct/un1_tmp2_4_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp2_4_cry_13_0_S1 ), .COUT1(\je/dct/un1_tmp2_4_cry_14 ), 
    .COUT0(\je/dct/un1_tmp2_4_cry_13_0.CO0 ));
  SLICE_407 SLICE_407( .DI1(\je/dct/un1_tmp2_4_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp2_4_cry_11_0.CO0 ), .C1(\je/dct/tmp5_RNIL0QS1[12] ), 
    .B1(\je/dct/un1_tmp2_4_cry_11_0_RNO_0 ), .D0(\je/dct/un1_tmp2_4_cry_10 ), 
    .C0(\je/dct/tmp5_RNIJUPS1[11] ), .B0(\je/dct/un1_tmp2_4_cry_11_0_RNO ), 
    .CE(\je/dct/N_29_0 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp2_4_cry_10 ), 
    .CIN1(\je/dct/un1_tmp2_4_cry_11_0.CO0 ), .Q0(\je/dct/tmp11[11] ), 
    .Q1(\je/dct/tmp11[12] ), .F0(\je/dct/un1_tmp2_4_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp2_4_cry_11_0_S1 ), .COUT1(\je/dct/un1_tmp2_4_cry_12 ), 
    .COUT0(\je/dct/un1_tmp2_4_cry_11_0.CO0 ));
  SLICE_408 SLICE_408( .DI1(\je/dct/un1_tmp2_4_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_9_0_S0 ), .D1(\je/dct/un1_tmp2_4_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp5_RNIHSPS1[10] ), .B1(\je/dct/un1_tmp2_4_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_4_cry_8 ), .C0(\je/dct/tmp2_RNI1T002[9] ), 
    .B0(\je/dct/un1_tmp2_4_cry_9_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_4_cry_8 ), .CIN1(\je/dct/un1_tmp2_4_cry_9_0.CO0 ), 
    .Q0(\je/dct/tmp11[9] ), .Q1(\je/dct/tmp11[10] ), 
    .F0(\je/dct/un1_tmp2_4_cry_9_0_S0 ), .F1(\je/dct/un1_tmp2_4_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_4_cry_10 ), 
    .COUT0(\je/dct/un1_tmp2_4_cry_9_0.CO0 ));
  SLICE_409 SLICE_409( .DI1(\je/dct/un1_tmp2_4_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_7_0_S0 ), .D1(\je/dct/un1_tmp2_4_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp2_RNIVQ002[8] ), .B1(\je/dct/un1_tmp2_4_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_4_cry_6 ), .C0(\je/dct/tmp2_RNITO002[7] ), 
    .B0(\je/dct/un1_tmp2_4_cry_7_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_4_cry_6 ), .CIN1(\je/dct/un1_tmp2_4_cry_7_0.CO0 ), 
    .Q0(\je/dct/tmp11[7] ), .Q1(\je/dct/tmp11[8] ), 
    .F0(\je/dct/un1_tmp2_4_cry_7_0_S0 ), .F1(\je/dct/un1_tmp2_4_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_4_cry_8 ), .COUT0(\je/dct/un1_tmp2_4_cry_7_0.CO0 ));
  SLICE_410 SLICE_410( .DI1(\je/dct/un1_tmp2_4_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_5_0_S0 ), .D1(\je/dct/un1_tmp2_4_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp2_RNIRM002[6] ), .B1(\je/dct/un1_tmp2_4_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_4_cry_4 ), .C0(\je/dct/tmp2_RNIPK002[5] ), 
    .B0(\je/dct/un1_tmp2_4_cry_5_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_4_cry_4 ), .CIN1(\je/dct/un1_tmp2_4_cry_5_0.CO0 ), 
    .Q0(\je/dct/tmp11[5] ), .Q1(\je/dct/tmp11[6] ), 
    .F0(\je/dct/un1_tmp2_4_cry_5_0_S0 ), .F1(\je/dct/un1_tmp2_4_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_4_cry_6 ), .COUT0(\je/dct/un1_tmp2_4_cry_5_0.CO0 ));
  SLICE_411 SLICE_411( .DI1(\je/dct/un1_tmp2_4_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_3_0_S0 ), .D1(\je/dct/un1_tmp2_4_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp2_RNINI002[4] ), .B1(\je/dct/un1_tmp2_4_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_4_cry_2 ), .C0(\je/dct/tmp2_RNILG002[3] ), 
    .B0(\je/dct/un1_tmp2_4_cry_3_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_4_cry_2 ), .CIN1(\je/dct/un1_tmp2_4_cry_3_0.CO0 ), 
    .Q0(\je/dct/tmp11[3] ), .Q1(\je/dct/tmp11[4] ), 
    .F0(\je/dct/un1_tmp2_4_cry_3_0_S0 ), .F1(\je/dct/un1_tmp2_4_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_4_cry_4 ), .COUT0(\je/dct/un1_tmp2_4_cry_3_0.CO0 ));
  SLICE_412 SLICE_412( .DI1(\je/dct/un1_tmp2_4_cry_1_0_S1 ), 
    .DI0(\je/dct/un1_tmp2_4_cry_1_0_S0 ), .D1(\je/dct/un1_tmp2_4_cry_1_0.CO0 ), 
    .C1(\je/dct/tmp2_RNIJE002[2] ), .B1(\je/dct/un1_tmp2_4_cry_1_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_4_cry_0 ), .C0(\je/dct/tmp2_RNIHC002[1] ), 
    .B0(\je/dct/un1_tmp2_4_cry_1_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN0(\je/dct/un1_tmp2_4_cry_0 ), .CIN1(\je/dct/un1_tmp2_4_cry_1_0.CO0 ), 
    .Q0(\je/dct/tmp11[1] ), .Q1(\je/dct/tmp11[2] ), 
    .F0(\je/dct/un1_tmp2_4_cry_1_0_S0 ), .F1(\je/dct/un1_tmp2_4_cry_1_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_4_cry_2 ), .COUT0(\je/dct/un1_tmp2_4_cry_1_0.CO0 ));
  SLICE_413 SLICE_413( .DI1(\je/dct/un1_tmp2_4_cry_0_0_0_S1 ), 
    .D1(\je/dct/un1_tmp2_4_cry_0_0_0.CO0 ), 
    .C1(\je/dct/un1_tmp2_4_cry_0_0_RNO_0 ), 
    .B1(\je/dct/un1_tmp2_4_cry_0_0_0_RNO ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .CIN1(\je/dct/un1_tmp2_4_cry_0_0_0.CO0 ), .Q1(\je/dct/tmp11[0] ), 
    .F1(\je/dct/un1_tmp2_4_cry_0_0_0_S1 ), .COUT1(\je/dct/un1_tmp2_4_cry_0 ), 
    .COUT0(\je/dct/un1_tmp2_4_cry_0_0_0.CO0 ));
  SLICE_414 SLICE_414( .D1(\je/dct/un1_tmp2_5_s_17_0.CO0 ), 
    .D0(\je/dct/un1_tmp2_5_cry_16 ), .B0(\je/dct/un1_tmp2_5_axb_17 ), 
    .CIN0(\je/dct/un1_tmp2_5_cry_16 ), .CIN1(\je/dct/un1_tmp2_5_s_17_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_s_17_0_S0 ), .COUT0(\je/dct/un1_tmp2_5_s_17_0.CO0 ));
  SLICE_415 SLICE_415( .D1(\je/dct/un1_tmp2_5_cry_15_0.CO0 ), 
    .C1(\je/dct/tmp21_RNICBPC1[16] ), .B1(\je/dct/un1_tmp2_5_cry_15_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp2_5_cry_14 ), .C0(\je/dct/tmp_du[5]_RNIA9PC1[15] ), 
    .B0(\je/dct/un1_tmp2_5_cry_15_0_RNO ), .CIN0(\je/dct/un1_tmp2_5_cry_14 ), 
    .CIN1(\je/dct/un1_tmp2_5_cry_15_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_15_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_15_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_16 ), 
    .COUT0(\je/dct/un1_tmp2_5_cry_15_0.CO0 ));
  SLICE_416 SLICE_416( .D1(\je/dct/un1_tmp2_5_cry_13_0.CO0 ), 
    .C1(\je/dct/tmp_du[5]_RNI87PC1[14] ), 
    .B1(\je/dct/un1_tmp2_5_cry_13_0_RNO_0 ), .D0(\je/dct/un1_tmp2_5_cry_12 ), 
    .C0(\je/dct/tmp_du[5]_RNI65PC1[13] ), 
    .B0(\je/dct/un1_tmp2_5_cry_13_0_RNO ), .CIN0(\je/dct/un1_tmp2_5_cry_12 ), 
    .CIN1(\je/dct/un1_tmp2_5_cry_13_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_13_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_13_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_14 ), 
    .COUT0(\je/dct/un1_tmp2_5_cry_13_0.CO0 ));
  SLICE_417 SLICE_417( .D1(\je/dct/un1_tmp2_5_cry_11_0.CO0 ), 
    .C1(\je/dct/tmp_du[5]_RNI43PC1[12] ), 
    .B1(\je/dct/un1_tmp2_5_cry_11_0_RNO_0 ), .D0(\je/dct/un1_tmp2_5_cry_10 ), 
    .C0(\je/dct/tmp_du[5]_RNI21PC1[11] ), 
    .B0(\je/dct/un1_tmp2_5_cry_11_0_RNO ), .CIN0(\je/dct/un1_tmp2_5_cry_10 ), 
    .CIN1(\je/dct/un1_tmp2_5_cry_11_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_11_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_11_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_12 ), 
    .COUT0(\je/dct/un1_tmp2_5_cry_11_0.CO0 ));
  SLICE_418 SLICE_418( .D1(\je/dct/un1_tmp2_5_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp_du[5]_RNI0VOC1[10] ), 
    .B1(\je/dct/un1_tmp2_5_cry_9_0_RNO_0 ), .D0(\je/dct/un1_tmp2_5_cry_8 ), 
    .C0(\je/dct/tmp_du[5]_RNIGU2H1[9] ), .B0(\je/dct/un1_tmp2_5_cry_9_0_RNO ), 
    .CIN0(\je/dct/un1_tmp2_5_cry_8 ), .CIN1(\je/dct/un1_tmp2_5_cry_9_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_9_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_10 ), 
    .COUT0(\je/dct/un1_tmp2_5_cry_9_0.CO0 ));
  SLICE_419 SLICE_419( .D1(\je/dct/un1_tmp2_5_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp_du[5]_RNIES2H1[8] ), 
    .B1(\je/dct/un1_tmp2_5_cry_7_0_RNO_0 ), .D0(\je/dct/un1_tmp2_5_cry_6 ), 
    .C0(\je/dct/tmp_du[5]_RNICQ2H1[7] ), .B0(\je/dct/un1_tmp2_5_cry_7_0_RNO ), 
    .CIN0(\je/dct/un1_tmp2_5_cry_6 ), .CIN1(\je/dct/un1_tmp2_5_cry_7_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_7_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_8 ), .COUT0(\je/dct/un1_tmp2_5_cry_7_0.CO0 ));
  SLICE_420 SLICE_420( .D1(\je/dct/un1_tmp2_5_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp_du[5]_RNIAO2H1[6] ), 
    .B1(\je/dct/un1_tmp2_5_cry_5_0_RNO_0 ), .D0(\je/dct/un1_tmp2_5_cry_4 ), 
    .C0(\je/dct/tmp_du[5]_RNI8M2H1[5] ), .B0(\je/dct/un1_tmp2_5_cry_5_0_RNO ), 
    .CIN0(\je/dct/un1_tmp2_5_cry_4 ), .CIN1(\je/dct/un1_tmp2_5_cry_5_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_5_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_6 ), .COUT0(\je/dct/un1_tmp2_5_cry_5_0.CO0 ));
  SLICE_421 SLICE_421( .D1(\je/dct/un1_tmp2_5_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp_du[5]_RNI6K2H1[4] ), 
    .B1(\je/dct/un1_tmp2_5_cry_3_0_RNO_0 ), .D0(\je/dct/un1_tmp2_5_cry_2 ), 
    .C0(\je/dct/tmp_du[5]_RNI4I2H1[3] ), .B0(\je/dct/un1_tmp2_5_cry_3_0_RNO ), 
    .CIN0(\je/dct/un1_tmp2_5_cry_2 ), .CIN1(\je/dct/un1_tmp2_5_cry_3_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_3_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_4 ), .COUT0(\je/dct/un1_tmp2_5_cry_3_0.CO0 ));
  SLICE_422 SLICE_422( .D1(\je/dct/un1_tmp2_5_cry_1_0.CO0 ), 
    .C1(\je/dct/tmp_du[5]_RNI2G2H1[2] ), 
    .B1(\je/dct/un1_tmp2_5_cry_1_0_RNO_0 ), .D0(\je/dct/un1_tmp2_5_cry_0 ), 
    .C0(\je/dct/tmp_du[5]_RNI0E2H1[1] ), .B0(\je/dct/un1_tmp2_5_cry_1_0_RNO ), 
    .CIN0(\je/dct/un1_tmp2_5_cry_0 ), .CIN1(\je/dct/un1_tmp2_5_cry_1_0.CO0 ), 
    .F0(\je/dct/un1_tmp2_5_cry_1_0_S0 ), .F1(\je/dct/un1_tmp2_5_cry_1_0_S1 ), 
    .COUT1(\je/dct/un1_tmp2_5_cry_2 ), .COUT0(\je/dct/un1_tmp2_5_cry_1_0.CO0 ));
  SLICE_423 SLICE_423( .D1(\je/dct/un1_tmp2_5_cry_0_0.CO0 ), 
    .C1(\je/dct/un1_tmp2_5 ), .B1(\je/dct/un1_tmp2_5_cry_0_0_RNO ), 
    .C0(\je/dct/N_173_i ), .B0(\je/dct/N_173_i ), 
    .CIN1(\je/dct/un1_tmp2_5_cry_0_0.CO0 ), 
    .F1(\je/dct/un1_tmp2_5_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp2_5_cry_0 ), 
    .COUT0(\je/dct/un1_tmp2_5_cry_0_0.CO0 ));
  SLICE_424 SLICE_424( .DI0(\je/dct/un1_tmp_du[6]_1_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_s_17_0.CO0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_16 ), .B0(\je/dct/un1_tmp_du[6]_1_axb_17 ), 
    .CE(\je/dct/N_23 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_16 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_s_17_0.CO0 ), .Q0(\je/dct/tmp1[17] ), 
    .F0(\je/dct/un1_tmp_du[6]_1_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_s_17_0.CO0 ));
  SLICE_425 SLICE_425( .DI1(\je/dct/un1_tmp_du[6]_1_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_15_0.CO0 ), 
    .C1(\je/dct/tmp21_RNI3K0H3[16] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_15_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_14 ), .C0(\je/dct/tmp21_RNI0H0H3[15] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_15_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_14 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_15_0.CO0 ), .Q0(\je/dct/tmp1[15] ), 
    .Q1(\je/dct/tmp1[16] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_15_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_16 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_15_0.CO0 ));
  SLICE_426 SLICE_426( .DI1(\je/dct/un1_tmp_du[6]_1_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_13_0.CO0 ), 
    .C1(\je/dct/tmp21_RNITD0H3[14] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_13_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_12 ), .C0(\je/dct/tmp21_RNIQA0H3[13] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_13_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_12 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_13_0.CO0 ), .Q0(\je/dct/tmp1[13] ), 
    .Q1(\je/dct/tmp1[14] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_13_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_14 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_13_0.CO0 ));
  SLICE_427 SLICE_427( .DI1(\je/dct/un1_tmp_du[6]_1_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_11_0.CO0 ), 
    .C1(\je/dct/tmp21_RNIN70H3[12] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_11_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_10 ), .C0(\je/dct/tmp21_RNIK40H3[11] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_11_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_10 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_11_0.CO0 ), .Q0(\je/dct/tmp1[11] ), 
    .Q1(\je/dct/tmp1[12] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_11_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_12 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_11_0.CO0 ));
  SLICE_428 SLICE_428( .DI1(\je/dct/un1_tmp_du[6]_1_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_9_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp21_RNIH10H3[10] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_8 ), .C0(\je/dct/tmp21_RNIPFEQ3[9] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_9_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_8 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_9_0.CO0 ), .Q0(\je/dct/tmp1[9] ), 
    .Q1(\je/dct/tmp1[10] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_9_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_10 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_9_0.CO0 ));
  SLICE_429 SLICE_429( .DI1(\je/dct/un1_tmp_du[6]_1_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_7_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_7_0.CO0 ), .C1(\je/dct/tmp21_RNIMCEQ3[8] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_6 ), .C0(\je/dct/tmp21_RNIJ9EQ3[7] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_7_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_6 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_7_0.CO0 ), .Q0(\je/dct/tmp1[7] ), 
    .Q1(\je/dct/tmp1[8] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_7_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_8 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_7_0.CO0 ));
  SLICE_430 SLICE_430( .DI1(\je/dct/un1_tmp_du[6]_1_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_5_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_5_0.CO0 ), .C1(\je/dct/tmp21_RNIG6EQ3[6] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_4 ), .C0(\je/dct/tmp21_RNID3EQ3[5] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_5_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_4 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_5_0.CO0 ), .Q0(\je/dct/tmp1[5] ), 
    .Q1(\je/dct/tmp1[6] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_5_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_6 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_5_0.CO0 ));
  SLICE_431 SLICE_431( .DI1(\je/dct/un1_tmp_du[6]_1_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_3_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_3_0.CO0 ), .C1(\je/dct/tmp21_RNIA0EQ3[4] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_2 ), .C0(\je/dct/tmp21_RNI7TDQ3[3] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_3_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_2 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_3_0.CO0 ), .Q0(\je/dct/tmp1[3] ), 
    .Q1(\je/dct/tmp1[4] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_3_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_4 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_3_0.CO0 ));
  SLICE_432 SLICE_432( .DI1(\je/dct/un1_tmp_du[6]_1_cry_1_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[6]_1_cry_1_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_1_0.CO0 ), .C1(\je/dct/tmp21_RNI4QDQ3[2] ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_1_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[6]_1_cry_0 ), .C0(\je/dct/tmp21_RNI1NDQ3[1] ), 
    .B0(\je/dct/un1_tmp_du[6]_1_cry_1_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[6]_1_cry_0 ), 
    .CIN1(\je/dct/un1_tmp_du[6]_1_cry_1_0.CO0 ), .Q0(\je/dct/tmp1[1] ), 
    .Q1(\je/dct/tmp1[2] ), .F0(\je/dct/un1_tmp_du[6]_1_cry_1_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_1_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_2 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_1_0.CO0 ));
  SLICE_433 SLICE_433( .DI1(\je/dct/un1_tmp_du[6]_1_cry_0_0_S1 ), 
    .D1(\je/dct/un1_tmp_du[6]_1_cry_0_0.CO0 ), .C1(\je/dct/un1_tmp_du[6]_1 ), 
    .B1(\je/dct/un1_tmp_du[6]_1_cry_0_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN1(\je/dct/un1_tmp_du[6]_1_cry_0_0.CO0 ), 
    .Q1(\je/dct/tmp1[0] ), .F1(\je/dct/un1_tmp_du[6]_1_cry_0_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[6]_1_cry_0 ), 
    .COUT0(\je/dct/un1_tmp_du[6]_1_cry_0_0.CO0 ));
  SLICE_434 SLICE_434( .DI0(\je/dct/un1_tmp_du[4]_1_s_17_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_s_17_0.CO0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_16 ), .B0(\je/dct/un1_tmp_du[4]_1_axb_17 ), 
    .CE(\je/dct/N_23 ), .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_16 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_s_17_0.CO0 ), .Q0(\je/dct/tmp3[17] ), 
    .F0(\je/dct/un1_tmp_du[4]_1_s_17_0_S0 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_s_17_0.CO0 ));
  SLICE_435 SLICE_435( .DI1(\je/dct/un1_tmp_du[4]_1_cry_15_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_15_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_15_0.CO0 ), 
    .C1(\je/dct/tmp21_RNIV8GI3[14] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_15_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_14 ), .C0(\je/dct/tmp21_RNIS5GI3[13] ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_15_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_14 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_15_0.CO0 ), .Q0(\je/dct/tmp3[15] ), 
    .Q1(\je/dct/tmp3[16] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_15_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_15_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_16 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_15_0.CO0 ));
  SLICE_436 SLICE_436( .DI1(\je/dct/un1_tmp_du[4]_1_cry_13_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_13_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_13_0.CO0 ), 
    .C1(\je/dct/tmp21_RNIP2GI3[12] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_13_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_12 ), .C0(\je/dct/tmp21_RNIMVFI3[11] ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_13_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_12 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_13_0.CO0 ), .Q0(\je/dct/tmp3[13] ), 
    .Q1(\je/dct/tmp3[14] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_13_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_13_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_14 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_13_0.CO0 ));
  SLICE_437 SLICE_437( .DI1(\je/dct/un1_tmp_du[4]_1_cry_11_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_11_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_11_0.CO0 ), 
    .C1(\je/dct/tmp21_RNIJSFI3[10] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_11_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_10 ), .C0(\je/dct/tmp21_RNI9BQT3[9] ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_11_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_10 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_11_0.CO0 ), .Q0(\je/dct/tmp3[11] ), 
    .Q1(\je/dct/tmp3[12] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_11_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_11_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_12 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_11_0.CO0 ));
  SLICE_438 SLICE_438( .DI1(\je/dct/un1_tmp_du[4]_1_cry_9_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_9_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_9_0.CO0 ), .C1(\je/dct/tmp21_RNI68QT3[8] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_9_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_8 ), .C0(\je/dct/tmp21_RNIL6554[7] ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_9_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_8 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_9_0.CO0 ), .Q0(\je/dct/tmp3[9] ), 
    .Q1(\je/dct/tmp3[10] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_9_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_9_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_10 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_9_0.CO0 ));
  SLICE_439 SLICE_439( .DI1(\je/dct/un1_tmp_du[4]_1_cry_7_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_7_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_7_0.CO0 ), .C1(\je/dct/tmp21_RNII3554[6] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_7_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_6 ), .C0(\je/dct/tmp21_RNIF0554[5] ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_7_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_6 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_7_0.CO0 ), .Q0(\je/dct/tmp3[7] ), 
    .Q1(\je/dct/tmp3[8] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_7_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_7_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_8 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_7_0.CO0 ));
  SLICE_440 SLICE_440( .DI1(\je/dct/un1_tmp_du[4]_1_cry_5_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_5_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_5_0.CO0 ), .C1(\je/dct/tmp21_RNICT454[4] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_5_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_4 ), .C0(\je/dct/tmp21_RNI9Q454[3] ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_5_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_4 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_5_0.CO0 ), .Q0(\je/dct/tmp3[5] ), 
    .Q1(\je/dct/tmp3[6] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_5_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_5_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_6 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_5_0.CO0 ));
  SLICE_441 SLICE_441( .DI1(\je/dct/un1_tmp_du[4]_1_cry_3_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_3_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_3_0.CO0 ), .C1(\je/dct/tmp21_RNI6N454[2] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_3_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_2 ), .C0(\je/dct/tmp21_RNI3K454[1] ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_3_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_2 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_3_0.CO0 ), .Q0(\je/dct/tmp3[3] ), 
    .Q1(\je/dct/tmp3[4] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_3_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_3_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_4 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_3_0.CO0 ));
  SLICE_442 SLICE_442( .DI1(\je/dct/un1_tmp_du[4]_1_cry_1_0_0_S1 ), 
    .DI0(\je/dct/un1_tmp_du[4]_1_cry_1_0_0_S0 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_1_0_0.CO0 ), 
    .C1(\je/dct/tmp21_RNI0H454[0] ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_0 ), 
    .D0(\je/dct/un1_tmp_du[4]_1_cry_0 ), 
    .C0(\je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_1 ), 
    .B0(\je/dct/un1_tmp_du[4]_1_cry_1_0_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN0(\je/dct/un1_tmp_du[4]_1_cry_0 ), 
    .CIN1(\je/dct/un1_tmp_du[4]_1_cry_1_0_0.CO0 ), .Q0(\je/dct/tmp3[1] ), 
    .Q1(\je/dct/tmp3[2] ), .F0(\je/dct/un1_tmp_du[4]_1_cry_1_0_0_S0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_1_0_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_2 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_1_0_0.CO0 ));
  SLICE_443 SLICE_443( .DI1(\je/dct/un1_tmp_du[4]_1_cry_0_0_0_S1 ), 
    .D1(\je/dct/un1_tmp_du[4]_1_cry_0_0_0.CO0 ), 
    .C1(\je/dct/un1_tmp_du[4]_1_cry_0_0_RNO_0 ), 
    .B1(\je/dct/un1_tmp_du[4]_1_cry_0_0_0_RNO ), .CE(\je/dct/N_23 ), 
    .CLK(pclk_c), .CIN1(\je/dct/un1_tmp_du[4]_1_cry_0_0_0.CO0 ), 
    .Q1(\je/dct/tmp3[0] ), .F1(\je/dct/un1_tmp_du[4]_1_cry_0_0_0_S1 ), 
    .COUT1(\je/dct/un1_tmp_du[4]_1_cry_0 ), 
    .COUT0(\je/dct/un1_tmp_du[4]_1_cry_0_0_0.CO0 ));
  SLICE_444 SLICE_444( .D1(\je/dct/un1_tmp6_cry_16_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][17] ), .B1(\je/dct/tmp_du[6]_i[17] ), 
    .D0(\je/dct/un1_tmp6_cry_15 ), .C0(\je/dct/tmp_du[1][16] ), 
    .B0(\je/dct/tmp_du[6]_i[16] ), .CIN0(\je/dct/un1_tmp6_cry_15 ), 
    .CIN1(\je/dct/un1_tmp6_cry_16_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_16_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_16_0_S1 ), .COUT0(\je/dct/un1_tmp6_cry_16_0.CO0 ));
  SLICE_445 SLICE_445( .D1(\je/dct/un1_tmp6_cry_14_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][15] ), .B1(\je/dct/tmp_du[6]_i[15] ), 
    .D0(\je/dct/un1_tmp6_cry_13 ), .C0(\je/dct/tmp_du[1][14] ), 
    .B0(\je/dct/tmp_du[6]_i[14] ), .CIN0(\je/dct/un1_tmp6_cry_13 ), 
    .CIN1(\je/dct/un1_tmp6_cry_14_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_14_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_14_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_15 ), 
    .COUT0(\je/dct/un1_tmp6_cry_14_0.CO0 ));
  SLICE_446 SLICE_446( .D1(\je/dct/un1_tmp6_cry_12_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][13] ), .B1(\je/dct/tmp_du[6]_i[13] ), 
    .D0(\je/dct/un1_tmp6_cry_11 ), .C0(\je/dct/tmp_du[1][12] ), 
    .B0(\je/dct/tmp_du[6]_i[12] ), .CIN0(\je/dct/un1_tmp6_cry_11 ), 
    .CIN1(\je/dct/un1_tmp6_cry_12_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_12_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_12_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_13 ), 
    .COUT0(\je/dct/un1_tmp6_cry_12_0.CO0 ));
  SLICE_447 SLICE_447( .D1(\je/dct/un1_tmp6_cry_10_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][11] ), .B1(\je/dct/tmp_du[6]_i[11] ), 
    .D0(\je/dct/un1_tmp6_cry_9 ), .C0(\je/dct/tmp_du[1][10] ), 
    .B0(\je/dct/tmp_du[6]_i[10] ), .CIN0(\je/dct/un1_tmp6_cry_9 ), 
    .CIN1(\je/dct/un1_tmp6_cry_10_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_10_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_10_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_11 ), 
    .COUT0(\je/dct/un1_tmp6_cry_10_0.CO0 ));
  SLICE_448 SLICE_448( .D1(\je/dct/un1_tmp6_cry_8_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][9] ), .B1(\je/dct/tmp_du[6]_i[9] ), 
    .D0(\je/dct/un1_tmp6_cry_7 ), .C0(\je/dct/tmp_du[1][8] ), 
    .B0(\je/dct/tmp_du[6]_i[8] ), .CIN0(\je/dct/un1_tmp6_cry_7 ), 
    .CIN1(\je/dct/un1_tmp6_cry_8_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_8_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_8_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_9 ), 
    .COUT0(\je/dct/un1_tmp6_cry_8_0.CO0 ));
  SLICE_449 SLICE_449( .D1(\je/dct/un1_tmp6_cry_6_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][7] ), .B1(\je/dct/tmp_du[6]_i[7] ), 
    .D0(\je/dct/un1_tmp6_cry_5 ), .C0(\je/dct/tmp_du[1][6] ), 
    .B0(\je/dct/tmp_du[6]_i[6] ), .CIN0(\je/dct/un1_tmp6_cry_5 ), 
    .CIN1(\je/dct/un1_tmp6_cry_6_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_6_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_6_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_7 ), 
    .COUT0(\je/dct/un1_tmp6_cry_6_0.CO0 ));
  SLICE_450 SLICE_450( .D1(\je/dct/un1_tmp6_cry_4_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][5] ), .B1(\je/dct/tmp_du[6]_i[5] ), 
    .D0(\je/dct/un1_tmp6_cry_3 ), .C0(\je/dct/tmp_du[1][4] ), 
    .B0(\je/dct/tmp_du[6]_i[4] ), .CIN0(\je/dct/un1_tmp6_cry_3 ), 
    .CIN1(\je/dct/un1_tmp6_cry_4_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_4_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_4_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_5 ), 
    .COUT0(\je/dct/un1_tmp6_cry_4_0.CO0 ));
  SLICE_451 SLICE_451( .D1(\je/dct/un1_tmp6_cry_2_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][3] ), .B1(\je/dct/tmp_du[6]_i[3] ), 
    .D0(\je/dct/un1_tmp6_cry_1 ), .C0(\je/dct/tmp_du[1][2] ), 
    .B0(\je/dct/tmp_du[6]_i[2] ), .CIN0(\je/dct/un1_tmp6_cry_1 ), 
    .CIN1(\je/dct/un1_tmp6_cry_2_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_2_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_2_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_3 ), 
    .COUT0(\je/dct/un1_tmp6_cry_2_0.CO0 ));
  SLICE_452 SLICE_452( .D1(\je/dct/un1_tmp6_cry_0_0.CO0 ), 
    .C1(\je/dct/tmp_du[1][1] ), .B1(\je/dct/tmp_du[6]_i[1] ), .D0(VCC), 
    .C0(\je/dct/un1_tmp6 ), .B0(\je/dct/tmp_du[6]_i[0] ), 
    .CIN1(\je/dct/un1_tmp6_cry_0_0.CO0 ), .F0(\je/dct/un1_tmp6_cry_0_0_S0 ), 
    .F1(\je/dct/un1_tmp6_cry_0_0_S1 ), .COUT1(\je/dct/un1_tmp6_cry_1 ), 
    .COUT0(\je/dct/un1_tmp6_cry_0_0.CO0 ));
  SLICE_453 SLICE_453( .D1(\je/dct/un81_tmp_du_cry_16_0.CO0 ), 
    .C1(\je/dct/tmp10[17] ), .B1(\je/dct/tmp11_i[17] ), 
    .D0(\je/dct/un81_tmp_du_cry_15 ), .C0(\je/dct/tmp10[16] ), 
    .B0(\je/dct/tmp11_i[16] ), .CIN0(\je/dct/un81_tmp_du_cry_15 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_16_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_16_0_S0 ), 
    .F1(\je/dct/un81_tmp_du_cry_16_0_S1 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_16_0.CO0 ));
  SLICE_454 SLICE_454( .D1(\je/dct/un81_tmp_du_cry_14_0.CO0 ), 
    .C1(\je/dct/tmp10[15] ), .B1(\je/dct/tmp11_i[15] ), 
    .D0(\je/dct/un81_tmp_du_cry_13 ), .C0(\je/dct/tmp10[14] ), 
    .B0(\je/dct/tmp11_i[14] ), .CIN0(\je/dct/un81_tmp_du_cry_13 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_14_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_14_0_S0 ), 
    .F1(\je/dct/un81_tmp_du_cry_14_0_S1 ), .COUT1(\je/dct/un81_tmp_du_cry_15 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_14_0.CO0 ));
  SLICE_455 SLICE_455( .D1(\je/dct/un81_tmp_du_cry_12_0.CO0 ), 
    .C1(\je/dct/tmp10[13] ), .B1(\je/dct/tmp11_i[13] ), 
    .D0(\je/dct/un81_tmp_du_cry_11 ), .C0(\je/dct/tmp10[12] ), 
    .B0(\je/dct/tmp11_i[12] ), .CIN0(\je/dct/un81_tmp_du_cry_11 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_12_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_12_0_S0 ), 
    .F1(\je/dct/un81_tmp_du_cry_12_0_S1 ), .COUT1(\je/dct/un81_tmp_du_cry_13 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_12_0.CO0 ));
  SLICE_456 SLICE_456( .D1(\je/dct/un81_tmp_du_cry_10_0.CO0 ), 
    .C1(\je/dct/tmp10[11] ), .B1(\je/dct/tmp11_i[11] ), 
    .D0(\je/dct/un81_tmp_du_cry_9 ), .C0(\je/dct/tmp10[10] ), 
    .B0(\je/dct/tmp11_i[10] ), .CIN0(\je/dct/un81_tmp_du_cry_9 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_10_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_10_0_S0 ), 
    .F1(\je/dct/un81_tmp_du_cry_10_0_S1 ), .COUT1(\je/dct/un81_tmp_du_cry_11 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_10_0.CO0 ));
  SLICE_457 SLICE_457( .D1(\je/dct/un81_tmp_du_cry_8_0.CO0 ), 
    .C1(\je/dct/tmp10[9] ), .B1(\je/dct/tmp11_i[9] ), 
    .D0(\je/dct/un81_tmp_du_cry_7 ), .C0(\je/dct/tmp10[8] ), 
    .B0(\je/dct/tmp11_i[8] ), .CIN0(\je/dct/un81_tmp_du_cry_7 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_8_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_8_0_S0 ), .F1(\je/dct/un81_tmp_du_cry_8_0_S1 ), 
    .COUT1(\je/dct/un81_tmp_du_cry_9 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_8_0.CO0 ));
  SLICE_458 SLICE_458( .D1(\je/dct/un81_tmp_du_cry_6_0.CO0 ), 
    .C1(\je/dct/tmp10[7] ), .B1(\je/dct/tmp11_i[7] ), 
    .D0(\je/dct/un81_tmp_du_cry_5 ), .C0(\je/dct/tmp10[6] ), 
    .B0(\je/dct/tmp11_i[6] ), .CIN0(\je/dct/un81_tmp_du_cry_5 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_6_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_6_0_S0 ), .F1(\je/dct/un81_tmp_du_cry_6_0_S1 ), 
    .COUT1(\je/dct/un81_tmp_du_cry_7 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_6_0.CO0 ));
  SLICE_459 SLICE_459( .D1(\je/dct/un81_tmp_du_cry_4_0.CO0 ), 
    .C1(\je/dct/tmp10[5] ), .B1(\je/dct/tmp11_i[5] ), 
    .D0(\je/dct/un81_tmp_du_cry_3 ), .C0(\je/dct/tmp10[4] ), 
    .B0(\je/dct/tmp11_i[4] ), .CIN0(\je/dct/un81_tmp_du_cry_3 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_4_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_4_0_S0 ), .F1(\je/dct/un81_tmp_du_cry_4_0_S1 ), 
    .COUT1(\je/dct/un81_tmp_du_cry_5 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_4_0.CO0 ));
  SLICE_460 SLICE_460( .D1(\je/dct/un81_tmp_du_cry_2_0.CO0 ), 
    .C1(\je/dct/tmp10[3] ), .B1(\je/dct/tmp11_i[3] ), 
    .D0(\je/dct/un81_tmp_du_cry_1 ), .C0(\je/dct/tmp10[2] ), 
    .B0(\je/dct/tmp11_i[2] ), .CIN0(\je/dct/un81_tmp_du_cry_1 ), 
    .CIN1(\je/dct/un81_tmp_du_cry_2_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_2_0_S0 ), .F1(\je/dct/un81_tmp_du_cry_2_0_S1 ), 
    .COUT1(\je/dct/un81_tmp_du_cry_3 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_2_0.CO0 ));
  SLICE_461 SLICE_461( .D1(\je/dct/un81_tmp_du_cry_0_0.CO0 ), 
    .C1(\je/dct/tmp10[1] ), .B1(\je/dct/tmp11_i[1] ), .D0(VCC), 
    .C0(\je/dct/tmp10[0] ), .B0(\je/dct/tmp11_i[0] ), 
    .CIN1(\je/dct/un81_tmp_du_cry_0_0.CO0 ), 
    .F0(\je/dct/un81_tmp_du_cry_0_0_S0 ), .F1(\je/dct/un81_tmp_du_cry_0_0_S1 ), 
    .COUT1(\je/dct/un81_tmp_du_cry_1 ), 
    .COUT0(\je/dct/un81_tmp_du_cry_0_0.CO0 ));
  SLICE_462 SLICE_462( .D1(\je/dct/un78_tmp_du_s_17_0.CO0 ), 
    .D0(\je/dct/un78_tmp_du_cry_16 ), .C0(\je/dct/tmp10[17] ), 
    .B0(\je/dct/tmp11[17] ), .CIN0(\je/dct/un78_tmp_du_cry_16 ), 
    .CIN1(\je/dct/un78_tmp_du_s_17_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_s_17_0_S0 ), 
    .COUT0(\je/dct/un78_tmp_du_s_17_0.CO0 ));
  SLICE_463 SLICE_463( .D1(\je/dct/un78_tmp_du_cry_15_0.CO0 ), 
    .C1(\je/dct/tmp11[16] ), .B1(\je/dct/tmp10[16] ), 
    .D0(\je/dct/un78_tmp_du_cry_14 ), .C0(\je/dct/tmp11[15] ), 
    .B0(\je/dct/tmp10[15] ), .CIN0(\je/dct/un78_tmp_du_cry_14 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_15_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_15_0_S0 ), 
    .F1(\je/dct/un78_tmp_du_cry_15_0_S1 ), .COUT1(\je/dct/un78_tmp_du_cry_16 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_15_0.CO0 ));
  SLICE_464 SLICE_464( .D1(\je/dct/un78_tmp_du_cry_13_0.CO0 ), 
    .C1(\je/dct/tmp11[14] ), .B1(\je/dct/tmp10[14] ), 
    .D0(\je/dct/un78_tmp_du_cry_12 ), .C0(\je/dct/tmp11[13] ), 
    .B0(\je/dct/tmp10[13] ), .CIN0(\je/dct/un78_tmp_du_cry_12 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_13_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_13_0_S0 ), 
    .F1(\je/dct/un78_tmp_du_cry_13_0_S1 ), .COUT1(\je/dct/un78_tmp_du_cry_14 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_13_0.CO0 ));
  SLICE_465 SLICE_465( .D1(\je/dct/un78_tmp_du_cry_11_0.CO0 ), 
    .C1(\je/dct/tmp11[12] ), .B1(\je/dct/tmp10[12] ), 
    .D0(\je/dct/un78_tmp_du_cry_10 ), .C0(\je/dct/tmp11[11] ), 
    .B0(\je/dct/tmp10[11] ), .CIN0(\je/dct/un78_tmp_du_cry_10 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_11_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_11_0_S0 ), 
    .F1(\je/dct/un78_tmp_du_cry_11_0_S1 ), .COUT1(\je/dct/un78_tmp_du_cry_12 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_11_0.CO0 ));
  SLICE_466 SLICE_466( .D1(\je/dct/un78_tmp_du_cry_9_0.CO0 ), 
    .C1(\je/dct/tmp11[10] ), .B1(\je/dct/tmp10[10] ), 
    .D0(\je/dct/un78_tmp_du_cry_8 ), .C0(\je/dct/tmp11[9] ), 
    .B0(\je/dct/tmp10[9] ), .CIN0(\je/dct/un78_tmp_du_cry_8 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_9_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_9_0_S0 ), .F1(\je/dct/un78_tmp_du_cry_9_0_S1 ), 
    .COUT1(\je/dct/un78_tmp_du_cry_10 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_9_0.CO0 ));
  SLICE_467 SLICE_467( .D1(\je/dct/un78_tmp_du_cry_7_0.CO0 ), 
    .C1(\je/dct/tmp11[8] ), .B1(\je/dct/tmp10[8] ), 
    .D0(\je/dct/un78_tmp_du_cry_6 ), .C0(\je/dct/tmp11[7] ), 
    .B0(\je/dct/tmp10[7] ), .CIN0(\je/dct/un78_tmp_du_cry_6 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_7_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_7_0_S0 ), .F1(\je/dct/un78_tmp_du_cry_7_0_S1 ), 
    .COUT1(\je/dct/un78_tmp_du_cry_8 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_7_0.CO0 ));
  SLICE_468 SLICE_468( .D1(\je/dct/un78_tmp_du_cry_5_0.CO0 ), 
    .C1(\je/dct/tmp11[6] ), .B1(\je/dct/tmp10[6] ), 
    .D0(\je/dct/un78_tmp_du_cry_4 ), .C0(\je/dct/tmp11[5] ), 
    .B0(\je/dct/tmp10[5] ), .CIN0(\je/dct/un78_tmp_du_cry_4 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_5_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_5_0_S0 ), .F1(\je/dct/un78_tmp_du_cry_5_0_S1 ), 
    .COUT1(\je/dct/un78_tmp_du_cry_6 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_5_0.CO0 ));
  SLICE_469 SLICE_469( .D1(\je/dct/un78_tmp_du_cry_3_0.CO0 ), 
    .C1(\je/dct/tmp11[4] ), .B1(\je/dct/tmp10[4] ), 
    .D0(\je/dct/un78_tmp_du_cry_2 ), .C0(\je/dct/tmp11[3] ), 
    .B0(\je/dct/tmp10[3] ), .CIN0(\je/dct/un78_tmp_du_cry_2 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_3_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_3_0_S0 ), .F1(\je/dct/un78_tmp_du_cry_3_0_S1 ), 
    .COUT1(\je/dct/un78_tmp_du_cry_4 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_3_0.CO0 ));
  SLICE_470 SLICE_470( .D1(\je/dct/un78_tmp_du_cry_1_0.CO0 ), 
    .C1(\je/dct/tmp11[2] ), .B1(\je/dct/tmp10[2] ), 
    .D0(\je/dct/un78_tmp_du_cry_0 ), .C0(\je/dct/tmp11[1] ), 
    .B0(\je/dct/tmp10[1] ), .CIN0(\je/dct/un78_tmp_du_cry_0 ), 
    .CIN1(\je/dct/un78_tmp_du_cry_1_0.CO0 ), 
    .F0(\je/dct/un78_tmp_du_cry_1_0_S0 ), .F1(\je/dct/un78_tmp_du_cry_1_0_S1 ), 
    .COUT1(\je/dct/un78_tmp_du_cry_2 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_1_0.CO0 ));
  SLICE_471 SLICE_471( .D1(\je/dct/un78_tmp_du_cry_0_0.CO0 ), 
    .C1(\je/dct/tmp11[0] ), .B1(\je/dct/tmp10[0] ), 
    .CIN1(\je/dct/un78_tmp_du_cry_0_0.CO0 ), 
    .F1(\je/dct/un78_tmp_du_cry_0_0_S1 ), .COUT1(\je/dct/un78_tmp_du_cry_0 ), 
    .COUT0(\je/dct/un78_tmp_du_cry_0_0.CO0 ));
  SLICE_472 SLICE_472( .DI0(\je/dct/dctdu_w_idx_s[5] ), 
    .D1(\je/dct/dctdu_w_idx_s_0[5].CO0 ), .D0(\je/dct/dctdu_w_idx_cry[4] ), 
    .B0(\je/dct/dctdu_w_idx[5] ), .CE(\je/dct/dctdu_w_idx5_0_i ), .CLK(pclk_c), 
    .CIN0(\je/dct/dctdu_w_idx_cry[4] ), .CIN1(\je/dct/dctdu_w_idx_s_0[5].CO0 ), 
    .Q0(\je/dct/dctdu_w_idx[5] ), .F0(\je/dct/dctdu_w_idx_s[5] ), 
    .COUT0(\je/dct/dctdu_w_idx_s_0[5].CO0 ));
  SLICE_473 SLICE_473( .DI1(\je/dct/dctdu_w_idx_s[4] ), 
    .DI0(\je/dct/dctdu_w_idx_s[3] ), .D1(\je/dct/dctdu_w_idx_cry_0[3].CO0 ), 
    .B1(\je/dct/dctdu_w_idx[4] ), .D0(\je/dct/dctdu_w_idx_cry[2] ), 
    .B0(\je/dct/dctdu_w_idx[3] ), .CE(\je/dct/dctdu_w_idx5_0_i ), .CLK(pclk_c), 
    .CIN0(\je/dct/dctdu_w_idx_cry[2] ), 
    .CIN1(\je/dct/dctdu_w_idx_cry_0[3].CO0 ), .Q0(\je/dct/dctdu_w_idx[3] ), 
    .Q1(\je/dct/dctdu_w_idx[4] ), .F0(\je/dct/dctdu_w_idx_s[3] ), 
    .F1(\je/dct/dctdu_w_idx_s[4] ), .COUT1(\je/dct/dctdu_w_idx_cry[4] ), 
    .COUT0(\je/dct/dctdu_w_idx_cry_0[3].CO0 ));
  SLICE_474 SLICE_474( .DI1(\je/dct/dctdu_w_idx_s[2] ), 
    .DI0(\je/dct/dctdu_w_idx_s[1] ), .D1(\je/dct/dctdu_w_idx_cry_0[1].CO0 ), 
    .B1(\je/dct/dctdu_w_idx[2] ), .D0(\je/dct/dctdu_w_idx_cry[0] ), 
    .B0(\je/dct/dctdu_w_idx[1] ), .CE(\je/dct/dctdu_w_idx5_0_i ), .CLK(pclk_c), 
    .CIN0(\je/dct/dctdu_w_idx_cry[0] ), 
    .CIN1(\je/dct/dctdu_w_idx_cry_0[1].CO0 ), .Q0(\je/dct/dctdu_w_idx[1] ), 
    .Q1(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_idx_s[1] ), 
    .F1(\je/dct/dctdu_w_idx_s[2] ), .COUT1(\je/dct/dctdu_w_idx_cry[2] ), 
    .COUT0(\je/dct/dctdu_w_idx_cry_0[1].CO0 ));
  SLICE_475 SLICE_475( .DI1(\je/dct/dctdu_w_idx_s[0] ), 
    .D1(\je/dct/dctdu_w_idx_cry_0[0].CO0 ), .B1(\je/dct/dctdu_w_idx[0] ), 
    .C0(VCC), .B0(VCC), .CE(\je/dct/dctdu_w_idx5_0_i ), .CLK(pclk_c), 
    .CIN1(\je/dct/dctdu_w_idx_cry_0[0].CO0 ), .Q1(\je/dct/dctdu_w_idx[0] ), 
    .F1(\je/dct/dctdu_w_idx_s[0] ), .COUT1(\je/dct/dctdu_w_idx_cry[0] ), 
    .COUT0(\je/dct/dctdu_w_idx_cry_0[0].CO0 ));
  SLICE_476 SLICE_476( .DI0(\je/dct/du_idx_s[5] ), 
    .D1(\je/dct/du_idx_s_0[5].CO0 ), .D0(\je/dct/du_idx_cry[4] ), 
    .B0(\je/du_ram_a_dct[5] ), .CE(\je/dct/c_state_0[2] ), .CLK(pclk_c), 
    .CIN0(\je/dct/du_idx_cry[4] ), .CIN1(\je/dct/du_idx_s_0[5].CO0 ), 
    .Q0(\je/du_ram_a_dct[5] ), .F0(\je/dct/du_idx_s[5] ), 
    .COUT0(\je/dct/du_idx_s_0[5].CO0 ));
  SLICE_477 SLICE_477( .DI1(\je/dct/du_idx_s[4] ), .DI0(\je/dct/du_idx_s[3] ), 
    .D1(\je/dct/du_idx_cry_0[3].CO0 ), .B1(\je/du_ram_a_dct[4] ), 
    .D0(\je/dct/du_idx_cry[2] ), .B0(\je/du_ram_a_dct[3] ), 
    .CE(\je/dct/c_state_0[2] ), .CLK(pclk_c), .CIN0(\je/dct/du_idx_cry[2] ), 
    .CIN1(\je/dct/du_idx_cry_0[3].CO0 ), .Q0(\je/du_ram_a_dct[3] ), 
    .Q1(\je/du_ram_a_dct[4] ), .F0(\je/dct/du_idx_s[3] ), 
    .F1(\je/dct/du_idx_s[4] ), .COUT1(\je/dct/du_idx_cry[4] ), 
    .COUT0(\je/dct/du_idx_cry_0[3].CO0 ));
  SLICE_478 SLICE_478( .DI1(\je/dct/du_idx_s[2] ), .DI0(\je/dct/du_idx_s[1] ), 
    .D1(\je/dct/du_idx_cry_0[1].CO0 ), .B1(\je/du_ram_a_dct[2] ), 
    .D0(\je/dct/du_idx_cry[0] ), .B0(\je/du_ram_a_dct[1] ), 
    .CE(\je/dct/c_state_0[2] ), .CLK(pclk_c), .CIN0(\je/dct/du_idx_cry[0] ), 
    .CIN1(\je/dct/du_idx_cry_0[1].CO0 ), .Q0(\je/du_ram_a_dct[1] ), 
    .Q1(\je/du_ram_a_dct[2] ), .F0(\je/dct/du_idx_s[1] ), 
    .F1(\je/dct/du_idx_s[2] ), .COUT1(\je/dct/du_idx_cry[2] ), 
    .COUT0(\je/dct/du_idx_cry_0[1].CO0 ));
  SLICE_479 SLICE_479( .DI1(\je/dct/du_idx_s[0] ), 
    .D1(\je/dct/du_idx_cry_0[0].CO0 ), .B1(\je/du_ram_a_dct[0] ), 
    .C0(\je/dct/du_idx ), .B0(\je/dct/du_idx ), .CE(\je/dct/c_state_0[2] ), 
    .CLK(pclk_c), .CIN1(\je/dct/du_idx_cry_0[0].CO0 ), 
    .Q1(\je/du_ram_a_dct[0] ), .F1(\je/dct/du_idx_s[0] ), 
    .COUT1(\je/dct/du_idx_cry[0] ), .COUT0(\je/dct/du_idx_cry_0[0].CO0 ));
  SLICE_480 SLICE_480( .D1(\jedw/un6_col_idx_cry_4_0.CO0 ), 
    .B1(\jedw/col_x[8] ), .D0(\jedw/un6_col_idx_cry_3 ), .B0(\jedw/col_x[7] ), 
    .CIN0(\jedw/un6_col_idx_cry_3 ), .CIN1(\jedw/un6_col_idx_cry_4_0.CO0 ), 
    .F0(\jedw/un6_col_idx_cry_4_0_S0 ), .F1(\jedw/un6_col_idx_cry_4_0_S1 ), 
    .COUT0(\jedw/un6_col_idx_cry_4_0.CO0 ));
  SLICE_481 SLICE_481( .D1(\jedw/un6_col_idx_cry_2_0.CO0 ), 
    .B1(\jedw/col_x[6] ), .D0(\jedw/un6_col_idx_cry_1 ), .B0(\jedw/col_x[5] ), 
    .CIN0(\jedw/un6_col_idx_cry_1 ), .CIN1(\jedw/un6_col_idx_cry_2_0.CO0 ), 
    .F0(\jedw/un6_col_idx_cry_2_0_S0 ), .F1(\jedw/un6_col_idx_cry_2_0_S1 ), 
    .COUT1(\jedw/un6_col_idx_cry_3 ), .COUT0(\jedw/un6_col_idx_cry_2_0.CO0 ));
  SLICE_482 SLICE_482( .D1(\jedw/un6_col_idx_cry_1_0.CO0 ), 
    .B1(\jedw/col_x[4] ), .C0(\jedw/col_x[3] ), .B0(\jedw/col_x[3] ), 
    .CIN1(\jedw/un6_col_idx_cry_1_0.CO0 ), .F1(\jedw/un6_col_idx_cry_1_0_S1 ), 
    .COUT1(\jedw/un6_col_idx_cry_1 ), .COUT0(\jedw/un6_col_idx_cry_1_0.CO0 ));
  SLICE_483 SLICE_483( .D1(\jedw/un6_row_idx_s_4_0.CO0 ), 
    .D0(\jedw/un6_row_idx_cry_3 ), .B0(\jedw/row_y[7] ), 
    .CIN0(\jedw/un6_row_idx_cry_3 ), .CIN1(\jedw/un6_row_idx_s_4_0.CO0 ), 
    .F0(\jedw/un6_row_idx_s_4_0_S0 ), .COUT0(\jedw/un6_row_idx_s_4_0.CO0 ));
  SLICE_484 SLICE_484( .D1(\jedw/un6_row_idx_cry_2_0.CO0 ), 
    .B1(\jedw/row_y[6] ), .D0(\jedw/un6_row_idx_cry_1 ), .B0(\jedw/row_y[5] ), 
    .CIN0(\jedw/un6_row_idx_cry_1 ), .CIN1(\jedw/un6_row_idx_cry_2_0.CO0 ), 
    .F0(\jedw/un6_row_idx_cry_2_0_S0 ), .F1(\jedw/un6_row_idx_cry_2_0_S1 ), 
    .COUT1(\jedw/un6_row_idx_cry_3 ), .COUT0(\jedw/un6_row_idx_cry_2_0.CO0 ));
  SLICE_485 SLICE_485( .D1(\jedw/un6_row_idx_cry_1_0.CO0 ), 
    .B1(\jedw/row_y[4] ), .C0(\jedw/row_y[3] ), .B0(\jedw/row_y[3] ), 
    .CIN1(\jedw/un6_row_idx_cry_1_0.CO0 ), .F1(\jedw/un6_row_idx_cry_1_0_S1 ), 
    .COUT1(\jedw/un6_row_idx_cry_1 ), .COUT0(\jedw/un6_row_idx_cry_1_0.CO0 ));
  SLICE_486 SLICE_486( .D1(\jedw/row_idx_s_0[7].CO0 ), 
    .D0(\jedw/row_idx_cry[6] ), .B0(\jedw/row_idx[7] ), 
    .CIN0(\jedw/row_idx_cry[6] ), .CIN1(\jedw/row_idx_s_0[7].CO0 ), 
    .F0(\jedw/row_idx_s[7] ), .COUT0(\jedw/row_idx_s_0[7].CO0 ));
  SLICE_487 SLICE_487( .D1(\jedw/row_idx_cry_0[5].CO0 ), 
    .B1(\jedw/row_idx[6] ), .D0(\jedw/row_idx_cry[4] ), .B0(\jedw/row_idx[5] ), 
    .CIN0(\jedw/row_idx_cry[4] ), .CIN1(\jedw/row_idx_cry_0[5].CO0 ), 
    .F0(\jedw/row_idx_s[5] ), .F1(\jedw/row_idx_s[6] ), 
    .COUT1(\jedw/row_idx_cry[6] ), .COUT0(\jedw/row_idx_cry_0[5].CO0 ));
  SLICE_488 SLICE_488( .D1(\jedw/row_idx_cry_0[3].CO0 ), 
    .B1(\jedw/row_idx[4] ), .D0(\jedw/row_idx_cry[2] ), .B0(\jedw/row_idx[3] ), 
    .CIN0(\jedw/row_idx_cry[2] ), .CIN1(\jedw/row_idx_cry_0[3].CO0 ), 
    .F0(\jedw/row_idx_s[3] ), .F1(\jedw/row_idx_s[4] ), 
    .COUT1(\jedw/row_idx_cry[4] ), .COUT0(\jedw/row_idx_cry_0[3].CO0 ));
  SLICE_489 SLICE_489( .D1(\jedw/row_idx_cry_0[1].CO0 ), 
    .B1(\jedw/row_idx[2] ), .D0(\jedw/row_idx_cry[0] ), .B0(\jedw/row_idx[1] ), 
    .CIN0(\jedw/row_idx_cry[0] ), .CIN1(\jedw/row_idx_cry_0[1].CO0 ), 
    .F0(\jedw/row_idx_s[1] ), .F1(\jedw/row_idx_s[2] ), 
    .COUT1(\jedw/row_idx_cry[2] ), .COUT0(\jedw/row_idx_cry_0[1].CO0 ));
  SLICE_490 SLICE_490( .D1(\jedw/row_idx_cry_0[0].CO0 ), 
    .B1(\jedw/row_idx[0] ), .C0(VCC), .B0(VCC), 
    .CIN1(\jedw/row_idx_cry_0[0].CO0 ), .F1(\jedw/row_idx_s[0] ), 
    .COUT1(\jedw/row_idx_cry[0] ), .COUT0(\jedw/row_idx_cry_0[0].CO0 ));
  SLICE_491 SLICE_491( .D1(\jedw/col_idx_cry_0[7].CO0 ), 
    .B1(\jedw/col_idx[8] ), .D0(\jedw/col_idx_cry[6] ), .B0(\jedw/col_idx[7] ), 
    .CIN0(\jedw/col_idx_cry[6] ), .CIN1(\jedw/col_idx_cry_0[7].CO0 ), 
    .F0(\jedw/col_idx_s[7] ), .F1(\jedw/col_idx_s[8] ), 
    .COUT0(\jedw/col_idx_cry_0[7].CO0 ));
  SLICE_492 SLICE_492( .D1(\jedw/col_idx_cry_0[5].CO0 ), 
    .B1(\jedw/col_idx[6] ), .D0(\jedw/col_idx_cry[4] ), .B0(\jedw/col_idx[5] ), 
    .CIN0(\jedw/col_idx_cry[4] ), .CIN1(\jedw/col_idx_cry_0[5].CO0 ), 
    .F0(\jedw/col_idx_s[5] ), .F1(\jedw/col_idx_s[6] ), 
    .COUT1(\jedw/col_idx_cry[6] ), .COUT0(\jedw/col_idx_cry_0[5].CO0 ));
  SLICE_493 SLICE_493( .D1(\jedw/col_idx_cry_0[3].CO0 ), 
    .B1(\jedw/col_idx[4] ), .D0(\jedw/col_idx_cry[2] ), .B0(\jedw/col_idx[3] ), 
    .CIN0(\jedw/col_idx_cry[2] ), .CIN1(\jedw/col_idx_cry_0[3].CO0 ), 
    .F0(\jedw/col_idx_s[3] ), .F1(\jedw/col_idx_s[4] ), 
    .COUT1(\jedw/col_idx_cry[4] ), .COUT0(\jedw/col_idx_cry_0[3].CO0 ));
  SLICE_494 SLICE_494( .D1(\jedw/col_idx_cry_0[1].CO0 ), 
    .B1(\jedw/col_idx[2] ), .D0(\jedw/col_idx_cry[0] ), .B0(\jedw/col_idx[1] ), 
    .CIN0(\jedw/col_idx_cry[0] ), .CIN1(\jedw/col_idx_cry_0[1].CO0 ), 
    .F0(\jedw/col_idx_s[1] ), .F1(\jedw/col_idx_s[2] ), 
    .COUT1(\jedw/col_idx_cry[2] ), .COUT0(\jedw/col_idx_cry_0[1].CO0 ));
  SLICE_495 SLICE_495( .D1(\jedw/col_idx_cry_0[0].CO0 ), 
    .B1(\jedw/col_idx[0] ), .C0(VCC), .B0(VCC), 
    .CIN1(\jedw/col_idx_cry_0[0].CO0 ), .F1(\jedw/col_idx_s[0] ), 
    .COUT1(\jedw/col_idx_cry[0] ), .COUT0(\jedw/col_idx_cry_0[0].CO0 ));
  SLICE_496 SLICE_496( .DI0(\jed_fifo/cnt_s[7] ), 
    .D1(\jed_fifo/cnt_s_0[7].CO0 ), .D0(\jed_fifo/cnt_cry[6] ), 
    .C0(\jed_fifo/cnt[7] ), .B0(jedw_wr_i), .CE(G_11), .CLK(pclk_c), 
    .CIN0(\jed_fifo/cnt_cry[6] ), .CIN1(\jed_fifo/cnt_s_0[7].CO0 ), 
    .Q0(\jed_fifo/cnt[7] ), .F0(\jed_fifo/cnt_s[7] ), 
    .COUT0(\jed_fifo/cnt_s_0[7].CO0 ));
  SLICE_497 SLICE_497( .DI1(\jed_fifo/cnt_s[6] ), .DI0(\jed_fifo/cnt_s[5] ), 
    .D1(\jed_fifo/cnt_cry_0[5].CO0 ), .C1(jedw_wr_i), .B1(\jed_fifo/cnt[6] ), 
    .D0(\jed_fifo/cnt_cry[4] ), .C0(jedw_wr_i), .B0(\jed_fifo/cnt[5] ), 
    .CE(G_11), .CLK(pclk_c), .CIN0(\jed_fifo/cnt_cry[4] ), 
    .CIN1(\jed_fifo/cnt_cry_0[5].CO0 ), .Q0(\jed_fifo/cnt[5] ), 
    .Q1(\jed_fifo/cnt[6] ), .F0(\jed_fifo/cnt_s[5] ), .F1(\jed_fifo/cnt_s[6] ), 
    .COUT1(\jed_fifo/cnt_cry[6] ), .COUT0(\jed_fifo/cnt_cry_0[5].CO0 ));
  SLICE_498 SLICE_498( .DI1(\jed_fifo/cnt_s[4] ), .DI0(\jed_fifo/cnt_s[3] ), 
    .D1(\jed_fifo/cnt_cry_0[3].CO0 ), .C1(jedw_wr_i), .B1(\jed_fifo/cnt[4] ), 
    .D0(\jed_fifo/cnt_cry[2] ), .C0(jedw_wr_i), .B0(\jed_fifo/cnt[3] ), 
    .CE(G_11), .CLK(pclk_c), .CIN0(\jed_fifo/cnt_cry[2] ), 
    .CIN1(\jed_fifo/cnt_cry_0[3].CO0 ), .Q0(\jed_fifo/cnt[3] ), 
    .Q1(\jed_fifo/cnt[4] ), .F0(\jed_fifo/cnt_s[3] ), .F1(\jed_fifo/cnt_s[4] ), 
    .COUT1(\jed_fifo/cnt_cry[4] ), .COUT0(\jed_fifo/cnt_cry_0[3].CO0 ));
  SLICE_499 SLICE_499( .DI1(\jed_fifo/cnt_s[2] ), .DI0(\jed_fifo/cnt_s[1] ), 
    .D1(\jed_fifo/cnt_cry_0[1].CO0 ), .C1(jedw_wr_i), .B1(\jed_fifo/cnt[2] ), 
    .D0(\jed_fifo/cnt_cry[0] ), .C0(jedw_wr_i), .B0(\jed_fifo/cnt[1] ), 
    .CE(G_11), .CLK(pclk_c), .CIN0(\jed_fifo/cnt_cry[0] ), 
    .CIN1(\jed_fifo/cnt_cry_0[1].CO0 ), .Q0(\jed_fifo/cnt[1] ), 
    .Q1(\jed_fifo/cnt[2] ), .F0(\jed_fifo/cnt_s[1] ), .F1(\jed_fifo/cnt_s[2] ), 
    .COUT1(\jed_fifo/cnt_cry[2] ), .COUT0(\jed_fifo/cnt_cry_0[1].CO0 ));
  SLICE_500 SLICE_500( .DI1(\jed_fifo/cnt_s[0] ), 
    .D1(\jed_fifo/cnt_cry_0[0].CO0 ), .C1(jedw_wr_i), .B1(\jed_fifo/cnt[0] ), 
    .C0(jedw_wr), .B0(jedw_wr), .CE(G_11), .CLK(pclk_c), 
    .CIN1(\jed_fifo/cnt_cry_0[0].CO0 ), .Q1(\jed_fifo/cnt[0] ), 
    .F1(\jed_fifo/cnt_s[0] ), .COUT1(\jed_fifo/cnt_cry[0] ), 
    .COUT0(\jed_fifo/cnt_cry_0[0].CO0 ));
  SLICE_501 SLICE_501( .DI1(\jed_fifo/write_pointer_s[6] ), 
    .DI0(\jed_fifo/write_pointer_s[5] ), 
    .D1(\jed_fifo/write_pointer_cry_0[5].CO0 ), 
    .B1(\jed_fifo/write_pointer[6] ), .D0(\jed_fifo/write_pointer_cry[4] ), 
    .B0(\jed_fifo/write_pointer[5] ), .CE(jedw_wr), .CLK(pclk_c), 
    .CIN0(\jed_fifo/write_pointer_cry[4] ), 
    .CIN1(\jed_fifo/write_pointer_cry_0[5].CO0 ), 
    .Q0(\jed_fifo/write_pointer[5] ), .Q1(\jed_fifo/write_pointer[6] ), 
    .F0(\jed_fifo/write_pointer_s[5] ), .F1(\jed_fifo/write_pointer_s[6] ), 
    .COUT0(\jed_fifo/write_pointer_cry_0[5].CO0 ));
  SLICE_502 SLICE_502( .DI1(\jed_fifo/write_pointer_s[4] ), 
    .DI0(\jed_fifo/write_pointer_s[3] ), 
    .D1(\jed_fifo/write_pointer_cry_0[3].CO0 ), 
    .B1(\jed_fifo/write_pointer[4] ), .D0(\jed_fifo/write_pointer_cry[2] ), 
    .B0(\jed_fifo/write_pointer[3] ), .CE(jedw_wr), .CLK(pclk_c), 
    .CIN0(\jed_fifo/write_pointer_cry[2] ), 
    .CIN1(\jed_fifo/write_pointer_cry_0[3].CO0 ), 
    .Q0(\jed_fifo/write_pointer[3] ), .Q1(\jed_fifo/write_pointer[4] ), 
    .F0(\jed_fifo/write_pointer_s[3] ), .F1(\jed_fifo/write_pointer_s[4] ), 
    .COUT1(\jed_fifo/write_pointer_cry[4] ), 
    .COUT0(\jed_fifo/write_pointer_cry_0[3].CO0 ));
  SLICE_503 SLICE_503( .DI1(\jed_fifo/write_pointer_s[2] ), 
    .DI0(\jed_fifo/write_pointer_s[1] ), 
    .D1(\jed_fifo/write_pointer_cry_0[1].CO0 ), 
    .B1(\jed_fifo/write_pointer[2] ), .D0(\jed_fifo/write_pointer_cry[0] ), 
    .B0(\jed_fifo/write_pointer[1] ), .CE(jedw_wr), .CLK(pclk_c), 
    .CIN0(\jed_fifo/write_pointer_cry[0] ), 
    .CIN1(\jed_fifo/write_pointer_cry_0[1].CO0 ), 
    .Q0(\jed_fifo/write_pointer[1] ), .Q1(\jed_fifo/write_pointer[2] ), 
    .F0(\jed_fifo/write_pointer_s[1] ), .F1(\jed_fifo/write_pointer_s[2] ), 
    .COUT1(\jed_fifo/write_pointer_cry[2] ), 
    .COUT0(\jed_fifo/write_pointer_cry_0[1].CO0 ));
  SLICE_504 SLICE_504( .DI1(\jed_fifo/write_pointer_s[0] ), 
    .D1(\jed_fifo/write_pointer_cry_0[0].CO0 ), 
    .B1(\jed_fifo/write_pointer[0] ), .C0(\jed_fifo/full_i ), 
    .B0(\jed_fifo/full_i ), .CE(jedw_wr), .CLK(pclk_c), 
    .CIN1(\jed_fifo/write_pointer_cry_0[0].CO0 ), 
    .Q1(\jed_fifo/write_pointer[0] ), .F1(\jed_fifo/write_pointer_s[0] ), 
    .COUT1(\jed_fifo/write_pointer_cry[0] ), 
    .COUT0(\jed_fifo/write_pointer_cry_0[0].CO0 ));
  SLICE_505 SLICE_505( .D1(\jed_fifo/read_pointer_cry_0[5].CO0 ), 
    .B1(\jed_fifo/read_pointer[6] ), .D0(\jed_fifo/read_pointer_cry[4] ), 
    .B0(\jed_fifo/read_pointer[5] ), .CIN0(\jed_fifo/read_pointer_cry[4] ), 
    .CIN1(\jed_fifo/read_pointer_cry_0[5].CO0 ), 
    .F0(\jed_fifo/read_pointer_s[5] ), .F1(\jed_fifo/read_pointer_s[6] ), 
    .COUT0(\jed_fifo/read_pointer_cry_0[5].CO0 ));
  SLICE_506 SLICE_506( .D1(\jed_fifo/read_pointer_cry_0[3].CO0 ), 
    .B1(\jed_fifo/read_pointer[4] ), .D0(\jed_fifo/read_pointer_cry[2] ), 
    .B0(\jed_fifo/read_pointer[3] ), .CIN0(\jed_fifo/read_pointer_cry[2] ), 
    .CIN1(\jed_fifo/read_pointer_cry_0[3].CO0 ), 
    .F0(\jed_fifo/read_pointer_s[3] ), .F1(\jed_fifo/read_pointer_s[4] ), 
    .COUT1(\jed_fifo/read_pointer_cry[4] ), 
    .COUT0(\jed_fifo/read_pointer_cry_0[3].CO0 ));
  SLICE_507 SLICE_507( .D1(\jed_fifo/read_pointer_cry_0[1].CO0 ), 
    .B1(\jed_fifo/read_pointer[2] ), .D0(\jed_fifo/read_pointer_cry[0] ), 
    .B0(\jed_fifo/read_pointer[1] ), .CIN0(\jed_fifo/read_pointer_cry[0] ), 
    .CIN1(\jed_fifo/read_pointer_cry_0[1].CO0 ), 
    .F0(\jed_fifo/read_pointer_s[1] ), .F1(\jed_fifo/read_pointer_s[2] ), 
    .COUT1(\jed_fifo/read_pointer_cry[2] ), 
    .COUT0(\jed_fifo/read_pointer_cry_0[1].CO0 ));
  SLICE_508 SLICE_508( .D1(\jed_fifo/read_pointer_cry_0[0].CO0 ), 
    .B1(\jed_fifo/read_pointer[0] ), .C0(VCC), .B0(VCC), 
    .CIN1(\jed_fifo/read_pointer_cry_0[0].CO0 ), 
    .F1(\jed_fifo/read_pointer_s[0] ), .COUT1(\jed_fifo/read_pointer_cry[0] ), 
    .COUT0(\jed_fifo/read_pointer_cry_0[0].CO0 ));
  SLICE_509 SLICE_509( .D1(\jdts/un7_col_idx_cry_4_0.CO0 ), 
    .B1(\jdts/col_x[8] ), .D0(\jdts/un7_col_idx_cry_3 ), .B0(\jdts/col_x[7] ), 
    .CIN0(\jdts/un7_col_idx_cry_3 ), .CIN1(\jdts/un7_col_idx_cry_4_0.CO0 ), 
    .F0(\jdts/un7_col_idx_cry_4_0_S0 ), .F1(\jdts/un7_col_idx_cry_4_0_S1 ), 
    .COUT0(\jdts/un7_col_idx_cry_4_0.CO0 ));
  SLICE_510 SLICE_510( .D1(\jdts/un7_col_idx_cry_2_0.CO0 ), 
    .B1(\jdts/col_x[6] ), .D0(\jdts/un7_col_idx_cry_1 ), .B0(\jdts/col_x[5] ), 
    .CIN0(\jdts/un7_col_idx_cry_1 ), .CIN1(\jdts/un7_col_idx_cry_2_0.CO0 ), 
    .F0(\jdts/un7_col_idx_cry_2_0_S0 ), .F1(\jdts/un7_col_idx_cry_2_0_S1 ), 
    .COUT1(\jdts/un7_col_idx_cry_3 ), .COUT0(\jdts/un7_col_idx_cry_2_0.CO0 ));
  SLICE_511 SLICE_511( .D1(\jdts/un7_col_idx_cry_1_0.CO0 ), 
    .B1(\jdts/col_x[4] ), .C0(\jdts/col_x[3] ), .B0(\jdts/col_x[3] ), 
    .CIN1(\jdts/un7_col_idx_cry_1_0.CO0 ), .F1(\jdts/un7_col_idx_cry_1_0_S1 ), 
    .COUT1(\jdts/un7_col_idx_cry_1 ), .COUT0(\jdts/un7_col_idx_cry_1_0.CO0 ));
  SLICE_512 SLICE_512( .D1(\jdts/un6_row_idx_s_4_0.CO0 ), 
    .D0(\jdts/un6_row_idx_cry_3 ), .B0(\jdts/row_y[7] ), 
    .CIN0(\jdts/un6_row_idx_cry_3 ), .CIN1(\jdts/un6_row_idx_s_4_0.CO0 ), 
    .F0(\jdts/un6_row_idx_s_4_0_S0_0 ), .COUT0(\jdts/un6_row_idx_s_4_0.CO0 ));
  SLICE_513 SLICE_513( .D1(\jdts/un6_row_idx_cry_2_0.CO0 ), 
    .B1(\jdts/row_y[6] ), .D0(\jdts/un6_row_idx_cry_1 ), .B0(\jdts/row_y[5] ), 
    .CIN0(\jdts/un6_row_idx_cry_1 ), .CIN1(\jdts/un6_row_idx_cry_2_0.CO0 ), 
    .F0(\jdts/un6_row_idx_cry_2_0_S0_0 ), .F1(\jdts/un6_row_idx_cry_2_0_S1_0 ), 
    .COUT1(\jdts/un6_row_idx_cry_3 ), .COUT0(\jdts/un6_row_idx_cry_2_0.CO0 ));
  SLICE_514 SLICE_514( .D1(\jdts/un6_row_idx_cry_1_0.CO0 ), 
    .B1(\jdts/row_y[4] ), .C0(\jdts/row_y[3] ), .B0(\jdts/row_y[3] ), 
    .CIN1(\jdts/un6_row_idx_cry_1_0.CO0 ), 
    .F1(\jdts/un6_row_idx_cry_1_0_S1_0 ), .COUT1(\jdts/un6_row_idx_cry_1 ), 
    .COUT0(\jdts/un6_row_idx_cry_1_0.CO0 ));
  SLICE_515 SLICE_515( .D1(\jdts/row_idx_s_0[7].CO0 ), 
    .D0(\jdts/row_idx_cry[6] ), .B0(\jdts/row_idx[7] ), 
    .CIN0(\jdts/row_idx_cry[6] ), .CIN1(\jdts/row_idx_s_0[7].CO0 ), 
    .F0(\jdts/row_idx_s[7] ), .COUT0(\jdts/row_idx_s_0[7].CO0 ));
  SLICE_516 SLICE_516( .D1(\jdts/row_idx_cry_0[5].CO0 ), 
    .B1(\jdts/row_idx[6] ), .D0(\jdts/row_idx_cry[4] ), .B0(\jdts/row_idx[5] ), 
    .CIN0(\jdts/row_idx_cry[4] ), .CIN1(\jdts/row_idx_cry_0[5].CO0 ), 
    .F0(\jdts/row_idx_s[5] ), .F1(\jdts/row_idx_s[6] ), 
    .COUT1(\jdts/row_idx_cry[6] ), .COUT0(\jdts/row_idx_cry_0[5].CO0 ));
  SLICE_517 SLICE_517( .D1(\jdts/row_idx_cry_0[3].CO0 ), 
    .B1(\jdts/row_idx[4] ), .D0(\jdts/row_idx_cry[2] ), .B0(\jdts/row_idx[3] ), 
    .CIN0(\jdts/row_idx_cry[2] ), .CIN1(\jdts/row_idx_cry_0[3].CO0 ), 
    .F0(\jdts/row_idx_s[3] ), .F1(\jdts/row_idx_s[4] ), 
    .COUT1(\jdts/row_idx_cry[4] ), .COUT0(\jdts/row_idx_cry_0[3].CO0 ));
  SLICE_518 SLICE_518( .D1(\jdts/row_idx_cry_0[1].CO0 ), 
    .B1(\jdts/row_idx[2] ), .D0(\jdts/row_idx_cry[0] ), .B0(\jdts/row_idx[1] ), 
    .CIN0(\jdts/row_idx_cry[0] ), .CIN1(\jdts/row_idx_cry_0[1].CO0 ), 
    .F0(\jdts/row_idx_s[1] ), .F1(\jdts/row_idx_s[2] ), 
    .COUT1(\jdts/row_idx_cry[2] ), .COUT0(\jdts/row_idx_cry_0[1].CO0 ));
  SLICE_519 SLICE_519( .D1(\jdts/row_idx_cry_0[0].CO0 ), 
    .B1(\jdts/row_idx[0] ), .C0(VCC), .B0(VCC), 
    .CIN1(\jdts/row_idx_cry_0[0].CO0 ), .F1(\jdts/row_idx_s[0] ), 
    .COUT1(\jdts/row_idx_cry[0] ), .COUT0(\jdts/row_idx_cry_0[0].CO0 ));
  SLICE_520 SLICE_520( .D1(\jdts/col_idx_cry_0[7].CO0 ), 
    .B1(\jdts/col_idx[8] ), .D0(\jdts/col_idx_cry[6] ), .B0(\jdts/col_idx[7] ), 
    .CIN0(\jdts/col_idx_cry[6] ), .CIN1(\jdts/col_idx_cry_0[7].CO0 ), 
    .F0(\jdts/col_idx_s[7] ), .F1(\jdts/col_idx_s[8] ), 
    .COUT0(\jdts/col_idx_cry_0[7].CO0 ));
  SLICE_521 SLICE_521( .D1(\jdts/col_idx_cry_0[5].CO0 ), 
    .B1(\jdts/col_idx[6] ), .D0(\jdts/col_idx_cry[4] ), .B0(\jdts/col_idx[5] ), 
    .CIN0(\jdts/col_idx_cry[4] ), .CIN1(\jdts/col_idx_cry_0[5].CO0 ), 
    .F0(\jdts/col_idx_s[5] ), .F1(\jdts/col_idx_s[6] ), 
    .COUT1(\jdts/col_idx_cry[6] ), .COUT0(\jdts/col_idx_cry_0[5].CO0 ));
  SLICE_522 SLICE_522( .D1(\jdts/col_idx_cry_0[3].CO0 ), 
    .B1(\jdts/col_idx[4] ), .D0(\jdts/col_idx_cry[2] ), .B0(\jdts/col_idx[3] ), 
    .CIN0(\jdts/col_idx_cry[2] ), .CIN1(\jdts/col_idx_cry_0[3].CO0 ), 
    .F0(\jdts/col_idx_s[3] ), .F1(\jdts/col_idx_s[4] ), 
    .COUT1(\jdts/col_idx_cry[4] ), .COUT0(\jdts/col_idx_cry_0[3].CO0 ));
  SLICE_523 SLICE_523( .D1(\jdts/col_idx_cry_0[1].CO0 ), 
    .B1(\jdts/col_idx[2] ), .D0(\jdts/col_idx_cry[0] ), .B0(\jdts/col_idx[1] ), 
    .CIN0(\jdts/col_idx_cry[0] ), .CIN1(\jdts/col_idx_cry_0[1].CO0 ), 
    .F0(\jdts/col_idx_s[1] ), .F1(\jdts/col_idx_s[2] ), 
    .COUT1(\jdts/col_idx_cry[2] ), .COUT0(\jdts/col_idx_cry_0[1].CO0 ));
  SLICE_524 SLICE_524( .D1(\jdts/col_idx_cry_0[0].CO0 ), 
    .B1(\jdts/col_idx[0] ), .C0(VCC), .B0(VCC), 
    .CIN1(\jdts/col_idx_cry_0[0].CO0 ), .F1(\jdts/col_idx_s[0] ), 
    .COUT1(\jdts/col_idx_cry[0] ), .COUT0(\jdts/col_idx_cry_0[0].CO0 ));
  SLICE_525 SLICE_525( .D1(\jdts/hd_addr_reg_s_0[9].CO0 ), 
    .D0(\jdts/hd_addr_reg_cry[8] ), .B0(\hd_addr[9] ), 
    .CIN0(\jdts/hd_addr_reg_cry[8] ), .CIN1(\jdts/hd_addr_reg_s_0[9].CO0 ), 
    .F0(\jdts/hd_addr_reg_s[9] ), .COUT0(\jdts/hd_addr_reg_s_0[9].CO0 ));
  SLICE_526 SLICE_526( .D1(\jdts/hd_addr_reg_cry_0[7].CO0 ), .B1(\hd_addr[8] ), 
    .D0(\jdts/hd_addr_reg_cry[6] ), .B0(\hd_addr[7] ), 
    .CIN0(\jdts/hd_addr_reg_cry[6] ), .CIN1(\jdts/hd_addr_reg_cry_0[7].CO0 ), 
    .F0(\jdts/hd_addr_reg_s[7] ), .F1(\jdts/hd_addr_reg_s[8] ), 
    .COUT1(\jdts/hd_addr_reg_cry[8] ), .COUT0(\jdts/hd_addr_reg_cry_0[7].CO0 ));
  SLICE_527 SLICE_527( .D1(\jdts/hd_addr_reg_cry_0[5].CO0 ), .B1(\hd_addr[6] ), 
    .D0(\jdts/hd_addr_reg_cry[4] ), .B0(\hd_addr[5] ), 
    .CIN0(\jdts/hd_addr_reg_cry[4] ), .CIN1(\jdts/hd_addr_reg_cry_0[5].CO0 ), 
    .F0(\jdts/hd_addr_reg_s[5] ), .F1(\jdts/hd_addr_reg_s[6] ), 
    .COUT1(\jdts/hd_addr_reg_cry[6] ), .COUT0(\jdts/hd_addr_reg_cry_0[5].CO0 ));
  SLICE_528 SLICE_528( .D1(\jdts/hd_addr_reg_cry_0[3].CO0 ), .B1(\hd_addr[4] ), 
    .D0(\jdts/hd_addr_reg_cry[2] ), .B0(\hd_addr[3] ), 
    .CIN0(\jdts/hd_addr_reg_cry[2] ), .CIN1(\jdts/hd_addr_reg_cry_0[3].CO0 ), 
    .F0(\jdts/hd_addr_reg_s[3] ), .F1(\jdts/hd_addr_reg_s[4] ), 
    .COUT1(\jdts/hd_addr_reg_cry[4] ), .COUT0(\jdts/hd_addr_reg_cry_0[3].CO0 ));
  SLICE_529 SLICE_529( .D1(\jdts/hd_addr_reg_cry_0[1].CO0 ), .B1(\hd_addr[2] ), 
    .D0(\jdts/hd_addr_reg_cry[0] ), .B0(\hd_addr[1] ), 
    .CIN0(\jdts/hd_addr_reg_cry[0] ), .CIN1(\jdts/hd_addr_reg_cry_0[1].CO0 ), 
    .F0(\jdts/hd_addr_reg_s[1] ), .F1(\jdts/hd_addr_reg_s[2] ), 
    .COUT1(\jdts/hd_addr_reg_cry[2] ), .COUT0(\jdts/hd_addr_reg_cry_0[1].CO0 ));
  SLICE_530 SLICE_530( .D1(\jdts/hd_addr_reg_cry_0[0].CO0 ), .B1(\hd_addr[0] ), 
    .C0(VCC), .B0(VCC), .CIN1(\jdts/hd_addr_reg_cry_0[0].CO0 ), 
    .F1(\jdts/hd_addr_reg_s[0] ), .COUT1(\jdts/hd_addr_reg_cry[0] ), 
    .COUT0(\jdts/hd_addr_reg_cry_0[0].CO0 ));
  SLICE_531 SLICE_531( .D1(\esp32_spi/rd_addr_reg_cry_0[15].CO0 ), 
    .B1(\spi_mem_addr[16] ), .D0(\esp32_spi/rd_addr_reg_cry[14] ), 
    .B0(\spi_mem_addr[15] ), .CIN0(\esp32_spi/rd_addr_reg_cry[14] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[15].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[15] ), .F1(\esp32_spi/rd_addr_reg_s[16] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[15].CO0 ));
  SLICE_532 SLICE_532( .D1(\esp32_spi/rd_addr_reg_cry_0[13].CO0 ), 
    .B1(\spi_mem_addr[14] ), .D0(\esp32_spi/rd_addr_reg_cry[12] ), 
    .B0(\spi_mem_addr[13] ), .CIN0(\esp32_spi/rd_addr_reg_cry[12] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[13].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[13] ), .F1(\esp32_spi/rd_addr_reg_s[14] ), 
    .COUT1(\esp32_spi/rd_addr_reg_cry[14] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[13].CO0 ));
  SLICE_533 SLICE_533( .D1(\esp32_spi/rd_addr_reg_cry_0[11].CO0 ), 
    .B1(\spi_mem_addr[12] ), .D0(\esp32_spi/rd_addr_reg_cry[10] ), 
    .B0(\spi_mem_addr[11] ), .CIN0(\esp32_spi/rd_addr_reg_cry[10] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[11].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[11] ), .F1(\esp32_spi/rd_addr_reg_s[12] ), 
    .COUT1(\esp32_spi/rd_addr_reg_cry[12] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[11].CO0 ));
  SLICE_534 SLICE_534( .D1(\esp32_spi/rd_addr_reg_cry_0[9].CO0 ), 
    .B1(\spi_mem_addr[10] ), .D0(\esp32_spi/rd_addr_reg_cry[8] ), 
    .B0(\spi_mem_addr[9] ), .CIN0(\esp32_spi/rd_addr_reg_cry[8] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[9].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[9] ), .F1(\esp32_spi/rd_addr_reg_s[10] ), 
    .COUT1(\esp32_spi/rd_addr_reg_cry[10] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[9].CO0 ));
  SLICE_535 SLICE_535( .D1(\esp32_spi/rd_addr_reg_cry_0[7].CO0 ), 
    .B1(\spi_mem_addr[8] ), .D0(\esp32_spi/rd_addr_reg_cry[6] ), 
    .B0(\spi_mem_addr[7] ), .CIN0(\esp32_spi/rd_addr_reg_cry[6] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[7].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[7] ), .F1(\esp32_spi/rd_addr_reg_s[8] ), 
    .COUT1(\esp32_spi/rd_addr_reg_cry[8] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[7].CO0 ));
  SLICE_536 SLICE_536( .D1(\esp32_spi/rd_addr_reg_cry_0[5].CO0 ), 
    .B1(\spi_mem_addr[6] ), .D0(\esp32_spi/rd_addr_reg_cry[4] ), 
    .B0(\spi_mem_addr[5] ), .CIN0(\esp32_spi/rd_addr_reg_cry[4] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[5].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[5] ), .F1(\esp32_spi/rd_addr_reg_s[6] ), 
    .COUT1(\esp32_spi/rd_addr_reg_cry[6] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[5].CO0 ));
  SLICE_537 SLICE_537( .D1(\esp32_spi/rd_addr_reg_cry_0[3].CO0 ), 
    .B1(\spi_mem_addr[4] ), .D0(\esp32_spi/rd_addr_reg_cry[2] ), 
    .B0(\spi_mem_addr[3] ), .CIN0(\esp32_spi/rd_addr_reg_cry[2] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[3].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[3] ), .F1(\esp32_spi/rd_addr_reg_s[4] ), 
    .COUT1(\esp32_spi/rd_addr_reg_cry[4] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[3].CO0 ));
  SLICE_538 SLICE_538( .D1(\esp32_spi/rd_addr_reg_cry_0[1].CO0 ), 
    .B1(\spi_mem_addr[2] ), .D0(\esp32_spi/rd_addr_reg_cry[0] ), 
    .B0(\spi_mem_addr[1] ), .CIN0(\esp32_spi/rd_addr_reg_cry[0] ), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[1].CO0 ), 
    .F0(\esp32_spi/rd_addr_reg_s[1] ), .F1(\esp32_spi/rd_addr_reg_s[2] ), 
    .COUT1(\esp32_spi/rd_addr_reg_cry[2] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[1].CO0 ));
  SLICE_539 SLICE_539( .D1(\esp32_spi/rd_addr_reg_cry_0[0].CO0 ), 
    .B1(\spi_mem_addr[0] ), .C0(VCC), .B0(VCC), 
    .CIN1(\esp32_spi/rd_addr_reg_cry_0[0].CO0 ), 
    .F1(\esp32_spi/rd_addr_reg_s[0] ), .COUT1(\esp32_spi/rd_addr_reg_cry[0] ), 
    .COUT0(\esp32_spi/rd_addr_reg_cry_0[0].CO0 ));
  SLICE_540 SLICE_540( .DI0(\u_OV7670_Controller/LUT/address_s[7] ), 
    .D1(\u_OV7670_Controller/LUT/address_s_0[7].CO0 ), 
    .D0(\u_OV7670_Controller/LUT/address_cry[6] ), 
    .B0(\u_OV7670_Controller/LUT/address[7] ), 
    .CE(\u_OV7670_Controller/taken ), .CLK(clk_24m), 
    .CIN0(\u_OV7670_Controller/LUT/address_cry[6] ), 
    .CIN1(\u_OV7670_Controller/LUT/address_s_0[7].CO0 ), 
    .Q0(\u_OV7670_Controller/LUT/address[7] ), 
    .F0(\u_OV7670_Controller/LUT/address_s[7] ), 
    .COUT0(\u_OV7670_Controller/LUT/address_s_0[7].CO0 ));
  SLICE_541 SLICE_541( .DI1(\u_OV7670_Controller/LUT/address_s[6] ), 
    .DI0(\u_OV7670_Controller/LUT/address_s[5] ), 
    .D1(\u_OV7670_Controller/LUT/address_cry_0[5].CO0 ), 
    .B1(\u_OV7670_Controller/LUT/address[6] ), 
    .D0(\u_OV7670_Controller/LUT/address_cry[4] ), 
    .B0(\u_OV7670_Controller/LUT/address[5] ), 
    .CE(\u_OV7670_Controller/taken ), .CLK(clk_24m), 
    .CIN0(\u_OV7670_Controller/LUT/address_cry[4] ), 
    .CIN1(\u_OV7670_Controller/LUT/address_cry_0[5].CO0 ), 
    .Q0(\u_OV7670_Controller/LUT/address[5] ), 
    .Q1(\u_OV7670_Controller/LUT/address[6] ), 
    .F0(\u_OV7670_Controller/LUT/address_s[5] ), 
    .F1(\u_OV7670_Controller/LUT/address_s[6] ), 
    .COUT1(\u_OV7670_Controller/LUT/address_cry[6] ), 
    .COUT0(\u_OV7670_Controller/LUT/address_cry_0[5].CO0 ));
  SLICE_542 SLICE_542( .DI1(\u_OV7670_Controller/LUT/address_s[4] ), 
    .D1(\u_OV7670_Controller/LUT/address_cry_0[3].CO0 ), 
    .B1(\u_OV7670_Controller/LUT/address[4] ), 
    .D0(\u_OV7670_Controller/LUT/address_cry[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .CE(\u_OV7670_Controller/taken ), .CLK(clk_24m), 
    .CIN0(\u_OV7670_Controller/LUT/address_cry[2] ), 
    .CIN1(\u_OV7670_Controller/LUT/address_cry_0[3].CO0 ), 
    .Q1(\u_OV7670_Controller/LUT/address[4] ), 
    .F0(\u_OV7670_Controller/LUT/address_s[3] ), 
    .F1(\u_OV7670_Controller/LUT/address_s[4] ), 
    .COUT1(\u_OV7670_Controller/LUT/address_cry[4] ), 
    .COUT0(\u_OV7670_Controller/LUT/address_cry_0[3].CO0 ));
  SLICE_543 SLICE_543( .DI1(\u_OV7670_Controller/LUT/address_s[2] ), 
    .DI0(\u_OV7670_Controller/LUT/address_s[1] ), 
    .D1(\u_OV7670_Controller/LUT/address_cry_0[1].CO0 ), 
    .B1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address_cry[0] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .CE(\u_OV7670_Controller/taken ), .CLK(clk_24m), 
    .CIN0(\u_OV7670_Controller/LUT/address_cry[0] ), 
    .CIN1(\u_OV7670_Controller/LUT/address_cry_0[1].CO0 ), 
    .Q0(\u_OV7670_Controller/LUT/address[1] ), 
    .Q1(\u_OV7670_Controller/LUT/address[2] ), 
    .F0(\u_OV7670_Controller/LUT/address_s[1] ), 
    .F1(\u_OV7670_Controller/LUT/address_s[2] ), 
    .COUT1(\u_OV7670_Controller/LUT/address_cry[2] ), 
    .COUT0(\u_OV7670_Controller/LUT/address_cry_0[1].CO0 ));
  SLICE_544 SLICE_544( .D1(\u_OV7670_Controller/LUT/address_cry_0[0].CO0 ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), .C0(VCC), .B0(VCC), 
    .CIN1(\u_OV7670_Controller/LUT/address_cry_0[0].CO0 ), 
    .F1(\u_OV7670_Controller/LUT/address_s[0] ), 
    .COUT1(\u_OV7670_Controller/LUT/address_cry[0] ), 
    .COUT0(\u_OV7670_Controller/LUT/address_cry_0[0].CO0 ));
  SLICE_547 SLICE_547( .DI1(\jed_fifo/read_pointer_6 ), .DI0(jedf_mem_wr_2), 
    .D1(jedf_mem_wr), .C1(\jed_fifo.un1_empty_0 ), 
    .B1(\jed_fifo/read_pointer[6] ), .A1(\jed_fifo/read_pointer_s[6] ), 
    .D0(\yty/ff_wr ), .C0(\yty/c_state_18_d ), .B0(\jed_fifo.un1_empty_0 ), 
    .A0(jedf_mem_wr), .CLK(pclk_c), .Q0(jedf_mem_wr), 
    .Q1(\jed_fifo/read_pointer[6] ), .F0(jedf_mem_wr_2), 
    .F1(\jed_fifo/read_pointer_6 ));
  SLICE_548 SLICE_548( .DI0(\vsync_c/sig_000/FeedThruLUT ), .A0(vsync_c), 
    .CLK(pclk_c), .Q0(q_vsync), .F0(\vsync_c/sig_000/FeedThruLUT ));
  SLICE_549 SLICE_549( .DI1(\pdata_c[1]/sig_011/FeedThruLUT ), 
    .DI0(\pdata_c[0]/sig_001/FeedThruLUT ), .A1(\pdata_c[1] ), 
    .D0(\pdata_c[0] ), .CLK(pclk_c), .Q0(\q_pdata[0] ), .Q1(\q_pdata[1] ), 
    .F0(\pdata_c[0]/sig_001/FeedThruLUT ), 
    .F1(\pdata_c[1]/sig_011/FeedThruLUT ));
  SLICE_550 SLICE_550( .DI1(c_state_scalar), .DI0(\n_state_3_0_.N_20_i ), 
    .D1(\c_state[0] ), .B1(\c_state[2] ), .A1(\c_state[1] ), 
    .D0(\n_state_3_0_.N_19 ), .C0(\c_state[3] ), .B0(img_req_c), 
    .A0(\c_state[0] ), .CLK(pclk_c), .Q0(\c_state[3] ), .Q1(\c_state[2] ), 
    .F0(\n_state_3_0_.N_20_i ), .F1(c_state_scalar));
  SLICE_552 SLICE_552( .DI1(\n_state_3_0_.N_9_i ), .DI0(\n_state[1] ), 
    .D1(\c_state[0] ), .C1(\n_state_3_0_.N_8 ), .B1(\c_state[3] ), 
    .D0(\n_state_3_0_.N_11 ), .C0(\c_state[0] ), .B0(\c_state[1] ), 
    .A0(\c_state[3] ), .CLK(pclk_c), .Q0(\c_state[1] ), .Q1(\c_state[0] ), 
    .F0(\n_state[1] ), .F1(\n_state_3_0_.N_9_i ));
  SLICE_554 SLICE_554( .DI0(\je_done_fl[1]/sig_002/FeedThruLUT ), 
    .C0(\je_done_fl[1] ), .CLK(pclk_c), .Q0(\je_done_fl[2] ), 
    .F0(\je_done_fl[1]/sig_002/FeedThruLUT ));
  SLICE_555 SLICE_555( .DI1(\je_done/sig_004/FeedThruLUT ), 
    .DI0(\je_done_fl[0]/sig_003/FeedThruLUT ), .C1(je_done), 
    .C0(\je_done_fl[0] ), .CLK(pclk_c), .Q0(\je_done_fl[1] ), 
    .Q1(\je_done_fl[0] ), .F0(\je_done_fl[0]/sig_003/FeedThruLUT ), 
    .F1(\je_done/sig_004/FeedThruLUT ));
  SLICE_557 SLICE_557( .DI1(\pdata_c[6]/sig_006/FeedThruLUT ), 
    .DI0(\pdata_c[7]/sig_005/FeedThruLUT ), .C1(\pdata_c[6] ), 
    .C0(\pdata_c[7] ), .CLK(pclk_c), .Q0(\q_pdata[7] ), .Q1(\q_pdata[6] ), 
    .F0(\pdata_c[7]/sig_005/FeedThruLUT ), 
    .F1(\pdata_c[6]/sig_006/FeedThruLUT ));
  SLICE_559 SLICE_559( .DI1(\pdata_c[4]/sig_008/FeedThruLUT ), 
    .DI0(\pdata_c[5]/sig_007/FeedThruLUT ), .C1(\pdata_c[4] ), 
    .A0(\pdata_c[5] ), .CLK(pclk_c), .Q0(\q_pdata[5] ), .Q1(\q_pdata[4] ), 
    .F0(\pdata_c[5]/sig_007/FeedThruLUT ), 
    .F1(\pdata_c[4]/sig_008/FeedThruLUT ));
  SLICE_561 SLICE_561( .DI1(\pdata_c[2]/sig_010/FeedThruLUT ), 
    .DI0(\pdata_c[3]/sig_009/FeedThruLUT ), .C1(\pdata_c[2] ), 
    .D0(\pdata_c[3] ), .CLK(pclk_c), .Q0(\q_pdata[3] ), .Q1(\q_pdata[2] ), 
    .F0(\pdata_c[3]/sig_009/FeedThruLUT ), 
    .F1(\pdata_c[2]/sig_010/FeedThruLUT ));
  SLICE_564 SLICE_564( .DI0(\pix_per_line_RNO[0] ), .A0(\pix_per_line[0] ), 
    .LSR(href_c_i), .CLK(pclk_c), .Q0(\pix_per_line[0] ), 
    .F0(\pix_per_line_RNO[0] ));
  SLICE_566 SLICE_566( .DI1(\cam_buf/N_59 ), .DI0(\cam_buf/N_58 ), 
    .D1(\cam_buf/rd_data_reg_11_6_ns_1[3] ), .C1(\mem_addrr[2] ), 
    .B1(\cam_buf/rd_data_reg_RNO_0[3] ), .A1(\cam_buf/rd_data_reg_RNO_1[3] ), 
    .D0(\cam_buf/rd_data_reg_RNO_0[2] ), .C0(\cam_buf/rd_data_reg_RNO_1[2] ), 
    .B0(\mem_addrr[2] ), .A0(\cam_buf/rd_data_reg_11_6_ns_1[2] ), .LSR(mem_wr), 
    .CLK(pclk_c), .Q0(\mem_datar[2] ), .Q1(\mem_datar[3] ), 
    .F0(\cam_buf/N_58 ), .F1(\cam_buf/N_59 ));
  SLICE_567 SLICE_567( .DI1(\cam_buf/N_56 ), .DI0(\cam_buf/N_57 ), 
    .D1(\cam_buf/rd_data_reg_11_6_ns_1[0] ), 
    .C1(\cam_buf/rd_data_reg_RNO_1[0] ), .B1(\cam_buf/rd_data_reg_RNO_0[0] ), 
    .A1(\mem_addrr[2] ), .D0(\mem_addrr[2] ), 
    .C0(\cam_buf/rd_data_reg_RNO_0[1] ), 
    .B0(\cam_buf/rd_data_reg_11_6_ns_1[1] ), 
    .A0(\cam_buf/rd_data_reg_RNO_1[1] ), .LSR(mem_wr), .CLK(pclk_c), 
    .Q0(\mem_datar[1] ), .Q1(\mem_datar[0] ), .F0(\cam_buf/N_57 ), 
    .F1(\cam_buf/N_56 ));
  SLICE_569 SLICE_569( .DI1(\cam_buf/N_62 ), .DI0(\cam_buf/N_63 ), 
    .D1(\mem_addrr[2] ), .C1(\cam_buf/rd_data_reg_RNO_1[6] ), 
    .B1(\cam_buf/rd_data_reg_RNO_0[6] ), 
    .A1(\cam_buf/rd_data_reg_11_6_ns_1[6] ), 
    .D0(\cam_buf/rd_data_reg_11_6_ns_1[7] ), 
    .C0(\cam_buf/rd_data_reg_RNO_1[7] ), .B0(\cam_buf/rd_data_reg_RNO_0[7] ), 
    .A0(\mem_addrr[2] ), .LSR(mem_wr), .CLK(pclk_c), .Q0(\mem_datar[7] ), 
    .Q1(\mem_datar[6] ), .F0(\cam_buf/N_63 ), .F1(\cam_buf/N_62 ));
  SLICE_571 SLICE_571( .DI1(\cam_buf/N_60 ), .DI0(\cam_buf/N_61 ), 
    .D1(\cam_buf/rd_data_reg_11_6_ns_1[4] ), 
    .C1(\cam_buf/rd_data_reg_RNO_1[4] ), .B1(\cam_buf/rd_data_reg_RNO_0[4] ), 
    .A1(\mem_addrr[2] ), .D0(\mem_addrr[2] ), 
    .C0(\cam_buf/rd_data_reg_11_6_ns_1[5] ), 
    .B0(\cam_buf/rd_data_reg_RNO_0[5] ), .A0(\cam_buf/rd_data_reg_RNO_1[5] ), 
    .LSR(mem_wr), .CLK(pclk_c), .Q0(\mem_datar[5] ), .Q1(\mem_datar[4] ), 
    .F0(\cam_buf/N_61 ), .F1(\cam_buf/N_60 ));
  SLICE_574 SLICE_574( .DI1(\yty/img_x_9 ), .DI0(\yty/img_x_10 ), 
    .D1(\yty/img_x[4] ), .C1(\yty/un6_img_col_cry_1_0_S1 ), .B1(yty_ready), 
    .A1(\yty/col_max ), .D0(\yty/img_x[3] ), .B0(\yty/col_max ), 
    .A0(yty_ready), .CLK(pclk_c), .Q0(\yty/img_x[3] ), .Q1(\yty/img_x[4] ), 
    .F0(\yty/img_x_10 ), .F1(\yty/img_x_9 ));
  SLICE_576 SLICE_576( .DI1(\yty/img_x_7 ), .DI0(\yty/img_x_8 ), 
    .D1(\yty/img_x[6] ), .C1(\yty/un6_img_col_cry_2_0_S1 ), .B1(\yty/col_max ), 
    .A1(yty_ready), .D0(\yty/un6_img_col_cry_2_0_S0 ), .C0(\yty/img_x[5] ), 
    .B0(yty_ready), .A0(\yty/col_max ), .CLK(pclk_c), .Q0(\yty/img_x[5] ), 
    .Q1(\yty/img_x[6] ), .F0(\yty/img_x_8 ), .F1(\yty/img_x_7 ));
  SLICE_578 SLICE_578( .DI1(\yty/img_x_5 ), .DI0(\yty/img_x_6 ), 
    .D1(\yty/un6_img_col_cry_4_0_S1 ), .C1(yty_ready), .B1(\yty/col_max ), 
    .A1(\yty/img_x[8] ), .D0(\yty/un6_img_col_cry_4_0_S0 ), .C0(\yty/col_max ), 
    .B0(yty_ready), .A0(\yty/img_x[7] ), .CLK(pclk_c), .Q0(\yty/img_x[7] ), 
    .Q1(\yty/img_x[8] ), .F0(\yty/img_x_6 ), .F1(\yty/img_x_5 ));
  SLICE_580 SLICE_580( .DI1(\yty/img_y_7 ), .DI0(\yty/img_y_8 ), 
    .D1(\yty/un6_img_row_cry_1_0_S1 ), .C1(\yty/img_y[4] ), 
    .B1(\yty/img_col16_1 ), .A1(\yty/img_col17 ), .D0(\yty/img_col17 ), 
    .C0(\yty/img_y[3] ), .A0(\yty/img_col16_1 ), .CLK(pclk_c), 
    .Q0(\yty/img_y[3] ), .Q1(\yty/img_y[4] ), .F0(\yty/img_y_8 ), 
    .F1(\yty/img_y_7 ));
  SLICE_582 SLICE_582( .DI1(\yty/img_y_5 ), .DI0(\yty/img_y_6 ), 
    .D1(\yty/img_col16_1 ), .C1(\yty/img_col17 ), 
    .B1(\yty/un6_img_row_cry_2_0_S1 ), .A1(\yty/img_y[6] ), 
    .D0(\yty/un6_img_row_cry_2_0_S0 ), .C0(\yty/img_y[5] ), 
    .B0(\yty/img_col17 ), .A0(\yty/img_col16_1 ), .CLK(pclk_c), 
    .Q0(\yty/img_y[5] ), .Q1(\yty/img_y[6] ), .F0(\yty/img_y_6 ), 
    .F1(\yty/img_y_5 ));
  SLICE_586 SLICE_586( .DI1(\yty/img_col_lm[6] ), .DI0(\yty/img_col_lm[7] ), 
    .D1(\yty/img_col16_1 ), .C1(\yty/img_col_s[6] ), .B1(\yty/un1_col_cnt ), 
    .A1(\yty/N_203 ), .D0(\yty/un1_col_cnt ), .C0(\yty/img_col16_1 ), 
    .B0(\yty/img_col_s[7] ), .A0(\yty/N_204 ), .CE(\yty/img_cole_0_i ), 
    .CLK(pclk_c), .Q0(\yty/img_col[7] ), .Q1(\yty/img_col[6] ), 
    .F0(\yty/img_col_lm[7] ), .F1(\yty/img_col_lm[6] ));
  SLICE_588 SLICE_588( .DI1(\yty/img_col_lm[4] ), .DI0(\yty/img_col_lm[5] ), 
    .D1(\yty/un1_col_cnt ), .C1(\yty/N_201 ), .B1(\yty/img_col16_1 ), 
    .A1(\yty/img_col_s[4] ), .D0(\yty/un1_col_cnt ), .C0(\yty/img_col16_1 ), 
    .B0(\yty/img_col_s[5] ), .A0(\yty/N_202 ), .CE(\yty/img_cole_0_i ), 
    .CLK(pclk_c), .Q0(\yty/img_col[5] ), .Q1(\yty/img_col[4] ), 
    .F0(\yty/img_col_lm[5] ), .F1(\yty/img_col_lm[4] ));
  SLICE_590 SLICE_590( .DI1(\yty/img_col_lm[2] ), .DI0(\yty/img_col_lm[3] ), 
    .D1(\yty/img_col_s[2] ), .C1(\yty/col_cnt[1] ), .B1(\yty/col_cnt[0] ), 
    .A1(\yty/col_cnt[2] ), .D0(\yty/img_col_s[3] ), .C0(\yty/un1_col_cnt ), 
    .B0(\yty/img_col16_1 ), .A0(\yty/N_200 ), .CE(\yty/img_cole_0_i ), 
    .CLK(pclk_c), .Q0(\yty/img_col[3] ), .Q1(\yty/img_col[2] ), 
    .F0(\yty/img_col_lm[3] ), .F1(\yty/img_col_lm[2] ));
  SLICE_592 SLICE_592( .DI1(\yty/img_col_lm[0] ), .DI0(\yty/img_col_lm[1] ), 
    .D1(\yty/img_col_s[0] ), .C1(\yty/col_cnt[2] ), .B1(\yty/col_cnt[0] ), 
    .A1(\yty/col_cnt[1] ), .D0(\yty/col_cnt[1] ), .C0(\yty/img_col_s[1] ), 
    .B0(\yty/col_cnt[2] ), .A0(\yty/col_cnt[0] ), .CE(\yty/img_cole_0_i ), 
    .CLK(pclk_c), .Q0(\yty/img_col[1] ), .Q1(\yty/img_col[0] ), 
    .F0(\yty/img_col_lm[1] ), .F1(\yty/img_col_lm[0] ));
  SLICE_594 SLICE_594( .DI1(\yty/img_row_lm[6] ), .DI0(\yty/img_row_lm[7] ), 
    .D1(\yty/img_row_s[6] ), .C1(\yty/img_row_5_sn_N_2 ), .B1(\yty/N_218 ), 
    .A1(\yty/un1_row_cnt ), .D0(\yty/un1_row_cnt ), .C0(\yty/N_219 ), 
    .B0(\yty/img_row_5_sn_N_2 ), .A0(\yty/img_row_s[7] ), 
    .CE(\yty/img_rowe_0_i ), .CLK(pclk_c), .Q0(\yty/img_row[7] ), 
    .Q1(\yty/img_row[6] ), .F0(\yty/img_row_lm[7] ), .F1(\yty/img_row_lm[6] ));
  SLICE_596 SLICE_596( .DI1(\yty/img_row_lm[4] ), .DI0(\yty/img_row_lm[5] ), 
    .D1(\yty/img_row_s[4] ), .C1(\yty/un1_row_cnt ), 
    .B1(\yty/img_row_5_sn_N_2 ), .A1(\yty/N_216 ), .D0(\yty/un1_row_cnt ), 
    .C0(\yty/img_row_s[5] ), .B0(\yty/N_217 ), .A0(\yty/img_row_5_sn_N_2 ), 
    .CE(\yty/img_rowe_0_i ), .CLK(pclk_c), .Q0(\yty/img_row[5] ), 
    .Q1(\yty/img_row[4] ), .F0(\yty/img_row_lm[5] ), .F1(\yty/img_row_lm[4] ));
  SLICE_598 SLICE_598( .DI1(\yty/img_row_lm[2] ), .DI0(\yty/img_row_lm[3] ), 
    .D1(\yty/row_cnt[2] ), .C1(\yty/row_cnt[1] ), .B1(\yty/img_row_s[2] ), 
    .A1(\yty/row_cnt[0] ), .D0(\yty/img_row_5_sn_N_2 ), .C0(\yty/un1_row_cnt ), 
    .B0(\yty/N_215 ), .A0(\yty/img_row_s[3] ), .CE(\yty/img_rowe_0_i ), 
    .CLK(pclk_c), .Q0(\yty/img_row[3] ), .Q1(\yty/img_row[2] ), 
    .F0(\yty/img_row_lm[3] ), .F1(\yty/img_row_lm[2] ));
  SLICE_600 SLICE_600( .DI1(\yty/img_row_lm[0] ), .DI0(\yty/img_row_lm[1] ), 
    .D1(\yty/img_row_s[0] ), .C1(\yty/row_cnt[0] ), .B1(\yty/row_cnt[2] ), 
    .A1(\yty/row_cnt[1] ), .D0(\yty/row_cnt[0] ), .C0(\yty/img_row_s[1] ), 
    .B0(\yty/row_cnt[1] ), .A0(\yty/row_cnt[2] ), .CE(\yty/img_rowe_0_i ), 
    .CLK(pclk_c), .Q0(\yty/img_row[1] ), .Q1(\yty/img_row[0] ), 
    .F0(\yty/img_row_lm[1] ), .F1(\yty/img_row_lm[0] ));
  SLICE_603 SLICE_603( 
    .DI0(\yty/un4_addr_reg_muladd_0_O9/sig_013/FeedThruLUT ), 
    .B0(\yty/un4_addr_reg_muladd_0_O9 ), .CLK(pclk_c), .Q0(\yty/yty_addr[16] ), 
    .F0(\yty/un4_addr_reg_muladd_0_O9/sig_013/FeedThruLUT ));
  SLICE_604 SLICE_604( 
    .DI1(\yty/un4_addr_reg_muladd_0_O7/sig_015/FeedThruLUT ), 
    .DI0(\yty/un4_addr_reg_muladd_0_O8/sig_014/FeedThruLUT ), 
    .C1(\yty/un4_addr_reg_muladd_0_O7 ), .D0(\yty/un4_addr_reg_muladd_0_O8 ), 
    .CLK(pclk_c), .Q0(\yty/yty_addr[15] ), .Q1(\yty/yty_addr[14] ), 
    .F0(\yty/un4_addr_reg_muladd_0_O8/sig_014/FeedThruLUT ), 
    .F1(\yty/un4_addr_reg_muladd_0_O7/sig_015/FeedThruLUT ));
  SLICE_606 SLICE_606( 
    .DI1(\yty/un4_addr_reg_muladd_0_O5/sig_017/FeedThruLUT ), 
    .DI0(\yty/un4_addr_reg_muladd_0_O6/sig_016/FeedThruLUT ), 
    .C1(\yty/un4_addr_reg_muladd_0_O5 ), .D0(\yty/un4_addr_reg_muladd_0_O6 ), 
    .CLK(pclk_c), .Q0(\yty/yty_addr[13] ), .Q1(\yty/yty_addr[12] ), 
    .F0(\yty/un4_addr_reg_muladd_0_O6/sig_016/FeedThruLUT ), 
    .F1(\yty/un4_addr_reg_muladd_0_O5/sig_017/FeedThruLUT ));
  SLICE_608 SLICE_608( 
    .DI1(\yty/un4_addr_reg_muladd_0_O3/sig_019/FeedThruLUT ), 
    .DI0(\yty/un4_addr_reg_muladd_0_O4/sig_018/FeedThruLUT ), 
    .B1(\yty/un4_addr_reg_muladd_0_O3 ), .B0(\yty/un4_addr_reg_muladd_0_O4 ), 
    .CLK(pclk_c), .Q0(\yty/yty_addr[11] ), .Q1(\yty/yty_addr[10] ), 
    .F0(\yty/un4_addr_reg_muladd_0_O4/sig_018/FeedThruLUT ), 
    .F1(\yty/un4_addr_reg_muladd_0_O3/sig_019/FeedThruLUT ));
  SLICE_610 SLICE_610( 
    .DI1(\yty/un4_addr_reg_muladd_0_O1/sig_021/FeedThruLUT ), 
    .DI0(\yty/un4_addr_reg_muladd_0_O2/sig_020/FeedThruLUT ), 
    .B1(\yty/un4_addr_reg_muladd_0_O1 ), .D0(\yty/un4_addr_reg_muladd_0_O2 ), 
    .CLK(pclk_c), .Q0(\yty/yty_addr[9] ), .Q1(\yty/yty_addr[8] ), 
    .F0(\yty/un4_addr_reg_muladd_0_O2/sig_020/FeedThruLUT ), 
    .F1(\yty/un4_addr_reg_muladd_0_O1/sig_021/FeedThruLUT ));
  SLICE_612 SLICE_612( .DI1(\yty/img_col[5]/sig_030/FeedThruLUT ), 
    .DI0(\yty/un4_addr_reg_muladd_0_O0/sig_022/FeedThruLUT ), 
    .D1(\yty/img_col[5] ), .D0(\yty/un4_addr_reg_muladd_0_O0 ), .CLK(pclk_c), 
    .Q0(\yty/yty_addr[7] ), .Q1(\yty/yty_addr[6] ), 
    .F0(\yty/un4_addr_reg_muladd_0_O0/sig_022/FeedThruLUT ), 
    .F1(\yty/img_col[5]/sig_030/FeedThruLUT ));
  SLICE_615 SLICE_615( .DI1(\yty/c_state_ns_0_i[2] ), 
    .DI0(\yty/c_state_scalar ), .D1(\yty/c_state[2] ), .C1(\yty/c_state[1] ), 
    .B1(\yty/c_state[0] ), .A1(\yty/c_state[3] ), .D0(\yty/c_state[1] ), 
    .C0(\yty/c_state[0] ), .B0(\yty/c_state[3] ), .A0(\yty/c_state[2] ), 
    .CLK(pclk_c), .Q0(\yty/c_state[3] ), .Q1(\yty/c_state[2] ), 
    .F0(\yty/c_state_scalar ), .F1(\yty/c_state_ns_0_i[2] ));
  SLICE_617 SLICE_617( .DI1(\yty/N_174_0 ), .DI0(\yty/N_176_0 ), 
    .D1(\yty/N_189_1 ), .C1(\yty/N_187 ), .B1(\yty/N_188 ), .A1(\yty/eof ), 
    .D0(\yty/c_state[0] ), .C0(\yty/c_state[1] ), .B0(\yty/N_189_1 ), 
    .A0(\yty/N_184_0 ), .CLK(pclk_c), .Q0(\yty/c_state[1] ), 
    .Q1(\yty/c_state[0] ), .F0(\yty/N_176_0 ), .F1(\yty/N_174_0 ));
  SLICE_619 SLICE_619( .DI1(\yty/img_col[3]/sig_024/FeedThruLUT ), 
    .DI0(\yty/img_col[4]/sig_023/FeedThruLUT ), .D1(\yty/img_col[3] ), 
    .B0(\yty/img_col[4] ), .CLK(pclk_c), .Q0(\yty/yty_addr[5] ), 
    .Q1(\yty/yty_addr[4] ), .F0(\yty/img_col[4]/sig_023/FeedThruLUT ), 
    .F1(\yty/img_col[3]/sig_024/FeedThruLUT ));
  SLICE_621 SLICE_621( .DI1(\yty/img_col[1]/sig_026/FeedThruLUT ), 
    .DI0(\yty/img_col[2]/sig_025/FeedThruLUT ), .D1(\yty/img_col[1] ), 
    .A0(\yty/img_col[2] ), .CLK(pclk_c), .Q0(\yty/yty_addr[3] ), 
    .Q1(\yty/yty_addr[2] ), .F0(\yty/img_col[2]/sig_025/FeedThruLUT ), 
    .F1(\yty/img_col[1]/sig_026/FeedThruLUT ));
  SLICE_623 SLICE_623( .DI1(\yty/addr_lsb/sig_028/FeedThruLUT ), 
    .DI0(\yty/img_col[0]/sig_027/FeedThruLUT ), .A1(\yty/addr_lsb ), 
    .B0(\yty/img_col[0] ), .CLK(pclk_c), .Q0(\yty/yty_addr[1] ), 
    .Q1(\yty/yty_addr[0] ), .F0(\yty/img_col[0]/sig_027/FeedThruLUT ), 
    .F1(\yty/addr_lsb/sig_028/FeedThruLUT ));
  SLICE_626 SLICE_626( .DI1(\yty/row_cnt_3[0] ), .DI0(\yty/row_cnt_3[1] ), 
    .C1(\yty/row_cnt[0] ), .A1(\yty/row_chg ), .D0(\yty/row_chg ), 
    .C0(\yty/row_cnt[1] ), .B0(\yty/row_cnt[0] ), .CLK(pclk_c), 
    .Q0(\yty/row_cnt[1] ), .Q1(\yty/row_cnt[0] ), .F0(\yty/row_cnt_3[1] ), 
    .F1(\yty/row_cnt_3[0] ));
  SLICE_628 SLICE_628( .DI1(\yty/col_cnt_3[0] ), .DI0(\yty/col_cnt_3[1] ), 
    .C1(\yty/col_cnt[0] ), .A1(\yty/addr_lsb ), .D0(\yty/col_cnt[1] ), 
    .B0(\yty/addr_lsb ), .A0(\yty/col_cnt[0] ), .CLK(pclk_c), 
    .Q0(\yty/col_cnt[1] ), .Q1(\yty/col_cnt[0] ), .F0(\yty/col_cnt_3[1] ), 
    .F1(\yty/col_cnt_3[0] ));
  SLICE_630 SLICE_630( .DI1(\yty/yty_req ), 
    .DI0(\yty/img_req_reg[0]/sig_029/FeedThruLUT ), .C1(\c_state[2] ), 
    .B1(\c_state[0] ), .A1(\c_state[1] ), .D0(\yty/img_req_reg[0] ), 
    .CLK(pclk_c), .Q0(\yty/img_req_reg[1] ), .Q1(\yty/img_req_reg[0] ), 
    .F0(\yty/img_req_reg[0]/sig_029/FeedThruLUT ), .F1(\yty/yty_req ));
  SLICE_636 SLICE_636( .DI1(\yty/N_249 ), .DI0(\yty/N_250 ), 
    .D1(\yty/ff_din_esr_RNO_0[0] ), .C1(\yty/ff_din_esr_RNO_1[0] ), 
    .B1(\yty/ff_din_6_sn_N_4 ), .D0(\yty/ff_din_esr_RNO_0[1] ), 
    .C0(\yty/ff_din_6_sn_N_4 ), .B0(\yty/ff_din_esr_RNO_1[1] ), 
    .CE(\yty/un1_c_state_17_0_i_0 ), .LSR(\yty/c_state_RNI2A3F1_1[3] ), 
    .CLK(pclk_c), .Q0(\yty/ff_din[1] ), .Q1(\yty/ff_din[0] ), .F0(\yty/N_250 ), 
    .F1(\yty/N_249 ));
  SLICE_638 SLICE_638( .DI1(\yty/N_255 ), .DI0(\yty/N_256 ), 
    .D1(\yty/ff_din_6_sn_N_4 ), .B1(\yty/ff_din_esr_RNO_1[6] ), 
    .A1(\yty/ff_din_esr_RNO_0[6] ), .C0(\yty/ff_din_6_sn_N_4 ), 
    .B0(\yty/ff_din_esr_RNO_0[7] ), .A0(\yty/ff_din_esr_RNO_1[7] ), 
    .CE(\yty/un1_c_state_17_0_i_0 ), .LSR(\yty/c_state_RNI2A3F1_1[3] ), 
    .CLK(pclk_c), .Q0(\yty/ff_din[7] ), .Q1(\yty/ff_din[6] ), .F0(\yty/N_256 ), 
    .F1(\yty/N_255 ));
  SLICE_640 SLICE_640( .DI1(\yty/N_253 ), .DI0(\yty/N_254 ), 
    .C1(\yty/ff_din_esr_RNO_0[4] ), .B1(\yty/ff_din_6_sn_N_4 ), 
    .A1(\yty/ff_din_esr_RNO_1[4] ), .C0(\yty/ff_din_6_sn_N_4 ), 
    .B0(\yty/ff_din_esr_RNO_0[5] ), .A0(\yty/ff_din_esr_RNO_1[5] ), 
    .CE(\yty/un1_c_state_17_0_i_0 ), .LSR(\yty/c_state_RNI2A3F1_1[3] ), 
    .CLK(pclk_c), .Q0(\yty/ff_din[5] ), .Q1(\yty/ff_din[4] ), .F0(\yty/N_254 ), 
    .F1(\yty/N_253 ));
  SLICE_642 SLICE_642( .DI1(\yty/N_251 ), .DI0(\yty/N_252 ), 
    .D1(\yty/ff_din_6_sn_N_4 ), .C1(\yty/ff_din_esr_RNO_0[2] ), 
    .B1(\yty/ff_din_esr_RNO_1[2] ), .D0(\yty/ff_din_esr_RNO_1[3] ), 
    .C0(\yty/ff_din_6_sn_N_4 ), .B0(\yty/ff_din_esr_RNO_0[3] ), 
    .CE(\yty/un1_c_state_17_0_i_0 ), .LSR(\yty/c_state_RNI2A3F1_1[3] ), 
    .CLK(pclk_c), .Q0(\yty/ff_din[3] ), .Q1(\yty/ff_din[2] ), .F0(\yty/N_252 ), 
    .F1(\yty/N_251 ));
  SLICE_645 SLICE_645( .DI1(\mem_datar[4]/sig_033/FeedThruLUT ), 
    .DI0(\mem_datar[5]/sig_032/FeedThruLUT ), .B1(\mem_datar[4] ), 
    .D0(\mem_datar[5] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[29] ), .Q1(\yty/yuyv[28] ), 
    .F0(\mem_datar[5]/sig_032/FeedThruLUT ), 
    .F1(\mem_datar[4]/sig_033/FeedThruLUT ));
  SLICE_647 SLICE_647( .DI1(\mem_datar[2]/sig_035/FeedThruLUT ), 
    .DI0(\mem_datar[3]/sig_034/FeedThruLUT ), .D1(\mem_datar[2] ), 
    .D0(\mem_datar[3] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[27] ), .Q1(\yty/yuyv[26] ), 
    .F0(\mem_datar[3]/sig_034/FeedThruLUT ), 
    .F1(\mem_datar[2]/sig_035/FeedThruLUT ));
  SLICE_649 SLICE_649( .DI1(\mem_datar[0]/sig_037/FeedThruLUT ), 
    .DI0(\mem_datar[1]/sig_036/FeedThruLUT ), .C1(\mem_datar[0] ), 
    .B0(\mem_datar[1] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[25] ), .Q1(\yty/yuyv[24] ), 
    .F0(\mem_datar[1]/sig_036/FeedThruLUT ), 
    .F1(\mem_datar[0]/sig_037/FeedThruLUT ));
  SLICE_651 SLICE_651( .DI1(\yty/yuyv[30]/sig_039/FeedThruLUT ), 
    .DI0(\yty/yuyv[31]/sig_038/FeedThruLUT ), .D1(\yty/yuyv[30] ), 
    .B0(\yty/yuyv[31] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[23] ), .Q1(\yty/yuyv[22] ), 
    .F0(\yty/yuyv[31]/sig_038/FeedThruLUT ), 
    .F1(\yty/yuyv[30]/sig_039/FeedThruLUT ));
  SLICE_653 SLICE_653( .DI1(\yty/yuyv[28]/sig_041/FeedThruLUT ), 
    .DI0(\yty/yuyv[29]/sig_040/FeedThruLUT ), .C1(\yty/yuyv[28] ), 
    .A0(\yty/yuyv[29] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[21] ), .Q1(\yty/yuyv[20] ), 
    .F0(\yty/yuyv[29]/sig_040/FeedThruLUT ), 
    .F1(\yty/yuyv[28]/sig_041/FeedThruLUT ));
  SLICE_655 SLICE_655( .DI1(\yty/yuyv[26]/sig_043/FeedThruLUT ), 
    .DI0(\yty/yuyv[27]/sig_042/FeedThruLUT ), .A1(\yty/yuyv[26] ), 
    .A0(\yty/yuyv[27] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[19] ), .Q1(\yty/yuyv[18] ), 
    .F0(\yty/yuyv[27]/sig_042/FeedThruLUT ), 
    .F1(\yty/yuyv[26]/sig_043/FeedThruLUT ));
  SLICE_657 SLICE_657( .DI1(\yty/yuyv[24]/sig_045/FeedThruLUT ), 
    .DI0(\yty/yuyv[25]/sig_044/FeedThruLUT ), .B1(\yty/yuyv[24] ), 
    .B0(\yty/yuyv[25] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[17] ), .Q1(\yty/yuyv[16] ), 
    .F0(\yty/yuyv[25]/sig_044/FeedThruLUT ), 
    .F1(\yty/yuyv[24]/sig_045/FeedThruLUT ));
  SLICE_659 SLICE_659( .DI1(\yty/yuyv[22]/sig_047/FeedThruLUT ), 
    .DI0(\yty/yuyv[23]/sig_046/FeedThruLUT ), .C1(\yty/yuyv[22] ), 
    .D0(\yty/yuyv[23] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[15] ), .Q1(\yty/yuyv[14] ), 
    .F0(\yty/yuyv[23]/sig_046/FeedThruLUT ), 
    .F1(\yty/yuyv[22]/sig_047/FeedThruLUT ));
  SLICE_661 SLICE_661( .DI1(\yty/yuyv[20]/sig_049/FeedThruLUT ), 
    .DI0(\yty/yuyv[21]/sig_048/FeedThruLUT ), .D1(\yty/yuyv[20] ), 
    .A0(\yty/yuyv[21] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[13] ), .Q1(\yty/yuyv[12] ), 
    .F0(\yty/yuyv[21]/sig_048/FeedThruLUT ), 
    .F1(\yty/yuyv[20]/sig_049/FeedThruLUT ));
  SLICE_663 SLICE_663( .DI1(\yty/yuyv[18]/sig_051/FeedThruLUT ), 
    .DI0(\yty/yuyv[19]/sig_050/FeedThruLUT ), .A1(\yty/yuyv[18] ), 
    .B0(\yty/yuyv[19] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[11] ), .Q1(\yty/yuyv[10] ), 
    .F0(\yty/yuyv[19]/sig_050/FeedThruLUT ), 
    .F1(\yty/yuyv[18]/sig_051/FeedThruLUT ));
  SLICE_665 SLICE_665( .DI1(\yty/yuyv[16]/sig_053/FeedThruLUT ), 
    .DI0(\yty/yuyv[17]/sig_052/FeedThruLUT ), .C1(\yty/yuyv[16] ), 
    .C0(\yty/yuyv[17] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[9] ), .Q1(\yty/yuyv[8] ), 
    .F0(\yty/yuyv[17]/sig_052/FeedThruLUT ), 
    .F1(\yty/yuyv[16]/sig_053/FeedThruLUT ));
  SLICE_667 SLICE_667( .DI1(\yty/yuyv[14]/sig_055/FeedThruLUT ), 
    .DI0(\yty/yuyv[15]/sig_054/FeedThruLUT ), .B1(\yty/yuyv[14] ), 
    .A0(\yty/yuyv[15] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[7] ), .Q1(\yty/yuyv[6] ), 
    .F0(\yty/yuyv[15]/sig_054/FeedThruLUT ), 
    .F1(\yty/yuyv[14]/sig_055/FeedThruLUT ));
  SLICE_669 SLICE_669( .DI1(\yty/yuyv[12]/sig_057/FeedThruLUT ), 
    .DI0(\yty/yuyv[13]/sig_056/FeedThruLUT ), .D1(\yty/yuyv[12] ), 
    .A0(\yty/yuyv[13] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[5] ), .Q1(\yty/yuyv[4] ), 
    .F0(\yty/yuyv[13]/sig_056/FeedThruLUT ), 
    .F1(\yty/yuyv[12]/sig_057/FeedThruLUT ));
  SLICE_671 SLICE_671( .DI1(\yty/yuyv[10]/sig_059/FeedThruLUT ), 
    .DI0(\yty/yuyv[11]/sig_058/FeedThruLUT ), .D1(\yty/yuyv[10] ), 
    .A0(\yty/yuyv[11] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[3] ), .Q1(\yty/yuyv[2] ), 
    .F0(\yty/yuyv[11]/sig_058/FeedThruLUT ), 
    .F1(\yty/yuyv[10]/sig_059/FeedThruLUT ));
  SLICE_673 SLICE_673( .DI1(\yty/yuyv[8]/sig_061/FeedThruLUT ), 
    .DI0(\yty/yuyv[9]/sig_060/FeedThruLUT ), .D1(\yty/yuyv[8] ), 
    .D0(\yty/yuyv[9] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q0(\yty/yuyv[1] ), .Q1(\yty/yuyv[0] ), 
    .F0(\yty/yuyv[9]/sig_060/FeedThruLUT ), 
    .F1(\yty/yuyv[8]/sig_061/FeedThruLUT ));
  SLICE_675 SLICE_675( .DI1(\je/mult1_inf_abs1i[7]$n1 ), 
    .DI0(\je/mult1_inf_abs1i[7] ), .D1(\je/mult1_inf_abs1_a_0[7] ), 
    .C1(\je.dctdu_ram_do[17] ), .A1(\je/dctdu_ram_do[7] ), 
    .D0(\je/dctdu_ram_do[7] ), .B0(\je.dctdu_ram_do[17] ), 
    .A0(\je/mult1_inf_abs1_a_0[7] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un73_sum_0 ), .Q1(\je/mult1_un73_sum_1 ), 
    .F0(\je/mult1_inf_abs1i[7] ), .F1(\je/mult1_inf_abs1i[7]$n1 ));
  SLICE_677 SLICE_677( .DI1(\je.fdtbl_rom_d[0]/sig_069/FeedThruLUT ), 
    .DI0(\je.fdtbl_rom_d[0]/sig_062/FeedThruLUT ), .B1(\je.fdtbl_rom_d[0] ), 
    .A0(\je.fdtbl_rom_d[0] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/QNT_DU_ret_116_fast[0] ), .Q1(\je/fdtbl_rom_d_reto[0] ), 
    .F0(\je.fdtbl_rom_d[0]/sig_062/FeedThruLUT ), 
    .F1(\je.fdtbl_rom_d[0]/sig_069/FeedThruLUT ));
  SLICE_679 SLICE_679( .DI1(\je/dctdu_ram_do[5]/sig_134/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[4]/sig_063/FeedThruLUT ), .C1(\je/dctdu_ram_do[5] ), 
    .A0(\je/dctdu_ram_do[4] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/dctdu_ram_do_o[4] ), .Q1(\je/dctdu_ram_do_o[5] ), 
    .F0(\je/dctdu_ram_do[4]/sig_063/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[5]/sig_134/FeedThruLUT ));
  SLICE_680 SLICE_680( .DI1(\je/dctdu_ram_do[16]/sig_123/FeedThruLUT ), 
    .DI0(\je.dctdu_ram_do[17]/sig_064/FeedThruLUT ), 
    .A1(\je/dctdu_ram_do[16] ), .B0(\je.dctdu_ram_do[17] ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_do_o[17] ), .Q1(\je/dctdu_ram_do_o[16] ), 
    .F0(\je.dctdu_ram_do[17]/sig_064/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[16]/sig_123/FeedThruLUT ));
  SLICE_681 SLICE_681( .DI1(\je/mult1_un2_temp_b_reti[5] ), 
    .DI0(\je/mult1_un2_temp_b_reti[6] ), .D1(\je/mult1_inf_abs0_reti_Z[4] ), 
    .C1(\je/mult1_un2_temp_b_c3_reti ), .B1(\je/mult1_inf_abs0_reti_Z[3] ), 
    .A1(\je/mult1_inf_abs0_reti_Z[5] ), .D0(\je/m135_ns ), 
    .C0(\je/N_3906_reti ), .B0(\je/mult1_inf_abs0_a_1_c4_reti ), 
    .A0(\je/if_m2_0_a2_0_reti ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b[6] ), 
    .Q1(\je/mult1_un2_temp_b[5] ), .F0(\je/mult1_un2_temp_b_reti[6] ), 
    .F1(\je/mult1_un2_temp_b_reti[5] ));
  SLICE_682 SLICE_682( .DI1(\je/N_3905_reti$n11 ), .DI0(\je/N_3906_reti$n2 ), 
    .D1(\je/mult1_inf_abs0_a_1_c4_reti ), .C1(\je/N_3906_reti ), 
    .B1(\je/m135_ns ), .A1(\je/if_m2_0_a2_0_reti ), .D0(\je/qz_cnt[5] ), 
    .C0(\je/ram_rom/m143 ), .B0(\je/ram_rom/i3_mux_7 ), .A0(\je/diff_DC17[8] ), 
    .CLK(pclk_c), .Q0(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .Q1(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), .F0(\je/N_3906_reti$n2 ), 
    .F1(\je/N_3905_reti$n11 ));
  SLICE_686 SLICE_686( .DI1(\je/mult1_inf_abs0_reti_Z[4]$n6 ), 
    .DI0(\je/mult1_inf_abs0_reti_Z[3]$n5 ), .D1(\je/b4 ), 
    .B1(\je/N_3906_reti ), .A1(\je/mult1_inf_abs0_a_1_c4_reti ), 
    .D0(\je/N_3906_reti ), .C0(\je/m75_ns ), 
    .A0(\je/mult1_un2_temp_b_c3_reti ), .CLK(pclk_c), 
    .Q0(\je/mult1_inf_abs0[3] ), .Q1(\je/mult1_inf_abs0[4] ), 
    .F0(\je/mult1_inf_abs0_reti_Z[3]$n5 ), 
    .F1(\je/mult1_inf_abs0_reti_Z[4]$n6 ));
  SLICE_688 SLICE_688( .DI1(\je/mult1_inf_abs0_reti_Z[6]$n9 ), 
    .DI0(\je/mult1_inf_abs0_reti_Z[5]$n7 ), .D1(\je/N_3906_reti ), 
    .C1(\je/mult1_inf_abs0_a_1_c4_reti ), .B1(\je/if_m2_0_a2_0_reti ), 
    .A1(\je/m135_ns ), .D0(\je/mult1_inf_abs0_a_1_c4_reti ), .C0(\je/m119_ns ), 
    .B0(\je/b4 ), .A0(\je/N_3906_reti ), .CLK(pclk_c), 
    .Q0(\je/mult1_inf_abs0[5] ), .Q1(\je/mult1_inf_abs0[6] ), 
    .F0(\je/mult1_inf_abs0_reti_Z[5]$n7 ), 
    .F1(\je/mult1_inf_abs0_reti_Z[6]$n9 ));
  SLICE_690 SLICE_690( .DI1(\je/mult1_un2_temp_b_reti[3] ), 
    .DI0(\je/mult1_un2_temp_b_reti[4] ), .D1(\je/mult1_un2_temp_b_c3_reti ), 
    .B1(\je/m75_ns ), .A1(\je/N_3906_reti ), 
    .C0(\je/mult1_un2_temp_b_c3_reti ), .B0(\je/mult1_inf_abs0_reti_Z[4] ), 
    .A0(\je/m75_ns ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b[4] ), 
    .Q1(\je/mult1_un2_temp_b[3] ), .F0(\je/mult1_un2_temp_b_reti[4] ), 
    .F1(\je/mult1_un2_temp_b_reti[3] ));
  SLICE_692 SLICE_692( .DI1(\je/mult1_un2_temp_b_reti[1] ), 
    .DI0(\je/mult1_un2_temp_b_reti[2] ), .C1(\je/m13 ), .B1(\je/N_3906_reti ), 
    .A1(\je/m30 ), .D0(\je/m30 ), .C0(\je/N_3906_reti ), .B0(\je/b2 ), 
    .A0(\je/m13 ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b[2] ), 
    .Q1(\je/mult1_un2_temp_b[1] ), .F0(\je/mult1_un2_temp_b_reti[2] ), 
    .F1(\je/mult1_un2_temp_b_reti[1] ));
  SLICE_702 SLICE_702( 
    .DI1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[2]$n13 ), 
    .DI0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[1]$n12 ), 
    .D1(\je/N_3906_reti ), .C1(\je/m30 ), .B1(\je/m13 ), .A1(\je/b2 ), 
    .C0(\je/N_3906_reti ), .B0(\je/m30 ), .A0(\je/m13 ), .CLK(pclk_c), 
    .Q0(\je/mult1_inf_abs0[1] ), .Q1(\je/mult1_inf_abs0[2] ), 
    .F0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[1]$n12 ), 
    .F1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[2]$n13 ));
  SLICE_704 SLICE_704( .DI0(\je/mult1_un52_sum[8]$n16 ), 
    .C0(\je/mult1_un52_sum1[8] ), .B0(\je/mult1_un45_sum[8] ), 
    .A0(\je/mult1_un52_sum0[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un52_sum_reto_0[8] ), .F0(\je/mult1_un52_sum[8]$n16 ));
  SLICE_705 SLICE_705( .DI0(\je/mult1_un59_sum1[8]/sig_065/FeedThruLUT ), 
    .D0(\je/mult1_un59_sum1[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un59_sum1_reto[8] ), 
    .F0(\je/mult1_un59_sum1[8]/sig_065/FeedThruLUT ));
  SLICE_706 SLICE_706( .DI0(\je/mult1_un59_sum0[8]/sig_066/FeedThruLUT ), 
    .C0(\je/mult1_un59_sum0[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un59_sum0_reto[8] ), 
    .F0(\je/mult1_un59_sum0[8]/sig_066/FeedThruLUT ));
  SLICE_707 SLICE_707( .DI1(\je/mult1_un52_sum[8]$n14 ), 
    .DI0(\je/mult1_un52_sum[8]$n15 ), .D1(\je/mult1_un52_sum1[8] ), 
    .C1(\je/mult1_un45_sum[8] ), .B1(\je/mult1_un52_sum0[8] ), 
    .C0(\je/mult1_un52_sum0[8] ), .B0(\je/mult1_un45_sum[8] ), 
    .A0(\je/mult1_un52_sum1[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un52_sum_reto[8] ), .Q1(\je/mult1_un52_sum_o[8] ), 
    .F0(\je/mult1_un52_sum[8]$n15 ), .F1(\je/mult1_un52_sum[8]$n14 ));
  SLICE_708 SLICE_708( .DI0(\je/mult1_un2_temp_b_ac0_13/sig_067/FeedThruLUT ), 
    .A0(\je/mult1_un2_temp_b_ac0_13 ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un2_temp_b_ac0_13_reto ), 
    .F0(\je/mult1_un2_temp_b_ac0_13/sig_067/FeedThruLUT ));
  SLICE_710 SLICE_710( .DI1(\je/mult1_inf_abs0[2]/sig_071/FeedThruLUT ), 
    .DI0(\je/mult1_inf_abs0[1]/sig_068/FeedThruLUT ), 
    .B1(\je/mult1_inf_abs0[2] ), .A0(\je/mult1_inf_abs0[1] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_inf_abs0_reto[1] ), 
    .Q1(\je/mult1_inf_abs0_reto[2] ), 
    .F0(\je/mult1_inf_abs0[1]/sig_068/FeedThruLUT ), 
    .F1(\je/mult1_inf_abs0[2]/sig_071/FeedThruLUT ));
  SLICE_713 SLICE_713( .DI1(\je/mult1_un2_temp_b[4]/sig_080/FeedThruLUT ), 
    .DI0(\je/mult1_un2_temp_b[2]/sig_070/FeedThruLUT ), 
    .C1(\je/mult1_un2_temp_b[4] ), .A0(\je/mult1_un2_temp_b[2] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b_reto[2] ), 
    .Q1(\je/mult1_un2_temp_b_reto[4] ), 
    .F0(\je/mult1_un2_temp_b[2]/sig_070/FeedThruLUT ), 
    .F1(\je/mult1_un2_temp_b[4]/sig_080/FeedThruLUT ));
  SLICE_716 SLICE_716( .DI0(\je/mult1_un2_temp_b_c3/sig_072/FeedThruLUT ), 
    .C0(\je/mult1_un2_temp_b_c3 ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un2_temp_b_c3_reto ), 
    .F0(\je/mult1_un2_temp_b_c3/sig_072/FeedThruLUT ));
  SLICE_717 SLICE_717( .DI1(\je/mult1_inf_abs0[4]/sig_081/FeedThruLUT ), 
    .DI0(\je/mult1_inf_abs0[3]/sig_073/FeedThruLUT ), 
    .C1(\je/mult1_inf_abs0[4] ), .C0(\je/mult1_inf_abs0[3] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_inf_abs0_reto[3] ), 
    .Q1(\je/mult1_inf_abs0_reto[4] ), 
    .F0(\je/mult1_inf_abs0[3]/sig_073/FeedThruLUT ), 
    .F1(\je/mult1_inf_abs0[4]/sig_081/FeedThruLUT ));
  SLICE_722 SLICE_722( .DI1(\je/mult1_un2_temp_b[6]/sig_076/FeedThruLUT ), 
    .DI0(\je/mult1_un2_temp_b[5]/sig_074/FeedThruLUT ), 
    .B1(\je/mult1_un2_temp_b[6] ), .B0(\je/mult1_un2_temp_b[5] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b_reto[5] ), 
    .Q1(\je/mult1_un2_temp_b_reto[6] ), 
    .F0(\je/mult1_un2_temp_b[5]/sig_074/FeedThruLUT ), 
    .F1(\je/mult1_un2_temp_b[6]/sig_076/FeedThruLUT ));
  SLICE_723 SLICE_723( .DI1(\je/mult1_inf_abs0[6]/sig_077/FeedThruLUT ), 
    .DI0(\je/mult1_inf_abs0[5]/sig_075/FeedThruLUT ), 
    .C1(\je/mult1_inf_abs0[6] ), .B0(\je/mult1_inf_abs0[5] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_inf_abs0_reto[5] ), 
    .Q1(\je/mult1_inf_abs0_reto[6] ), 
    .F0(\je/mult1_inf_abs0[5]/sig_075/FeedThruLUT ), 
    .F1(\je/mult1_inf_abs0[6]/sig_077/FeedThruLUT ));
  SLICE_733 SLICE_733( .DI1(\je/wb_bit_cnt_0 ), .DI0(\je/wb_bit_cnt_scalar ), 
    .D1(\je/c_state[1] ), .C1(\je/N_1638 ), .B1(\je/c_state[2] ), 
    .A1(\je/un1_wb_bit_cnt_cry_1_0_S0 ), .D0(\je/un1_wb_bit_cnt_cry_0_0_S1 ), 
    .C0(\je/c_state[2] ), .B0(\je/N_1638 ), .A0(\je/c_state[1] ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_cnt[0] ), .Q1(\je/wb_bit_cnt[1] ), 
    .F0(\je/wb_bit_cnt_scalar ), .F1(\je/wb_bit_cnt_0 ));
  SLICE_735 SLICE_735( .DI1(\je/wb_bit_cnt_2 ), .DI0(\je/wb_bit_cnt_1 ), 
    .D1(\je/c_state[2] ), .C1(\je/N_1638 ), .B1(\je/c_state[1] ), 
    .A1(\je/un1_wb_bit_cnt_cry_3_0_S0 ), .D0(\je/un1_wb_bit_cnt_cry_1_0_S1 ), 
    .C0(\je/c_state[2] ), .B0(\je/N_1638 ), .A0(\je/c_state[1] ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_cnt[2] ), .Q1(\je/wb_bit_cnt[3] ), .F0(\je/wb_bit_cnt_1 ), 
    .F1(\je/wb_bit_cnt_2 ));
  SLICE_739 SLICE_739( .DI1(\je/img_y_10 ), .DI0(\je/img_y_11 ), 
    .D1(\je/img_y[4] ), .C1(\je/N_44_1 ), .B1(\je/un5_img_row_cry_1_0_S1 ), 
    .A1(\je/N_54 ), .D0(\je/N_44_1 ), .B0(\je/N_54 ), .A0(\je/img_y[3] ), 
    .CLK(pclk_c), .Q0(\je/img_y[3] ), .Q1(\je/img_y[4] ), .F0(\je/img_y_11 ), 
    .F1(\je/img_y_10 ));
  SLICE_741 SLICE_741( .DI1(\je/img_y_8 ), .DI0(\je/img_y_9 ), 
    .D1(\je/un5_img_row_cry_2_0_S1 ), .C1(\je/N_44_1 ), .B1(\je/img_y[6] ), 
    .A1(\je/N_54 ), .D0(\je/un5_img_row_cry_2_0_S0 ), .C0(\je/N_44_1 ), 
    .B0(\je/N_54 ), .A0(\je/img_y[5] ), .CLK(pclk_c), .Q0(\je/img_y[5] ), 
    .Q1(\je/img_y[6] ), .F0(\je/img_y_9 ), .F1(\je/img_y_8 ));
  SLICE_743 SLICE_743( .DI1(\je/img_y_6 ), .DI0(\je/img_y_7 ), 
    .D1(\je/img_y[8] ), .C1(\je/N_44_1 ), .B1(\je/un5_img_row_cry_4_0_S1 ), 
    .A1(\je/N_54 ), .D0(\je/un5_img_row_cry_4_0_S0 ), .C0(\je/img_y[7] ), 
    .B0(\je/N_54 ), .A0(\je/N_44_1 ), .CLK(pclk_c), .Q0(\je/img_y[7] ), 
    .Q1(\je/img_y[8] ), .F0(\je/img_y_7 ), .F1(\je/img_y_6 ));
  SLICE_745 SLICE_745( .DI1(\je/img_col_p_0 ), .DI0(\je/img_col_p_scalar ), 
    .D1(\je/c_state[1] ), .C1(\je/fb_rd_regc_3 ), .B1(\je/img_col_pc_3 ), 
    .A1(\je/img_col_p[0] ), .D0(\je/img_col_p[0] ), .C0(\je/img_col_pc_3 ), 
    .B0(\je/fb_rd_regc_3 ), .A0(\je/c_state[1] ), .CLK(pclk_c), 
    .Q0(\je/img_col_p[1] ), .Q1(\je/img_col_p[0] ), .F0(\je/img_col_p_scalar ), 
    .F1(\je/img_col_p_0 ));
  SLICE_750 SLICE_750( .DI1(\je/qz_cnt_4 ), .DI0(\je/qz_cnt_5 ), 
    .D1(\je/qz_cnt[4] ), .C1(\je/N_1655 ), .B1(\je/N_1628 ), 
    .A1(\je/qz_cnt_s[4] ), .D0(\je/N_1655 ), .C0(\je/qz_cnt[5] ), 
    .B0(\je/qz_cnt_s[5] ), .A0(\je/N_1628 ), .CLK(pclk_c), .Q0(\je/qz_cnt[5] ), 
    .Q1(\je/qz_cnt[4] ), .F0(\je/qz_cnt_5 ), .F1(\je/qz_cnt_4 ));
  SLICE_752 SLICE_752( .DI1(\je/qz_cnt_2 ), .DI0(\je/qz_cnt_3 ), 
    .D1(\je/N_1655 ), .C1(\je/qz_cnt[2] ), .B1(\je/qz_cnt_s[2] ), 
    .A1(\je/N_1628 ), .D0(\je/N_1628 ), .C0(\je/qz_cnt_s[3] ), 
    .B0(\je/N_1655 ), .A0(\je/qz_cnt[3] ), .CLK(pclk_c), .Q0(\je/qz_cnt[3] ), 
    .Q1(\je/qz_cnt[2] ), .F0(\je/qz_cnt_3 ), .F1(\je/qz_cnt_2 ));
  SLICE_754 SLICE_754( .DI1(\je/qz_cnt_0 ), .DI0(\je/qz_cnt_1 ), 
    .D1(\je/N_1628 ), .C1(\je/qz_cnt[0] ), .B1(\je/qz_cnt_s[0] ), 
    .A1(\je/N_1655 ), .D0(\je/N_1655 ), .C0(\je/N_1628 ), 
    .B0(\je/qz_cnt_s[1] ), .A0(\je/qz_cnt[1] ), .CLK(pclk_c), 
    .Q0(\je/qz_cnt[1] ), .Q1(\je/qz_cnt[0] ), .F0(\je/qz_cnt_1 ), 
    .F1(\je/qz_cnt_0 ));
  SLICE_756 SLICE_756( .DI1(\je/end0pos_4 ), .DI0(\je/end0pos_5 ), 
    .D1(\je/end0pos_s[4] ), .C1(\je/end0pos[4] ), .B1(\je/end0pose_0 ), 
    .A1(\je/c_state[1] ), .D0(\je/end0pos_s[5] ), .C0(\je/end0pose_0 ), 
    .B0(\je/c_state[1] ), .A0(\je/end0pos[5] ), .CLK(pclk_c), 
    .Q0(\je/end0pos[5] ), .Q1(\je/end0pos[4] ), .F0(\je/end0pos_5 ), 
    .F1(\je/end0pos_4 ));
  SLICE_758 SLICE_758( .DI1(\je/end0pos_2 ), .DI0(\je/end0pos_3 ), 
    .D1(\je/end0pose_0 ), .C1(\je/end0pos[2] ), .B1(\je/end0pos_s[2] ), 
    .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), .C0(\je/end0pos[3] ), 
    .B0(\je/end0pos_s[3] ), .A0(\je/end0pose_0 ), .CLK(pclk_c), 
    .Q0(\je/end0pos[3] ), .Q1(\je/end0pos[2] ), .F0(\je/end0pos_3 ), 
    .F1(\je/end0pos_2 ));
  SLICE_760 SLICE_760( .DI1(\je/end0pos_0 ), .DI0(\je/end0pos_1 ), 
    .D1(\je/end0pos_s[0] ), .C1(\je/end0pos[0] ), .B1(\je/end0pose_0 ), 
    .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), .C0(\je/end0pose_0 ), 
    .B0(\je/end0pos_s[1] ), .A0(\je/end0pos[1] ), .CLK(pclk_c), 
    .Q0(\je/end0pos[1] ), .Q1(\je/end0pos[0] ), .F0(\je/end0pos_1 ), 
    .F1(\je/end0pos_0 ));
  SLICE_763 SLICE_763( .DI1(\je/img_col_lm[8] ), .DI0(\je/img_col_lm[9] ), 
    .D1(\je/N_2000 ), .C1(\je/img_col_s[8] ), .B1(\je/N_44_1 ), .A1(\je/N_35 ), 
    .D0(\je/N_35 ), .C0(\je/N_44_1 ), .B0(\je/N_2001 ), .A0(\je/img_col_s[9] ), 
    .CE(\je/img_cole_0_i ), .CLK(pclk_c), .Q0(\je/img_col[9] ), 
    .Q1(\je/img_col[8] ), .F0(\je/img_col_lm[9] ), .F1(\je/img_col_lm[8] ));
  SLICE_765 SLICE_765( .DI1(\je/img_col_lm[6] ), .DI0(\je/img_col_lm[7] ), 
    .D1(\je/N_1998 ), .C1(\je/N_35 ), .B1(\je/img_col_s[6] ), .A1(\je/N_44_1 ), 
    .D0(\je/N_1999 ), .C0(\je/img_col_s[7] ), .B0(\je/N_35 ), .A0(\je/N_44_1 ), 
    .CE(\je/img_cole_0_i ), .CLK(pclk_c), .Q0(\je/img_col[7] ), 
    .Q1(\je/img_col[6] ), .F0(\je/img_col_lm[7] ), .F1(\je/img_col_lm[6] ));
  SLICE_767 SLICE_767( .DI1(\je/img_col_lm[4] ), .DI0(\je/img_col_lm[5] ), 
    .D1(\je/N_44_1 ), .C1(\je/N_35 ), .B1(\je/img_col_s[4] ), .A1(\je/N_1996 ), 
    .D0(\je/N_35 ), .C0(\je/N_44_1 ), .B0(\je/img_col_s[5] ), .A0(\je/N_1997 ), 
    .CE(\je/img_cole_0_i ), .CLK(pclk_c), .Q0(\je/img_col[5] ), 
    .Q1(\je/img_col[4] ), .F0(\je/img_col_lm[5] ), .F1(\je/img_col_lm[4] ));
  SLICE_769 SLICE_769( .DI1(\je/img_col_lm[2] ), .DI0(\je/img_col_lm[3] ), 
    .D1(\je/col_cnt[1] ), .C1(\je/col_cnt[0] ), .B1(\je/col_cnt[2] ), 
    .A1(\je/img_col_s[2] ), .D0(\je/N_1995 ), .C0(\je/img_col_s[3] ), 
    .B0(\je/N_35 ), .A0(\je/N_44_1 ), .CE(\je/img_cole_0_i ), .CLK(pclk_c), 
    .Q0(\je/img_col[3] ), .Q1(\je/img_col[2] ), .F0(\je/img_col_lm[3] ), 
    .F1(\je/img_col_lm[2] ));
  SLICE_771 SLICE_771( .DI1(\je/img_col_lm[0] ), .DI0(\je/img_col_lm[1] ), 
    .D1(\je/col_cnt[1] ), .C1(\je/img_col_s[0] ), .B1(\je/col_cnt[2] ), 
    .A1(\je/col_cnt[0] ), .D0(\je/col_cnt[0] ), .C0(\je/col_cnt[2] ), 
    .B0(\je/img_col_s[1] ), .A0(\je/col_cnt[1] ), .CE(\je/img_cole_0_i ), 
    .CLK(pclk_c), .Q0(\je/img_col[1] ), .Q1(\je/img_col[0] ), 
    .F0(\je/img_col_lm[1] ), .F1(\je/img_col_lm[0] ));
  SLICE_773 SLICE_773( .DI1(\je/img_row_lm[8] ), .DI0(\je/img_row_lm[9] ), 
    .D1(\je/img_row_s[8] ), .C1(\je/img_row_5[8] ), .A1(\je/N_36 ), 
    .D0(\je/img_row_s[9] ), .B0(\je/N_36 ), .A0(\je/img_row_5[9] ), 
    .CE(\je/img_rowe_0_i ), .CLK(pclk_c), .Q0(\je/img_row[9] ), 
    .Q1(\je/img_row[8] ), .F0(\je/img_row_lm[9] ), .F1(\je/img_row_lm[8] ));
  SLICE_775 SLICE_775( .DI1(\je/img_row_lm[6] ), .DI0(\je/img_row_lm[7] ), 
    .D1(\je/img_row_5[6] ), .B1(\je/N_36 ), .A1(\je/img_row_s[6] ), 
    .D0(\je/img_row_s[7] ), .B0(\je/img_row_5[7] ), .A0(\je/N_36 ), 
    .CE(\je/img_rowe_0_i ), .CLK(pclk_c), .Q0(\je/img_row[7] ), 
    .Q1(\je/img_row[6] ), .F0(\je/img_row_lm[7] ), .F1(\je/img_row_lm[6] ));
  SLICE_777 SLICE_777( .DI1(\je/img_row_lm[4] ), .DI0(\je/img_row_lm[5] ), 
    .D1(\je/N_36 ), .C1(\je/img_row_s[4] ), .B1(\je/img_row_5[4] ), 
    .D0(\je/img_row_5[5] ), .C0(\je/N_36 ), .B0(\je/img_row_s[5] ), 
    .CE(\je/img_rowe_0_i ), .CLK(pclk_c), .Q0(\je/img_row[5] ), 
    .Q1(\je/img_row[4] ), .F0(\je/img_row_lm[5] ), .F1(\je/img_row_lm[4] ));
  SLICE_779 SLICE_779( .DI1(\je/img_row_lm[2] ), .DI0(\je/img_row_lm[3] ), 
    .D1(\je/img_row_s[2] ), .C1(\je/row_cnt[2] ), .B1(\je/row_cnt[1] ), 
    .A1(\je/row_cnt[0] ), .C0(\je/img_row_5[3] ), .B0(\je/img_row_s[3] ), 
    .A0(\je/N_36 ), .CE(\je/img_rowe_0_i ), .CLK(pclk_c), .Q0(\je/img_row[3] ), 
    .Q1(\je/img_row[2] ), .F0(\je/img_row_lm[3] ), .F1(\je/img_row_lm[2] ));
  SLICE_781 SLICE_781( .DI1(\je/img_row_lm[0] ), .DI0(\je/img_row_lm[1] ), 
    .D1(\je/row_cnt[1] ), .C1(\je/row_cnt[2] ), .B1(\je/img_row_s[0] ), 
    .A1(\je/row_cnt[0] ), .D0(\je/row_cnt[0] ), .C0(\je/row_cnt[1] ), 
    .B0(\je/row_cnt[2] ), .A0(\je/img_row_s[1] ), .CE(\je/img_rowe_0_i ), 
    .CLK(pclk_c), .Q0(\je/img_row[1] ), .Q1(\je/img_row[0] ), 
    .F0(\je/img_row_lm[1] ), .F1(\je/img_row_lm[0] ));
  SLICE_784 SLICE_784( .DI1(\je/ac0_idx_4 ), .DI0(\je/ac0_idx_5 ), 
    .D1(\je/ac0_idxe_0 ), .C1(\je/c_state[1] ), .B1(\je/ac0_idx_s[4] ), 
    .A1(\je/ac0_idx[4] ), .D0(\je/c_state[1] ), .C0(\je/ac0_idxe_0 ), 
    .B0(\je/ac0_idx_s[5] ), .A0(\je/ac0_idx[5] ), .CLK(pclk_c), 
    .Q0(\je/ac0_idx[5] ), .Q1(\je/ac0_idx[4] ), .F0(\je/ac0_idx_5 ), 
    .F1(\je/ac0_idx_4 ));
  SLICE_786 SLICE_786( .DI1(\je/ac0_idx_2 ), .DI0(\je/ac0_idx_3 ), 
    .D1(\je/ac0_idxe_0 ), .C1(\je/ac0_idx[2] ), .B1(\je/ac0_idx_s[2] ), 
    .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), .C0(\je/ac0_idxe_0 ), 
    .B0(\je/ac0_idx_s[3] ), .A0(\je/ac0_idx[3] ), .CLK(pclk_c), 
    .Q0(\je/ac0_idx[3] ), .Q1(\je/ac0_idx[2] ), .F0(\je/ac0_idx_3 ), 
    .F1(\je/ac0_idx_2 ));
  SLICE_788 SLICE_788( .DI1(\je/ac0_idx_0 ), .DI0(\je/ac0_idx_1 ), 
    .D1(\je/ac0_idxe_0 ), .C1(\je/ac0_idx[0] ), .B1(\je/ac0_idx_s[0] ), 
    .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), .C0(\je/ac0_idx[1] ), 
    .B0(\je/ac0_idx_s[1] ), .A0(\je/ac0_idxe_0 ), .CLK(pclk_c), 
    .Q0(\je/ac0_idx[1] ), .Q1(\je/ac0_idx[0] ), .F0(\je/ac0_idx_1 ), 
    .F1(\je/ac0_idx_0 ));
  SLICE_790 SLICE_790( .DI1(\je/fdtbl_rom_d[1]/sig_122/FeedThruLUT ), 
    .DI0(\je.fdtbl_rom_d[0]/sig_082/FeedThruLUT ), .C1(\je/fdtbl_rom_d[1] ), 
    .D0(\je.fdtbl_rom_d[0] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/fdtbl_rom_d_o[0] ), .Q1(\je/fdtbl_rom_d_o[1] ), 
    .F0(\je.fdtbl_rom_d[0]/sig_082/FeedThruLUT ), 
    .F1(\je/fdtbl_rom_d[1]/sig_122/FeedThruLUT ));
  SLICE_791 SLICE_791( .DI1(\je/diff_DC_en[10] ), .DI0(\je/diff_DC_en[11] ), 
    .D1(\je/diff_DC[10] ), .C1(\je/un1_diff_DC26_1_0_a3 ), 
    .B1(\je/un1_zzdu_ram_do_cry_10_0_S0 ), .D0(\je/un1_diff_DC26_1_0_a3 ), 
    .B0(\je/diff_DC[11] ), .A0(\je/un1_zzdu_ram_do_cry_10_0_S1 ), 
    .LSR(\je/c_state_RNID7KG[3] ), .CLK(pclk_c), .Q0(\je/diff_DC[11] ), 
    .Q1(\je/diff_DC[10] ), .F0(\je/diff_DC_en[11] ), .F1(\je/diff_DC_en[10] ));
  SLICE_793 SLICE_793( .DI1(\je/diff_DC_en[8] ), .DI0(\je/diff_DC_en[9] ), 
    .D1(\je/diff_DC[8] ), .C1(\je/un1_diff_DC26_1_0_a3 ), 
    .A1(\je/un1_zzdu_ram_do_cry_8_0_S0 ), .D0(\je/un1_diff_DC26_1_0_a3 ), 
    .C0(\je/diff_DC[9] ), .A0(\je/un1_zzdu_ram_do_cry_8_0_S1 ), 
    .LSR(\je/c_state_RNID7KG[3] ), .CLK(pclk_c), .Q0(\je/diff_DC[9] ), 
    .Q1(\je/diff_DC[8] ), .F0(\je/diff_DC_en[9] ), .F1(\je/diff_DC_en[8] ));
  SLICE_795 SLICE_795( .DI1(\je/diff_DC_en[6] ), .DI0(\je/diff_DC_en[7] ), 
    .D1(\je/diff_DC[6] ), .C1(\je/un1_diff_DC26_1_0_a3 ), 
    .A1(\je/un1_zzdu_ram_do_cry_6_0_S0 ), .D0(\je/un1_zzdu_ram_do_cry_6_0_S1 ), 
    .B0(\je/diff_DC[7] ), .A0(\je/un1_diff_DC26_1_0_a3 ), 
    .LSR(\je/c_state_RNID7KG[3] ), .CLK(pclk_c), .Q0(\je/diff_DC[7] ), 
    .Q1(\je/diff_DC[6] ), .F0(\je/diff_DC_en[7] ), .F1(\je/diff_DC_en[6] ));
  SLICE_797 SLICE_797( .DI1(\je/diff_DC_en[4] ), .DI0(\je/diff_DC_en[5] ), 
    .D1(\je/diff_DC[4] ), .C1(\je/un1_diff_DC26_1_0_a3 ), 
    .B1(\je/un1_zzdu_ram_do_cry_4_0_S0 ), .D0(\je/un1_zzdu_ram_do_cry_4_0_S1 ), 
    .B0(\je/diff_DC[5] ), .A0(\je/un1_diff_DC26_1_0_a3 ), 
    .LSR(\je/c_state_RNID7KG[3] ), .CLK(pclk_c), .Q0(\je/diff_DC[5] ), 
    .Q1(\je/diff_DC[4] ), .F0(\je/diff_DC_en[5] ), .F1(\je/diff_DC_en[4] ));
  SLICE_799 SLICE_799( .DI1(\je/diff_DC_en[2] ), .DI0(\je/diff_DC_en[3] ), 
    .D1(\je/un1_diff_DC26_1_0_a3 ), .C1(\je/diff_DC[2] ), 
    .B1(\je/un1_zzdu_ram_do_cry_2_0_S0 ), .C0(\je/diff_DC[3] ), 
    .B0(\je/un1_diff_DC26_1_0_a3 ), .A0(\je/un1_zzdu_ram_do_cry_2_0_S1 ), 
    .LSR(\je/c_state_RNID7KG[3] ), .CLK(pclk_c), .Q0(\je/diff_DC[3] ), 
    .Q1(\je/diff_DC[2] ), .F0(\je/diff_DC_en[3] ), .F1(\je/diff_DC_en[2] ));
  SLICE_801 SLICE_801( .DI1(\je/diff_DC_en[0] ), .DI0(\je/diff_DC_en[1] ), 
    .D1(\je/diff_DC[0] ), .C1(\je/un1_zzdu_ram_do_cry_0_0_S0 ), 
    .A1(\je/un1_diff_DC26_1_0_a3 ), .D0(\je/un1_zzdu_ram_do_cry_0_0_S1 ), 
    .B0(\je/diff_DC[1] ), .A0(\je/un1_diff_DC26_1_0_a3 ), 
    .LSR(\je/c_state_RNID7KG[3] ), .CLK(pclk_c), .Q0(\je/diff_DC[1] ), 
    .Q1(\je/diff_DC[0] ), .F0(\je/diff_DC_en[1] ), .F1(\je/diff_DC_en[0] ));
  SLICE_804 SLICE_804( .DI1(\je/diff_DC_en[12] ), .DI0(\je/diff_DC_en[13] ), 
    .D1(\je/diff_DC[12] ), .C1(\je/un1_diff_DC26_1_0_a3 ), 
    .B1(\je/un1_zzdu_ram_do_cry_12_0_S0 ), 
    .D0(\je/un1_zzdu_ram_do_cry_12_0_S1 ), .C0(\je/diff_DC[13] ), 
    .B0(\je/un1_diff_DC26_1_0_a3 ), .LSR(\je/c_state_RNID7KG[3] ), 
    .CLK(pclk_c), .Q0(\je/diff_DC[13] ), .Q1(\je/diff_DC[12] ), 
    .F0(\je/diff_DC_en[13] ), .F1(\je/diff_DC_en[12] ));
  SLICE_807 SLICE_807( .DI1(\je/img_x_en[8] ), .DI0(\je/img_x_en[9] ), 
    .D1(\je/un5_img_col_cry_4_0_S1 ), .C1(\je/img_x[8] ), .B1(\je/N_34 ), 
    .C0(\je/un5_img_col_cry_6_0_S0 ), .B0(\je/img_x[9] ), .A0(\je/N_34 ), 
    .LSR(\je/N_44_1 ), .CLK(pclk_c), .Q0(\je/img_x[9] ), .Q1(\je/img_x[8] ), 
    .F0(\je/img_x_en[9] ), .F1(\je/img_x_en[8] ));
  SLICE_809 SLICE_809( .DI1(\je/img_x_en[6] ), .DI0(\je/img_x_en[7] ), 
    .D1(\je/N_34 ), .C1(\je/img_x[6] ), .B1(\je/un5_img_col_cry_2_0_S1 ), 
    .C0(\je/N_34 ), .B0(\je/un5_img_col_cry_4_0_S0 ), .A0(\je/img_x[7] ), 
    .LSR(\je/N_44_1 ), .CLK(pclk_c), .Q0(\je/img_x[7] ), .Q1(\je/img_x[6] ), 
    .F0(\je/img_x_en[7] ), .F1(\je/img_x_en[6] ));
  SLICE_811 SLICE_811( .DI1(\je/img_x_en[4] ), .DI0(\je/img_x_en[5] ), 
    .D1(\je/img_x[4] ), .C1(\je/N_34 ), .B1(\je/un5_img_col_cry_1_0_S1 ), 
    .D0(\je/N_34 ), .C0(\je/img_x[5] ), .B0(\je/un5_img_col_cry_2_0_S0 ), 
    .LSR(\je/N_44_1 ), .CLK(pclk_c), .Q0(\je/img_x[5] ), .Q1(\je/img_x[4] ), 
    .F0(\je/img_x_en[5] ), .F1(\je/img_x_en[4] ));
  SLICE_814 SLICE_814( .DI1(\je/DCV_en[12] ), .DI0(\je/DCV_en[13] ), 
    .C1(\je/zzdu_ram_do[12] ), .B1(\je/un1_DCY13_4_0_i ), .A1(\je/DCV[12] ), 
    .D0(\je/DCV[13] ), .C0(\je/un1_DCY13_4_0_i ), .A0(\je/zzdu_ram_do[13] ), 
    .LSR(\je/N_131 ), .CLK(pclk_c), .Q0(\je/DCV[13] ), .Q1(\je/DCV[12] ), 
    .F0(\je/DCV_en[13] ), .F1(\je/DCV_en[12] ));
  SLICE_816 SLICE_816( .DI1(\je/DCV_en[10] ), .DI0(\je/DCV_en[11] ), 
    .D1(\je/DCV[10] ), .C1(\je/zzdu_ram_do[10] ), .B1(\je/un1_DCY13_4_0_i ), 
    .D0(\je/DCV[11] ), .C0(\je/un1_DCY13_4_0_i ), .A0(\je/zzdu_ram_do[11] ), 
    .LSR(\je/N_131 ), .CLK(pclk_c), .Q0(\je/DCV[11] ), .Q1(\je/DCV[10] ), 
    .F0(\je/DCV_en[11] ), .F1(\je/DCV_en[10] ));
  SLICE_818 SLICE_818( .DI1(\je/DCV_en[8] ), .DI0(\je/DCV_en[9] ), 
    .C1(\je/un1_DCY13_4_0_i ), .B1(\je/zzdu_ram_do[8] ), .A1(\je/DCV[8] ), 
    .D0(\je/un1_DCY13_4_0_i ), .B0(\je/DCV[9] ), .A0(\je/zzdu_ram_do[9] ), 
    .LSR(\je/N_131 ), .CLK(pclk_c), .Q0(\je/DCV[9] ), .Q1(\je/DCV[8] ), 
    .F0(\je/DCV_en[9] ), .F1(\je/DCV_en[8] ));
  SLICE_820 SLICE_820( .DI1(\je/DCV_en[6] ), .DI0(\je/DCV_en[7] ), 
    .D1(\je/DCV[6] ), .C1(\je/un1_DCY13_4_0_i ), .B1(\je/zzdu_ram_do[6] ), 
    .D0(\je/zzdu_ram_do[7] ), .B0(\je/DCV[7] ), .A0(\je/un1_DCY13_4_0_i ), 
    .LSR(\je/N_131 ), .CLK(pclk_c), .Q0(\je/DCV[7] ), .Q1(\je/DCV[6] ), 
    .F0(\je/DCV_en[7] ), .F1(\je/DCV_en[6] ));
  SLICE_822 SLICE_822( .DI1(\je/DCV_en[4] ), .DI0(\je/DCV_en[5] ), 
    .D1(\je/un1_DCY13_4_0_i ), .C1(\je/DCV[4] ), .B1(\je/zzdu_ram_do[4] ), 
    .D0(\je/zzdu_ram_do[5] ), .C0(\je/un1_DCY13_4_0_i ), .A0(\je/DCV[5] ), 
    .LSR(\je/N_131 ), .CLK(pclk_c), .Q0(\je/DCV[5] ), .Q1(\je/DCV[4] ), 
    .F0(\je/DCV_en[5] ), .F1(\je/DCV_en[4] ));
  SLICE_824 SLICE_824( .DI1(\je/DCV_en[2] ), .DI0(\je/DCV_en[3] ), 
    .D1(\je/un1_DCY13_4_0_i ), .B1(\je/DCV[2] ), .A1(\je/zzdu_ram_do[2] ), 
    .C0(\je/un1_DCY13_4_0_i ), .B0(\je/DCV[3] ), .A0(\je/zzdu_ram_do[3] ), 
    .LSR(\je/N_131 ), .CLK(pclk_c), .Q0(\je/DCV[3] ), .Q1(\je/DCV[2] ), 
    .F0(\je/DCV_en[3] ), .F1(\je/DCV_en[2] ));
  SLICE_826 SLICE_826( .DI1(\je/DCV_en[0] ), .DI0(\je/DCV_en[1] ), 
    .D1(\je/DCV[0] ), .B1(\je/un1_DCY13_4_0_i ), .A1(\je/zzdu_ram_do[0] ), 
    .D0(\je/DCV[1] ), .C0(\je/zzdu_ram_do[1] ), .A0(\je/un1_DCY13_4_0_i ), 
    .LSR(\je/N_131 ), .CLK(pclk_c), .Q0(\je/DCV[1] ), .Q1(\je/DCV[0] ), 
    .F0(\je/DCV_en[1] ), .F1(\je/DCV_en[0] ));
  SLICE_831 SLICE_831( .DI1(\je/c_state_ns[2] ), .DI0(\je/c_state_ns[3] ), 
    .C1(\je/c_state[4] ), .B1(\je/m41_0_am ), .A1(\je/m41_0_bm ), 
    .D0(\je/m192_bm ), .B0(\je/m192_am ), .A0(\je/c_state[3] ), .CLK(pclk_c), 
    .Q0(\je/c_state[3] ), .Q1(\je/c_state[2] ), .F0(\je/c_state_ns[3] ), 
    .F1(\je/c_state_ns[2] ));
  SLICE_833 SLICE_833( .DI1(\je/c_state_ns[0] ), .DI0(\je/c_state_ns[1] ), 
    .C1(\je/N_44 ), .B1(\je/c_state[3] ), .A1(\je/N_95 ), .D0(\je/m132_bm ), 
    .C0(\je/c_state[3] ), .A0(\je/m132_am ), .CLK(pclk_c), 
    .Q0(\je/c_state[1] ), .Q1(\je/c_state[0] ), .F0(\je/c_state_ns[1] ), 
    .F1(\je/c_state_ns[0] ));
  SLICE_835 SLICE_835( .DI1(\je/c_state_ns[4] ), .DI0(\je/c_state_ns[5] ), 
    .D1(\je/N_212 ), .C1(\je/c_state[3] ), .B1(\je/N_209 ), 
    .A1(\je/c_state[5] ), .D0(\je/c_state[3] ), .C0(\je/m229_ns_1 ), 
    .B0(\je/c_state[4] ), .A0(\je/i78_mux_0 ), .CLK(pclk_c), 
    .Q0(\je/c_state[5] ), .Q1(\je/c_state[4] ), .F0(\je/c_state_ns[5] ), 
    .F1(\je/c_state_ns[4] ));
  SLICE_842 SLICE_842( .DI1(\je/mult1_un59_sum[6] ), 
    .DI0(\je/mult1_un59_sum[8]$n17 ), .D1(\je/mult1_un52_sum[8] ), 
    .C1(\je/mult1_un59_sum1[6] ), .A1(\je/mult1_un59_sum0[6] ), 
    .D0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .C0(\je/mult1_un59_sum1[8] ), 
    .A0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q0(\je/mult1_un59_sum_o[8] ), .Q1(\je/mult1_un59_sum_o[6] ), 
    .F0(\je/mult1_un59_sum[8]$n17 ), .F1(\je/mult1_un59_sum[6] ));
  SLICE_843 SLICE_843( .DI1(\je/cb_bit_buf_9_iv_10_2294_i_i ), 
    .DI0(\je/N_4254 ), .D1(\je/N_139 ), .C1(\je/N_140 ), .B1(\je/diff_DC[10] ), 
    .A1(\je/N_187 ), .D0(\je/N_4280 ), .C0(\je/N_128 ), .B0(\je/N_187 ), 
    .A0(\je/diff_DC[11] ), .CE(\je/un1_c_state_21_0_i ), .CLK(pclk_c), 
    .Q0(\je/cb_bit_buf[11] ), .Q1(\je/cb_bit_buf[10] ), .F0(\je/N_4254 ), 
    .F1(\je/cb_bit_buf_9_iv_10_2294_i_i ));
  SLICE_845 SLICE_845( .DI1(\je/N_49 ), .DI0(\je/cb_bit_buf_9_iv_9_2312_i_i ), 
    .D1(\je/N_145 ), .C1(\je/N_187 ), .B1(\je/diff_DC[8] ), .A1(\je/N_146 ), 
    .D0(\je/N_187 ), .C0(\je/diff_DC[9] ), .B0(\je/N_4278 ), .A0(\je/N_4277 ), 
    .CE(\je/un1_c_state_21_0_i ), .CLK(pclk_c), .Q0(\je/cb_bit_buf[9] ), 
    .Q1(\je/cb_bit_buf[8] ), .F0(\je/cb_bit_buf_9_iv_9_2312_i_i ), 
    .F1(\je/N_49 ));
  SLICE_847 SLICE_847( .DI1(\je/N_3948_0_i ), .DI0(\je/N_47 ), 
    .D1(\je/cb_bit_buf[6] ), .C1(\je/c_state[2] ), .B1(\je/cb_bb_mask[6] ), 
    .A1(\je/N_19_0 ), .D0(\je/N_187 ), .C0(\je/diff_DC[7] ), .B0(\je/N_142 ), 
    .A0(\je/N_143 ), .CE(\je/un1_c_state_21_0_i ), .CLK(pclk_c), 
    .Q0(\je/cb_bit_buf[7] ), .Q1(\je/cb_bit_buf[6] ), .F0(\je/N_47 ), 
    .F1(\je/N_3948_0_i ));
  SLICE_849 SLICE_849( .DI1(\je/N_51 ), .DI0(\je/cb_bit_buf_9_iv_5_2384_i_i ), 
    .D1(\je/N_149 ), .C1(\je/diff_DC[4] ), .B1(\je/N_148 ), .A1(\je/N_187 ), 
    .D0(\je/N_187 ), .C0(\je/N_134 ), .B0(\je/N_4284 ), .A0(\je/diff_DC[5] ), 
    .CE(\je/un1_c_state_21_0_i ), .CLK(pclk_c), .Q0(\je/cb_bit_buf[5] ), 
    .Q1(\je/cb_bit_buf[4] ), .F0(\je/cb_bit_buf_9_iv_5_2384_i_i ), 
    .F1(\je/N_51 ));
  SLICE_851 SLICE_851( .DI1(\je/cb_bit_buf_9_iv_2_2438_i_i ), 
    .DI0(\je/N_4255 ), .D1(\je/N_187 ), .C1(\je/N_4289 ), .B1(\je/diff_DC[2] ), 
    .A1(\je/N_4290 ), .D0(\je/N_187 ), .C0(\je/N_4281 ), .B0(\je/N_4282 ), 
    .A0(\je/diff_DC[3] ), .CE(\je/un1_c_state_21_0_i ), .CLK(pclk_c), 
    .Q0(\je/cb_bit_buf[3] ), .Q1(\je/cb_bit_buf[2] ), .F0(\je/N_4255 ), 
    .F1(\je/cb_bit_buf_9_iv_2_2438_i_i ));
  SLICE_853 SLICE_853( .DI1(\je/N_53 ), .DI0(\je/N_4257 ), .D1(\je/N_187 ), 
    .C1(\je/N_151 ), .B1(\je/N_152 ), .A1(\je/diff_DC[0] ), .D0(\je/N_187 ), 
    .C0(\je/N_4287 ), .B0(\je/N_4286 ), .A0(\je/diff_DC[1] ), 
    .CE(\je/un1_c_state_21_0_i ), .CLK(pclk_c), .Q0(\je/cb_bit_buf[1] ), 
    .Q1(\je/cb_bit_buf[0] ), .F0(\je/N_4257 ), .F1(\je/N_53 ));
  SLICE_856 SLICE_856( .DI1(\je/mult1_un59_sum[1] ), 
    .DI0(\je/mult1_un59_sum[0] ), .C1(\je/mult1_un52_sum[8] ), 
    .B1(\je/mult1_un59_sum0[1] ), .A1(\je/mult1_un59_sum1[1] ), 
    .D0(\je/mult1_un52_sum[8] ), .B0(\je/mult1_un59_sum0[0] ), 
    .A0(\je/mult1_un59_sum1[0] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un59_sum_o[0] ), .Q1(\je/mult1_un59_sum_o[1] ), 
    .F0(\je/mult1_un59_sum[0] ), .F1(\je/mult1_un59_sum[1] ));
  SLICE_857 SLICE_857( .DI0(\je/mult1_inf_abs0[7]/sig_083/FeedThruLUT ), 
    .A0(\je/mult1_inf_abs0[7] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_inf_abs0_o[7] ), 
    .F0(\je/mult1_inf_abs0[7]/sig_083/FeedThruLUT ));
  SLICE_858 SLICE_858( .DI1(\je/mult1_inf_abs0[5]/sig_085/FeedThruLUT ), 
    .DI0(\je/mult1_inf_abs0[6]/sig_084/FeedThruLUT ), 
    .C1(\je/mult1_inf_abs0[5] ), .D0(\je/mult1_inf_abs0[6] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_inf_abs0_o[6] ), 
    .Q1(\je/mult1_inf_abs0_o[5] ), 
    .F0(\je/mult1_inf_abs0[6]/sig_084/FeedThruLUT ), 
    .F1(\je/mult1_inf_abs0[5]/sig_085/FeedThruLUT ));
  SLICE_860 SLICE_860( .DI1(\je/mult1_inf_abs0[3]/sig_087/FeedThruLUT ), 
    .DI0(\je/mult1_inf_abs0[4]/sig_086/FeedThruLUT ), 
    .C1(\je/mult1_inf_abs0[3] ), .A0(\je/mult1_inf_abs0[4] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_inf_abs0_o[4] ), 
    .Q1(\je/mult1_inf_abs0_o[3] ), 
    .F0(\je/mult1_inf_abs0[4]/sig_086/FeedThruLUT ), 
    .F1(\je/mult1_inf_abs0[3]/sig_087/FeedThruLUT ));
  SLICE_862 SLICE_862( .DI1(\je/mult1_inf_abs0[1]/sig_089/FeedThruLUT ), 
    .DI0(\je/mult1_inf_abs0[2]/sig_088/FeedThruLUT ), 
    .D1(\je/mult1_inf_abs0[1] ), .C0(\je/mult1_inf_abs0[2] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_inf_abs0_o[2] ), 
    .Q1(\je/mult1_inf_abs0_o[1] ), 
    .F0(\je/mult1_inf_abs0[2]/sig_088/FeedThruLUT ), 
    .F1(\je/mult1_inf_abs0[1]/sig_089/FeedThruLUT ));
  SLICE_865 SLICE_865( .DI1(\je/wb_bc_tmp_1 ), .DI0(\je/wb_bc_tmp_2 ), 
    .D1(\je/wb_bc_tmp[2] ), .C1(\je/un1_wb_bc_tmp_cry_1_0_S1 ), 
    .B1(\je/N_1653 ), .A1(\je/N_1635 ), .D0(\je/N_1635 ), .C0(\je/N_1653 ), 
    .B0(\je/wb_bc_tmp[3] ), .A0(\je/un1_wb_bc_tmp_cry_3_0_S0 ), .CLK(pclk_c), 
    .Q0(\je/wb_bc_tmp[3] ), .Q1(\je/wb_bc_tmp[2] ), .F0(\je/wb_bc_tmp_2 ), 
    .F1(\je/wb_bc_tmp_1 ));
  SLICE_867 SLICE_867( .DI1(\je/wb_bc_tmp_scalar ), .DI0(\je/wb_bc_tmp_0 ), 
    .D1(\je/N_1635 ), .C1(\je/wb_bc_tmp[0] ), 
    .B1(\je/un1_wb_bc_tmp_cry_0_0_S1 ), .A1(\je/N_1653 ), .D0(\je/N_1653 ), 
    .C0(\je/N_1635 ), .B0(\je/wb_bc_tmp[1] ), 
    .A0(\je/un1_wb_bc_tmp_cry_1_0_S0 ), .CLK(pclk_c), .Q0(\je/wb_bc_tmp[1] ), 
    .Q1(\je/wb_bc_tmp[0] ), .F0(\je/wb_bc_tmp_0 ), .F1(\je/wb_bc_tmp_scalar ));
  SLICE_870 SLICE_870( .DI1(\je/mult1_un59_sum[4] ), 
    .DI0(\je/mult1_un59_sum[5] ), .D1(\je/mult1_un59_sum1[4] ), 
    .C1(\je/mult1_un52_sum[8] ), .A1(\je/mult1_un59_sum0[4] ), 
    .D0(\je/mult1_un52_sum[8] ), .B0(\je/mult1_un59_sum0[5] ), 
    .A0(\je/mult1_un59_sum1[5] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un59_sum_o[5] ), .Q1(\je/mult1_un59_sum_o[4] ), 
    .F0(\je/mult1_un59_sum[5] ), .F1(\je/mult1_un59_sum[4] ));
  SLICE_872 SLICE_872( .DI1(\je/mult1_un59_sum[2] ), 
    .DI0(\je/mult1_un59_sum[3] ), .C1(\je/mult1_un59_sum1[2] ), 
    .B1(\je/mult1_un59_sum0[2] ), .A1(\je/mult1_un52_sum[8] ), 
    .D0(\je/mult1_un52_sum[8] ), .B0(\je/mult1_un59_sum1[3] ), 
    .A0(\je/mult1_un59_sum0[3] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un59_sum_o[3] ), .Q1(\je/mult1_un59_sum_o[2] ), 
    .F0(\je/mult1_un59_sum[3] ), .F1(\je/mult1_un59_sum[2] ));
  SLICE_875 SLICE_875( .DI1(\je/row_cnt[2]/sig_096/FeedThruLUT ), 
    .DI0(\je/row_cnt_3[2] ), .D1(\je/row_cnt[2] ), .D0(\je/row_cnt[0] ), 
    .C0(\je/row_cnt[1] ), .B0(\je/N_37 ), .A0(\je/row_cnt[2] ), .CLK(pclk_c), 
    .Q0(\je/row_cnt[2] ), .Q1(\je/row_cnt_fl1[2] ), .F0(\je/row_cnt_3[2] ), 
    .F1(\je/row_cnt[2]/sig_096/FeedThruLUT ));
  SLICE_876 SLICE_876( .DI1(\je/row_cnt_3[0] ), .DI0(\je/row_cnt_3[1] ), 
    .C1(\je/row_cnt[0] ), .B1(\je/N_35 ), .A1(\je/img_col_p[1] ), 
    .D0(\je/img_col_p[1] ), .C0(\je/row_cnt[1] ), .B0(\je/row_cnt[0] ), 
    .A0(\je/N_35 ), .CLK(pclk_c), .Q0(\je/row_cnt[1] ), .Q1(\je/row_cnt[0] ), 
    .F0(\je/row_cnt_3[1] ), .F1(\je/row_cnt_3[0] ));
  SLICE_878 SLICE_878( .DI1(\je/img_col_p[0]/sig_091/FeedThruLUT ), 
    .DI0(\je/img_col_p[1]/sig_090/FeedThruLUT ), .B1(\je/img_col_p[0] ), 
    .C0(\je/img_col_p[1] ), .CLK(pclk_c), .Q0(\je/img_col_p_fl1[1] ), 
    .Q1(\je/img_col_p_fl1[0] ), .F0(\je/img_col_p[1]/sig_090/FeedThruLUT ), 
    .F1(\je/img_col_p[0]/sig_091/FeedThruLUT ));
  SLICE_880 SLICE_880( .DI1(\je/zzdu_ram_ar_4_0_i[3] ), 
    .DI0(\je/zzdu_ram_ar_4_0_i[2] ), .D1(\je/N_1630 ), .C1(\je/end0pos[3] ), 
    .B1(\je/N_1631 ), .A1(\je/ac0_idx[3] ), .D0(\je/ac0_idx[2] ), 
    .C0(\je/N_1630 ), .B0(\je/N_1631 ), .A0(\je/end0pos[2] ), .CLK(pclk_c), 
    .Q0(\je/zzdu_ram_ar[2] ), .Q1(\je/zzdu_ram_ar[3] ), 
    .F0(\je/zzdu_ram_ar_4_0_i[2] ), .F1(\je/zzdu_ram_ar_4_0_i[3] ));
  SLICE_881 SLICE_881( .DI1(\je/zzdu_ram_ar_4_0_i[0] ), 
    .DI0(\je/zzdu_ram_ar_4_0_i[1] ), .D1(\je/end0pos[0] ), .C1(\je/N_1631 ), 
    .B1(\je/ac0_idx[0] ), .A1(\je/N_1630 ), .D0(\je/N_1630 ), .C0(\je/N_1631 ), 
    .B0(\je/end0pos[1] ), .A0(\je/ac0_idx[1] ), .CLK(pclk_c), 
    .Q0(\je/zzdu_ram_ar[1] ), .Q1(\je/zzdu_ram_ar[0] ), 
    .F0(\je/zzdu_ram_ar_4_0_i[1] ), .F1(\je/zzdu_ram_ar_4_0_i[0] ));
  SLICE_883 SLICE_883( .DI1(\je/dct_comp_sel_3_0_i[0] ), 
    .DI0(\je/dct_comp_sel_3_0_i[1] ), .D1(\je/dct_comp_sel[0] ), 
    .C1(\je/c_state[5] ), .B1(\je/N_1488_0 ), .A1(\je/c_state[3] ), 
    .D0(\je/dct_comp_sel[1] ), .C0(\je/N_1488_0 ), 
    .B0(\je/dct_comp_sel_3_a3_0_1[1] ), .A0(\je/N_1515 ), .CLK(pclk_c), 
    .Q0(\je/dct_comp_sel[1] ), .Q1(\je/dct_comp_sel[0] ), 
    .F0(\je/dct_comp_sel_3_0_i[1] ), .F1(\je/dct_comp_sel_3_0_i[0] ));
  SLICE_885 SLICE_885( .DI1(\je/N_34$n30 ), 
    .DI0(\je/load_du_done_fl[0]/sig_092/FeedThruLUT ), .D1(\je/img_col_p[1] ), 
    .C1(\je/N_35 ), .B1(\je/N_36 ), .A0(\je/load_du_done_fl[0] ), .CLK(pclk_c), 
    .Q0(\je/load_du_done_fl[1] ), .Q1(\je/load_du_done_fl[0] ), 
    .F0(\je/load_du_done_fl[0]/sig_092/FeedThruLUT ), .F1(\je/N_34$n30 ));
  SLICE_887 SLICE_887( .DI1(\je/col_cnt_fl1[2]/sig_102/FeedThruLUT ), 
    .DI0(\je/col_cnt[2]/sig_093/FeedThruLUT ), .A1(\je/col_cnt_fl1[2] ), 
    .B0(\je/col_cnt[2] ), .CLK(pclk_c), .Q0(\je/col_cnt_fl1[2] ), 
    .Q1(\je/col_cnt_fl2[2] ), .F0(\je/col_cnt[2]/sig_093/FeedThruLUT ), 
    .F1(\je/col_cnt_fl1[2]/sig_102/FeedThruLUT ));
  SLICE_888 SLICE_888( .DI1(\je/col_cnt[0]/sig_095/FeedThruLUT ), 
    .DI0(\je/col_cnt[1]/sig_094/FeedThruLUT ), .C1(\je/col_cnt[0] ), 
    .C0(\je/col_cnt[1] ), .CLK(pclk_c), .Q0(\je/col_cnt_fl1[1] ), 
    .Q1(\je/col_cnt_fl1[0] ), .F0(\je/col_cnt[1]/sig_094/FeedThruLUT ), 
    .F1(\je/col_cnt[0]/sig_095/FeedThruLUT ));
  SLICE_891 SLICE_891( .DI1(\je/row_cnt[0]/sig_098/FeedThruLUT ), 
    .DI0(\je/row_cnt[1]/sig_097/FeedThruLUT ), .B1(\je/row_cnt[0] ), 
    .D0(\je/row_cnt[1] ), .CLK(pclk_c), .Q0(\je/row_cnt_fl1[1] ), 
    .Q1(\je/row_cnt_fl1[0] ), .F0(\je/row_cnt[1]/sig_097/FeedThruLUT ), 
    .F1(\je/row_cnt[0]/sig_098/FeedThruLUT ));
  SLICE_893 SLICE_893( .DI0(\je/row_cnt_fl1[2]/sig_099/FeedThruLUT ), 
    .A0(\je/row_cnt_fl1[2] ), .CLK(pclk_c), .Q0(\je/row_cnt_fl2[2] ), 
    .F0(\je/row_cnt_fl1[2]/sig_099/FeedThruLUT ));
  SLICE_894 SLICE_894( .DI1(\je/row_cnt_fl1[0]/sig_101/FeedThruLUT ), 
    .DI0(\je/row_cnt_fl1[1]/sig_100/FeedThruLUT ), .B1(\je/row_cnt_fl1[0] ), 
    .B0(\je/row_cnt_fl1[1] ), .CLK(pclk_c), .Q0(\je/row_cnt_fl2[1] ), 
    .Q1(\je/row_cnt_fl2[0] ), .F0(\je/row_cnt_fl1[1]/sig_100/FeedThruLUT ), 
    .F1(\je/row_cnt_fl1[0]/sig_101/FeedThruLUT ));
  SLICE_897 SLICE_897( .DI1(\je/col_cnt_fl1[0]/sig_104/FeedThruLUT ), 
    .DI0(\je/col_cnt_fl1[1]/sig_103/FeedThruLUT ), .D1(\je/col_cnt_fl1[0] ), 
    .A0(\je/col_cnt_fl1[1] ), .CLK(pclk_c), .Q0(\je/col_cnt_fl2[1] ), 
    .Q1(\je/col_cnt_fl2[0] ), .F0(\je/col_cnt_fl1[1]/sig_103/FeedThruLUT ), 
    .F1(\je/col_cnt_fl1[0]/sig_104/FeedThruLUT ));
  SLICE_899 SLICE_899( .DI1(\je/img_col_p_fl1[0]/sig_106/FeedThruLUT ), 
    .DI0(\je/img_col_p_fl1[1]/sig_105/FeedThruLUT ), 
    .C1(\je/img_col_p_fl1[0] ), .D0(\je/img_col_p_fl1[1] ), .CLK(pclk_c), 
    .Q0(\je/img_col_p_fl2[1] ), .Q1(\je/img_col_p_fl2[0] ), 
    .F0(\je/img_col_p_fl1[1]/sig_105/FeedThruLUT ), 
    .F1(\je/img_col_p_fl1[0]/sig_106/FeedThruLUT ));
  SLICE_901 SLICE_901( .DI1(\je/zzdu_ram_ar_4_0_i[4] ), 
    .DI0(\je/zzdu_ram_ar_4_0_i[5] ), .D1(\je/N_1630 ), .C1(\je/ac0_idx[4] ), 
    .B1(\je/end0pos[4] ), .A1(\je/N_1631 ), .D0(\je/end0pos[5] ), 
    .C0(\je/N_1630 ), .B0(\je/N_1631 ), .A0(\je/ac0_idx[5] ), .CLK(pclk_c), 
    .Q0(\je/zzdu_ram_ar[5] ), .Q1(\je/zzdu_ram_ar[4] ), 
    .F0(\je/zzdu_ram_ar_4_0_i[5] ), .F1(\je/zzdu_ram_ar_4_0_i[4] ));
  SLICE_905 SLICE_905( .DI1(\je/col_cnt_3[0] ), .DI0(\je/col_cnt_3[1] ), 
    .C1(\je/img_col_p[1] ), .A1(\je/col_cnt[0] ), .D0(\je/col_cnt[1] ), 
    .B0(\je/col_cnt[0] ), .A0(\je/img_col_p[1] ), .CLK(pclk_c), 
    .Q0(\je/col_cnt[1] ), .Q1(\je/col_cnt[0] ), .F0(\je/col_cnt_3[1] ), 
    .F1(\je/col_cnt_3[0] ));
  SLICE_907 SLICE_907( .DI1(\je/N_3725_i ), .DI0(\je/N_3735_i ), 
    .C1(\je/zzdu_ram_do[12] ), .A1(\je/c_state[1] ), .D0(\je/zzdu_ram_do[14] ), 
    .B0(\je/c_state[1] ), .CE(\je/N_207 ), .CLK(pclk_c), .Q0(\je/du_ac0[14] ), 
    .Q1(\je/du_ac0[12] ), .F0(\je/N_3735_i ), .F1(\je/N_3725_i ));
  SLICE_909 SLICE_909( .DI1(\je/N_3705_i ), .DI0(\je/N_3715_i ), 
    .C1(\je/zzdu_ram_do[10] ), .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[11] ), .CE(\je/N_207 ), .CLK(pclk_c), 
    .Q0(\je/du_ac0[11] ), .Q1(\je/du_ac0[10] ), .F0(\je/N_3715_i ), 
    .F1(\je/N_3705_i ));
  SLICE_911 SLICE_911( .DI1(\je/N_3685_i ), .DI0(\je/N_3695_i ), 
    .C1(\je/zzdu_ram_do[8] ), .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[9] ), .CE(\je/N_207 ), .CLK(pclk_c), 
    .Q0(\je/du_ac0[9] ), .Q1(\je/du_ac0[8] ), .F0(\je/N_3695_i ), 
    .F1(\je/N_3685_i ));
  SLICE_913 SLICE_913( .DI1(\je/N_3665_i ), .DI0(\je/N_3675_i ), 
    .C1(\je/c_state[1] ), .B1(\je/zzdu_ram_do[6] ), .D0(\je/zzdu_ram_do[7] ), 
    .B0(\je/c_state[1] ), .CE(\je/N_207 ), .CLK(pclk_c), .Q0(\je/du_ac0[7] ), 
    .Q1(\je/du_ac0[6] ), .F0(\je/N_3675_i ), .F1(\je/N_3665_i ));
  SLICE_915 SLICE_915( .DI1(\je/N_3645_i ), .DI0(\je/N_3655_i ), 
    .C1(\je/zzdu_ram_do[4] ), .A1(\je/c_state[1] ), .B0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[5] ), .CE(\je/N_207 ), .CLK(pclk_c), 
    .Q0(\je/du_ac0[5] ), .Q1(\je/du_ac0[4] ), .F0(\je/N_3655_i ), 
    .F1(\je/N_3645_i ));
  SLICE_917 SLICE_917( .DI1(\je/N_3625_i ), .DI0(\je/N_3635_i ), 
    .C1(\je/zzdu_ram_do[2] ), .B1(\je/c_state[1] ), .D0(\je/zzdu_ram_do[3] ), 
    .C0(\je/c_state[1] ), .CE(\je/N_207 ), .CLK(pclk_c), .Q0(\je/du_ac0[3] ), 
    .Q1(\je/du_ac0[2] ), .F0(\je/N_3635_i ), .F1(\je/N_3625_i ));
  SLICE_919 SLICE_919( .DI1(\je/N_3605_i ), .DI0(\je/N_3615_i ), 
    .D1(\je/zzdu_ram_do[0] ), .B1(\je/c_state[1] ), .C0(\je/c_state[1] ), 
    .B0(\je/zzdu_ram_do[1] ), .CE(\je/N_207 ), .CLK(pclk_c), 
    .Q0(\je/du_ac0[1] ), .Q1(\je/du_ac0[0] ), .F0(\je/N_3615_i ), 
    .F1(\je/N_3605_i ));
  SLICE_922 SLICE_922( .DI1(\je/dcht_bb_rom_a_1 ), .DI0(\je/dcht_bb_rom_a_2 ), 
    .D1(\je/N_94_1 ), .C1(\je/dcht_bb_rom_a[2] ), .B1(\je/c_state[3] ), 
    .A1(\je/cb_bit_cnt[2] ), .D0(\je/dcht_bb_rom_a[3] ), .C0(\je/N_94_1 ), 
    .B0(\je/cb_bb_mask[7] ), .A0(\je/c_state[3] ), .CLK(pclk_c), 
    .Q0(\je/dcht_bb_rom_a[3] ), .Q1(\je/dcht_bb_rom_a[2] ), 
    .F0(\je/dcht_bb_rom_a_2 ), .F1(\je/dcht_bb_rom_a_1 ));
  SLICE_924 SLICE_924( .DI1(\je/dcht_bb_rom_a_scalar ), 
    .DI0(\je/dcht_bb_rom_a_0 ), .D1(\je/N_94_1 ), .C1(\je/cb_bit_cnt[0] ), 
    .B1(\je/c_state[3] ), .A1(\je/dcht_bb_rom_a[0] ), 
    .D0(\je/dcht_bb_rom_a[1] ), .C0(\je/N_94_1 ), .B0(\je/cb_bit_cnt[1] ), 
    .A0(\je/c_state[3] ), .CLK(pclk_c), .Q0(\je/dcht_bb_rom_a[1] ), 
    .Q1(\je/dcht_bb_rom_a[0] ), .F0(\je/dcht_bb_rom_a_0 ), 
    .F1(\je/dcht_bb_rom_a_scalar ));
  SLICE_926 SLICE_926( .DI1(\je/ac0_cnt[2]/sig_108/FeedThruLUT ), 
    .DI0(\je/ac0_cnt[3]/sig_107/FeedThruLUT ), .C1(\je/ac0_cnt[2] ), 
    .B0(\je/ac0_cnt[3] ), .CE(\je/c_state_d[36] ), .CLK(pclk_c), 
    .Q0(\je/ac_idx[7] ), .Q1(\je/ac_idx[6] ), 
    .F0(\je/ac0_cnt[3]/sig_107/FeedThruLUT ), 
    .F1(\je/ac0_cnt[2]/sig_108/FeedThruLUT ));
  SLICE_928 SLICE_928( .DI1(\je/ac0_cnt[0]/sig_110/FeedThruLUT ), 
    .DI0(\je/ac0_cnt[1]/sig_109/FeedThruLUT ), .A1(\je/ac0_cnt[0] ), 
    .A0(\je/ac0_cnt[1] ), .CE(\je/c_state_d[36] ), .CLK(pclk_c), 
    .Q0(\je/ac_idx[5] ), .Q1(\je/ac_idx[4] ), 
    .F0(\je/ac0_cnt[1]/sig_109/FeedThruLUT ), 
    .F1(\je/ac0_cnt[0]/sig_110/FeedThruLUT ));
  SLICE_930 SLICE_930( .DI1(\je/cb_bit_cnt[2]/sig_112/FeedThruLUT ), 
    .DI0(\je/cb_bb_mask[7]/sig_111/FeedThruLUT ), .C1(\je/cb_bit_cnt[2] ), 
    .B0(\je/cb_bb_mask[7] ), .CE(\je/c_state_d[36] ), .CLK(pclk_c), 
    .Q0(\je/ac_idx[3] ), .Q1(\je/ac_idx[2] ), 
    .F0(\je/cb_bb_mask[7]/sig_111/FeedThruLUT ), 
    .F1(\je/cb_bit_cnt[2]/sig_112/FeedThruLUT ));
  SLICE_932 SLICE_932( .DI1(\je/cb_bit_cnt[0]/sig_114/FeedThruLUT ), 
    .DI0(\je/cb_bit_cnt[1]/sig_113/FeedThruLUT ), .A1(\je/cb_bit_cnt[0] ), 
    .B0(\je/cb_bit_cnt[1] ), .CE(\je/c_state_d[36] ), .CLK(pclk_c), 
    .Q0(\je/ac_idx[1] ), .Q1(\je/ac_idx[0] ), 
    .F0(\je/cb_bit_cnt[1]/sig_113/FeedThruLUT ), 
    .F1(\je/cb_bit_cnt[0]/sig_114/FeedThruLUT ));
  SLICE_935 SLICE_935( .DI1(\je/N_3544_0 ), .DI0(\je/N_3557_0 ), 
    .D1(\je/c_state[1] ), .C1(\je/wb_bit_buf[14] ), .B1(\je/N_305 ), 
    .A1(\je/c_state[3] ), .D0(\je/c_state[3] ), .C0(\je/N_3559_1 ), 
    .B0(\je/wb_bit_buf[15] ), .A0(\je/c_state[1] ), .CE(\je/N_92 ), 
    .CLK(pclk_c), .Q0(\je/wb_bit_buf[23] ), .Q1(\je/wb_bit_buf[22] ), 
    .F0(\je/N_3557_0 ), .F1(\je/N_3544_0 ));
  SLICE_937 SLICE_937( .DI1(\je/N_3518_0 ), .DI0(\je/N_3531_0 ), 
    .D1(\je/c_state[1] ), .C1(\je/N_306 ), .B1(\je/c_state[3] ), 
    .A1(\je/wb_bit_buf[12] ), .D0(\je/wb_bit_buf[13] ), .C0(\je/c_state[3] ), 
    .B0(\je/N_307 ), .A0(\je/c_state[1] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[21] ), .Q1(\je/wb_bit_buf[20] ), .F0(\je/N_3531_0 ), 
    .F1(\je/N_3518_0 ));
  SLICE_939 SLICE_939( .DI1(\je/N_3492_0 ), .DI0(\je/N_3505_0 ), 
    .D1(\je/wb_bit_buf[10] ), .C1(\je/c_state[1] ), .B1(\je/c_state[3] ), 
    .A1(\je/N_3494 ), .D0(\je/c_state[1] ), .C0(\je/c_state[3] ), 
    .B0(\je/N_3507 ), .A0(\je/wb_bit_buf[11] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[19] ), .Q1(\je/wb_bit_buf[18] ), .F0(\je/N_3505_0 ), 
    .F1(\je/N_3492_0 ));
  SLICE_941 SLICE_941( .DI1(\je/N_43_0 ), .DI0(\je/N_3479_0 ), 
    .D1(\je/c_state[1] ), .C1(\je/c_state[3] ), .B1(\je/N_3468_1 ), 
    .A1(\je/wb_bit_buf[8] ), .D0(\je/N_3481 ), .C0(\je/wb_bit_buf[9] ), 
    .B0(\je/c_state[3] ), .A0(\je/c_state[1] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[17] ), .Q1(\je/wb_bit_buf[16] ), .F0(\je/N_3479_0 ), 
    .F1(\je/N_43_0 ));
  SLICE_943 SLICE_943( .DI1(\je/N_3440_0 ), .DI0(\je/N_3453_0 ), 
    .D1(\je/c_state[3] ), .C1(\je/wb_bit_buf[6] ), .B1(\je/c_state[1] ), 
    .A1(\je/N_4458 ), .D0(\je/N_4459 ), .C0(\je/c_state[3] ), 
    .B0(\je/wb_bit_buf[7] ), .A0(\je/c_state[1] ), .CE(\je/N_92 ), 
    .CLK(pclk_c), .Q0(\je/wb_bit_buf[15] ), .Q1(\je/wb_bit_buf[14] ), 
    .F0(\je/N_3453_0 ), .F1(\je/N_3440_0 ));
  SLICE_945 SLICE_945( .DI1(\je/N_3414_0 ), .DI0(\je/N_3427_0 ), 
    .D1(\je/c_state[1] ), .C1(\je/wb_bit_buf[4] ), .B1(\je/c_state[3] ), 
    .A1(\je/N_3416 ), .D0(\je/wb_bit_buf[5] ), .C0(\je/c_state[1] ), 
    .B0(\je/N_4456 ), .A0(\je/c_state[3] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[13] ), .Q1(\je/wb_bit_buf[12] ), .F0(\je/N_3427_0 ), 
    .F1(\je/N_3414_0 ));
  SLICE_947 SLICE_947( .DI1(\je/N_3388_0 ), .DI0(\je/N_3401_0 ), 
    .D1(\je/N_311 ), .C1(\je/c_state[1] ), .B1(\je/c_state[3] ), 
    .A1(\je/wb_bit_buf[2] ), .D0(\je/c_state[1] ), .C0(\je/c_state[3] ), 
    .B0(\je/N_308 ), .A0(\je/wb_bit_buf[3] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[11] ), .Q1(\je/wb_bit_buf[10] ), .F0(\je/N_3401_0 ), 
    .F1(\je/N_3388_0 ));
  SLICE_949 SLICE_949( .DI1(\je/N_272 ), .DI0(\je/N_3375_0 ), 
    .D1(\je/c_state[1] ), .C1(\je/wb_bit_buf[0] ), .B1(\je/N_315 ), 
    .A1(\je/c_state[3] ), .D0(\je/N_309 ), .C0(\je/wb_bit_buf[1] ), 
    .B0(\je/c_state[3] ), .A0(\je/c_state[1] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[9] ), .Q1(\je/wb_bit_buf[8] ), .F0(\je/N_3375_0 ), 
    .F1(\je/N_272 ));
  SLICE_951 SLICE_951( .DI1(\je/N_3339_0 ), .DI0(\je/N_3350_0 ), 
    .D1(\je/c_state[2] ), .C1(\je/wb_bb_tmp[6] ), .B1(\je/c_state[1] ), 
    .A1(\je/wb_bit_buf[6] ), .D0(\je/wb_bit_buf[7] ), .C0(\je/c_state[1] ), 
    .B0(\je/wb_bb_tmp[7] ), .A0(\je/c_state[2] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[7] ), .Q1(\je/wb_bit_buf[6] ), .F0(\je/N_3350_0 ), 
    .F1(\je/N_3339_0 ));
  SLICE_953 SLICE_953( .DI1(\je/N_3317_0 ), .DI0(\je/N_3328_0 ), 
    .D1(\je/c_state[2] ), .C1(\je/wb_bit_buf[4] ), .B1(\je/c_state[1] ), 
    .A1(\je/wb_bb_tmp[4] ), .D0(\je/wb_bit_buf[5] ), .C0(\je/c_state[2] ), 
    .B0(\je/wb_bb_tmp[5] ), .A0(\je/c_state[1] ), .CE(\je/N_92 ), .CLK(pclk_c), 
    .Q0(\je/wb_bit_buf[5] ), .Q1(\je/wb_bit_buf[4] ), .F0(\je/N_3328_0 ), 
    .F1(\je/N_3317_0 ));
  SLICE_955 SLICE_955( .DI1(\je/N_275 ), .DI0(\je/N_3306_0 ), 
    .D1(\je/wb_bit_buf[2] ), .C1(\je/c_state[2] ), .B1(\je/wb_bb_tmp[2] ), 
    .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), .C0(\je/wb_bb_tmp[3] ), 
    .B0(\je/c_state[2] ), .A0(\je/wb_bit_buf[3] ), .CE(\je/N_92 ), 
    .CLK(pclk_c), .Q0(\je/wb_bit_buf[3] ), .Q1(\je/wb_bit_buf[2] ), 
    .F0(\je/N_3306_0 ), .F1(\je/N_275 ));
  SLICE_957 SLICE_957( .DI1(\je/N_278 ), .DI0(\je/N_3284_0 ), 
    .D1(\je/c_state[2] ), .C1(\je/wb_bit_buf[0] ), .B1(\je/c_state[1] ), 
    .A1(\je/wb_bb_tmp[0] ), .D0(\je/wb_bb_tmp[1] ), .C0(\je/c_state[2] ), 
    .B0(\je/wb_bit_buf[1] ), .A0(\je/c_state[1] ), .CE(\je/N_92 ), 
    .CLK(pclk_c), .Q0(\je/wb_bit_buf[1] ), .Q1(\je/wb_bit_buf[0] ), 
    .F0(\je/N_3284_0 ), .F1(\je/N_278 ));
  SLICE_960 SLICE_960( .DI1(\je/N_3076_0 ), .DI0(\je/N_3252_0 ), 
    .D1(\je/c_state[1] ), .C1(\je/zzdu_ram_do[12] ), .C0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[13] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCY[13] ), .Q1(\je/DCY[12] ), .F0(\je/N_3252_0 ), 
    .F1(\je/N_3076_0 ));
  SLICE_962 SLICE_962( .DI1(\je/N_3054_0 ), .DI0(\je/N_3065_0 ), 
    .C1(\je/zzdu_ram_do[10] ), .B1(\je/c_state[1] ), .C0(\je/zzdu_ram_do[11] ), 
    .A0(\je/c_state[1] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCY[11] ), .Q1(\je/DCY[10] ), .F0(\je/N_3065_0 ), 
    .F1(\je/N_3054_0 ));
  SLICE_964 SLICE_964( .DI1(\je/N_3032_0 ), .DI0(\je/N_3043_0 ), 
    .C1(\je/zzdu_ram_do[8] ), .A1(\je/c_state[1] ), .B0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[9] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCY[9] ), .Q1(\je/DCY[8] ), .F0(\je/N_3043_0 ), .F1(\je/N_3032_0 ));
  SLICE_966 SLICE_966( .DI1(\je/N_3010_0 ), .DI0(\je/N_3021_0 ), 
    .C1(\je/zzdu_ram_do[6] ), .B1(\je/c_state[1] ), .C0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[7] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCY[7] ), .Q1(\je/DCY[6] ), .F0(\je/N_3021_0 ), .F1(\je/N_3010_0 ));
  SLICE_968 SLICE_968( .DI1(\je/N_2988_0 ), .DI0(\je/N_2999_0 ), 
    .C1(\je/zzdu_ram_do[4] ), .A1(\je/c_state[1] ), .B0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[5] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCY[5] ), .Q1(\je/DCY[4] ), .F0(\je/N_2999_0 ), .F1(\je/N_2988_0 ));
  SLICE_970 SLICE_970( .DI1(\je/N_3131_0 ), .DI0(\je/N_3142_0 ), 
    .D1(\je/zzdu_ram_do[2] ), .A1(\je/c_state[1] ), .D0(\je/zzdu_ram_do[3] ), 
    .B0(\je/c_state[1] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCY[3] ), .Q1(\je/DCY[2] ), .F0(\je/N_3142_0 ), .F1(\je/N_3131_0 ));
  SLICE_972 SLICE_972( .DI1(\je/N_3109_0 ), .DI0(\je/N_3120_0 ), 
    .B1(\je/c_state[1] ), .A1(\je/zzdu_ram_do[0] ), .C0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[1] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCY[1] ), .Q1(\je/DCY[0] ), .F0(\je/N_3120_0 ), .F1(\je/N_3109_0 ));
  SLICE_975 SLICE_975( .DI1(\je/N_3076_0$n33 ), .DI0(\je/N_3252_0$n32 ), 
    .B1(\je/zzdu_ram_do[12] ), .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), 
    .C0(\je/zzdu_ram_do[13] ), .CE(\je/un1_DCY13_5_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCU[13] ), .Q1(\je/DCU[12] ), .F0(\je/N_3252_0$n32 ), 
    .F1(\je/N_3076_0$n33 ));
  SLICE_977 SLICE_977( .DI1(\je/N_3054_0$n35 ), .DI0(\je/N_3065_0$n34 ), 
    .B1(\je/zzdu_ram_do[10] ), .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), 
    .C0(\je/zzdu_ram_do[11] ), .CE(\je/un1_DCY13_5_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCU[11] ), .Q1(\je/DCU[10] ), .F0(\je/N_3065_0$n34 ), 
    .F1(\je/N_3054_0$n35 ));
  SLICE_979 SLICE_979( .DI1(\je/N_3032_0$n37 ), .DI0(\je/N_3043_0$n36 ), 
    .D1(\je/zzdu_ram_do[8] ), .B1(\je/c_state[1] ), .C0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[9] ), .CE(\je/un1_DCY13_5_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCU[9] ), .Q1(\je/DCU[8] ), .F0(\je/N_3043_0$n36 ), 
    .F1(\je/N_3032_0$n37 ));
  SLICE_981 SLICE_981( .DI1(\je/N_3010_0$n39 ), .DI0(\je/N_3021_0$n38 ), 
    .C1(\je/c_state[1] ), .B1(\je/zzdu_ram_do[6] ), .D0(\je/zzdu_ram_do[7] ), 
    .B0(\je/c_state[1] ), .CE(\je/un1_DCY13_5_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCU[7] ), .Q1(\je/DCU[6] ), .F0(\je/N_3021_0$n38 ), 
    .F1(\je/N_3010_0$n39 ));
  SLICE_983 SLICE_983( .DI1(\je/N_2988_0$n41 ), .DI0(\je/N_2999_0$n40 ), 
    .D1(\je/zzdu_ram_do[4] ), .B1(\je/c_state[1] ), .D0(\je/zzdu_ram_do[5] ), 
    .A0(\je/c_state[1] ), .CE(\je/un1_DCY13_5_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCU[5] ), .Q1(\je/DCU[4] ), .F0(\je/N_2999_0$n40 ), 
    .F1(\je/N_2988_0$n41 ));
  SLICE_985 SLICE_985( .DI1(\je/N_3131_0$n43 ), .DI0(\je/N_3142_0$n42 ), 
    .C1(\je/zzdu_ram_do[2] ), .B1(\je/c_state[1] ), .C0(\je/c_state[1] ), 
    .A0(\je/zzdu_ram_do[3] ), .CE(\je/un1_DCY13_5_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCU[3] ), .Q1(\je/DCU[2] ), .F0(\je/N_3142_0$n42 ), 
    .F1(\je/N_3131_0$n43 ));
  SLICE_987 SLICE_987( .DI1(\je/N_3109_0$n45 ), .DI0(\je/N_3120_0$n44 ), 
    .C1(\je/zzdu_ram_do[0] ), .A1(\je/c_state[1] ), .D0(\je/c_state[1] ), 
    .C0(\je/zzdu_ram_do[1] ), .CE(\je/un1_DCY13_5_0_i ), .CLK(pclk_c), 
    .Q0(\je/DCU[1] ), .Q1(\je/DCU[0] ), .F0(\je/N_3120_0$n44 ), 
    .F1(\je/N_3109_0$n45 ));
  SLICE_989 SLICE_989( .DI1(\je/N_2671_0 ), .DI0(\je/N_2689_0 ), 
    .D1(\je/m22_2_03_0 ), .C1(\je/wb_bb_tmp_9_0_906_i_0 ), 
    .B1(\je/wb_bb_tmp_9_0_906_i_a6_0_0 ), .A1(\je/wb_bb_tmp_9_0_906_i_a6_0_1 ), 
    .D0(\je/wb_bb_tmp_9_930_i_a6_0_1 ), .C0(\je/m23_2_03_0 ), 
    .B0(\je/wb_bb_tmp_9_930_i_a6_0_0 ), .A0(\je/wb_bb_tmp_9_930_i_0_0 ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[23] ), 
    .Q1(\je/wb_bb_tmp[22] ), .F0(\je/N_2689_0 ), .F1(\je/N_2671_0 ));
  SLICE_991 SLICE_991( .DI1(\je/N_2635_0 ), .DI0(\je/N_2653_0 ), 
    .D1(\je/wb_bc_tmp[4] ), .C1(\je/N_2636_0 ), .B1(\je/N_341 ), 
    .A1(\je/N_2638 ), .D0(\je/m21_2_03_0 ), .C0(\je/wb_bb_tmp_9_1_882_i_0 ), 
    .B0(\je/wb_bb_tmp_9_1_882_i_a6_0_0 ), .A0(\je/wb_bb_tmp_9_1_882_i_a6_0_1 ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[21] ), 
    .Q1(\je/wb_bb_tmp[20] ), .F0(\je/N_2653_0 ), .F1(\je/N_2635_0 ));
  SLICE_993 SLICE_993( .DI1(\je/N_2586_0 ), .DI0(\je/N_2611_0 ), 
    .D1(\je/N_210 ), .C1(\je/wb_bc_tmp[4] ), .B1(\je/N_211 ), .A1(\je/N_341 ), 
    .D0(\je/wb_bc_tmp[4] ), .C0(\je/N_341 ), .B0(\je/N_221 ), .A0(\je/N_4463 ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[19] ), 
    .Q1(\je/wb_bb_tmp[18] ), .F0(\je/N_2611_0 ), .F1(\je/N_2586_0 ));
  SLICE_995 SLICE_995( .DI1(\je/N_2534_0 ), .DI0(\je/N_2560_0 ), 
    .D1(\je/wb_bc_tmp[4] ), .C1(\je/N_232 ), .B1(\je/N_341 ), .A1(\je/N_4465 ), 
    .D0(\je/N_95_0 ), .C0(\je/wb_bc_tmp[4] ), .B0(\je/N_341 ), .A0(\je/N_239 ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[17] ), 
    .Q1(\je/wb_bb_tmp[16] ), .F0(\je/N_2560_0 ), .F1(\je/N_2534_0 ));
  SLICE_997 SLICE_997( .DI1(\je/wb_bb_tmp_9[14] ), .DI0(\je/wb_bb_tmp_9[15] ), 
    .D1(\je/c_state[1] ), .C1(\je/N_4449 ), .B1(\je/wb_bb_tmp_9_sn_N_6 ), 
    .D0(\je/N_4454 ), .C0(\je/c_state[1] ), .A0(\je/wb_bb_tmp_9_sn_N_6 ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[15] ), 
    .Q1(\je/wb_bb_tmp[14] ), .F0(\je/wb_bb_tmp_9[15] ), 
    .F1(\je/wb_bb_tmp_9[14] ));
  SLICE_999 SLICE_999( .DI1(\je/N_2508_0 ), .DI0(\je/wb_bb_tmp_9[13] ), 
    .D1(\je/wb_bb_tmp_9_10_685_i_1 ), .C1(\je/wb_bb_tmp_9_10_685_i_a6_2_2 ), 
    .B1(\je/wb_bc_tmp[3] ), .A1(\je/m20_2_03_3_1 ), 
    .D0(\je/wb_bb_tmp_9_sn_N_6 ), .B0(\je/c_state[1] ), .A0(\je/N_4445 ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[13] ), 
    .Q1(\je/wb_bb_tmp[12] ), .F0(\je/wb_bb_tmp_9[13] ), .F1(\je/N_2508_0 ));
  SLICE_1001 SLICE_1001( .DI1(\je/N_4437_i ), .DI0(\je/N_2483_0 ), 
    .D1(\je/wb_bb_tmp_9_sn_N_6 ), .C1(\je/N_4432 ), .B1(\je/N_4436 ), 
    .A1(\je/c_state[1] ), .D0(\je/wb_bb_tmp_9_sn_N_6 ), 
    .C0(\je/wb_bb_tmp_9_11_647_i_a6_2_0 ), .B0(\je/wb_bb_tmp_9_11_647_i_0 ), 
    .A0(\je/wb_bb_tmp_9_11_647_i_1_0 ), .CE(\je/un1_c_state_36_0_i ), 
    .CLK(pclk_c), .Q0(\je/wb_bb_tmp[11] ), .Q1(\je/wb_bb_tmp[10] ), 
    .F0(\je/N_2483_0 ), .F1(\je/N_4437_i ));
  SLICE_1003 SLICE_1003( .DI1(\je/N_122_i ), .DI0(\je/N_4429_i ), 
    .D1(\je/c_state[1] ), .B1(\je/m121_0_am ), .A1(\je/m121_0_bm ), 
    .D0(\je/N_133_0 ), .C0(\je/c_state[1] ), .B0(\je/wb_bb_tmp_9_sn_N_6 ), 
    .A0(\je/N_127_0 ), .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), 
    .Q0(\je/wb_bb_tmp[9] ), .Q1(\je/wb_bb_tmp[8] ), .F0(\je/N_4429_i ), 
    .F1(\je/N_122_i ));
  SLICE_1005 SLICE_1005( .DI1(\je/wb_bb_tmp_9[6] ), .DI0(\je/wb_bb_tmp_9[7] ), 
    .D1(\je/c_state[1] ), .C1(\je/wb_bb_tmp_RNO_0[6] ), 
    .B1(\je/wb_bb_tmp_RNO_1[6] ), .A1(\je/wb_bb_tmp_9_sn_N_6 ), 
    .D0(\je/wb_bb_tmp_RNO_1[7] ), .C0(\je/wb_bb_tmp_RNO_0[7] ), 
    .B0(\je/wb_bb_tmp_9_sn_N_6 ), .A0(\je/c_state[1] ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[7] ), 
    .Q1(\je/wb_bb_tmp[6] ), .F0(\je/wb_bb_tmp_9[7] ), .F1(\je/wb_bb_tmp_9[6] ));
  SLICE_1007 SLICE_1007( .DI1(\je/wb_bb_tmp_9[4] ), .DI0(\je/wb_bb_tmp_9[5] ), 
    .D1(\je/N_1910 ), .C1(\je/c_state[1] ), .B1(\je/wb_bb_tmp_9_sn_N_6 ), 
    .A1(\je/N_1877 ), .D0(\je/c_state[1] ), .C0(\je/wb_bb_tmp_RNO_0[5] ), 
    .B0(\je/wb_bb_tmp_RNO_1[5] ), .A0(\je/wb_bb_tmp_9_sn_N_6 ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[5] ), 
    .Q1(\je/wb_bb_tmp[4] ), .F0(\je/wb_bb_tmp_9[5] ), .F1(\je/wb_bb_tmp_9[4] ));
  SLICE_1009 SLICE_1009( .DI1(\je/wb_bb_tmp_9[2] ), .DI0(\je/wb_bb_tmp_9[3] ), 
    .D1(\je/c_state[1] ), .C1(\je/wb_bb_tmp_RNO_1[2] ), 
    .B1(\je/wb_bb_tmp_RNO_0[2] ), .A1(\je/wb_bb_tmp_9_sn_N_6 ), 
    .D0(\je/wb_bb_tmp_RNO_0[3] ), .C0(\je/wb_bb_tmp_RNO_1[3] ), 
    .B0(\je/wb_bb_tmp_9_sn_N_6 ), .A0(\je/c_state[1] ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[3] ), 
    .Q1(\je/wb_bb_tmp[2] ), .F0(\je/wb_bb_tmp_9[3] ), .F1(\je/wb_bb_tmp_9[2] ));
  SLICE_1011 SLICE_1011( .DI1(\je/wb_bb_tmp_9[0] ), .DI0(\je/N_4420_i ), 
    .D1(\je/c_state[1] ), .C1(\je/wb_bb_tmp_RNO_0[0] ), 
    .B1(\je/wb_bb_tmp_RNO_1[0] ), .A1(\je/wb_bb_tmp_9_sn_N_6 ), 
    .D0(\je/m104_1_bm ), .C0(\je/m104_1_am ), .A0(\je/c_state[1] ), 
    .CE(\je/un1_c_state_36_0_i ), .CLK(pclk_c), .Q0(\je/wb_bb_tmp[1] ), 
    .Q1(\je/wb_bb_tmp[0] ), .F0(\je/N_4420_i ), .F1(\je/wb_bb_tmp_9[0] ));
  SLICE_1013 SLICE_1013( .DI1(\je/N_2452_0_i ), .DI0(\je/N_2461_0_i ), 
    .D1(\je/c_state[5] ), .C1(\je/c_state[1] ), .A1(\je/wb_bit_buf[22] ), 
    .D0(\je/wb_bit_buf[23] ), .C0(\je/c_state[5] ), .B0(\je/c_state[1] ), 
    .CE(\je/img_valid_reg_2_0_i ), .CLK(pclk_c), .Q0(\je_data[7] ), 
    .Q1(\je_data[6] ), .F0(\je/N_2461_0_i ), .F1(\je/N_2452_0_i ));
  SLICE_1015 SLICE_1015( .DI1(\je/N_2433_0_i ), .DI0(\je/N_2450_0 ), 
    .C1(\je/c_state[1] ), .B1(\je/c_state[5] ), .A1(\je/wb_bit_buf[20] ), 
    .D0(\je/c_state[1] ), .C0(\je/c_state[0] ), .B0(\je/wb_bit_buf[21] ), 
    .CE(\je/img_valid_reg_2_0_i ), .CLK(pclk_c), .Q0(\je_data[5] ), 
    .Q1(\je_data[4] ), .F0(\je/N_2450_0 ), .F1(\je/N_2433_0_i ));
  SLICE_1017 SLICE_1017( .DI1(\je/N_2422_0 ), .DI0(\je/N_2424_0_i ), 
    .D1(\je/wb_bit_buf[18] ), .C1(\je/c_state[0] ), .B1(\je/c_state[1] ), 
    .D0(\je/c_state[5] ), .B0(\je/wb_bit_buf[19] ), .A0(\je/c_state[1] ), 
    .CE(\je/img_valid_reg_2_0_i ), .CLK(pclk_c), .Q0(\je_data[3] ), 
    .Q1(\je_data[2] ), .F0(\je/N_2424_0_i ), .F1(\je/N_2422_0 ));
  SLICE_1019 SLICE_1019( .DI1(\je/N_2395_0_i ), .DI0(\je/N_2412_0 ), 
    .D1(\je/c_state[1] ), .C1(\je/c_state[5] ), .B1(\je/wb_bit_buf[16] ), 
    .D0(\je/c_state[0] ), .C0(\je/c_state[1] ), .A0(\je/wb_bit_buf[17] ), 
    .CE(\je/img_valid_reg_2_0_i ), .CLK(pclk_c), .Q0(\je_data[1] ), 
    .Q1(\je_data[0] ), .F0(\je/N_2412_0 ), .F1(\je/N_2395_0_i ));
  SLICE_1022 SLICE_1022( .DI1(\je/cb_bit_cnt_cnst[0] ), 
    .DI0(\je/cb_bit_cnt_cnst[1] ), .D1(\je/cb_bit_cnt_cnst_sm9_0 ), 
    .C1(\je/cb_bit_cnt_cnst_m10_0[0] ), .B1(\je/c_state[0] ), 
    .A1(\je/cb_bit_cnt_cnst_m9[0] ), .D0(\je/cb_bit_cnt_cnst_m9[1] ), 
    .C0(\je/cb_bit_cnt_cnst_sm9_0 ), .B0(\je/cb_bit_cnt_cnst_m10[1] ), 
    .A0(\je/c_state[0] ), .CE(\je/un1_c_state_17_0_i ), .CLK(pclk_c), 
    .Q0(\je/cb_bit_cnt[1] ), .Q1(\je/cb_bit_cnt[0] ), 
    .F0(\je/cb_bit_cnt_cnst[1] ), .F1(\je/cb_bit_cnt_cnst[0] ));
  SLICE_1025 SLICE_1025( .DI1(\je/cb_bb_mask_cnst[10] ), 
    .DI0(\je/cb_bb_mask_cnst[11] ), .D1(\je/cb_bb_tmp[11] ), 
    .C1(\je/c_state[0] ), .B1(\je/cb_bb_tmp[12] ), .A1(\je/cb_bb_tmp[10] ), 
    .D0(\je/c_state[0] ), .C0(\je/cb_bb_tmp[11] ), .A0(\je/cb_bb_tmp[12] ), 
    .CE(\je/un1_c_state_17_0_i ), .CLK(pclk_c), .Q0(\je/cb_bb_mask[11] ), 
    .Q1(\je/cb_bb_mask[10] ), .F0(\je/cb_bb_mask_cnst[11] ), 
    .F1(\je/cb_bb_mask_cnst[10] ));
  SLICE_1027 SLICE_1027( .DI1(\je/cb_bb_mask_cnst[8] ), 
    .DI0(\je/cb_bb_mask_cnst[9] ), .C1(\je/cb_bit_cnt_cnst_sm9_0 ), 
    .A1(\je/c_state[0] ), .D0(\je/c_state[0] ), .C0(\je/cb_bb_tmp[9] ), 
    .B0(\je/cb_bb_tmp[10] ), .A0(\je/N_14_0 ), .CE(\je/un1_c_state_17_0_i ), 
    .CLK(pclk_c), .Q0(\je/cb_bb_mask[9] ), .Q1(\je/cb_bb_mask[8] ), 
    .F0(\je/cb_bb_mask_cnst[9] ), .F1(\je/cb_bb_mask_cnst[8] ));
  SLICE_1029 SLICE_1029( .DI1(\je/cb_bb_mask_cnst[6] ), 
    .DI0(\je/cb_bb_mask_cnst[7] ), .D1(\je/cb_bit_cnt_cnst_sm9_0 ), 
    .C1(\je/cb_bb_mask_cnst_m9_0[6] ), .B1(\je/c_state[0] ), 
    .A1(\je/N_65_mux ), .D0(\je/N_65_mux ), .C0(\je/cb_bit_cnt_cnst_sm9_0 ), 
    .B0(\je/cb_bb_tmp[7] ), .A0(\je/c_state[0] ), .CE(\je/un1_c_state_17_0_i ), 
    .CLK(pclk_c), .Q0(\je/cb_bb_mask[7] ), .Q1(\je/cb_bb_mask[6] ), 
    .F0(\je/cb_bb_mask_cnst[7] ), .F1(\je/cb_bb_mask_cnst[6] ));
  SLICE_1031 SLICE_1031( .DI1(\je/N_4153_i ), .DI0(\je/cb_bb_mask_cnst[5] ), 
    .D1(\je/c_state[0] ), .B1(\je/cb_bit_cnt_cnst_sm9_0 ), .A1(\je/N_61 ), 
    .D0(\je/N_65_mux ), .C0(\je/cb_bb_mask_cnst_m9_0[6] ), 
    .B0(\je/cb_bb_mask_cnst_sm9_0 ), .A0(\je/cb_bb_tmp[5] ), 
    .CE(\je/un1_c_state_17_0_i ), .CLK(pclk_c), .Q0(\je/cb_bb_mask[5] ), 
    .Q1(\je/cb_bb_mask[4] ), .F0(\je/cb_bb_mask_cnst[5] ), .F1(\je/N_4153_i ));
  SLICE_1033 SLICE_1033( .DI1(\je/cb_bb_mask_cnst[2] ), 
    .DI0(\je/cb_bb_mask_cnst[3] ), .D1(\je/N_65_mux ), 
    .C1(\je/cb_bb_mask_cnst_sm9_0 ), .B1(\je/cb_bb_tmp[3] ), 
    .A1(\je/cb_bb_tmp[2] ), .D0(\je/N_65_mux ), .C0(\je/cb_bb_tmp[3] ), 
    .B0(\je/cb_bit_cnt_cnst_sm9_0 ), .A0(\je/c_state[0] ), 
    .CE(\je/un1_c_state_17_0_i ), .CLK(pclk_c), .Q0(\je/cb_bb_mask[3] ), 
    .Q1(\je/cb_bb_mask[2] ), .F0(\je/cb_bb_mask_cnst[3] ), 
    .F1(\je/cb_bb_mask_cnst[2] ));
  SLICE_1035 SLICE_1035( .DI1(\je/c_state[4]/sig_115/FeedThruLUT ), 
    .DI0(\je/cb_bb_mask_cnst[1] ), .B1(\je/c_state[4] ), 
    .D0(\je/cb_bb_mask_cnst_m9_0[2] ), .C0(\je/cb_bb_mask_cnst_sm9_0 ), 
    .B0(\je/cb_bb_tmp[1] ), .A0(\je/N_65_mux ), .CE(\je/un1_c_state_17_0_i ), 
    .CLK(pclk_c), .Q0(\je/cb_bb_mask[1] ), .Q1(\je/cb_bb_mask[0] ), 
    .F0(\je/cb_bb_mask_cnst[1] ), .F1(\je/c_state[4]/sig_115/FeedThruLUT ));
  SLICE_1038 SLICE_1038( .DI1(\je/b_state_1 ), .DI0(\je/b_state_2 ), 
    .D1(\je/un1_c_state_31_0 ), .C1(\je/N_164 ), .B1(\je/N_117 ), 
    .A1(\je/b_state[2] ), .D0(\je/b_state[3] ), .C0(\je/un1_c_state_31_0 ), 
    .B0(\je/N_2384 ), .A0(\je/c_state[3] ), .CLK(pclk_c), .Q0(\je/b_state[3] ), 
    .Q1(\je/b_state[2] ), .F0(\je/b_state_2 ), .F1(\je/b_state_1 ));
  SLICE_1041 SLICE_1041( .DI1(\je/fdtbl_rom_d[6]/sig_117/FeedThruLUT ), 
    .DI0(\je/fdtbl_rom_data_2_0_dreg_ret_1/sig_116/FeedThruLUT ), 
    .C1(\je/fdtbl_rom_d[6] ), .B0(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/fdtbl_rom_d_o[7] ), 
    .Q1(\je/fdtbl_rom_d_o[6] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_1/sig_116/FeedThruLUT ), 
    .F1(\je/fdtbl_rom_d[6]/sig_117/FeedThruLUT ));
  SLICE_1043 SLICE_1043( .DI1(\je/fdtbl_rom_d[4]/sig_119/FeedThruLUT ), 
    .DI0(\je/fdtbl_rom_d[5]/sig_118/FeedThruLUT ), .D1(\je/fdtbl_rom_d[4] ), 
    .A0(\je/fdtbl_rom_d[5] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/fdtbl_rom_d_o[5] ), .Q1(\je/fdtbl_rom_d_o[4] ), 
    .F0(\je/fdtbl_rom_d[5]/sig_118/FeedThruLUT ), 
    .F1(\je/fdtbl_rom_d[4]/sig_119/FeedThruLUT ));
  SLICE_1045 SLICE_1045( .DI1(\je/fdtbl_rom_d[2]/sig_121/FeedThruLUT ), 
    .DI0(\je/fdtbl_rom_d[3]/sig_120/FeedThruLUT ), .C1(\je/fdtbl_rom_d[2] ), 
    .B0(\je/fdtbl_rom_d[3] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/fdtbl_rom_d_o[3] ), .Q1(\je/fdtbl_rom_d_o[2] ), 
    .F0(\je/fdtbl_rom_d[3]/sig_120/FeedThruLUT ), 
    .F1(\je/fdtbl_rom_d[2]/sig_121/FeedThruLUT ));
  SLICE_1049 SLICE_1049( .DI1(\je/dctdu_ram_do[14]/sig_125/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[15]/sig_124/FeedThruLUT ), 
    .B1(\je/dctdu_ram_do[14] ), .D0(\je/dctdu_ram_do[15] ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_do_o[15] ), .Q1(\je/dctdu_ram_do_o[14] ), 
    .F0(\je/dctdu_ram_do[15]/sig_124/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[14]/sig_125/FeedThruLUT ));
  SLICE_1051 SLICE_1051( .DI1(\je/dctdu_ram_do[12]/sig_127/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[13]/sig_126/FeedThruLUT ), 
    .D1(\je/dctdu_ram_do[12] ), .C0(\je/dctdu_ram_do[13] ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_do_o[13] ), .Q1(\je/dctdu_ram_do_o[12] ), 
    .F0(\je/dctdu_ram_do[13]/sig_126/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[12]/sig_127/FeedThruLUT ));
  SLICE_1053 SLICE_1053( .DI1(\je/dctdu_ram_do[10]/sig_129/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[11]/sig_128/FeedThruLUT ), 
    .B1(\je/dctdu_ram_do[10] ), .D0(\je/dctdu_ram_do[11] ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_do_o[11] ), .Q1(\je/dctdu_ram_do_o[10] ), 
    .F0(\je/dctdu_ram_do[11]/sig_128/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[10]/sig_129/FeedThruLUT ));
  SLICE_1055 SLICE_1055( .DI1(\je/dctdu_ram_do[8]/sig_131/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[9]/sig_130/FeedThruLUT ), .D1(\je/dctdu_ram_do[8] ), 
    .A0(\je/dctdu_ram_do[9] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/dctdu_ram_do_o[9] ), .Q1(\je/dctdu_ram_do_o[8] ), 
    .F0(\je/dctdu_ram_do[9]/sig_130/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[8]/sig_131/FeedThruLUT ));
  SLICE_1057 SLICE_1057( .DI1(\je/dctdu_ram_do[6]/sig_133/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[7]/sig_132/FeedThruLUT ), .D1(\je/dctdu_ram_do[6] ), 
    .A0(\je/dctdu_ram_do[7] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/dctdu_ram_do_o[7] ), .Q1(\je/dctdu_ram_do_o[6] ), 
    .F0(\je/dctdu_ram_do[7]/sig_132/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[6]/sig_133/FeedThruLUT ));
  SLICE_1060 SLICE_1060( .DI1(\je/dctdu_ram_do[2]/sig_136/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[3]/sig_135/FeedThruLUT ), .C1(\je/dctdu_ram_do[2] ), 
    .D0(\je/dctdu_ram_do[3] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/dctdu_ram_do_o[3] ), .Q1(\je/dctdu_ram_do_o[2] ), 
    .F0(\je/dctdu_ram_do[3]/sig_135/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[2]/sig_136/FeedThruLUT ));
  SLICE_1062 SLICE_1062( .DI1(\je/dctdu_ram_do[0]/sig_138/FeedThruLUT ), 
    .DI0(\je/dctdu_ram_do[1]/sig_137/FeedThruLUT ), .C1(\je/dctdu_ram_do[0] ), 
    .A0(\je/dctdu_ram_do[1] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/dctdu_ram_do_o[1] ), .Q1(\je/dctdu_ram_do_o[0] ), 
    .F0(\je/dctdu_ram_do[1]/sig_137/FeedThruLUT ), 
    .F1(\je/dctdu_ram_do[0]/sig_138/FeedThruLUT ));
  SLICE_1064 SLICE_1064( .DI1(\je/mult1_un2_temp_b[5]/sig_141/FeedThruLUT ), 
    .DI0(\je/mult1_un2_temp_b[6]/sig_139/FeedThruLUT ), 
    .C1(\je/mult1_un2_temp_b[5] ), .A0(\je/mult1_un2_temp_b[6] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b_o[6] ), 
    .Q1(\je/mult1_un2_temp_b_o[5] ), 
    .F0(\je/mult1_un2_temp_b[6]/sig_139/FeedThruLUT ), 
    .F1(\je/mult1_un2_temp_b[5]/sig_141/FeedThruLUT ));
  SLICE_1065 SLICE_1065( .DI1(\je/mult1_un2_temp_b_ac0_13_i ), 
    .DI0(\je/mult1_un2_temp_b[7]/sig_140/FeedThruLUT ), 
    .D1(\je/mult1_inf_abs0[6] ), .C1(\je/if_m2_0_a2_0 ), 
    .B1(\je/mult1_inf_abs0[7] ), .A1(\je/mult1_inf_abs0_a_1_c4 ), 
    .A0(\je/mult1_un2_temp_b[7] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q0(\je/mult1_un2_temp_b_o[7] ), .Q1(\je/mult1_un2_temp_b_o[8] ), 
    .F0(\je/mult1_un2_temp_b[7]/sig_140/FeedThruLUT ), 
    .F1(\je/mult1_un2_temp_b_ac0_13_i ));
  SLICE_1068 SLICE_1068( .DI1(\je/mult1_un2_temp_b[3]/sig_143/FeedThruLUT ), 
    .DI0(\je/mult1_un2_temp_b[4]/sig_142/FeedThruLUT ), 
    .C1(\je/mult1_un2_temp_b[3] ), .D0(\je/mult1_un2_temp_b[4] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b_o[4] ), 
    .Q1(\je/mult1_un2_temp_b_o[3] ), 
    .F0(\je/mult1_un2_temp_b[4]/sig_142/FeedThruLUT ), 
    .F1(\je/mult1_un2_temp_b[3]/sig_143/FeedThruLUT ));
  SLICE_1070 SLICE_1070( .DI1(\je/mult1_un2_temp_b[1]/sig_145/FeedThruLUT ), 
    .DI0(\je/mult1_un2_temp_b[2]/sig_144/FeedThruLUT ), 
    .A1(\je/mult1_un2_temp_b[1] ), .D0(\je/mult1_un2_temp_b[2] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q0(\je/mult1_un2_temp_b_o[2] ), 
    .Q1(\je/mult1_un2_temp_b_o[1] ), 
    .F0(\je/mult1_un2_temp_b[2]/sig_144/FeedThruLUT ), 
    .F1(\je/mult1_un2_temp_b[1]/sig_145/FeedThruLUT ));
  SLICE_1072 SLICE_1072( .DI1(\je/ac0_cnt_lm[4] ), .DI0(\je/ac0_cnt_lm[5] ), 
    .D1(\je/ac0_cnt_s[4] ), .C1(\je/ac0_cnt[4] ), .B1(\je/N_1476_0 ), 
    .A1(\je/N_268 ), .D0(\je/N_268 ), .C0(\je/N_1507_i ), 
    .B0(\je/ac0_cnt_s[5] ), .A0(\je/N_1476_0 ), .CE(\je/ac0_cnte_0_0 ), 
    .CLK(pclk_c), .Q0(\je/ac0_cnt[5] ), .Q1(\je/ac0_cnt[4] ), 
    .F0(\je/ac0_cnt_lm[5] ), .F1(\je/ac0_cnt_lm[4] ));
  SLICE_1074 SLICE_1074( .DI1(\je/ac0_cnt_lm[2] ), .DI0(\je/ac0_cnt_lm[3] ), 
    .D1(\je/N_1476_0 ), .C1(\je/N_268 ), .B1(\je/ac0_cnt[2] ), 
    .A1(\je/ac0_cnt_s[2] ), .D0(\je/ac0_cnt_s[3] ), .C0(\je/ac0_cnt[3] ), 
    .B0(\je/N_268 ), .A0(\je/N_1476_0 ), .CE(\je/ac0_cnte_0_0 ), .CLK(pclk_c), 
    .Q0(\je/ac0_cnt[3] ), .Q1(\je/ac0_cnt[2] ), .F0(\je/ac0_cnt_lm[3] ), 
    .F1(\je/ac0_cnt_lm[2] ));
  SLICE_1076 SLICE_1076( .DI1(\je/ac0_cnt_lm[0] ), .DI0(\je/ac0_cnt_lm[1] ), 
    .D1(\je/ac0_cnt[0] ), .C1(\je/ac0_cnt_s[0] ), .B1(\je/N_268 ), 
    .A1(\je/N_1476_0 ), .D0(\je/ac0_cnt_s[1] ), .C0(\je/N_268 ), 
    .B0(\je/N_1476_0 ), .A0(\je/ac0_cnt[1] ), .CE(\je/ac0_cnte_0_0 ), 
    .CLK(pclk_c), .Q0(\je/ac0_cnt[1] ), .Q1(\je/ac0_cnt[0] ), 
    .F0(\je/ac0_cnt_lm[1] ), .F1(\je/ac0_cnt_lm[0] ));
  SLICE_1081 SLICE_1081( .DI1(\je/b4$n51 ), .DI0(\je/m75_ns$n47 ), 
    .D1(\je/dct_comp_sel[1] ), .C1(\je/dct_comp_sel[0] ), .B1(\je/i4_mux_4 ), 
    .A1(\je/m97_ns ), .D0(\je/ram_rom/m69_ns ), .C0(\je/diff_DC17[8] ), 
    .B0(\je/ram_rom/m73_ns ), .A0(\je/ram_rom/m75_ns_1 ), .CLK(pclk_c), 
    .Q0(\je/fdtbl_rom_d[3] ), .Q1(\je/fdtbl_rom_d[4] ), .F0(\je/m75_ns$n47 ), 
    .F1(\je/b4$n51 ));
  SLICE_1083 SLICE_1083( .DI1(\je/b2$n50 ), .DI0(\je/m30$n49 ), 
    .D1(\je/dct_comp_sel[1] ), .C1(\je/dct_comp_sel[0] ), 
    .B1(\je/ram_rom/N_160_mux ), .A1(\je/ram_rom/m50_ns ), 
    .D0(\je/ram_rom/m15_e ), .C0(\je/diff_DC17[8] ), 
    .B0(\je/ram_rom/N_151_mux ), .A0(\je/ram_rom/m29_ns ), .CLK(pclk_c), 
    .Q0(\je/fdtbl_rom_d[1] ), .Q1(\je/fdtbl_rom_d[2] ), .F0(\je/m30$n49 ), 
    .F1(\je/b2$n50 ));
  SLICE_1086 SLICE_1086( .DI1(\je/m135_ns$n58 ), .DI0(\je/m119_ns$n52 ), 
    .D1(\je/ram_rom/i4_mux_5 ), .C1(\je/dct_comp_sel[0] ), 
    .B1(\je/dct_comp_sel[1] ), .A1(\je/ram_rom/m134 ), 
    .D0(\je/ram_rom/m119_ns_1 ), .C0(\je/ram_rom/m102 ), 
    .B0(\je/ram_rom/m106_ns ), .A0(\je/diff_DC17[8] ), .CLK(pclk_c), 
    .Q0(\je/fdtbl_rom_d[5] ), .Q1(\je/fdtbl_rom_d[6] ), .F0(\je/m119_ns$n52 ), 
    .F1(\je/m135_ns$n58 ));
  SLICE_1087 SLICE_1087( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[4] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[3] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[4] ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[4] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[3] ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[3] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/acht_bc_rom_d[3] ), .Q1(\je/acht_bc_rom_d[4] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[3] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[4] ));
  SLICE_1088 SLICE_1088( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[17] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[2] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[1] ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[1] ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[2] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[2] ), .CLK(pclk_c), 
    .Q0(\je/acht_bc_rom_d_i[2] ), .Q1(\je/acht_bb_rom_d[12] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[2] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[17] ));
  SLICE_1089 SLICE_1089( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[0] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[1] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[0] ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[0] ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[1] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[1] ), .CLK(pclk_c), 
    .Q0(\je/acht_bc_rom_d_i[1] ), .Q1(\je/acht_bc_rom_d_i[0] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[1] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[0] ));
  SLICE_1091 SLICE_1091( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[19] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[18] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[3] ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[3] ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[2] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[2] ), .CLK(pclk_c), 
    .Q0(\je/acht_bb_rom_d_i[13] ), .Q1(\je/acht_bb_rom_d_i[14] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[18] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[19] ));
  SLICE_1093 SLICE_1093( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[12] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[16] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[4] ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[4] ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[0] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[0] ), .CLK(pclk_c), 
    .Q0(\je/acht_bb_rom_d[11] ), .Q1(\je/acht_bb_rom_d[7] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[16] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[12] ));
  SLICE_1094 SLICE_1094( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[14] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[15] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[6] ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[6] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[7] ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[7] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/acht_bb_rom_d_i[10] ), .Q1(\je/acht_bb_rom_d_i[9] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[15] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[14] ));
  SLICE_1096 SLICE_1096( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[6] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[13] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[6] ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[6] ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[5] ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[5] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/acht_bb_rom_d_i[8] ), .Q1(\je/acht_bb_rom_d_i[1] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[13] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[6] ));
  SLICE_1098 SLICE_1098( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[10] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[11] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[2] ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[2] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[3] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[3] ), .CLK(pclk_c), 
    .Q0(\je/acht_bb_rom_d[6] ), .Q1(\je/acht_bb_rom_d[5] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[11] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[10] ));
  SLICE_1100 SLICE_1100( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[8] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[9] ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[0] ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[0] ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[1] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[1] ), .CLK(pclk_c), 
    .Q0(\je/acht_bb_rom_d[4] ), .Q1(\je/acht_bb_rom_d[3] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[9] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[8] ));
  SLICE_1102 SLICE_1102( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[5] ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[7] ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[5] ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[5] ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[7] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[7] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/acht_bb_rom_d[2] ), .Q1(\je/acht_bb_rom_d[0] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[7] ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[5] ));
  SLICE_1109 SLICE_1109( .DI1(\je/ram_rom/dcht_bb_rom_data_2[6] ), 
    .DI0(\je/ram_rom/dcht_bb_rom_data_2[5] ), .D1(\je/dcht_bb_rom_a[1] ), 
    .C1(\je/dcht_bb_rom_a[2] ), .B1(\je/ram_rom/m23_ns_1 ), 
    .A1(\je/dcht_bb_rom_a[3] ), .D0(\je/dcht_bb_rom_a[3] ), 
    .C0(\je/ram_rom/m26_ns_1 ), .B0(\je/ram_rom/m11 ), 
    .A0(\je/dcht_bb_rom_a[0] ), .CLK(pclk_c), .Q0(\je/dcht_bb_rom_d[0] ), 
    .Q1(\je/dcht_bb_rom_d[1] ), .F0(\je/ram_rom/dcht_bb_rom_data_2[5] ), 
    .F1(\je/ram_rom/dcht_bb_rom_data_2[6] ));
  SLICE_1111 SLICE_1111( .DI1(\je/ram_rom/N_38_0 ), .DI0(\je/ram_rom/N_40_0 ), 
    .D1(\je/ram_rom/m12_ns_1_0 ), .C1(\je/dcht_bb_rom_a[3] ), 
    .B1(\je/dcht_bb_rom_a[0] ), .A1(\je/ram_rom/m11 ), 
    .D0(\je/dcht_bb_rom_a[4] ), .C0(\je/dcht_bb_rom_a[1] ), 
    .B0(\je/dcht_bb_rom_a[3] ), .A0(\je/dcht_bb_rom_a[2] ), .CLK(pclk_c), 
    .Q0(\je/dcht_bc_rom_d[1] ), .Q1(\je/dcht_bc_rom_d[0] ), 
    .F0(\je/ram_rom/N_40_0 ), .F1(\je/ram_rom/N_38_0 ));
  SLICE_1114 SLICE_1114( .DI1(\je/ram_rom/dcht_bb_rom_data_2[13] ), 
    .DI0(\je/ram_rom/N_68$n54 ), .D1(\je/dcht_bb_rom_a[0] ), 
    .C1(\je/ram_rom/N_68 ), .B1(\je/ram_rom/N_44_0 ), 
    .D0(\je/dcht_bb_rom_a[4] ), .C0(\je/dcht_bb_rom_a[1] ), 
    .B0(\je/dcht_bb_rom_a[3] ), .A0(\je/dcht_bb_rom_a[2] ), .CLK(pclk_c), 
    .Q0(\je/dcht_bb_rom_d[9] ), .Q1(\je/dcht_bb_rom_d[8] ), 
    .F0(\je/ram_rom/N_68$n54 ), .F1(\je/ram_rom/dcht_bb_rom_data_2[13] ));
  SLICE_1116 SLICE_1116( .DI1(\je/ram_rom/dcht_bb_rom_data_2[11] ), 
    .DI0(\je/ram_rom/N_44_0$n55 ), .D1(\je/ram_rom/dcht_bb_rom_data_2[10] ), 
    .B1(\je/ram_rom/N_44_0 ), .A1(\je/dcht_bb_rom_a[0] ), 
    .D0(\je/dcht_bb_rom_a[2] ), .C0(\je/dcht_bb_rom_a[4] ), 
    .B0(\je/dcht_bb_rom_a[1] ), .A0(\je/dcht_bb_rom_a[3] ), .CLK(pclk_c), 
    .Q0(\je/dcht_bb_rom_d[7] ), .Q1(\je/dcht_bb_rom_d[6] ), 
    .F0(\je/ram_rom/N_44_0$n55 ), .F1(\je/ram_rom/dcht_bb_rom_data_2[11] ));
  SLICE_1118 SLICE_1118( .DI1(\je/ram_rom/dcht_bb_rom_data_2[9] ), 
    .DI0(\je/ram_rom/dcht_bb_rom_data_2[10]$n56 ), 
    .D1(\je/ram_rom/dcht_bb_rom_data_2[10] ), .C1(\je/dcht_bb_rom_a[0] ), 
    .A1(\je/ram_rom/dcht_bb_rom_data_2[8] ), .D0(\je/dcht_bb_rom_a[2] ), 
    .C0(\je/dcht_bb_rom_a[3] ), .B0(\je/dcht_bb_rom_a[1] ), 
    .A0(\je/dcht_bb_rom_a[4] ), .CLK(pclk_c), .Q0(\je/dcht_bb_rom_d[5] ), 
    .Q1(\je/dcht_bb_rom_d[4] ), .F0(\je/ram_rom/dcht_bb_rom_data_2[10]$n56 ), 
    .F1(\je/ram_rom/dcht_bb_rom_data_2[9] ));
  SLICE_1120 SLICE_1120( .DI1(\je/ram_rom/dcht_bb_rom_data_2[7] ), 
    .DI0(\je/ram_rom/dcht_bb_rom_data_2[8]$n57 ), .D1(\je/dcht_bb_rom_a[1] ), 
    .C1(\je/dcht_bb_rom_a[0] ), .B1(\je/dcht_bb_rom_a[3] ), 
    .A1(\je/dcht_bb_rom_a[2] ), .D0(\je/dcht_bb_rom_a[2] ), 
    .C0(\je/dcht_bb_rom_a[1] ), .B0(\je/dcht_bb_rom_a[4] ), 
    .A0(\je/dcht_bb_rom_a[3] ), .CLK(pclk_c), .Q0(\je/dcht_bb_rom_d[3] ), 
    .Q1(\je/dcht_bb_rom_d[2] ), .F0(\je/ram_rom/dcht_bb_rom_data_2[8]$n57 ), 
    .F1(\je/ram_rom/dcht_bb_rom_data_2[7] ));
  SLICE_1123 SLICE_1123( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[6]/sig_148/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[7]/sig_147/FeedThruLUT ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[6] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[7] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[7] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[6] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[7]/sig_147/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[6]/sig_148/FeedThruLUT ));
  SLICE_1125 SLICE_1125( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[4]/sig_150/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[5]/sig_149/FeedThruLUT ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[4] ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[5] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[5] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[4] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[5]/sig_149/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[4]/sig_150/FeedThruLUT ));
  SLICE_1127 SLICE_1127( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[2]/sig_152/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[3]/sig_151/FeedThruLUT ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[2] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[3] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[3] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[2] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[3]/sig_151/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[2]/sig_152/FeedThruLUT ));
  SLICE_1129 SLICE_1129( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[0]/sig_154/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[1]/sig_153/FeedThruLUT ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[0] ), 
    .C0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[1] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[1] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_0_OLD[0] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[1]/sig_153/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[0]/sig_154/FeedThruLUT ));
  SLICE_1131 SLICE_1131( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[6]/sig_156/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[7]/sig_155/FeedThruLUT ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[6] ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[7] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[7] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[6] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[7]/sig_155/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[6]/sig_156/FeedThruLUT ));
  SLICE_1133 SLICE_1133( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[4]/sig_158/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[5]/sig_157/FeedThruLUT ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[4] ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[5] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[5] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[4] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[5]/sig_157/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[4]/sig_158/FeedThruLUT ));
  SLICE_1135 SLICE_1135( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[2]/sig_160/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[3]/sig_159/FeedThruLUT ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[2] ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[3] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[3] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[2] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[3]/sig_159/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[2]/sig_160/FeedThruLUT ));
  SLICE_1137 SLICE_1137( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[0]/sig_162/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[1]/sig_161/FeedThruLUT ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[0] ), 
    .B0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[1] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[1] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_1_OLD[0] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[1]/sig_161/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[0]/sig_162/FeedThruLUT ));
  SLICE_1140 SLICE_1140( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[2]/sig_165/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[3]/sig_164/FeedThruLUT ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[2] ), 
    .A0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[3] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[3] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[2] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[3]/sig_164/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[2]/sig_165/FeedThruLUT ));
  SLICE_1142 SLICE_1142( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[0]/sig_167/FeedThruLUT ), 
    .DI0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[1]/sig_166/FeedThruLUT ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[0] ), 
    .D0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[1] ), 
    .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), .CLK(pclk_c), 
    .Q0(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[1] ), 
    .Q1(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[0] ), 
    .F0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[1]/sig_166/FeedThruLUT ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[0]/sig_167/FeedThruLUT ));
  SLICE_1147 SLICE_1147( .DI1(\je/dct/c_state_0_scalar ), 
    .DI0(\je/dct/c_state_scalar ), .D1(\je/dct/c_state[2] ), 
    .C1(\je/dct/N_26_0 ), .B1(\je/dct/c_state[1] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/c_state[1] ), .B0(\je/dct/N_29_0_0 ), .A0(\je/dct/c_state[2] ), 
    .CLK(pclk_c), .Q0(\je/dct/c_state[3] ), .Q1(\je/dct/c_state[2] ), 
    .F0(\je/dct/c_state_scalar ), .F1(\je/dct/c_state_0_scalar ));
  SLICE_1149 SLICE_1149( .DI1(\je/dct/N_19_0 ), .DI0(\je/dct/c_state_ns[1] ), 
    .D1(\je/dct/m13_i_a3_1_0 ), .C1(\je/dct/m13_i_1 ), .B1(\je/N_312 ), 
    .A1(\je/N_1638 ), .D0(\je/dct/N_53_0 ), .C0(\je/dct/c_state[1] ), 
    .B0(\je/dct/N_97 ), .A0(\je/dct/c_state[0] ), .CLK(pclk_c), 
    .Q0(\je/dct/c_state[1] ), .Q1(\je/dct/c_state[0] ), 
    .F0(\je/dct/c_state_ns[1] ), .F1(\je/dct/N_19_0 ));
  SLICE_1151 SLICE_1151( .DI1(\je/dct/tmp_du[4]_RNO[13] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[12] ), .D1(\je/dct/N_4655 ), 
    .C1(\je/dct/un81_tmp_du_cry_12_0_S1 ), .B1(\je/dct/c_state[2] ), 
    .D0(\je/dct/un81_tmp_du_cry_12_0_S0 ), .B0(\je/dct/N_4674 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][12] ), .Q1(\je/dct/tmp_du[4][13] ), 
    .F0(\je/dct/tmp_du[4]_RNO[12] ), .F1(\je/dct/tmp_du[4]_RNO[13] ));
  SLICE_1152 SLICE_1152( .DI1(\je/dct/tmp_du[4]_RNO[10] ), 
    .DI0(\je/dct/N_4002 ), .D1(\je/dct/un81_tmp_du_cry_10_0_S0 ), 
    .C1(\je/dct/N_4712 ), .B1(\je/dct/c_state[2] ), .D0(\je/dct/N_4693 ), 
    .C0(\je/dct/c_state[2] ), .A0(\je/dct/un81_tmp_du_cry_10_0_S1 ), 
    .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][11] ), .Q1(\je/dct/tmp_du[4][10] ), 
    .F0(\je/dct/N_4002 ), .F1(\je/dct/tmp_du[4]_RNO[10] ));
  SLICE_1154 SLICE_1154( .DI1(\je/dct/tmp_du[4]_RNO[8] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[9] ), .C1(\je/dct/N_4248 ), 
    .B1(\je/dct/un81_tmp_du_cry_8_0_S0 ), .A1(\je/dct/c_state[2] ), 
    .D0(\je/dct/c_state[2] ), .B0(\je/dct/un81_tmp_du_cry_8_0_S1 ), 
    .A0(\je/dct/N_4229 ), .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][9] ), .Q1(\je/dct/tmp_du[4][8] ), 
    .F0(\je/dct/tmp_du[4]_RNO[9] ), .F1(\je/dct/tmp_du[4]_RNO[8] ));
  SLICE_1156 SLICE_1156( .DI1(\je/dct/tmp_du[4]_RNO[6] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[7] ), .C1(\je/dct/un81_tmp_du_cry_6_0_S0 ), 
    .B1(\je/dct/N_5266 ), .A1(\je/dct/c_state[2] ), .D0(\je/dct/c_state[2] ), 
    .B0(\je/dct/un81_tmp_du_cry_6_0_S1 ), .A0(\je/dct/N_4267 ), 
    .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][7] ), .Q1(\je/dct/tmp_du[4][6] ), 
    .F0(\je/dct/tmp_du[4]_RNO[7] ), .F1(\je/dct/tmp_du[4]_RNO[6] ));
  SLICE_1158 SLICE_1158( .DI1(\je/dct/tmp_du[4]_RNO[4] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[5] ), .D1(\je/dct/c_state[2] ), 
    .C1(\je/dct/N_5268 ), .B1(\je/dct/un81_tmp_du_cry_4_0_S0 ), 
    .D0(\je/dct/un81_tmp_du_cry_4_0_S1 ), .C0(\je/dct/N_5267 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][5] ), .Q1(\je/dct/tmp_du[4][4] ), 
    .F0(\je/dct/tmp_du[4]_RNO[5] ), .F1(\je/dct/tmp_du[4]_RNO[4] ));
  SLICE_1160 SLICE_1160( .DI1(\je/dct/tmp_du[4]_RNO[2] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[3] ), .D1(\je/dct/un81_tmp_du_cry_2_0_S0 ), 
    .C1(\je/dct/N_5270 ), .B1(\je/dct/c_state[2] ), .D0(\je/dct/N_5269 ), 
    .C0(\je/dct/un81_tmp_du_cry_2_0_S1 ), .A0(\je/dct/c_state[2] ), 
    .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][3] ), .Q1(\je/dct/tmp_du[4][2] ), 
    .F0(\je/dct/tmp_du[4]_RNO[3] ), .F1(\je/dct/tmp_du[4]_RNO[2] ));
  SLICE_1162 SLICE_1162( .DI1(\je/dct/tmp_du[4]_RNO[0] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[1] ), .D1(\je/dct/c_state[2] ), 
    .C1(\je/dct/N_5272 ), .B1(\je/dct/un81_tmp_du_cry_0_0_S0 ), 
    .D0(\je/dct/N_5271 ), .C0(\je/dct/un81_tmp_du_cry_0_0_S1 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][1] ), .Q1(\je/dct/tmp_du[4][0] ), 
    .F0(\je/dct/tmp_du[4]_RNO[1] ), .F1(\je/dct/tmp_du[4]_RNO[0] ));
  SLICE_1164 SLICE_1164( .DI1(\je/dct/tmp_du[0]_RNO[8] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[9] ), .D1(\je/dct/c_state[2] ), 
    .C1(\je/dct/N_4248 ), .B1(\je/dct/un78_tmp_du_cry_7_0_S1 ), 
    .C0(\je/dct/N_4229 ), .B0(\je/dct/un78_tmp_du_cry_9_0_S0 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][9] ), .Q1(\je/dct/tmp_du[0][8] ), 
    .F0(\je/dct/tmp_du[0]_RNO[9] ), .F1(\je/dct/tmp_du[0]_RNO[8] ));
  SLICE_1166 SLICE_1166( .DI1(\je/dct/tmp_du[0]_RNO[6] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[7] ), .D1(\je/dct/N_5266 ), 
    .C1(\je/dct/c_state[2] ), .A1(\je/dct/un78_tmp_du_cry_5_0_S1 ), 
    .D0(\je/dct/c_state[2] ), .B0(\je/dct/un78_tmp_du_cry_7_0_S0 ), 
    .A0(\je/dct/N_4267 ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][7] ), .Q1(\je/dct/tmp_du[0][6] ), 
    .F0(\je/dct/tmp_du[0]_RNO[7] ), .F1(\je/dct/tmp_du[0]_RNO[6] ));
  SLICE_1168 SLICE_1168( .DI1(\je/dct/tmp_du[0]_RNO[4] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[5] ), .D1(\je/dct/N_5268 ), 
    .B1(\je/dct/c_state[2] ), .A1(\je/dct/un78_tmp_du_cry_3_0_S1 ), 
    .D0(\je/dct/N_5267 ), .B0(\je/dct/un78_tmp_du_cry_5_0_S0 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][5] ), .Q1(\je/dct/tmp_du[0][4] ), 
    .F0(\je/dct/tmp_du[0]_RNO[5] ), .F1(\je/dct/tmp_du[0]_RNO[4] ));
  SLICE_1170 SLICE_1170( .DI1(\je/dct/tmp_du[0]_RNO[2] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[3] ), .C1(\je/dct/N_5270 ), 
    .B1(\je/dct/c_state[2] ), .A1(\je/dct/un78_tmp_du_cry_1_0_S1 ), 
    .D0(\je/dct/N_5269 ), .B0(\je/dct/un78_tmp_du_cry_3_0_S0 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][3] ), .Q1(\je/dct/tmp_du[0][2] ), 
    .F0(\je/dct/tmp_du[0]_RNO[3] ), .F1(\je/dct/tmp_du[0]_RNO[2] ));
  SLICE_1172 SLICE_1172( .DI1(\je/dct/tmp_du[0]_RNO[0] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[1] ), .D1(\je/dct/un78_tmp_du_cry_0_0_S1 ), 
    .C1(\je/dct/c_state[2] ), .A1(\je/dct/N_5272 ), .D0(\je/dct/N_5271 ), 
    .C0(\je/dct/un78_tmp_du_cry_1_0_S0 ), .B0(\je/dct/c_state[2] ), 
    .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][1] ), .Q1(\je/dct/tmp_du[0][0] ), 
    .F0(\je/dct/tmp_du[0]_RNO[1] ), .F1(\je/dct/tmp_du[0]_RNO[0] ));
  SLICE_1174 SLICE_1174( .DI1(\je/dct/tmp_du[4]_RNO[16] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[17] ), .D1(\je/dct/un81_tmp_du_cry_16_0_S0 ), 
    .C1(\je/dct/c_state[2] ), .B1(\je/dct/N_4598 ), 
    .D0(\je/dct/un81_tmp_du_cry_16_0_S1 ), .C0(\je/dct/N_4579 ), 
    .B0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][17] ), .Q1(\je/dct/tmp_du[4][16] ), 
    .F0(\je/dct/tmp_du[4]_RNO[17] ), .F1(\je/dct/tmp_du[4]_RNO[16] ));
  SLICE_1176 SLICE_1176( .DI1(\je/dct/tmp_du[4]_RNO[14] ), 
    .DI0(\je/dct/tmp_du[4]_RNO[15] ), .D1(\je/dct/un81_tmp_du_cry_14_0_S0 ), 
    .C1(\je/dct/N_4636 ), .B1(\je/dct/c_state[2] ), .D0(\je/dct/N_4617 ), 
    .C0(\je/dct/c_state[2] ), .B0(\je/dct/un81_tmp_du_cry_14_0_S1 ), 
    .CE(\je/dct/un1_tmp_du[7]11_8_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[4][15] ), .Q1(\je/dct/tmp_du[4][14] ), 
    .F0(\je/dct/tmp_du[4]_RNO[15] ), .F1(\je/dct/tmp_du[4]_RNO[14] ));
  SLICE_1179 SLICE_1179( .DI1(\je/dct/tmp12_RNO[7] ), 
    .DI0(\je/dct/tmp12_RNO[6] ), .C1(\je/dct/c_state[1] ), 
    .B1(\je/dct/un1_tmp12_cry_6_0_S1 ), .A1(\je/dct/tmp7[4] ), 
    .C0(\je/dct/un1_tmp12_cry_6_0_S0 ), .B0(\je/dct/c_state[1] ), 
    .A0(\je/dct/tmp7[3] ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[6] ), .Q1(\je/dct/tmp12[7] ), .F0(\je/dct/tmp12_RNO[6] ), 
    .F1(\je/dct/tmp12_RNO[7] ));
  SLICE_1180 SLICE_1180( .DI1(\je/dct/tmp12_RNO[4] ), 
    .DI0(\je/dct/tmp12_RNO[5] ), .C1(\je/dct/tmp7[1] ), 
    .B1(\je/dct/un1_tmp12_cry_4_0_S0 ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/tmp7[2] ), .C0(\je/dct/un1_tmp12_cry_4_0_S1 ), 
    .B0(\je/dct/c_state[1] ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[5] ), .Q1(\je/dct/tmp12[4] ), .F0(\je/dct/tmp12_RNO[5] ), 
    .F1(\je/dct/tmp12_RNO[4] ));
  SLICE_1182 SLICE_1182( .DI1(\je/dct/tmp12_RNO[2] ), 
    .DI0(\je/dct/tmp12_RNO[3] ), .D1(\je/dct/un1_tmp12_cry_2_0_S0 ), 
    .C1(\je/dct/c_state[1] ), .C0(\je/dct/un1_tmp12_cry_2_0_S1 ), 
    .B0(\je/dct/c_state[1] ), .A0(\je/dct/tmp7[0] ), .CE(\je/dct/N_29_0 ), 
    .CLK(pclk_c), .Q0(\je/dct/tmp12[3] ), .Q1(\je/dct/tmp12[2] ), 
    .F0(\je/dct/tmp12_RNO[3] ), .F1(\je/dct/tmp12_RNO[2] ));
  SLICE_1184 SLICE_1184( .DI1(\je/dct/tmp12_RNO[0] ), 
    .DI0(\je/dct/tmp12_RNO[1] ), .C1(\je/dct/c_state[1] ), 
    .B1(\je/dct/un1_tmp12_cry_0_0_S0 ), .D0(\je/dct/c_state[1] ), 
    .B0(\je/dct/un1_tmp12_cry_0_0_S1 ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[1] ), .Q1(\je/dct/tmp12[0] ), .F0(\je/dct/tmp12_RNO[1] ), 
    .F1(\je/dct/tmp12_RNO[0] ));
  SLICE_1186 SLICE_1186( .DI1(\je/dct/tmp_du[0]_RNO[16] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[17] ), .D1(\je/dct/c_state[2] ), 
    .C1(\je/dct/N_4598 ), .A1(\je/dct/un78_tmp_du_cry_15_0_S1 ), 
    .D0(\je/dct/N_4579 ), .C0(\je/dct/c_state[2] ), 
    .A0(\je/dct/un78_tmp_du_s_17_0_S0 ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), 
    .CLK(pclk_c), .Q0(\je/dct/tmp_du[0][17] ), .Q1(\je/dct/tmp_du[0][16] ), 
    .F0(\je/dct/tmp_du[0]_RNO[17] ), .F1(\je/dct/tmp_du[0]_RNO[16] ));
  SLICE_1188 SLICE_1188( .DI1(\je/dct/tmp_du[0]_RNO[14] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[15] ), .D1(\je/dct/c_state[2] ), 
    .B1(\je/dct/un78_tmp_du_cry_13_0_S1 ), .A1(\je/dct/N_4636 ), 
    .C0(\je/dct/un78_tmp_du_cry_15_0_S0 ), .B0(\je/dct/N_4617 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][15] ), .Q1(\je/dct/tmp_du[0][14] ), 
    .F0(\je/dct/tmp_du[0]_RNO[15] ), .F1(\je/dct/tmp_du[0]_RNO[14] ));
  SLICE_1190 SLICE_1190( .DI1(\je/dct/tmp_du[0]_RNO[12] ), 
    .DI0(\je/dct/tmp_du[0]_RNO[13] ), .D1(\je/dct/c_state[2] ), 
    .C1(\je/dct/N_4674 ), .B1(\je/dct/un78_tmp_du_cry_11_0_S1 ), 
    .D0(\je/dct/N_4655 ), .C0(\je/dct/un78_tmp_du_cry_13_0_S0 ), 
    .A0(\je/dct/c_state[2] ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][13] ), .Q1(\je/dct/tmp_du[0][12] ), 
    .F0(\je/dct/tmp_du[0]_RNO[13] ), .F1(\je/dct/tmp_du[0]_RNO[12] ));
  SLICE_1192 SLICE_1192( .DI1(\je/dct/tmp_du[0]_RNO[10] ), 
    .DI0(\je/dct/N_4694 ), .D1(\je/dct/un78_tmp_du_cry_9_0_S1 ), 
    .C1(\je/dct/N_4712 ), .B1(\je/dct/c_state[2] ), 
    .D0(\je/dct/un78_tmp_du_cry_11_0_S0 ), .C0(\je/dct/c_state[2] ), 
    .B0(\je/dct/N_4693 ), .CE(\je/dct/un1_tmp_du[7]11_11_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[0][11] ), .Q1(\je/dct/tmp_du[0][10] ), 
    .F0(\je/dct/N_4694 ), .F1(\je/dct/tmp_du[0]_RNO[10] ));
  SLICE_1194 SLICE_1194( .DI1(\je/dct/tmp6_RNO[2] ), 
    .DI0(\je/dct/tmp6_RNO[3] ), .C1(\je/dct/c_state[1] ), 
    .B1(\je/dct/un1_tmp6_cry_2_0_S0 ), .D0(\je/dct/un1_tmp6_cry_2_0_S1 ), 
    .C0(\je/dct/tmp13[0] ), .B0(\je/dct/c_state[1] ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), .Q0(\je/dct/tmp6[3] ), 
    .Q1(\je/dct/tmp6[2] ), .F0(\je/dct/tmp6_RNO[3] ), 
    .F1(\je/dct/tmp6_RNO[2] ));
  SLICE_1196 SLICE_1196( .DI1(\je/dct/tmp6_RNO[0] ), 
    .DI0(\je/dct/tmp6_RNO[1] ), .C1(\je/dct/c_state[1] ), 
    .A1(\je/dct/un1_tmp6_cry_0_0_S0 ), .B0(\je/dct/c_state[1] ), 
    .A0(\je/dct/un1_tmp6_cry_0_0_S1 ), .CE(\je/dct/c_state_RNIOKM31_0[0] ), 
    .CLK(pclk_c), .Q0(\je/dct/tmp6[1] ), .Q1(\je/dct/tmp6[0] ), 
    .F0(\je/dct/tmp6_RNO[1] ), .F1(\je/dct/tmp6_RNO[0] ));
  SLICE_1198 SLICE_1198( .DI1(\je/dct/tmp12_RNO[16] ), 
    .DI0(\je/dct/tmp12_RNO[17] ), .D1(\je/dct/tmp7[13] ), 
    .C1(\je/dct/un1_tmp12_cry_16_0_S0 ), .B1(\je/dct/c_state[1] ), 
    .C0(\je/dct/tmp7[14] ), .B0(\je/dct/un1_tmp12_cry_16_0_S1 ), 
    .A0(\je/dct/c_state[1] ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[17] ), .Q1(\je/dct/tmp12[16] ), 
    .F0(\je/dct/tmp12_RNO[17] ), .F1(\je/dct/tmp12_RNO[16] ));
  SLICE_1200 SLICE_1200( .DI1(\je/dct/tmp12_RNO[14] ), 
    .DI0(\je/dct/tmp12_RNO[15] ), .D1(\je/dct/c_state[1] ), 
    .C1(\je/dct/un1_tmp12_cry_14_0_S0 ), .A1(\je/dct/tmp7[11] ), 
    .D0(\je/dct/un1_tmp12_cry_14_0_S1 ), .B0(\je/dct/tmp7[12] ), 
    .A0(\je/dct/c_state[1] ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[15] ), .Q1(\je/dct/tmp12[14] ), 
    .F0(\je/dct/tmp12_RNO[15] ), .F1(\je/dct/tmp12_RNO[14] ));
  SLICE_1202 SLICE_1202( .DI1(\je/dct/tmp12_RNO[12] ), 
    .DI0(\je/dct/tmp12_RNO[13] ), .D1(\je/dct/tmp7[9] ), 
    .C1(\je/dct/un1_tmp12_cry_12_0_S0 ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/c_state[1] ), .C0(\je/dct/un1_tmp12_cry_12_0_S1 ), 
    .B0(\je/dct/tmp7[10] ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[13] ), .Q1(\je/dct/tmp12[12] ), 
    .F0(\je/dct/tmp12_RNO[13] ), .F1(\je/dct/tmp12_RNO[12] ));
  SLICE_1204 SLICE_1204( .DI1(\je/dct/tmp12_RNO[10] ), 
    .DI0(\je/dct/tmp12_RNO[11] ), .D1(\je/dct/tmp7[7] ), 
    .C1(\je/dct/un1_tmp12_cry_10_0_S0 ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/c_state[1] ), .B0(\je/dct/tmp7[8] ), 
    .A0(\je/dct/un1_tmp12_cry_10_0_S1 ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[11] ), .Q1(\je/dct/tmp12[10] ), 
    .F0(\je/dct/tmp12_RNO[11] ), .F1(\je/dct/tmp12_RNO[10] ));
  SLICE_1206 SLICE_1206( .DI1(\je/dct/tmp12_RNO[8] ), 
    .DI0(\je/dct/tmp12_RNO[9] ), .C1(\je/dct/c_state[1] ), 
    .B1(\je/dct/tmp7[5] ), .A1(\je/dct/un1_tmp12_cry_8_0_S0 ), 
    .D0(\je/dct/c_state[1] ), .B0(\je/dct/tmp7[6] ), 
    .A0(\je/dct/un1_tmp12_cry_8_0_S1 ), .CE(\je/dct/N_29_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp12[9] ), .Q1(\je/dct/tmp12[8] ), .F0(\je/dct/tmp12_RNO[9] ), 
    .F1(\je/dct/tmp12_RNO[8] ));
  SLICE_1209 SLICE_1209( .DI1(\je/dct/tmp6_RNO[16] ), 
    .DI0(\je/dct/tmp6_RNO[17] ), .D1(\je/dct/un1_tmp6_cry_16_0_S0 ), 
    .C1(\je/dct/tmp13[13] ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/c_state[1] ), .C0(\je/dct/tmp13[14] ), 
    .A0(\je/dct/un1_tmp6_cry_16_0_S1 ), .CE(\je/dct/c_state_RNIOKM31_0[0] ), 
    .CLK(pclk_c), .Q0(\je/dct/tmp6[17] ), .Q1(\je/dct/tmp6[16] ), 
    .F0(\je/dct/tmp6_RNO[17] ), .F1(\je/dct/tmp6_RNO[16] ));
  SLICE_1211 SLICE_1211( .DI1(\je/dct/tmp6_RNO[14] ), 
    .DI0(\je/dct/tmp6_RNO[15] ), .D1(\je/dct/tmp13[11] ), 
    .B1(\je/dct/un1_tmp6_cry_14_0_S0 ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/c_state[1] ), .C0(\je/dct/tmp13[12] ), 
    .B0(\je/dct/un1_tmp6_cry_14_0_S1 ), .CE(\je/dct/c_state_RNIOKM31_0[0] ), 
    .CLK(pclk_c), .Q0(\je/dct/tmp6[15] ), .Q1(\je/dct/tmp6[14] ), 
    .F0(\je/dct/tmp6_RNO[15] ), .F1(\je/dct/tmp6_RNO[14] ));
  SLICE_1213 SLICE_1213( .DI1(\je/dct/tmp6_RNO[12] ), 
    .DI0(\je/dct/tmp6_RNO[13] ), .D1(\je/dct/tmp13[9] ), 
    .C1(\je/dct/c_state[1] ), .B1(\je/dct/un1_tmp6_cry_12_0_S0 ), 
    .D0(\je/dct/un1_tmp6_cry_12_0_S1 ), .B0(\je/dct/c_state[1] ), 
    .A0(\je/dct/tmp13[10] ), .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp6[13] ), .Q1(\je/dct/tmp6[12] ), .F0(\je/dct/tmp6_RNO[13] ), 
    .F1(\je/dct/tmp6_RNO[12] ));
  SLICE_1215 SLICE_1215( .DI1(\je/dct/tmp6_RNO[10] ), 
    .DI0(\je/dct/tmp6_RNO[11] ), .D1(\je/dct/tmp13[7] ), 
    .C1(\je/dct/c_state[1] ), .A1(\je/dct/un1_tmp6_cry_10_0_S0 ), 
    .D0(\je/dct/c_state[1] ), .B0(\je/dct/un1_tmp6_cry_10_0_S1 ), 
    .A0(\je/dct/tmp13[8] ), .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp6[11] ), .Q1(\je/dct/tmp6[10] ), .F0(\je/dct/tmp6_RNO[11] ), 
    .F1(\je/dct/tmp6_RNO[10] ));
  SLICE_1217 SLICE_1217( .DI1(\je/dct/tmp6_RNO[8] ), 
    .DI0(\je/dct/tmp6_RNO[9] ), .C1(\je/dct/c_state[1] ), 
    .B1(\je/dct/un1_tmp6_cry_8_0_S0 ), .A1(\je/dct/tmp13[5] ), 
    .C0(\je/dct/tmp13[6] ), .B0(\je/dct/c_state[1] ), 
    .A0(\je/dct/un1_tmp6_cry_8_0_S1 ), .CE(\je/dct/c_state_RNIOKM31_0[0] ), 
    .CLK(pclk_c), .Q0(\je/dct/tmp6[9] ), .Q1(\je/dct/tmp6[8] ), 
    .F0(\je/dct/tmp6_RNO[9] ), .F1(\je/dct/tmp6_RNO[8] ));
  SLICE_1219 SLICE_1219( .DI1(\je/dct/tmp6_RNO[6] ), 
    .DI0(\je/dct/tmp6_RNO[7] ), .D1(\je/dct/un1_tmp6_cry_6_0_S0 ), 
    .C1(\je/dct/tmp13[3] ), .A1(\je/dct/c_state[1] ), .D0(\je/dct/c_state[1] ), 
    .C0(\je/dct/tmp13[4] ), .B0(\je/dct/un1_tmp6_cry_6_0_S1 ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), .Q0(\je/dct/tmp6[7] ), 
    .Q1(\je/dct/tmp6[6] ), .F0(\je/dct/tmp6_RNO[7] ), 
    .F1(\je/dct/tmp6_RNO[6] ));
  SLICE_1221 SLICE_1221( .DI1(\je/dct/tmp6_RNO[4] ), 
    .DI0(\je/dct/tmp6_RNO[5] ), .C1(\je/dct/un1_tmp6_cry_4_0_S0 ), 
    .B1(\je/dct/tmp13[1] ), .A1(\je/dct/c_state[1] ), .D0(\je/dct/tmp13[2] ), 
    .C0(\je/dct/un1_tmp6_cry_4_0_S1 ), .B0(\je/dct/c_state[1] ), 
    .CE(\je/dct/c_state_RNIOKM31_0[0] ), .CLK(pclk_c), .Q0(\je/dct/tmp6[5] ), 
    .Q1(\je/dct/tmp6[4] ), .F0(\je/dct/tmp6_RNO[5] ), 
    .F1(\je/dct/tmp6_RNO[4] ));
  SLICE_1223 SLICE_1223( .DI1(\je/dct/tmp2_RNO[7] ), 
    .DI0(\je/dct/tmp2_RNO[6] ), .D1(\je/dct/tmp20[5] ), 
    .C1(\je/dct/c_state[1] ), .B1(\je/dct/un1_tmp2_5_cry_7_0_S0 ), 
    .D0(\je/dct/c_state[1] ), .C0(\je/dct/un1_tmp2_5_cry_5_0_S1 ), 
    .B0(\je/dct/tmp20[4] ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[6] ), .Q1(\je/dct/tmp2[7] ), .F0(\je/dct/tmp2_RNO[6] ), 
    .F1(\je/dct/tmp2_RNO[7] ));
  SLICE_1224 SLICE_1224( .DI1(\je/dct/tmp2_RNO[4] ), 
    .DI0(\je/dct/tmp2_RNO[5] ), .D1(\je/dct/c_state[1] ), 
    .C1(\je/dct/tmp20[2] ), .A1(\je/dct/un1_tmp2_5_cry_3_0_S1 ), 
    .C0(\je/dct/tmp20[3] ), .B0(\je/dct/un1_tmp2_5_cry_5_0_S0 ), 
    .A0(\je/dct/c_state[1] ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[5] ), .Q1(\je/dct/tmp2[4] ), .F0(\je/dct/tmp2_RNO[5] ), 
    .F1(\je/dct/tmp2_RNO[4] ));
  SLICE_1226 SLICE_1226( .DI1(\je/dct/tmp2_RNO[2] ), 
    .DI0(\je/dct/tmp2_RNO[3] ), .D1(\je/dct/tmp20[0] ), 
    .C1(\je/dct/un1_tmp2_5_cry_1_0_S1 ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/c_state[1] ), .B0(\je/dct/tmp20[1] ), 
    .A0(\je/dct/un1_tmp2_5_cry_3_0_S0 ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[3] ), .Q1(\je/dct/tmp2[2] ), .F0(\je/dct/tmp2_RNO[3] ), 
    .F1(\je/dct/tmp2_RNO[2] ));
  SLICE_1228 SLICE_1228( .DI1(\je/dct/tmp2_RNO[0] ), 
    .DI0(\je/dct/tmp2_RNO[1] ), .C1(\je/dct/c_state[1] ), 
    .A1(\je/dct/un1_tmp2_5_cry_0_0_S1 ), .C0(\je/dct/un1_tmp2_5_cry_1_0_S0 ), 
    .B0(\je/dct/c_state[1] ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[1] ), .Q1(\je/dct/tmp2[0] ), .F0(\je/dct/tmp2_RNO[1] ), 
    .F1(\je/dct/tmp2_RNO[0] ));
  SLICE_1230 SLICE_1230( .DI1(\je/dct/tmp2_RNO[16] ), 
    .DI0(\je/dct/tmp2_RNO[17] ), .D1(\je/dct/tmp20[14] ), 
    .C1(\je/dct/c_state[1] ), .A1(\je/dct/un1_tmp2_5_cry_15_0_S1 ), 
    .D0(\je/dct/c_state[1] ), .B0(\je/dct/tmp20[15] ), 
    .A0(\je/dct/un1_tmp2_5_s_17_0_S0 ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[17] ), .Q1(\je/dct/tmp2[16] ), .F0(\je/dct/tmp2_RNO[17] ), 
    .F1(\je/dct/tmp2_RNO[16] ));
  SLICE_1232 SLICE_1232( .DI1(\je/dct/tmp2_RNO[14] ), 
    .DI0(\je/dct/tmp2_RNO[15] ), .D1(\je/dct/un1_tmp2_5_cry_13_0_S1 ), 
    .C1(\je/dct/c_state[1] ), .A1(\je/dct/tmp20[12] ), 
    .D0(\je/dct/un1_tmp2_5_cry_15_0_S0 ), .C0(\je/dct/tmp20[13] ), 
    .B0(\je/dct/c_state[1] ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[15] ), .Q1(\je/dct/tmp2[14] ), .F0(\je/dct/tmp2_RNO[15] ), 
    .F1(\je/dct/tmp2_RNO[14] ));
  SLICE_1234 SLICE_1234( .DI1(\je/dct/tmp2_RNO[12] ), 
    .DI0(\je/dct/tmp2_RNO[13] ), .D1(\je/dct/tmp20[10] ), 
    .C1(\je/dct/un1_tmp2_5_cry_11_0_S1 ), .B1(\je/dct/c_state[1] ), 
    .D0(\je/dct/un1_tmp2_5_cry_13_0_S0 ), .C0(\je/dct/tmp20[11] ), 
    .A0(\je/dct/c_state[1] ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[13] ), .Q1(\je/dct/tmp2[12] ), .F0(\je/dct/tmp2_RNO[13] ), 
    .F1(\je/dct/tmp2_RNO[12] ));
  SLICE_1236 SLICE_1236( .DI1(\je/dct/tmp2_RNO[10] ), 
    .DI0(\je/dct/tmp2_RNO[11] ), .D1(\je/dct/tmp20[8] ), 
    .C1(\je/dct/c_state[1] ), .A1(\je/dct/un1_tmp2_5_cry_9_0_S1 ), 
    .D0(\je/dct/c_state[1] ), .B0(\je/dct/tmp20[9] ), 
    .A0(\je/dct/un1_tmp2_5_cry_11_0_S0 ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[11] ), .Q1(\je/dct/tmp2[10] ), .F0(\je/dct/tmp2_RNO[11] ), 
    .F1(\je/dct/tmp2_RNO[10] ));
  SLICE_1238 SLICE_1238( .DI1(\je/dct/tmp2_RNO[8] ), 
    .DI0(\je/dct/tmp2_RNO[9] ), .D1(\je/dct/tmp20[6] ), 
    .B1(\je/dct/un1_tmp2_5_cry_7_0_S1 ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/un1_tmp2_5_cry_9_0_S0 ), .B0(\je/dct/c_state[1] ), 
    .A0(\je/dct/tmp20[7] ), .CE(\je/dct/N_23 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp2[9] ), .Q1(\je/dct/tmp2[8] ), .F0(\je/dct/tmp2_RNO[9] ), 
    .F1(\je/dct/tmp2_RNO[8] ));
  SLICE_1241 SLICE_1241( .DI1(\je/dct/dctdu_w_idx[4]/sig_170/FeedThruLUT ), 
    .DI0(\je/dct/dctdu_w_idx[5]/sig_169/FeedThruLUT ), 
    .C1(\je/dct/dctdu_w_idx[4] ), .C0(\je/dct/dctdu_w_idx[5] ), .CLK(pclk_c), 
    .Q0(\je/dct/dctdu_w_idx_fl[5] ), .Q1(\je/dct/dctdu_w_idx_fl[4] ), 
    .F0(\je/dct/dctdu_w_idx[5]/sig_169/FeedThruLUT ), 
    .F1(\je/dct/dctdu_w_idx[4]/sig_170/FeedThruLUT ));
  SLICE_1243 SLICE_1243( .DI1(\je/dct/dctdu_w_idx[2]/sig_172/FeedThruLUT ), 
    .DI0(\je/dct/dctdu_w_idx[3]/sig_171/FeedThruLUT ), 
    .B1(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/dctdu_w_idx[3] ), .CLK(pclk_c), 
    .Q0(\je/dct/dctdu_w_idx_fl[3] ), .Q1(\je/dct/dctdu_w_idx_fl[2] ), 
    .F0(\je/dct/dctdu_w_idx[3]/sig_171/FeedThruLUT ), 
    .F1(\je/dct/dctdu_w_idx[2]/sig_172/FeedThruLUT ));
  SLICE_1245 SLICE_1245( .DI1(\je/dct/dctdu_w_idx[0]/sig_174/FeedThruLUT ), 
    .DI0(\je/dct/dctdu_w_idx[1]/sig_173/FeedThruLUT ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .B0(\je/dct/dctdu_w_idx[1] ), .CLK(pclk_c), 
    .Q0(\je/dct/dctdu_w_idx_fl[1] ), .Q1(\je/dct/dctdu_w_idx_fl[0] ), 
    .F0(\je/dct/dctdu_w_idx[1]/sig_173/FeedThruLUT ), 
    .F1(\je/dct/dctdu_w_idx[0]/sig_174/FeedThruLUT ));
  SLICE_1248 SLICE_1248( .DI1(\je/dct/tmp_du[1]_RNO[15] ), 
    .DI0(\je/dct/tmp_du[1]_RNO[16] ), .D1(\je/dct/tmp3[17] ), 
    .B1(\je/dct/c_state[3] ), .A1(\je/dct/N_4617 ), .C0(\je/dct/tmp3[17] ), 
    .B0(\je/dct/N_4598 ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][16] ), .Q1(\je/dct/tmp_du[1][15] ), 
    .F0(\je/dct/tmp_du[1]_RNO[16] ), .F1(\je/dct/tmp_du[1]_RNO[15] ));
  SLICE_1250 SLICE_1250( .DI1(\je/dct/tmp_du[1]_RNO[13] ), 
    .DI0(\je/dct/N_3907 ), .D1(\je/dct/N_4655 ), .B1(\je/dct/c_state[3] ), 
    .A1(\je/dct/tmp3[16] ), .D0(\je/dct/tmp3[17] ), .B0(\je/dct/N_4636 ), 
    .A0(\je/dct/c_state[3] ), .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][14] ), .Q1(\je/dct/tmp_du[1][13] ), 
    .F0(\je/dct/N_3907 ), .F1(\je/dct/tmp_du[1]_RNO[13] ));
  SLICE_1252 SLICE_1252( .DI1(\je/dct/N_3850 ), 
    .DI0(\je/dct/tmp_du[1]_RNO[12] ), .D1(\je/dct/tmp3[14] ), 
    .C1(\je/dct/c_state[3] ), .A1(\je/dct/N_4693 ), .D0(\je/dct/N_4674 ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/tmp3[15] ), 
    .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][12] ), .Q1(\je/dct/tmp_du[1][11] ), 
    .F0(\je/dct/tmp_du[1]_RNO[12] ), .F1(\je/dct/N_3850 ));
  SLICE_1254 SLICE_1254( .DI1(\je/dct/tmp_du[1]_RNO[9] ), 
    .DI0(\je/dct/tmp_du[1]_RNO[10] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/tmp3[12] ), .A1(\je/dct/N_4229 ), .C0(\je/dct/tmp3[13] ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/N_4712 ), 
    .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][10] ), .Q1(\je/dct/tmp_du[1][9] ), 
    .F0(\je/dct/tmp_du[1]_RNO[10] ), .F1(\je/dct/tmp_du[1]_RNO[9] ));
  SLICE_1256 SLICE_1256( .DI1(\je/dct/tmp_du[1]_RNO[7] ), 
    .DI0(\je/dct/N_3793 ), .C1(\je/dct/c_state[3] ), .B1(\je/dct/tmp3[10] ), 
    .A1(\je/dct/N_4267 ), .C0(\je/dct/N_4248 ), .B0(\je/dct/c_state[3] ), 
    .A0(\je/dct/tmp3[11] ), .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][8] ), .Q1(\je/dct/tmp_du[1][7] ), 
    .F0(\je/dct/N_3793 ), .F1(\je/dct/tmp_du[1]_RNO[7] ));
  SLICE_1258 SLICE_1258( .DI1(\je/dct/tmp_du[1]_RNO[5] ), 
    .DI0(\je/dct/tmp_du[1]_RNO[6] ), .C1(\je/dct/N_5267 ), 
    .B1(\je/dct/tmp3[8] ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/tmp3[9] ), 
    .C0(\je/dct/c_state[3] ), .A0(\je/dct/N_5266 ), 
    .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][6] ), .Q1(\je/dct/tmp_du[1][5] ), 
    .F0(\je/dct/tmp_du[1]_RNO[6] ), .F1(\je/dct/tmp_du[1]_RNO[5] ));
  SLICE_1260 SLICE_1260( .DI1(\je/dct/tmp_du[1]_RNO[3] ), 
    .DI0(\je/dct/tmp_du[1]_RNO[4] ), .D1(\je/dct/tmp3[6] ), 
    .C1(\je/dct/N_5269 ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/tmp3[7] ), .B0(\je/dct/N_5268 ), 
    .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][4] ), .Q1(\je/dct/tmp_du[1][3] ), 
    .F0(\je/dct/tmp_du[1]_RNO[4] ), .F1(\je/dct/tmp_du[1]_RNO[3] ));
  SLICE_1262 SLICE_1262( .DI1(\je/dct/tmp_du[1]_RNO[1] ), 
    .DI0(\je/dct/tmp_du[1]_RNO[2] ), .D1(\je/dct/N_5271 ), 
    .C1(\je/dct/c_state[3] ), .A1(\je/dct/tmp3[4] ), .D0(\je/dct/N_5270 ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/tmp3[5] ), 
    .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[1][2] ), .Q1(\je/dct/tmp_du[1][1] ), 
    .F0(\je/dct/tmp_du[1]_RNO[2] ), .F1(\je/dct/tmp_du[1]_RNO[1] ));
  SLICE_1265 SLICE_1265( .DI1(\je/dct/dctdu_w_d_2[16] ), 
    .DI0(\je/dct/dctdu_w_d_2[17] ), .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_1[16] ), .B1(\je/dct/dctdu_w_d_RNO_0[16] ), 
    .A1(\je/dct/dctdu_w_d_2_7_ns_1[16] ), .D0(\je/dct/dctdu_w_d_RNO_0[17] ), 
    .C0(\je/dct/dctdu_w_idx[0] ), .B0(\je/dct/dctdu_w_d_2_7_ns_1[17] ), 
    .A0(\je/dct/dctdu_w_d_RNO_1[17] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[17] ), .Q1(\je/dctdu_ram_di[16] ), 
    .F0(\je/dct/dctdu_w_d_2[17] ), .F1(\je/dct/dctdu_w_d_2[16] ));
  SLICE_1267 SLICE_1267( .DI1(\je/dct/dctdu_w_d_2[14] ), 
    .DI0(\je/dct/dctdu_w_d_2[15] ), .D1(\je/dct/dctdu_w_d_RNO_0[14] ), 
    .C1(\je/dct/dctdu_w_idx[0] ), .B1(\je/dct/dctdu_w_d_RNO_1[14] ), 
    .A1(\je/dct/dctdu_w_d_2_7_ns_1[14] ), .D0(\je/dct/dctdu_w_idx[0] ), 
    .C0(\je/dct/dctdu_w_d_RNO_1[15] ), .B0(\je/dct/dctdu_w_d_2_7_ns_1[15] ), 
    .A0(\je/dct/dctdu_w_d_RNO_0[15] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[15] ), .Q1(\je/dctdu_ram_di[14] ), 
    .F0(\je/dct/dctdu_w_d_2[15] ), .F1(\je/dct/dctdu_w_d_2[14] ));
  SLICE_1269 SLICE_1269( .DI1(\je/dct/dctdu_w_d_2[12] ), 
    .DI0(\je/dct/dctdu_w_d_2[13] ), .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_0[12] ), .B1(\je/dct/dctdu_w_d_2_7_ns_1[12] ), 
    .A1(\je/dct/dctdu_w_d_RNO_1[12] ), .D0(\je/dct/dctdu_w_d_RNO_0[13] ), 
    .C0(\je/dct/dctdu_w_d_2_7_ns_1[13] ), .B0(\je/dct/dctdu_w_idx[0] ), 
    .A0(\je/dct/dctdu_w_d_RNO_1[13] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[13] ), .Q1(\je/dctdu_ram_di[12] ), 
    .F0(\je/dct/dctdu_w_d_2[13] ), .F1(\je/dct/dctdu_w_d_2[12] ));
  SLICE_1271 SLICE_1271( .DI1(\je/dct/dctdu_w_d_2[10] ), 
    .DI0(\je/dct/dctdu_w_d_2[11] ), .D1(\je/dct/dctdu_w_d_RNO_1[10] ), 
    .C1(\je/dct/dctdu_w_d_RNO_0[10] ), .B1(\je/dct/dctdu_w_idx[0] ), 
    .A1(\je/dct/dctdu_w_d_2_7_ns_1[10] ), .D0(\je/dct/dctdu_w_d_RNO_0[11] ), 
    .C0(\je/dct/dctdu_w_d_RNO_1[11] ), .B0(\je/dct/dctdu_w_idx[0] ), 
    .A0(\je/dct/dctdu_w_d_2_7_ns_1[11] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[11] ), .Q1(\je/dctdu_ram_di[10] ), 
    .F0(\je/dct/dctdu_w_d_2[11] ), .F1(\je/dct/dctdu_w_d_2[10] ));
  SLICE_1273 SLICE_1273( .DI1(\je/dct/dctdu_w_d_2[8] ), 
    .DI0(\je/dct/dctdu_w_d_2[9] ), .D1(\je/dct/dctdu_w_d_2_7_ns_1[8] ), 
    .C1(\je/dct/dctdu_w_d_RNO_1[8] ), .B1(\je/dct/dctdu_w_d_RNO_0[8] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .D0(\je/dct/dctdu_w_idx[0] ), 
    .C0(\je/dct/dctdu_w_d_RNO_0[9] ), .B0(\je/dct/dctdu_w_d_2_7_ns_1[9] ), 
    .A0(\je/dct/dctdu_w_d_RNO_1[9] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[9] ), .Q1(\je/dctdu_ram_di[8] ), 
    .F0(\je/dct/dctdu_w_d_2[9] ), .F1(\je/dct/dctdu_w_d_2[8] ));
  SLICE_1275 SLICE_1275( .DI1(\je/dct/dctdu_w_d_2[6] ), 
    .DI0(\je/dct/dctdu_w_d_2[7] ), .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_2_7_ns_1[6] ), .B1(\je/dct/dctdu_w_d_RNO_0[6] ), 
    .A1(\je/dct/dctdu_w_d_RNO_1[6] ), .D0(\je/dct/dctdu_w_d_RNO_0[7] ), 
    .C0(\je/dct/dctdu_w_idx[0] ), .B0(\je/dct/dctdu_w_d_RNO_1[7] ), 
    .A0(\je/dct/dctdu_w_d_2_7_ns_1[7] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[7] ), .Q1(\je/dctdu_ram_di[6] ), 
    .F0(\je/dct/dctdu_w_d_2[7] ), .F1(\je/dct/dctdu_w_d_2[6] ));
  SLICE_1277 SLICE_1277( .DI1(\je/dct/dctdu_w_d_2[4] ), 
    .DI0(\je/dct/dctdu_w_d_2[5] ), .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_2_7_ns_1[4] ), .B1(\je/dct/dctdu_w_d_RNO_1[4] ), 
    .A1(\je/dct/dctdu_w_d_RNO_0[4] ), .D0(\je/dct/dctdu_w_d_2_7_ns_1[5] ), 
    .C0(\je/dct/dctdu_w_d_RNO_1[5] ), .B0(\je/dct/dctdu_w_idx[0] ), 
    .A0(\je/dct/dctdu_w_d_RNO_0[5] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[5] ), .Q1(\je/dctdu_ram_di[4] ), 
    .F0(\je/dct/dctdu_w_d_2[5] ), .F1(\je/dct/dctdu_w_d_2[4] ));
  SLICE_1279 SLICE_1279( .DI1(\je/dct/dctdu_w_d_2[2] ), 
    .DI0(\je/dct/dctdu_w_d_2[3] ), .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_1[2] ), .B1(\je/dct/dctdu_w_d_2_7_ns_1[2] ), 
    .A1(\je/dct/dctdu_w_d_RNO_0[2] ), .D0(\je/dct/dctdu_w_d_RNO_1[3] ), 
    .C0(\je/dct/dctdu_w_d_RNO_0[3] ), .B0(\je/dct/dctdu_w_d_2_7_ns_1[3] ), 
    .A0(\je/dct/dctdu_w_idx[0] ), .CE(\je/dct/dctdu_w_idx5_0_i ), .CLK(pclk_c), 
    .Q0(\je/dctdu_ram_di[3] ), .Q1(\je/dctdu_ram_di[2] ), 
    .F0(\je/dct/dctdu_w_d_2[3] ), .F1(\je/dct/dctdu_w_d_2[2] ));
  SLICE_1281 SLICE_1281( .DI1(\je/dct/dctdu_w_d_2[0] ), 
    .DI0(\je/dct/dctdu_w_d_2[1] ), .D1(\je/dct/dctdu_w_d_RNO_0[0] ), 
    .C1(\je/dct/dctdu_w_d_2_7_ns_1[0] ), .B1(\je/dct/dctdu_w_d_RNO_1[0] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .D0(\je/dct/dctdu_w_d_RNO_1[1] ), 
    .C0(\je/dct/dctdu_w_d_RNO_0[1] ), .B0(\je/dct/dctdu_w_idx[0] ), 
    .A0(\je/dct/dctdu_w_d_2_7_ns_1[1] ), .CE(\je/dct/dctdu_w_idx5_0_i ), 
    .CLK(pclk_c), .Q0(\je/dctdu_ram_di[1] ), .Q1(\je/dctdu_ram_di[0] ), 
    .F0(\je/dct/dctdu_w_d_2[1] ), .F1(\je/dct/dctdu_w_d_2[0] ));
  SLICE_1285 SLICE_1285( .DI1(\je/dct/tmp_du_w_idx_scalar ), 
    .DI0(\je/dct/tmp_du_w_idx_0 ), .D1(\je/dct/tmp_du_w_idx[0] ), 
    .C1(\je/du_ram_a_dct[0] ), .B1(\je/dct/c_state[2] ), .A1(\je/dct/du_idx ), 
    .D0(\je/dct/du_idx ), .C0(\je/dct/tmp_du_w_idx[1] ), 
    .B0(\je/du_ram_a_dct[1] ), .A0(\je/dct/c_state[2] ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du_w_idx[1] ), .Q1(\je/dct/tmp_du_w_idx[0] ), 
    .F0(\je/dct/tmp_du_w_idx_0 ), .F1(\je/dct/tmp_du_w_idx_scalar ));
  SLICE_1287 SLICE_1287( .DI1(\je/dct/N_3603 ), 
    .DI0(\je/dct/tmp_du[2]_RNO[17] ), .D1(\je/dct/N_4598 ), 
    .B1(\je/dct/c_state[1] ), .A1(\je/dct/tmp0[17] ), .D0(\je/dct/tmp0[17] ), 
    .C0(\je/dct/N_4579 ), .A0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][17] ), .Q1(\je/dct/tmp_du[2][16] ), 
    .F0(\je/dct/tmp_du[2]_RNO[17] ), .F1(\je/dct/N_3603 ));
  SLICE_1289 SLICE_1289( .DI1(\je/dct/N_3565 ), .DI0(\je/dct/N_3584 ), 
    .D1(\je/dct/c_state[1] ), .C1(\je/dct/tmp0[17] ), .B1(\je/dct/N_4636 ), 
    .D0(\je/dct/N_4617 ), .B0(\je/dct/tmp0[17] ), .A0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][15] ), .Q1(\je/dct/tmp_du[2][14] ), 
    .F0(\je/dct/N_3584 ), .F1(\je/dct/N_3565 ));
  SLICE_1291 SLICE_1291( .DI1(\je/dct/tmp_du[2]_RNO[12] ), 
    .DI0(\je/dct/tmp_du[2]_RNO[13] ), .C1(\je/dct/tmp0[15] ), 
    .B1(\je/dct/c_state[1] ), .A1(\je/dct/N_4674 ), .C0(\je/dct/tmp0[16] ), 
    .B0(\je/dct/N_4655 ), .A0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][13] ), .Q1(\je/dct/tmp_du[2][12] ), 
    .F0(\je/dct/tmp_du[2]_RNO[13] ), .F1(\je/dct/tmp_du[2]_RNO[12] ));
  SLICE_1293 SLICE_1293( .DI1(\je/dct/tmp_du[2]_RNO[10] ), 
    .DI0(\je/dct/N_3508 ), .D1(\je/dct/tmp0[13] ), .C1(\je/dct/N_4712 ), 
    .B1(\je/dct/c_state[1] ), .C0(\je/dct/c_state[1] ), .B0(\je/dct/tmp0[14] ), 
    .A0(\je/dct/N_4693 ), .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][11] ), .Q1(\je/dct/tmp_du[2][10] ), 
    .F0(\je/dct/N_3508 ), .F1(\je/dct/tmp_du[2]_RNO[10] ));
  SLICE_1295 SLICE_1295( .DI1(\je/dct/tmp_du[2]_RNO[8] ), 
    .DI0(\je/dct/tmp_du[2]_RNO[9] ), .D1(\je/dct/tmp0[11] ), 
    .B1(\je/dct/c_state[1] ), .A1(\je/dct/N_4248 ), .D0(\je/dct/tmp0[12] ), 
    .C0(\je/dct/N_4229 ), .A0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][9] ), .Q1(\je/dct/tmp_du[2][8] ), 
    .F0(\je/dct/tmp_du[2]_RNO[9] ), .F1(\je/dct/tmp_du[2]_RNO[8] ));
  SLICE_1297 SLICE_1297( .DI1(\je/dct/tmp_du[2]_RNO[6] ), 
    .DI0(\je/dct/tmp_du[2]_RNO[7] ), .D1(\je/dct/c_state[1] ), 
    .C1(\je/dct/tmp0[9] ), .B1(\je/dct/N_5266 ), .C0(\je/dct/N_4267 ), 
    .B0(\je/dct/tmp0[10] ), .A0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][7] ), .Q1(\je/dct/tmp_du[2][6] ), 
    .F0(\je/dct/tmp_du[2]_RNO[7] ), .F1(\je/dct/tmp_du[2]_RNO[6] ));
  SLICE_1299 SLICE_1299( .DI1(\je/dct/tmp_du[2]_RNO[4] ), 
    .DI0(\je/dct/tmp_du[2]_RNO[5] ), .D1(\je/dct/c_state[1] ), 
    .C1(\je/dct/N_5268 ), .B1(\je/dct/tmp0[7] ), .C0(\je/dct/c_state[1] ), 
    .B0(\je/dct/N_5267 ), .A0(\je/dct/tmp0[8] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][5] ), .Q1(\je/dct/tmp_du[2][4] ), 
    .F0(\je/dct/tmp_du[2]_RNO[5] ), .F1(\je/dct/tmp_du[2]_RNO[4] ));
  SLICE_1301 SLICE_1301( .DI1(\je/dct/tmp_du[2]_RNO[2] ), 
    .DI0(\je/dct/tmp_du[2]_RNO[3] ), .D1(\je/dct/tmp0[5] ), 
    .C1(\je/dct/c_state[1] ), .A1(\je/dct/N_5270 ), .D0(\je/dct/c_state[1] ), 
    .C0(\je/dct/N_5269 ), .B0(\je/dct/tmp0[6] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][3] ), .Q1(\je/dct/tmp_du[2][2] ), 
    .F0(\je/dct/tmp_du[2]_RNO[3] ), .F1(\je/dct/tmp_du[2]_RNO[2] ));
  SLICE_1303 SLICE_1303( .DI1(\je/dct/tmp_du[2]_RNO[0] ), 
    .DI0(\je/dct/tmp_du[2]_RNO[1] ), .D1(\je/dct/N_5272 ), 
    .C1(\je/dct/c_state[1] ), .A1(\je/dct/tmp0[3] ), .D0(\je/dct/tmp0[4] ), 
    .C0(\je/dct/N_5271 ), .B0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_13_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[2][1] ), .Q1(\je/dct/tmp_du[2][0] ), 
    .F0(\je/dct/tmp_du[2]_RNO[1] ), .F1(\je/dct/tmp_du[2]_RNO[0] ));
  SLICE_1305 SLICE_1305( .DI1(\je/dct/tmp_du[3]_RNO[16] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[17] ), .D1(\je/dct/c_state[3] ), 
    .C1(\je/dct/N_4598 ), .B1(\je/dct/tmp2[17] ), .C0(\je/dct/tmp2[17] ), 
    .B0(\je/dct/N_4579 ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][17] ), .Q1(\je/dct/tmp_du[3][16] ), 
    .F0(\je/dct/tmp_du[3]_RNO[17] ), .F1(\je/dct/tmp_du[3]_RNO[16] ));
  SLICE_1307 SLICE_1307( .DI1(\je/dct/tmp_du[3]_RNO[14] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[15] ), .D1(\je/dct/c_state[3] ), 
    .B1(\je/dct/tmp2[17] ), .A1(\je/dct/N_4636 ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/N_4617 ), .A0(\je/dct/tmp2[17] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][15] ), .Q1(\je/dct/tmp_du[3][14] ), 
    .F0(\je/dct/tmp_du[3]_RNO[15] ), .F1(\je/dct/tmp_du[3]_RNO[14] ));
  SLICE_1309 SLICE_1309( .DI1(\je/dct/tmp_du[3]_RNO[12] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[13] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/N_4674 ), .A1(\je/dct/tmp2[15] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/N_4655 ), .B0(\je/dct/tmp2[16] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][13] ), .Q1(\je/dct/tmp_du[3][12] ), 
    .F0(\je/dct/tmp_du[3]_RNO[13] ), .F1(\je/dct/tmp_du[3]_RNO[12] ));
  SLICE_1311 SLICE_1311( .DI1(\je/dct/tmp_du[3]_RNO[10] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[11] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/N_4712 ), .A1(\je/dct/tmp2[13] ), .D0(\je/dct/c_state[3] ), 
    .B0(\je/dct/N_4693 ), .A0(\je/dct/tmp2[14] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][11] ), .Q1(\je/dct/tmp_du[3][10] ), 
    .F0(\je/dct/tmp_du[3]_RNO[11] ), .F1(\je/dct/tmp_du[3]_RNO[10] ));
  SLICE_1313 SLICE_1313( .DI1(\je/dct/tmp_du[3]_RNO[8] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[9] ), .D1(\je/dct/c_state[3] ), 
    .C1(\je/dct/N_4248 ), .B1(\je/dct/tmp2[11] ), .D0(\je/dct/N_4229 ), 
    .B0(\je/dct/tmp2[12] ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][9] ), .Q1(\je/dct/tmp_du[3][8] ), 
    .F0(\je/dct/tmp_du[3]_RNO[9] ), .F1(\je/dct/tmp_du[3]_RNO[8] ));
  SLICE_1315 SLICE_1315( .DI1(\je/dct/tmp_du[3]_RNO[6] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[7] ), .C1(\je/dct/tmp2[9] ), 
    .B1(\je/dct/N_5266 ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/N_4267 ), .A0(\je/dct/tmp2[10] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][7] ), .Q1(\je/dct/tmp_du[3][6] ), 
    .F0(\je/dct/tmp_du[3]_RNO[7] ), .F1(\je/dct/tmp_du[3]_RNO[6] ));
  SLICE_1317 SLICE_1317( .DI1(\je/dct/tmp_du[3]_RNO[4] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[5] ), .D1(\je/dct/tmp2[7] ), 
    .B1(\je/dct/N_5268 ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/N_5267 ), .B0(\je/dct/tmp2[8] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][5] ), .Q1(\je/dct/tmp_du[3][4] ), 
    .F0(\je/dct/tmp_du[3]_RNO[5] ), .F1(\je/dct/tmp_du[3]_RNO[4] ));
  SLICE_1319 SLICE_1319( .DI1(\je/dct/tmp_du[3]_RNO[2] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[3] ), .D1(\je/dct/N_5270 ), 
    .C1(\je/dct/tmp2[5] ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/N_5269 ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/tmp2[6] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][3] ), .Q1(\je/dct/tmp_du[3][2] ), 
    .F0(\je/dct/tmp_du[3]_RNO[3] ), .F1(\je/dct/tmp_du[3]_RNO[2] ));
  SLICE_1321 SLICE_1321( .DI1(\je/dct/tmp_du[3]_RNO[0] ), 
    .DI0(\je/dct/tmp_du[3]_RNO[1] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/tmp2[3] ), .A1(\je/dct/N_5272 ), .D0(\je/dct/N_5271 ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/tmp2[4] ), 
    .CE(\je/dct/un1_tmp_du[7]11_10_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[3][1] ), .Q1(\je/dct/tmp_du[3][0] ), 
    .F0(\je/dct/tmp_du[3]_RNO[1] ), .F1(\je/dct/tmp_du[3]_RNO[0] ));
  SLICE_1323 SLICE_1323( .DI1(\je/dct/tmp_du[5]_RNO[16] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[17] ), .D1(\je/dct/c_state[3] ), 
    .B1(\je/dct/tmp1[17] ), .A1(\je/dct/N_4598 ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/N_4579 ), .A0(\je/dct/tmp1[17] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][17] ), .Q1(\je/dct/tmp_du[5][16] ), 
    .F0(\je/dct/tmp_du[5]_RNO[17] ), .F1(\je/dct/tmp_du[5]_RNO[16] ));
  SLICE_1325 SLICE_1325( .DI1(\je/dct/tmp_du[5]_RNO[14] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[15] ), .D1(\je/dct/c_state[3] ), 
    .C1(\je/dct/N_4636 ), .B1(\je/dct/tmp1[17] ), .C0(\je/dct/tmp1[17] ), 
    .B0(\je/dct/N_4617 ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][15] ), .Q1(\je/dct/tmp_du[5][14] ), 
    .F0(\je/dct/tmp_du[5]_RNO[15] ), .F1(\je/dct/tmp_du[5]_RNO[14] ));
  SLICE_1327 SLICE_1327( .DI1(\je/dct/tmp_du[5]_RNO[12] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[13] ), .C1(\je/dct/tmp1[15] ), 
    .B1(\je/dct/c_state[3] ), .A1(\je/dct/N_4674 ), .D0(\je/dct/N_4655 ), 
    .C0(\je/dct/tmp1[16] ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][13] ), .Q1(\je/dct/tmp_du[5][12] ), 
    .F0(\je/dct/tmp_du[5]_RNO[13] ), .F1(\je/dct/tmp_du[5]_RNO[12] ));
  SLICE_1329 SLICE_1329( .DI1(\je/dct/tmp_du[5]_RNO[10] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[11] ), .D1(\je/dct/c_state[3] ), 
    .C1(\je/dct/N_4712 ), .B1(\je/dct/tmp1[13] ), .D0(\je/dct/N_4693 ), 
    .C0(\je/dct/tmp1[14] ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][11] ), .Q1(\je/dct/tmp_du[5][10] ), 
    .F0(\je/dct/tmp_du[5]_RNO[11] ), .F1(\je/dct/tmp_du[5]_RNO[10] ));
  SLICE_1331 SLICE_1331( .DI1(\je/dct/tmp_du[5]_RNO[8] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[9] ), .D1(\je/dct/c_state[3] ), 
    .B1(\je/dct/tmp1[11] ), .A1(\je/dct/N_4248 ), .D0(\je/dct/tmp1[12] ), 
    .B0(\je/dct/N_4229 ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][9] ), .Q1(\je/dct/tmp_du[5][8] ), 
    .F0(\je/dct/tmp_du[5]_RNO[9] ), .F1(\je/dct/tmp_du[5]_RNO[8] ));
  SLICE_1333 SLICE_1333( .DI1(\je/dct/tmp_du[5]_RNO[6] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[7] ), .C1(\je/dct/N_5266 ), 
    .B1(\je/dct/c_state[3] ), .A1(\je/dct/tmp1[9] ), .C0(\je/dct/N_4267 ), 
    .B0(\je/dct/tmp1[10] ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][7] ), .Q1(\je/dct/tmp_du[5][6] ), 
    .F0(\je/dct/tmp_du[5]_RNO[7] ), .F1(\je/dct/tmp_du[5]_RNO[6] ));
  SLICE_1335 SLICE_1335( .DI1(\je/dct/tmp_du[5]_RNO[4] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[5] ), .D1(\je/dct/c_state[3] ), 
    .B1(\je/dct/N_5268 ), .A1(\je/dct/tmp1[7] ), .C0(\je/dct/tmp1[8] ), 
    .B0(\je/dct/N_5267 ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][5] ), .Q1(\je/dct/tmp_du[5][4] ), 
    .F0(\je/dct/tmp_du[5]_RNO[5] ), .F1(\je/dct/tmp_du[5]_RNO[4] ));
  SLICE_1337 SLICE_1337( .DI1(\je/dct/tmp_du[5]_RNO[2] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[3] ), .D1(\je/dct/tmp1[5] ), 
    .B1(\je/dct/c_state[3] ), .A1(\je/dct/N_5270 ), .D0(\je/dct/tmp1[6] ), 
    .C0(\je/dct/N_5269 ), .A0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][3] ), .Q1(\je/dct/tmp_du[5][2] ), 
    .F0(\je/dct/tmp_du[5]_RNO[3] ), .F1(\je/dct/tmp_du[5]_RNO[2] ));
  SLICE_1339 SLICE_1339( .DI1(\je/dct/tmp_du[5]_RNO[0] ), 
    .DI0(\je/dct/tmp_du[5]_RNO[1] ), .C1(\je/dct/N_5272 ), 
    .B1(\je/dct/tmp1[3] ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/N_5271 ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/tmp1[4] ), 
    .CE(\je/dct/un1_tmp_du[7]11_9_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[5][1] ), .Q1(\je/dct/tmp_du[5][0] ), 
    .F0(\je/dct/tmp_du[5]_RNO[1] ), .F1(\je/dct/tmp_du[5]_RNO[0] ));
  SLICE_1341 SLICE_1341( .DI1(\je/dct/tmp_du[6]_RNO[16] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[17] ), .D1(\je/dct/tmp7[17] ), 
    .C1(\je/dct/N_4598 ), .A1(\je/dct/c_state[1] ), .C0(\je/dct/tmp7[17] ), 
    .B0(\je/dct/c_state[1] ), .A0(\je/dct/N_4579 ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][17] ), .Q1(\je/dct/tmp_du[6][16] ), 
    .F0(\je/dct/tmp_du[6]_RNO[17] ), .F1(\je/dct/tmp_du[6]_RNO[16] ));
  SLICE_1343 SLICE_1343( .DI1(\je/dct/tmp_du[6]_RNO[14] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[15] ), .D1(\je/dct/N_4636 ), 
    .C1(\je/dct/tmp7[17] ), .B1(\je/dct/c_state[1] ), .D0(\je/dct/N_4617 ), 
    .B0(\je/dct/tmp7[17] ), .A0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][15] ), .Q1(\je/dct/tmp_du[6][14] ), 
    .F0(\je/dct/tmp_du[6]_RNO[15] ), .F1(\je/dct/tmp_du[6]_RNO[14] ));
  SLICE_1345 SLICE_1345( .DI1(\je/dct/tmp_du[6]_RNO[12] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[13] ), .D1(\je/dct/tmp7[15] ), 
    .B1(\je/dct/c_state[1] ), .A1(\je/dct/N_4674 ), .D0(\je/dct/c_state[1] ), 
    .C0(\je/dct/N_4655 ), .A0(\je/dct/tmp7[16] ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][13] ), .Q1(\je/dct/tmp_du[6][12] ), 
    .F0(\je/dct/tmp_du[6]_RNO[13] ), .F1(\je/dct/tmp_du[6]_RNO[12] ));
  SLICE_1347 SLICE_1347( .DI1(\je/dct/tmp_du[6]_RNO[10] ), 
    .DI0(\je/dct/N_2482 ), .D1(\je/dct/c_state[1] ), .B1(\je/dct/tmp7[13] ), 
    .A1(\je/dct/N_4712 ), .D0(\je/dct/N_4693 ), .C0(\je/dct/c_state[1] ), 
    .A0(\je/dct/tmp7[14] ), .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][11] ), .Q1(\je/dct/tmp_du[6][10] ), 
    .F0(\je/dct/N_2482 ), .F1(\je/dct/tmp_du[6]_RNO[10] ));
  SLICE_1349 SLICE_1349( .DI1(\je/dct/tmp_du[6]_RNO[8] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[9] ), .D1(\je/dct/N_4248 ), 
    .B1(\je/dct/tmp7[11] ), .A1(\je/dct/c_state[1] ), .D0(\je/dct/tmp7[12] ), 
    .B0(\je/dct/c_state[1] ), .A0(\je/dct/N_4229 ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][9] ), .Q1(\je/dct/tmp_du[6][8] ), 
    .F0(\je/dct/tmp_du[6]_RNO[9] ), .F1(\je/dct/tmp_du[6]_RNO[8] ));
  SLICE_1351 SLICE_1351( .DI1(\je/dct/tmp_du[6]_RNO[6] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[7] ), .D1(\je/dct/tmp7[9] ), 
    .C1(\je/dct/N_5266 ), .A1(\je/dct/c_state[1] ), .D0(\je/dct/c_state[1] ), 
    .B0(\je/dct/tmp7[10] ), .A0(\je/dct/N_4267 ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][7] ), .Q1(\je/dct/tmp_du[6][6] ), 
    .F0(\je/dct/tmp_du[6]_RNO[7] ), .F1(\je/dct/tmp_du[6]_RNO[6] ));
  SLICE_1353 SLICE_1353( .DI1(\je/dct/tmp_du[6]_RNO[4] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[5] ), .D1(\je/dct/c_state[1] ), 
    .C1(\je/dct/tmp7[7] ), .B1(\je/dct/N_5268 ), .C0(\je/dct/tmp7[8] ), 
    .B0(\je/dct/c_state[1] ), .A0(\je/dct/N_5267 ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][5] ), .Q1(\je/dct/tmp_du[6][4] ), 
    .F0(\je/dct/tmp_du[6]_RNO[5] ), .F1(\je/dct/tmp_du[6]_RNO[4] ));
  SLICE_1355 SLICE_1355( .DI1(\je/dct/tmp_du[6]_RNO[2] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[3] ), .D1(\je/dct/tmp7[5] ), 
    .C1(\je/dct/N_5270 ), .B1(\je/dct/c_state[1] ), .C0(\je/dct/N_5269 ), 
    .B0(\je/dct/tmp7[6] ), .A0(\je/dct/c_state[1] ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][3] ), .Q1(\je/dct/tmp_du[6][2] ), 
    .F0(\je/dct/tmp_du[6]_RNO[3] ), .F1(\je/dct/tmp_du[6]_RNO[2] ));
  SLICE_1357 SLICE_1357( .DI1(\je/dct/tmp_du[6]_RNO[0] ), 
    .DI0(\je/dct/tmp_du[6]_RNO[1] ), .D1(\je/dct/N_5272 ), 
    .B1(\je/dct/tmp7[3] ), .A1(\je/dct/c_state[1] ), .D0(\je/dct/c_state[1] ), 
    .B0(\je/dct/N_5271 ), .A0(\je/dct/tmp7[4] ), 
    .CE(\je/dct/un1_tmp_du[7]11_6_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[6][1] ), .Q1(\je/dct/tmp_du[6][0] ), 
    .F0(\je/dct/tmp_du[6]_RNO[1] ), .F1(\je/dct/tmp_du[6]_RNO[0] ));
  SLICE_1359 SLICE_1359( .DI1(\je/dct/tmp_du[7]_RNO[16] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[17] ), .D1(\je/dct/N_4598 ), 
    .C1(\je/dct/c_state[3] ), .A1(\je/dct/tmp4[17] ), .D0(\je/dct/tmp4[17] ), 
    .C0(\je/dct/N_4579 ), .B0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][17] ), .Q1(\je/dct/tmp_du[7][16] ), 
    .F0(\je/dct/tmp_du[7]_RNO[17] ), .F1(\je/dct/tmp_du[7]_RNO[16] ));
  SLICE_1361 SLICE_1361( .DI1(\je/dct/tmp_du[7]_RNO[14] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[15] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/N_4636 ), .A1(\je/dct/tmp4[17] ), .D0(\je/dct/c_state[3] ), 
    .B0(\je/dct/tmp4[17] ), .A0(\je/dct/N_4617 ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][15] ), .Q1(\je/dct/tmp_du[7][14] ), 
    .F0(\je/dct/tmp_du[7]_RNO[15] ), .F1(\je/dct/tmp_du[7]_RNO[14] ));
  SLICE_1363 SLICE_1363( .DI1(\je/dct/tmp_du[7]_RNO[12] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[13] ), .C1(\je/dct/N_4674 ), 
    .B1(\je/dct/tmp4[15] ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/c_state[3] ), 
    .B0(\je/dct/tmp4[16] ), .A0(\je/dct/N_4655 ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][13] ), .Q1(\je/dct/tmp_du[7][12] ), 
    .F0(\je/dct/tmp_du[7]_RNO[13] ), .F1(\je/dct/tmp_du[7]_RNO[12] ));
  SLICE_1365 SLICE_1365( .DI1(\je/dct/tmp_du[7]_RNO[10] ), 
    .DI0(\je/dct/N_2140 ), .C1(\je/dct/tmp4[13] ), .B1(\je/dct/N_4712 ), 
    .A1(\je/dct/c_state[3] ), .D0(\je/dct/tmp4[14] ), .C0(\je/dct/N_4693 ), 
    .B0(\je/dct/c_state[3] ), .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][11] ), .Q1(\je/dct/tmp_du[7][10] ), 
    .F0(\je/dct/N_2140 ), .F1(\je/dct/tmp_du[7]_RNO[10] ));
  SLICE_1367 SLICE_1367( .DI1(\je/dct/tmp_du[7]_RNO[8] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[9] ), .D1(\je/dct/N_4248 ), 
    .C1(\je/dct/c_state[3] ), .A1(\je/dct/tmp4[11] ), .C0(\je/dct/N_4229 ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/tmp4[12] ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][9] ), .Q1(\je/dct/tmp_du[7][8] ), 
    .F0(\je/dct/tmp_du[7]_RNO[9] ), .F1(\je/dct/tmp_du[7]_RNO[8] ));
  SLICE_1369 SLICE_1369( .DI1(\je/dct/tmp_du[7]_RNO[6] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[7] ), .D1(\je/dct/tmp4[9] ), 
    .B1(\je/dct/N_5266 ), .A1(\je/dct/c_state[3] ), .D0(\je/dct/tmp4[10] ), 
    .C0(\je/dct/N_4267 ), .B0(\je/dct/c_state[3] ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][7] ), .Q1(\je/dct/tmp_du[7][6] ), 
    .F0(\je/dct/tmp_du[7]_RNO[7] ), .F1(\je/dct/tmp_du[7]_RNO[6] ));
  SLICE_1371 SLICE_1371( .DI1(\je/dct/tmp_du[7]_RNO[4] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[5] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/N_5268 ), .A1(\je/dct/tmp4[7] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/tmp4[8] ), .B0(\je/dct/N_5267 ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][5] ), .Q1(\je/dct/tmp_du[7][4] ), 
    .F0(\je/dct/tmp_du[7]_RNO[5] ), .F1(\je/dct/tmp_du[7]_RNO[4] ));
  SLICE_1373 SLICE_1373( .DI1(\je/dct/tmp_du[7]_RNO[2] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[3] ), .D1(\je/dct/N_5270 ), 
    .C1(\je/dct/c_state[3] ), .A1(\je/dct/tmp4[5] ), .D0(\je/dct/c_state[3] ), 
    .B0(\je/dct/tmp4[6] ), .A0(\je/dct/N_5269 ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][3] ), .Q1(\je/dct/tmp_du[7][2] ), 
    .F0(\je/dct/tmp_du[7]_RNO[3] ), .F1(\je/dct/tmp_du[7]_RNO[2] ));
  SLICE_1375 SLICE_1375( .DI1(\je/dct/tmp_du[7]_RNO[0] ), 
    .DI0(\je/dct/tmp_du[7]_RNO[1] ), .D1(\je/dct/N_5272 ), 
    .C1(\je/dct/c_state[3] ), .B1(\je/dct/tmp4[3] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/N_5271 ), .B0(\je/dct/tmp4[4] ), 
    .CE(\je/dct/un1_tmp_du[7]11_7_0 ), .CLK(pclk_c), 
    .Q0(\je/dct/tmp_du[7][1] ), .Q1(\je/dct/tmp_du[7][0] ), 
    .F0(\je/dct/tmp_du[7]_RNO[1] ), .F1(\je/dct/tmp_du[7]_RNO[0] ));
  SLICE_1378 SLICE_1378( .DI1(\jedw/row_y_6 ), .DI0(\jedw/row_y_7 ), 
    .D1(\jedw/un6_row_idx_cry_1_0_S1 ), .C1(\jedw/row_y[4] ), 
    .B1(\jedw/un1_col_idx16_0 ), .A1(\jedw/N_55_1 ), .D0(\jedw/N_55_1 ), 
    .C0(\jedw/un1_col_idx16_0 ), .A0(\jedw/row_y[3] ), .CLK(pclk_c), 
    .Q0(\jedw/row_y[3] ), .Q1(\jedw/row_y[4] ), .F0(\jedw/row_y_7 ), 
    .F1(\jedw/row_y_6 ));
  SLICE_1380 SLICE_1380( .DI1(\jedw/row_y_4 ), .DI0(\jedw/row_y_5 ), 
    .D1(\jedw/un6_row_idx_cry_2_0_S1 ), .C1(\jedw/row_y[6] ), 
    .B1(\jedw/N_55_1 ), .A1(\jedw/un1_col_idx16_0 ), 
    .D0(\jedw/un1_col_idx16_0 ), .C0(\jedw/un6_row_idx_cry_2_0_S0 ), 
    .B0(\jedw/row_y[5] ), .A0(\jedw/N_55_1 ), .CLK(pclk_c), 
    .Q0(\jedw/row_y[5] ), .Q1(\jedw/row_y[6] ), .F0(\jedw/row_y_5 ), 
    .F1(\jedw/row_y_4 ));
  SLICE_1382 SLICE_1382( .DI1(\jedw/col_x_9 ), .DI0(\jedw/col_x_10 ), 
    .D1(\jedw/col_x[4] ), .C1(\jedw/col_idx_RNI818UN[6] ), 
    .B1(\jedw/un6_col_idx_cry_1_0_S1 ), .A1(\jedw/un1_col_idx13_1_0 ), 
    .D0(\jedw/col_idx_RNI818UN[6] ), .B0(\jedw/un1_col_idx13_1_0 ), 
    .A0(\jedw/col_x[3] ), .CLK(pclk_c), .Q0(\jedw/col_x[3] ), 
    .Q1(\jedw/col_x[4] ), .F0(\jedw/col_x_10 ), .F1(\jedw/col_x_9 ));
  SLICE_1384 SLICE_1384( .DI1(\jedw/col_x_7 ), .DI0(\jedw/col_x_8 ), 
    .D1(\jedw/un6_col_idx_cry_2_0_S1 ), .C1(\jedw/un1_col_idx13_1_0 ), 
    .B1(\jedw/col_x[6] ), .A1(\jedw/col_idx_RNI818UN[6] ), 
    .D0(\jedw/col_idx_RNI818UN[6] ), .C0(\jedw/col_x[5] ), 
    .B0(\jedw/un1_col_idx13_1_0 ), .A0(\jedw/un6_col_idx_cry_2_0_S0 ), 
    .CLK(pclk_c), .Q0(\jedw/col_x[5] ), .Q1(\jedw/col_x[6] ), 
    .F0(\jedw/col_x_8 ), .F1(\jedw/col_x_7 ));
  SLICE_1386 SLICE_1386( .DI1(\jedw/col_x_5 ), .DI0(\jedw/col_x_6 ), 
    .D1(\jedw/un6_col_idx_cry_4_0_S1 ), .C1(\jedw/col_idx_RNI818UN[6] ), 
    .B1(\jedw/col_x[8] ), .A1(\jedw/un1_col_idx13_1_0 ), 
    .D0(\jedw/un1_col_idx13_1_0 ), .C0(\jedw/col_x[7] ), 
    .B0(\jedw/col_idx_RNI818UN[6] ), .A0(\jedw/un6_col_idx_cry_4_0_S0 ), 
    .CLK(pclk_c), .Q0(\jedw/col_x[7] ), .Q1(\jedw/col_x[8] ), 
    .F0(\jedw/col_x_6 ), .F1(\jedw/col_x_5 ));
  SLICE_1389 SLICE_1389( .DI1(\jedw/col_idx_lm[6] ), 
    .DI0(\jedw/col_idx_lm[7] ), .D1(je_done), .C1(\jedw/col_idx_s[6] ), 
    .B1(\jedw/N_158_1 ), .A1(\jedw/col_idx_5_0[6] ), .D0(\jedw/col_idx_s[7] ), 
    .C0(\jedw/N_158_1 ), .B0(je_done), .A0(\jedw/col_idx_5_0[7] ), 
    .CE(\jedw/col_idxe_0_i ), .CLK(pclk_c), .Q0(\jedw/col_idx[7] ), 
    .Q1(\jedw/col_idx[6] ), .F0(\jedw/col_idx_lm[7] ), 
    .F1(\jedw/col_idx_lm[6] ));
  SLICE_1391 SLICE_1391( .DI1(\jedw/col_idx_lm[4] ), 
    .DI0(\jedw/col_idx_lm[5] ), .D1(\jedw/col_idx_s[4] ), .C1(je_done), 
    .B1(\jedw/col_idx_5_0[4] ), .A1(\jedw/N_158_1 ), .D0(\jedw/N_158_1 ), 
    .C0(je_done), .B0(\jedw/col_idx_5_0[5] ), .A0(\jedw/col_idx_s[5] ), 
    .CE(\jedw/col_idxe_0_i ), .CLK(pclk_c), .Q0(\jedw/col_idx[5] ), 
    .Q1(\jedw/col_idx[4] ), .F0(\jedw/col_idx_lm[5] ), 
    .F1(\jedw/col_idx_lm[4] ));
  SLICE_1393 SLICE_1393( .DI1(\jedw/col_idx_lm[2] ), 
    .DI0(\jedw/col_idx_lm[3] ), .D1(je_done), .C1(\jedw/col_idx_s[2] ), 
    .B1(\jedw/N_158_1 ), .D0(\jedw/col_idx_s[3] ), .C0(je_done), 
    .B0(\jedw/col_idx_5_0[3] ), .A0(\jedw/N_158_1 ), .CE(\jedw/col_idxe_0_i ), 
    .CLK(pclk_c), .Q0(\jedw/col_idx[3] ), .Q1(\jedw/col_idx[2] ), 
    .F0(\jedw/col_idx_lm[3] ), .F1(\jedw/col_idx_lm[2] ));
  SLICE_1395 SLICE_1395( .DI1(\jedw/col_idx_lm[0] ), 
    .DI0(\jedw/col_idx_lm[1] ), .D1(\jedw/N_158_1 ), .C1(\jedw/col_idx_s[0] ), 
    .B1(je_done), .D0(\jedw/col_idx_s[1] ), .C0(je_done), .A0(\jedw/N_158_1 ), 
    .CE(\jedw/col_idxe_0_i ), .CLK(pclk_c), .Q0(\jedw/col_idx[1] ), 
    .Q1(\jedw/col_idx[0] ), .F0(\jedw/col_idx_lm[1] ), 
    .F1(\jedw/col_idx_lm[0] ));
  SLICE_1397 SLICE_1397( .DI1(\jedw/row_idx_lm[6] ), 
    .DI0(\jedw/row_idx_lm[7] ), .D1(\jedw/row_idx_5_0[6] ), 
    .C1(\jedw/row_idx_s[6] ), .A1(\jedw/N_159_0_i ), .D0(\jedw/N_159_0_i ), 
    .B0(\jedw/row_idx_5_0[7] ), .A0(\jedw/row_idx_s[7] ), 
    .CE(\jedw/row_idxe_0_i ), .CLK(pclk_c), .Q0(\jedw/row_idx[7] ), 
    .Q1(\jedw/row_idx[6] ), .F0(\jedw/row_idx_lm[7] ), 
    .F1(\jedw/row_idx_lm[6] ));
  SLICE_1399 SLICE_1399( .DI1(\jedw/row_idx_lm[4] ), 
    .DI0(\jedw/row_idx_lm[5] ), .D1(\jedw/row_idx_5_0[4] ), 
    .C1(\jedw/N_159_0_i ), .B1(\jedw/row_idx_s[4] ), .D0(\jedw/N_159_0_i ), 
    .B0(\jedw/row_idx_5_0[5] ), .A0(\jedw/row_idx_s[5] ), 
    .CE(\jedw/row_idxe_0_i ), .CLK(pclk_c), .Q0(\jedw/row_idx[5] ), 
    .Q1(\jedw/row_idx[4] ), .F0(\jedw/row_idx_lm[5] ), 
    .F1(\jedw/row_idx_lm[4] ));
  SLICE_1401 SLICE_1401( .DI1(\jedw/row_idx_lm[2] ), 
    .DI0(\jedw/row_idx_lm[3] ), .C1(\jedw/N_159_0_i ), 
    .B1(\jedw/row_idx_s[2] ), .D0(\jedw/N_159_0_i ), .C0(\jedw/row_idx_s[3] ), 
    .B0(\jedw/row_idx_5_0[3] ), .CE(\jedw/row_idxe_0_i ), .CLK(pclk_c), 
    .Q0(\jedw/row_idx[3] ), .Q1(\jedw/row_idx[2] ), .F0(\jedw/row_idx_lm[3] ), 
    .F1(\jedw/row_idx_lm[2] ));
  SLICE_1403 SLICE_1403( .DI1(\jedw/row_idx_lm[0] ), 
    .DI0(\jedw/row_idx_lm[1] ), .C1(\jedw/row_idx_s[0] ), 
    .A1(\jedw/N_159_0_i ), .D0(\jedw/row_idx_s[1] ), .B0(\jedw/N_159_0_i ), 
    .CE(\jedw/row_idxe_0_i ), .CLK(pclk_c), .Q0(\jedw/row_idx[1] ), 
    .Q1(\jedw/row_idx[0] ), .F0(\jedw/row_idx_lm[1] ), 
    .F1(\jedw/row_idx_lm[0] ));
  SLICE_1405 SLICE_1405( 
    .DI1(\jedw/un4_addr_reg_muladd_0_O2_0/sig_184/FeedThruLUT ), 
    .DI0(\jedw/un4_addr_reg_muladd_0_O1_0/sig_175/FeedThruLUT ), 
    .D1(\jedw/un4_addr_reg_muladd_0_O2_0 ), 
    .A0(\jedw/un4_addr_reg_muladd_0_O1_0 ), .CLK(pclk_c), .Q0(\jedw_addr[8] ), 
    .Q1(\jedw_addr[9] ), 
    .F0(\jedw/un4_addr_reg_muladd_0_O1_0/sig_175/FeedThruLUT ), 
    .F1(\jedw/un4_addr_reg_muladd_0_O2_0/sig_184/FeedThruLUT ));
  SLICE_1406 SLICE_1406( .DI1(\jedw/col_idx[5]/sig_186/FeedThruLUT ), 
    .DI0(\jedw/un4_addr_reg_muladd_0_O0_0/sig_176/FeedThruLUT ), 
    .C1(\jedw/col_idx[5] ), .B0(\jedw/un4_addr_reg_muladd_0_O0_0 ), 
    .CLK(pclk_c), .Q0(\jedw_addr[7] ), .Q1(\jedw_addr[6] ), 
    .F0(\jedw/un4_addr_reg_muladd_0_O0_0/sig_176/FeedThruLUT ), 
    .F1(\jedw/col_idx[5]/sig_186/FeedThruLUT ));
  SLICE_1407 SLICE_1407( 
    .DI1(\jdts/un4_je_addr_reg_muladd_0_O9/sig_208/FeedThruLUT ), 
    .DI0(\jedw/un4_addr_reg_muladd_0_O9_0/sig_177/FeedThruLUT ), 
    .C1(\jdts/un4_je_addr_reg_muladd_0_O9 ), 
    .A0(\jedw/un4_addr_reg_muladd_0_O9_0 ), .CLK(pclk_c), .Q0(\jedw_addr[16] ), 
    .Q1(\jdts_addr[16] ), 
    .F0(\jedw/un4_addr_reg_muladd_0_O9_0/sig_177/FeedThruLUT ), 
    .F1(\jdts/un4_je_addr_reg_muladd_0_O9/sig_208/FeedThruLUT ));
  SLICE_1408 SLICE_1408( 
    .DI1(\jedw/un4_addr_reg_muladd_0_O7_0/sig_179/FeedThruLUT ), 
    .DI0(\jedw/un4_addr_reg_muladd_0_O8_0/sig_178/FeedThruLUT ), 
    .A1(\jedw/un4_addr_reg_muladd_0_O7_0 ), 
    .C0(\jedw/un4_addr_reg_muladd_0_O8_0 ), .CLK(pclk_c), .Q0(\jedw_addr[15] ), 
    .Q1(\jedw_addr[14] ), 
    .F0(\jedw/un4_addr_reg_muladd_0_O8_0/sig_178/FeedThruLUT ), 
    .F1(\jedw/un4_addr_reg_muladd_0_O7_0/sig_179/FeedThruLUT ));
  SLICE_1410 SLICE_1410( 
    .DI1(\jedw/un4_addr_reg_muladd_0_O5_0/sig_181/FeedThruLUT ), 
    .DI0(\jedw/un4_addr_reg_muladd_0_O6_0/sig_180/FeedThruLUT ), 
    .C1(\jedw/un4_addr_reg_muladd_0_O5_0 ), 
    .B0(\jedw/un4_addr_reg_muladd_0_O6_0 ), .CLK(pclk_c), .Q0(\jedw_addr[13] ), 
    .Q1(\jedw_addr[12] ), 
    .F0(\jedw/un4_addr_reg_muladd_0_O6_0/sig_180/FeedThruLUT ), 
    .F1(\jedw/un4_addr_reg_muladd_0_O5_0/sig_181/FeedThruLUT ));
  SLICE_1412 SLICE_1412( 
    .DI1(\jedw/un4_addr_reg_muladd_0_O3_0/sig_183/FeedThruLUT ), 
    .DI0(\jedw/un4_addr_reg_muladd_0_O4_0/sig_182/FeedThruLUT ), 
    .D1(\jedw/un4_addr_reg_muladd_0_O3_0 ), 
    .D0(\jedw/un4_addr_reg_muladd_0_O4_0 ), .CLK(pclk_c), .Q0(\jedw_addr[11] ), 
    .Q1(\jedw_addr[10] ), 
    .F0(\jedw/un4_addr_reg_muladd_0_O4_0/sig_182/FeedThruLUT ), 
    .F1(\jedw/un4_addr_reg_muladd_0_O3_0/sig_183/FeedThruLUT ));
  SLICE_1417 SLICE_1417( .DI1(\jedw/col_idx[3]/sig_188/FeedThruLUT ), 
    .DI0(\jedw/col_idx[4]/sig_187/FeedThruLUT ), .C1(\jedw/col_idx[3] ), 
    .A0(\jedw/col_idx[4] ), .CLK(pclk_c), .Q0(\jedw_addr[5] ), 
    .Q1(\jedw_addr[4] ), .F0(\jedw/col_idx[4]/sig_187/FeedThruLUT ), 
    .F1(\jedw/col_idx[3]/sig_188/FeedThruLUT ));
  SLICE_1419 SLICE_1419( .DI1(\jedw/col_idx[1]/sig_190/FeedThruLUT ), 
    .DI0(\jedw/col_idx[2]/sig_189/FeedThruLUT ), .A1(\jedw/col_idx[1] ), 
    .D0(\jedw/col_idx[2] ), .CLK(pclk_c), .Q0(\jedw_addr[3] ), 
    .Q1(\jedw_addr[2] ), .F0(\jedw/col_idx[2]/sig_189/FeedThruLUT ), 
    .F1(\jedw/col_idx[1]/sig_190/FeedThruLUT ));
  SLICE_1421 SLICE_1421( .DI1(\jedw/addr_lsb/sig_192/FeedThruLUT ), 
    .DI0(\jedw/col_idx[0]/sig_191/FeedThruLUT ), .B1(\jedw/addr_lsb ), 
    .D0(\jedw/col_idx[0] ), .CLK(pclk_c), .Q0(\jedw_addr[1] ), 
    .Q1(\jedw_addr[0] ), .F0(\jedw/col_idx[0]/sig_191/FeedThruLUT ), 
    .F1(\jedw/addr_lsb/sig_192/FeedThruLUT ));
  SLICE_1424 SLICE_1424( .DI1(\jedw/col_cnt_3[0] ), .DI0(\jedw/col_cnt_3[1] ), 
    .D1(\jedw/col_max ), .C1(\jedw/chg_col ), .B1(\jedw/col_cnt[0] ), 
    .A1(je_done), .D0(\jedw/col_cnt[1] ), .B0(\jedw/CO0_0 ), 
    .A0(\jedw/un1_col_cnt8_0_0 ), .CLK(pclk_c), .Q0(\jedw/col_cnt[1] ), 
    .Q1(\jedw/col_cnt[0] ), .F0(\jedw/col_cnt_3[1] ), .F1(\jedw/col_cnt_3[0] ));
  SLICE_1426 SLICE_1426( .DI1(\je_data[4]/sig_194/FeedThruLUT ), 
    .DI0(\je_data[5]/sig_193/FeedThruLUT ), .D1(\je_data[4] ), 
    .A0(\je_data[5] ), .CLK(pclk_c), .Q0(\jedw_data[5] ), .Q1(\jedw_data[4] ), 
    .F0(\je_data[5]/sig_193/FeedThruLUT ), 
    .F1(\je_data[4]/sig_194/FeedThruLUT ));
  SLICE_1428 SLICE_1428( .DI1(\je_data[2]/sig_196/FeedThruLUT ), 
    .DI0(\je_data[3]/sig_195/FeedThruLUT ), .D1(\je_data[2] ), 
    .D0(\je_data[3] ), .CLK(pclk_c), .Q0(\jedw_data[3] ), .Q1(\jedw_data[2] ), 
    .F0(\je_data[3]/sig_195/FeedThruLUT ), 
    .F1(\je_data[2]/sig_196/FeedThruLUT ));
  SLICE_1430 SLICE_1430( .DI1(\je_data[0]/sig_198/FeedThruLUT ), 
    .DI0(\je_data[1]/sig_197/FeedThruLUT ), .A1(\je_data[0] ), 
    .D0(\je_data[1] ), .CLK(pclk_c), .Q0(\jedw_data[1] ), .Q1(\jedw_data[0] ), 
    .F0(\je_data[1]/sig_197/FeedThruLUT ), 
    .F1(\je_data[0]/sig_198/FeedThruLUT ));
  SLICE_1433 SLICE_1433( .DI1(\jedw/row_cnt_3[0] ), .DI0(\jedw/row_cnt_3[1] ), 
    .D1(\jedw/row_cnt[0] ), .C1(\jedw/chg_row ), .B1(\jedw/row_max ), 
    .A1(je_done), .C0(\jedw/un1_row_cnt6_0 ), .B0(\jedw/CO0 ), 
    .A0(\jedw/row_cnt[1] ), .CLK(pclk_c), .Q0(\jedw/row_cnt[1] ), 
    .Q1(\jedw/row_cnt[0] ), .F0(\jedw/row_cnt_3[1] ), .F1(\jedw/row_cnt_3[0] ));
  SLICE_1435 SLICE_1435( .DI1(\je_data[6]/sig_200/FeedThruLUT ), 
    .DI0(\je_data[7]/sig_199/FeedThruLUT ), .C1(\je_data[6] ), 
    .D0(\je_data[7] ), .CLK(pclk_c), .Q0(\jedw_data[7] ), .Q1(\jedw_data[6] ), 
    .F0(\je_data[7]/sig_199/FeedThruLUT ), 
    .F1(\je_data[6]/sig_200/FeedThruLUT ));
  SLICE_1439 SLICE_1439( .DI1(\jed_fifo/read_pointer_4 ), 
    .DI0(\jed_fifo/read_pointer_5 ), .D1(\jed_fifo/read_pointer_s[4] ), 
    .C1(\jed_fifo.un1_empty_0 ), .B1(jedf_mem_wr), 
    .A1(\jed_fifo/read_pointer[4] ), .D0(\jed_fifo/read_pointer[5] ), 
    .C0(jedf_mem_wr), .B0(\jed_fifo.un1_empty_0 ), 
    .A0(\jed_fifo/read_pointer_s[5] ), .CLK(pclk_c), 
    .Q0(\jed_fifo/read_pointer[5] ), .Q1(\jed_fifo/read_pointer[4] ), 
    .F0(\jed_fifo/read_pointer_5 ), .F1(\jed_fifo/read_pointer_4 ));
  SLICE_1441 SLICE_1441( .DI1(\jed_fifo/read_pointer_2 ), 
    .DI0(\jed_fifo/read_pointer_3 ), .D1(jedf_mem_wr), 
    .C1(\jed_fifo/read_pointer[2] ), .B1(\jed_fifo/read_pointer_s[2] ), 
    .A1(\jed_fifo.un1_empty_0 ), .D0(\jed_fifo.un1_empty_0 ), .C0(jedf_mem_wr), 
    .B0(\jed_fifo/read_pointer_s[3] ), .A0(\jed_fifo/read_pointer[3] ), 
    .CLK(pclk_c), .Q0(\jed_fifo/read_pointer[3] ), 
    .Q1(\jed_fifo/read_pointer[2] ), .F0(\jed_fifo/read_pointer_3 ), 
    .F1(\jed_fifo/read_pointer_2 ));
  SLICE_1443 SLICE_1443( .DI1(\jed_fifo/read_pointer_0 ), 
    .DI0(\jed_fifo/read_pointer_1 ), .D1(\jed_fifo/read_pointer_s[0] ), 
    .C1(\jed_fifo.un1_empty_0 ), .B1(jedf_mem_wr), 
    .A1(\jed_fifo/read_pointer[0] ), .D0(\jed_fifo/read_pointer_s[1] ), 
    .C0(\jed_fifo/read_pointer[1] ), .B0(\jed_fifo.un1_empty_0 ), 
    .A0(jedf_mem_wr), .CLK(pclk_c), .Q0(\jed_fifo/read_pointer[1] ), 
    .Q1(\jed_fifo/read_pointer[0] ), .F0(\jed_fifo/read_pointer_1 ), 
    .F1(\jed_fifo/read_pointer_0 ));
  SLICE_1446 SLICE_1446( .DI1(\jdts/col_x_10 ), .DI0(\jdts/col_x_9 ), 
    .D1(\jdts/col_x_0_sqmuxa ), .C1(\jdts/col_x[3] ), 
    .B1(\jdts/c_state_RNIVFPIF[3] ), .D0(\jdts/col_x[4] ), 
    .C0(\jdts/col_x_0_sqmuxa ), .B0(\jdts/un7_col_idx_cry_1_0_S1 ), 
    .A0(\jdts/c_state_RNIVFPIF[3] ), .CLK(pclk_c), .Q0(\jdts/col_x[4] ), 
    .Q1(\jdts/col_x[3] ), .F0(\jdts/col_x_9 ), .F1(\jdts/col_x_10 ));
  SLICE_1447 SLICE_1447( .DI1(\jdts/col_x_7 ), .DI0(\jdts/col_x_8 ), 
    .D1(\jdts/col_x_0_sqmuxa ), .C1(\jdts/c_state_RNIVFPIF[3] ), 
    .B1(\jdts/col_x[6] ), .A1(\jdts/un7_col_idx_cry_2_0_S1 ), 
    .D0(\jdts/un7_col_idx_cry_2_0_S0 ), .C0(\jdts/col_x_0_sqmuxa ), 
    .B0(\jdts/c_state_RNIVFPIF[3] ), .A0(\jdts/col_x[5] ), .CLK(pclk_c), 
    .Q0(\jdts/col_x[5] ), .Q1(\jdts/col_x[6] ), .F0(\jdts/col_x_8 ), 
    .F1(\jdts/col_x_7 ));
  SLICE_1449 SLICE_1449( .DI1(\jdts/col_x_5 ), .DI0(\jdts/col_x_6 ), 
    .D1(\jdts/un7_col_idx_cry_4_0_S1 ), .C1(\jdts/c_state_RNIVFPIF[3] ), 
    .B1(\jdts/col_x_0_sqmuxa ), .A1(\jdts/col_x[8] ), 
    .D0(\jdts/c_state_RNIVFPIF[3] ), .C0(\jdts/col_x[7] ), 
    .B0(\jdts/un7_col_idx_cry_4_0_S0 ), .A0(\jdts/col_x_0_sqmuxa ), 
    .CLK(pclk_c), .Q0(\jdts/col_x[7] ), .Q1(\jdts/col_x[8] ), 
    .F0(\jdts/col_x_6 ), .F1(\jdts/col_x_5 ));
  SLICE_1451 SLICE_1451( .DI1(\jdts/row_y_7 ), .DI0(\jdts/row_y_8 ), 
    .D1(\jdts/c_state_RNI4EJI8[0] ), .C1(\jdts/row_y[4] ), 
    .B1(\jdts/un6_row_idx_cry_1_0_S1_0 ), .A1(\jdts/un1_c_state_7_0 ), 
    .C0(\jdts/c_state_RNI4EJI8[0] ), .B0(\jdts/un1_c_state_7_0 ), 
    .A0(\jdts/row_y[3] ), .CLK(pclk_c), .Q0(\jdts/row_y[3] ), 
    .Q1(\jdts/row_y[4] ), .F0(\jdts/row_y_8 ), .F1(\jdts/row_y_7 ));
  SLICE_1453 SLICE_1453( .DI1(\jdts/row_y_5 ), .DI0(\jdts/row_y_6 ), 
    .D1(\jdts/un1_c_state_7_0 ), .C1(\jdts/c_state_RNI4EJI8[0] ), 
    .B1(\jdts/un6_row_idx_cry_2_0_S1_0 ), .A1(\jdts/row_y[6] ), 
    .D0(\jdts/row_y[5] ), .C0(\jdts/un1_c_state_7_0 ), 
    .B0(\jdts/c_state_RNI4EJI8[0] ), .A0(\jdts/un6_row_idx_cry_2_0_S0_0 ), 
    .CLK(pclk_c), .Q0(\jdts/row_y[5] ), .Q1(\jdts/row_y[6] ), 
    .F0(\jdts/row_y_6 ), .F1(\jdts/row_y_5 ));
  SLICE_1456 SLICE_1456( .DI1(\jdts/hd_addr_reg_lm[8] ), 
    .DI0(\jdts/hd_addr_reg_lm[9] ), .D1(\jdts/hd_addr_reg_s[8] ), 
    .A1(\jdts/c_state[2] ), .D0(\jdts/c_state[2] ), 
    .B0(\jdts/hd_addr_reg_s[9] ), .CE(\jdts/hd_addr_rege_0_i ), .CLK(pclk_c), 
    .Q0(\hd_addr[9] ), .Q1(\hd_addr[8] ), .F0(\jdts/hd_addr_reg_lm[9] ), 
    .F1(\jdts/hd_addr_reg_lm[8] ));
  SLICE_1458 SLICE_1458( .DI1(\jdts/hd_addr_reg_lm[6] ), 
    .DI0(\jdts/hd_addr_reg_lm[7] ), .C1(\jdts/c_state[2] ), 
    .A1(\jdts/hd_addr_reg_s[6] ), .D0(\jdts/c_state[2] ), 
    .A0(\jdts/hd_addr_reg_s[7] ), .CE(\jdts/hd_addr_rege_0_i ), .CLK(pclk_c), 
    .Q0(\hd_addr[7] ), .Q1(\hd_addr[6] ), .F0(\jdts/hd_addr_reg_lm[7] ), 
    .F1(\jdts/hd_addr_reg_lm[6] ));
  SLICE_1460 SLICE_1460( .DI1(\jdts/hd_addr_reg_lm[4] ), 
    .DI0(\jdts/hd_addr_reg_lm[5] ), .D1(\jdts/c_state[2] ), 
    .C1(\jdts/hd_addr_reg_s[4] ), .C0(\jdts/hd_addr_reg_s[5] ), 
    .A0(\jdts/c_state[2] ), .CE(\jdts/hd_addr_rege_0_i ), .CLK(pclk_c), 
    .Q0(\hd_addr[5] ), .Q1(\hd_addr[4] ), .F0(\jdts/hd_addr_reg_lm[5] ), 
    .F1(\jdts/hd_addr_reg_lm[4] ));
  SLICE_1462 SLICE_1462( .DI1(\jdts/hd_addr_reg_lm[2] ), 
    .DI0(\jdts/hd_addr_reg_lm[3] ), .C1(\jdts/c_state[2] ), 
    .A1(\jdts/hd_addr_reg_s[2] ), .B0(\jdts/c_state[2] ), 
    .A0(\jdts/hd_addr_reg_s[3] ), .CE(\jdts/hd_addr_rege_0_i ), .CLK(pclk_c), 
    .Q0(\hd_addr[3] ), .Q1(\hd_addr[2] ), .F0(\jdts/hd_addr_reg_lm[3] ), 
    .F1(\jdts/hd_addr_reg_lm[2] ));
  SLICE_1464 SLICE_1464( .DI1(\jdts/hd_addr_reg_lm[0] ), 
    .DI0(\jdts/hd_addr_reg_lm[1] ), .C1(\jdts/c_state[2] ), 
    .A1(\jdts/hd_addr_reg_s[0] ), .D0(\jdts/c_state[2] ), 
    .A0(\jdts/hd_addr_reg_s[1] ), .CE(\jdts/hd_addr_rege_0_i ), .CLK(pclk_c), 
    .Q0(\hd_addr[1] ), .Q1(\hd_addr[0] ), .F0(\jdts/hd_addr_reg_lm[1] ), 
    .F1(\jdts/hd_addr_reg_lm[0] ));
  SLICE_1467 SLICE_1467( .DI1(\jdts/col_idx_lm[6] ), 
    .DI0(\jdts/col_idx_lm[7] ), .D1(\jdts/col_idx_s[6] ), 
    .C1(\jdts/col_idx14 ), .A1(\jdts/col_idx_6_0[6] ), 
    .D0(\jdts/col_idx_6_0[7] ), .C0(\jdts/col_idx_s[7] ), 
    .B0(\jdts/col_idx14 ), .CE(\jdts/col_idxe_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/col_idx[7] ), .Q1(\jdts/col_idx[6] ), .F0(\jdts/col_idx_lm[7] ), 
    .F1(\jdts/col_idx_lm[6] ));
  SLICE_1469 SLICE_1469( .DI1(\jdts/col_idx_lm[4] ), 
    .DI0(\jdts/col_idx_lm[5] ), .D1(\jdts/col_idx_6_0[4] ), 
    .C1(\jdts/col_idx_s[4] ), .B1(\jdts/col_idx14 ), .D0(\jdts/col_idx_s[5] ), 
    .C0(\jdts/col_idx14 ), .A0(\jdts/col_idx_6_0[5] ), 
    .CE(\jdts/col_idxe_0_i ), .CLK(pclk_c), .Q0(\jdts/col_idx[5] ), 
    .Q1(\jdts/col_idx[4] ), .F0(\jdts/col_idx_lm[5] ), 
    .F1(\jdts/col_idx_lm[4] ));
  SLICE_1471 SLICE_1471( .DI1(\jdts/col_idx_lm[2] ), 
    .DI0(\jdts/col_idx_lm[3] ), .D1(\jdts/chg_col ), 
    .C1(\jdts/un1_col_max_1_0 ), .B1(\jdts/col_idx_s[2] ), .A1(\jdts/row_max ), 
    .D0(\jdts/col_idx_6_0[3] ), .C0(\jdts/col_idx_s[3] ), 
    .A0(\jdts/col_idx14 ), .CE(\jdts/col_idxe_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/col_idx[3] ), .Q1(\jdts/col_idx[2] ), .F0(\jdts/col_idx_lm[3] ), 
    .F1(\jdts/col_idx_lm[2] ));
  SLICE_1473 SLICE_1473( .DI1(\jdts/col_idx_lm[0] ), 
    .DI0(\jdts/col_idx_lm[1] ), .D1(\jdts/chg_col ), .C1(\jdts/row_max ), 
    .B1(\jdts/col_idx_s[0] ), .A1(\jdts/un1_col_max_1_0 ), 
    .D0(\jdts/un1_col_max_1_0 ), .C0(\jdts/chg_col ), .B0(\jdts/row_max ), 
    .A0(\jdts/col_idx_s[1] ), .CE(\jdts/col_idxe_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/col_idx[1] ), .Q1(\jdts/col_idx[0] ), .F0(\jdts/col_idx_lm[1] ), 
    .F1(\jdts/col_idx_lm[0] ));
  SLICE_1475 SLICE_1475( .DI1(\jdts/row_idx_lm[6] ), 
    .DI0(\jdts/row_idx_lm[7] ), .D1(\jdts/row_idx_6_0[6] ), 
    .C1(\jdts/N_456_1 ), .B1(\jdts/c_state[3] ), .A1(\jdts/row_idx_s[6] ), 
    .D0(\jdts/row_idx_s[7] ), .C0(\jdts/c_state[3] ), .B0(\jdts/N_456_1 ), 
    .A0(\jdts/row_idx_6_0[7] ), .CE(\jdts/row_idxe_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/row_idx[7] ), .Q1(\jdts/row_idx[6] ), .F0(\jdts/row_idx_lm[7] ), 
    .F1(\jdts/row_idx_lm[6] ));
  SLICE_1477 SLICE_1477( .DI1(\jdts/row_idx_lm[4] ), 
    .DI0(\jdts/row_idx_lm[5] ), .D1(\jdts/row_idx_6_0[4] ), 
    .C1(\jdts/N_456_1 ), .B1(\jdts/c_state[3] ), .A1(\jdts/row_idx_s[4] ), 
    .D0(\jdts/row_idx_6_0[5] ), .C0(\jdts/row_idx_s[5] ), .B0(\jdts/N_456_1 ), 
    .A0(\jdts/c_state[3] ), .CE(\jdts/row_idxe_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/row_idx[5] ), .Q1(\jdts/row_idx[4] ), .F0(\jdts/row_idx_lm[5] ), 
    .F1(\jdts/row_idx_lm[4] ));
  SLICE_1479 SLICE_1479( .DI1(\jdts/row_idx_lm[2] ), 
    .DI0(\jdts/row_idx_lm[3] ), .C1(\jdts/c_state[3] ), 
    .B1(\jdts/row_idx_s[2] ), .A1(\jdts/N_456_1 ), .D0(\jdts/N_456_1 ), 
    .C0(\jdts/row_idx_s[3] ), .B0(\jdts/c_state[3] ), 
    .A0(\jdts/row_idx_6_0[3] ), .CE(\jdts/row_idxe_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/row_idx[3] ), .Q1(\jdts/row_idx[2] ), .F0(\jdts/row_idx_lm[3] ), 
    .F1(\jdts/row_idx_lm[2] ));
  SLICE_1481 SLICE_1481( .DI1(\jdts/row_idx_lm[0] ), 
    .DI0(\jdts/row_idx_lm[1] ), .D1(\jdts/row_idx_s[0] ), 
    .C1(\jdts/c_state[3] ), .A1(\jdts/N_456_1 ), .D0(\jdts/N_456_1 ), 
    .B0(\jdts/c_state[3] ), .A0(\jdts/row_idx_s[1] ), .CE(\jdts/row_idxe_0_i ), 
    .CLK(pclk_c), .Q0(\jdts/row_idx[1] ), .Q1(\jdts/row_idx[0] ), 
    .F0(\jdts/row_idx_lm[1] ), .F1(\jdts/row_idx_lm[0] ));
  SLICE_1483 SLICE_1483( 
    .DI1(\jdts/un4_je_addr_reg_muladd_0_O5/sig_202/FeedThruLUT ), 
    .DI0(\jdts/un4_je_addr_reg_muladd_0_O6/sig_201/FeedThruLUT ), 
    .D1(\jdts/un4_je_addr_reg_muladd_0_O5 ), 
    .B0(\jdts/un4_je_addr_reg_muladd_0_O6 ), .CLK(pclk_c), 
    .Q0(\jdts_addr[13] ), .Q1(\jdts_addr[12] ), 
    .F0(\jdts/un4_je_addr_reg_muladd_0_O6/sig_201/FeedThruLUT ), 
    .F1(\jdts/un4_je_addr_reg_muladd_0_O5/sig_202/FeedThruLUT ));
  SLICE_1485 SLICE_1485( 
    .DI1(\jdts/un4_je_addr_reg_muladd_0_O3/sig_204/FeedThruLUT ), 
    .DI0(\jdts/un4_je_addr_reg_muladd_0_O4/sig_203/FeedThruLUT ), 
    .D1(\jdts/un4_je_addr_reg_muladd_0_O3 ), 
    .B0(\jdts/un4_je_addr_reg_muladd_0_O4 ), .CLK(pclk_c), 
    .Q0(\jdts_addr[11] ), .Q1(\jdts_addr[10] ), 
    .F0(\jdts/un4_je_addr_reg_muladd_0_O4/sig_203/FeedThruLUT ), 
    .F1(\jdts/un4_je_addr_reg_muladd_0_O3/sig_204/FeedThruLUT ));
  SLICE_1487 SLICE_1487( 
    .DI1(\jdts/un4_je_addr_reg_muladd_0_O1/sig_206/FeedThruLUT ), 
    .DI0(\jdts/un4_je_addr_reg_muladd_0_O2/sig_205/FeedThruLUT ), 
    .B1(\jdts/un4_je_addr_reg_muladd_0_O1 ), 
    .A0(\jdts/un4_je_addr_reg_muladd_0_O2 ), .CLK(pclk_c), .Q0(\jdts_addr[9] ), 
    .Q1(\jdts_addr[8] ), 
    .F0(\jdts/un4_je_addr_reg_muladd_0_O2/sig_205/FeedThruLUT ), 
    .F1(\jdts/un4_je_addr_reg_muladd_0_O1/sig_206/FeedThruLUT ));
  SLICE_1489 SLICE_1489( .DI1(\jdts/col_idx[5]/sig_211/FeedThruLUT ), 
    .DI0(\jdts/un4_je_addr_reg_muladd_0_O0/sig_207/FeedThruLUT ), 
    .C1(\jdts/col_idx[5] ), .A0(\jdts/un4_je_addr_reg_muladd_0_O0 ), 
    .CLK(pclk_c), .Q0(\jdts_addr[7] ), .Q1(\jdts_addr[6] ), 
    .F0(\jdts/un4_je_addr_reg_muladd_0_O0/sig_207/FeedThruLUT ), 
    .F1(\jdts/col_idx[5]/sig_211/FeedThruLUT ));
  SLICE_1491 SLICE_1491( 
    .DI1(\jdts/un4_je_addr_reg_muladd_0_O7/sig_210/FeedThruLUT ), 
    .DI0(\jdts/un4_je_addr_reg_muladd_0_O8/sig_209/FeedThruLUT ), 
    .B1(\jdts/un4_je_addr_reg_muladd_0_O7 ), 
    .D0(\jdts/un4_je_addr_reg_muladd_0_O8 ), .CLK(pclk_c), 
    .Q0(\jdts_addr[15] ), .Q1(\jdts_addr[14] ), 
    .F0(\jdts/un4_je_addr_reg_muladd_0_O8/sig_209/FeedThruLUT ), 
    .F1(\jdts/un4_je_addr_reg_muladd_0_O7/sig_210/FeedThruLUT ));
  SLICE_1493 SLICE_1493( .DI1(\jdts/c_state_ns[2] ), 
    .DI0(\jdts/c_state_ns[3] ), .D1(\jdts/m44_ns_1 ), .C1(\jdts/c_state[3] ), 
    .B1(\jdts/N_67_mux ), .A1(\jdts/m5_0 ), .D0(\jdts/c_state[3] ), 
    .C0(\jdts/c_state[2] ), .B0(\jdts/c_state_d_1[7] ), .A0(\jdts/N_46 ), 
    .CLK(pclk_c), .Q0(\jdts/c_state[3] ), .Q1(\jdts/c_state[2] ), 
    .F0(\jdts/c_state_ns[3] ), .F1(\jdts/c_state_ns[2] ));
  SLICE_1495 SLICE_1495( .DI1(\jdts/c_state_ns[0] ), 
    .DI0(\jdts/c_state_ns[1] ), .D1(\jdts/c_state[0] ), .C1(\jdts/m7_ns_1 ), 
    .B1(esp32_spi_rd), .A1(\jdts/N_74 ), .D0(\jdts/c_state[1] ), 
    .C0(\jdts/N_37 ), .B0(\jdts/c_state[3] ), .A0(\jdts/c_state[0] ), 
    .CLK(pclk_c), .Q0(\jdts/c_state[1] ), .Q1(\jdts/c_state[0] ), 
    .F0(\jdts/c_state_ns[1] ), .F1(\jdts/c_state_ns[0] ));
  SLICE_1498 SLICE_1498( .DI1(\jdts/col_idx[3]/sig_213/FeedThruLUT ), 
    .DI0(\jdts/col_idx[4]/sig_212/FeedThruLUT ), .A1(\jdts/col_idx[3] ), 
    .C0(\jdts/col_idx[4] ), .CLK(pclk_c), .Q0(\jdts_addr[5] ), 
    .Q1(\jdts_addr[4] ), .F0(\jdts/col_idx[4]/sig_212/FeedThruLUT ), 
    .F1(\jdts/col_idx[3]/sig_213/FeedThruLUT ));
  SLICE_1500 SLICE_1500( .DI1(\jdts/col_idx[1]/sig_215/FeedThruLUT ), 
    .DI0(\jdts/col_idx[2]/sig_214/FeedThruLUT ), .C1(\jdts/col_idx[1] ), 
    .D0(\jdts/col_idx[2] ), .CLK(pclk_c), .Q0(\jdts_addr[3] ), 
    .Q1(\jdts_addr[2] ), .F0(\jdts/col_idx[2]/sig_214/FeedThruLUT ), 
    .F1(\jdts/col_idx[1]/sig_215/FeedThruLUT ));
  SLICE_1502 SLICE_1502( .DI1(\jdts/addr_lsb/sig_217/FeedThruLUT ), 
    .DI0(\jdts/col_idx[0]/sig_216/FeedThruLUT ), .D1(\jdts/addr_lsb ), 
    .D0(\jdts/col_idx[0] ), .CLK(pclk_c), .Q0(\jdts_addr[1] ), 
    .Q1(\jdts_addr[0] ), .F0(\jdts/col_idx[0]/sig_216/FeedThruLUT ), 
    .F1(\jdts/addr_lsb/sig_217/FeedThruLUT ));
  SLICE_1505 SLICE_1505( .DI1(\jdts/col_cnt_3[0] ), .DI0(\jdts/col_cnt_3[1] ), 
    .D1(\jdts/chg_col ), .C1(\jdts/c_state_20_d ), .B1(\jdts/col_cnt[0] ), 
    .A1(\jdts/col_max ), .D0(\jdts/CO0_0 ), .B0(\jdts/un1_col_cnt8_0 ), 
    .A0(\jdts/col_cnt[1] ), .CLK(pclk_c), .Q0(\jdts/col_cnt[1] ), 
    .Q1(\jdts/col_cnt[0] ), .F0(\jdts/col_cnt_3[1] ), .F1(\jdts/col_cnt_3[0] ));
  SLICE_1508 SLICE_1508( .DI1(\jdts/row_cnt_3[0] ), .DI0(\jdts/row_cnt_3[1] ), 
    .D1(\jdts/row_cnt[0] ), .C1(\jdts/row_max ), .B1(\jdts/chg_row ), 
    .A1(\jdts/c_state_20_d ), .D0(\jdts/un1_row_cnt6_0 ), 
    .C0(\jdts/row_cnt[0] ), .B0(\jdts/row_cnt[1] ), .A0(\jdts/chg_row ), 
    .CLK(pclk_c), .Q0(\jdts/row_cnt[1] ), .Q1(\jdts/row_cnt[0] ), 
    .F0(\jdts/row_cnt_3[1] ), .F1(\jdts/row_cnt_3[0] ));
  SLICE_1511 SLICE_1511( .DI1(\jdts/N_311_0 ), .DI0(\jdts/N_318_0 ), 
    .C1(\jdts/c_state[0] ), .A1(\esp32_spi_data[6] ), .D0(\jdts/c_state[0] ), 
    .C0(\esp32_spi_data[7] ), .CE(\jdts/un1_col_idx22_1_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/eoi_reg[15] ), .Q1(\jdts/eoi_reg[14] ), .F0(\jdts/N_318_0 ), 
    .F1(\jdts/N_311_0 ));
  SLICE_1513 SLICE_1513( .DI1(\jdts/N_297_0 ), .DI0(\jdts/N_304_0 ), 
    .C1(\jdts/c_state[0] ), .A1(\esp32_spi_data[4] ), .D0(\jdts/c_state[0] ), 
    .B0(\esp32_spi_data[5] ), .CE(\jdts/un1_col_idx22_1_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/eoi_reg[13] ), .Q1(\jdts/eoi_reg[12] ), .F0(\jdts/N_304_0 ), 
    .F1(\jdts/N_297_0 ));
  SLICE_1515 SLICE_1515( .DI1(\jdts/N_283_0 ), .DI0(\jdts/N_290_0 ), 
    .D1(\esp32_spi_data[2] ), .C1(\jdts/c_state[0] ), .D0(\jdts/c_state[0] ), 
    .B0(\esp32_spi_data[3] ), .CE(\jdts/un1_col_idx22_1_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/eoi_reg[11] ), .Q1(\jdts/eoi_reg[10] ), .F0(\jdts/N_290_0 ), 
    .F1(\jdts/N_283_0 ));
  SLICE_1517 SLICE_1517( .DI1(\jdts/N_269_0 ), .DI0(\jdts/N_276_0 ), 
    .D1(\jdts/c_state[0] ), .B1(\esp32_spi_data[0] ), .B0(\esp32_spi_data[1] ), 
    .A0(\jdts/c_state[0] ), .CE(\jdts/un1_col_idx22_1_0_i ), .CLK(pclk_c), 
    .Q0(\jdts/eoi_reg[9] ), .Q1(\jdts/eoi_reg[8] ), .F0(\jdts/N_276_0 ), 
    .F1(\jdts/N_269_0 ));
  SLICE_1519 SLICE_1519( .DI1(\jdts/eoi_reg_7[6] ), .DI0(\jdts/eoi_reg_7[7] ), 
    .D1(\jdts/c_state[1] ), .C1(\jdts/N_224 ), .B1(\jdts/c_state[2] ), 
    .A1(\jdts/c_state[3] ), .D0(\jdts/c_state[3] ), .C0(\jdts/c_state[2] ), 
    .B0(\jdts/N_225 ), .A0(\jdts/c_state[1] ), .CE(\jdts/un1_col_idx22_1_0_i ), 
    .CLK(pclk_c), .Q0(\esp32_spi_data[7] ), .Q1(\esp32_spi_data[6] ), 
    .F0(\jdts/eoi_reg_7[7] ), .F1(\jdts/eoi_reg_7[6] ));
  SLICE_1521 SLICE_1521( .DI1(\jdts/eoi_reg_7[4] ), .DI0(\jdts/eoi_reg_7[5] ), 
    .D1(\jdts/c_state[2] ), .C1(\jdts/N_222 ), .B1(\jdts/c_state[1] ), 
    .A1(\jdts/c_state[3] ), .D0(\jdts/N_223 ), .C0(\jdts/c_state[2] ), 
    .B0(\jdts/c_state[3] ), .A0(\jdts/c_state[1] ), 
    .CE(\jdts/un1_col_idx22_1_0_i ), .CLK(pclk_c), .Q0(\esp32_spi_data[5] ), 
    .Q1(\esp32_spi_data[4] ), .F0(\jdts/eoi_reg_7[5] ), 
    .F1(\jdts/eoi_reg_7[4] ));
  SLICE_1523 SLICE_1523( .DI1(\jdts/eoi_reg_7[2] ), .DI0(\jdts/eoi_reg_7[3] ), 
    .D1(\jdts/c_state[1] ), .C1(\jdts/c_state[2] ), .B1(\jdts/c_state[3] ), 
    .A1(\jdts/N_220 ), .D0(\jdts/c_state[2] ), .C0(\jdts/c_state[1] ), 
    .B0(\jdts/N_221 ), .A0(\jdts/c_state[3] ), .CE(\jdts/un1_col_idx22_1_0_i ), 
    .CLK(pclk_c), .Q0(\esp32_spi_data[3] ), .Q1(\esp32_spi_data[2] ), 
    .F0(\jdts/eoi_reg_7[3] ), .F1(\jdts/eoi_reg_7[2] ));
  SLICE_1525 SLICE_1525( .DI1(\jdts/eoi_reg_7[0] ), .DI0(\jdts/eoi_reg_7[1] ), 
    .D1(\jdts/c_state[0] ), .C1(\jdts/N_218 ), 
    .B1(\jdts/eoi_reg_7_sn_N_6_mux ), .A1(\jpeg_size[16] ), .D0(\jdts/N_219 ), 
    .C0(\jdts/c_state[1] ), .B0(\jdts/c_state[2] ), .A0(\jdts/c_state[3] ), 
    .CE(\jdts/un1_col_idx22_1_0_i ), .CLK(pclk_c), .Q0(\esp32_spi_data[1] ), 
    .Q1(\esp32_spi_data[0] ), .F0(\jdts/eoi_reg_7[1] ), 
    .F1(\jdts/eoi_reg_7[0] ));
  SLICE_1528 SLICE_1528( .DI1(\esp32_spi/sclk_reg[0]/sig_219/FeedThruLUT ), 
    .DI0(\sclk_c/sig_218/FeedThruLUT ), .A1(\esp32_spi/sclk_reg[0] ), 
    .B0(sclk_c), .LSR(ssel_c), .CLK(pclk_c), .Q0(\esp32_spi/sclk_reg[0] ), 
    .Q1(\esp32_spi/sclk_reg[1] ), .F0(\sclk_c/sig_218/FeedThruLUT ), 
    .F1(\esp32_spi/sclk_reg[0]/sig_219/FeedThruLUT ));
  SLICE_1530 SLICE_1530( .DI1(\esp32_spi/bit_cntc_0 ), 
    .DI0(\esp32_spi/bit_cntc ), .D1(\esp32_spi/sclk_reg[1] ), 
    .C1(\esp32_spi/bit_cnt[0] ), .B1(\esp32_spi/bit_cnt[1] ), 
    .A1(\esp32_spi/sclk_reg[0] ), .D0(\esp32_spi/bit_cnt[0] ), 
    .C0(\esp32_spi/sclk_reg[1] ), .B0(\esp32_spi/sclk_reg[0] ), .LSR(ssel_c), 
    .CLK(pclk_c), .Q0(\esp32_spi/bit_cnt[0] ), .Q1(\esp32_spi/bit_cnt[1] ), 
    .F0(\esp32_spi/bit_cntc ), .F1(\esp32_spi/bit_cntc_0 ));
  SLICE_1532 SLICE_1532( .DI1(\esp32_spi/byte_receivedc ), 
    .DI0(\esp32_spi/N_22_i_i ), .D1(\esp32_spi/bit_cnt[2] ), 
    .C1(\esp32_spi/N_19_0 ), .B1(\esp32_spi/bit_cnt[1] ), 
    .A1(\esp32_spi/bit_cnt[0] ), .D0(\esp32_spi/bit_cnt[0] ), 
    .C0(\esp32_spi/bit_cnt[2] ), .B0(\esp32_spi/N_19_0 ), 
    .A0(\esp32_spi/bit_cnt[1] ), .LSR(ssel_c), .CLK(pclk_c), 
    .Q0(\esp32_spi/bit_cnt[2] ), .Q1(\esp32_spi/byte_received ), 
    .F0(\esp32_spi/N_22_i_i ), .F1(\esp32_spi/byte_receivedc ));
  SLICE_1534 SLICE_1534( .DI1(\esp32_spi/rd_addr_reg_lm[14] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[15] ), .C1(\esp32_spi/addr_data_flag ), 
    .A1(\esp32_spi/rd_addr_reg_s[14] ), .D0(\esp32_spi/rd_addr_reg_s[15] ), 
    .B0(\esp32_spi/addr_data_flag ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[15] ), .Q1(\spi_mem_addr[14] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[15] ), .F1(\esp32_spi/rd_addr_reg_lm[14] ));
  SLICE_1536 SLICE_1536( .DI1(\esp32_spi/rd_addr_reg_lm[12] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[13] ), .D1(\esp32_spi/rd_addr_reg_s[12] ), 
    .A1(\esp32_spi/addr_data_flag ), .C0(\esp32_spi/rd_addr_reg_s[13] ), 
    .B0(\esp32_spi/addr_data_flag ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[13] ), .Q1(\spi_mem_addr[12] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[13] ), .F1(\esp32_spi/rd_addr_reg_lm[12] ));
  SLICE_1538 SLICE_1538( .DI1(\esp32_spi/rd_addr_reg_lm[10] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[11] ), .C1(\esp32_spi/addr_data_flag ), 
    .B1(\esp32_spi/rd_addr_reg_s[10] ), .D0(\esp32_spi/addr_data_flag ), 
    .B0(\esp32_spi/rd_addr_reg_s[11] ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[11] ), .Q1(\spi_mem_addr[10] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[11] ), .F1(\esp32_spi/rd_addr_reg_lm[10] ));
  SLICE_1540 SLICE_1540( .DI1(\esp32_spi/rd_addr_reg_lm[8] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[9] ), .C1(\esp32_spi/addr_data_flag ), 
    .B1(\esp32_spi/rd_addr_reg_s[8] ), .C0(\esp32_spi/rd_addr_reg_s[9] ), 
    .B0(\esp32_spi/addr_data_flag ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[9] ), .Q1(\spi_mem_addr[8] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[9] ), .F1(\esp32_spi/rd_addr_reg_lm[8] ));
  SLICE_1542 SLICE_1542( .DI1(\esp32_spi/rd_addr_reg_lm[6] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[7] ), .D1(\esp32_spi/data_received[6] ), 
    .C1(\esp32_spi/addr_data_flag ), .A1(\esp32_spi/rd_addr_reg_s[6] ), 
    .D0(\esp32_spi/addr_data_flag ), .B0(\esp32_spi/rd_addr_reg_s[7] ), 
    .A0(\esp32_spi/data_received[7] ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[7] ), .Q1(\spi_mem_addr[6] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[7] ), .F1(\esp32_spi/rd_addr_reg_lm[6] ));
  SLICE_1544 SLICE_1544( .DI1(\esp32_spi/rd_addr_reg_lm[4] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[5] ), .D1(\esp32_spi/rd_addr_reg_s[4] ), 
    .C1(\esp32_spi/addr_data_flag ), .A1(\esp32_spi/data_received[4] ), 
    .D0(\esp32_spi/addr_data_flag ), .C0(\esp32_spi/data_received[5] ), 
    .B0(\esp32_spi/rd_addr_reg_s[5] ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[5] ), .Q1(\spi_mem_addr[4] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[5] ), .F1(\esp32_spi/rd_addr_reg_lm[4] ));
  SLICE_1546 SLICE_1546( .DI1(\esp32_spi/rd_addr_reg_lm[2] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[3] ), .D1(\esp32_spi/data_received[2] ), 
    .C1(\esp32_spi/rd_addr_reg_s[2] ), .A1(\esp32_spi/addr_data_flag ), 
    .D0(\esp32_spi/addr_data_flag ), .B0(\esp32_spi/rd_addr_reg_s[3] ), 
    .A0(\esp32_spi/data_received[3] ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[3] ), .Q1(\spi_mem_addr[2] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[3] ), .F1(\esp32_spi/rd_addr_reg_lm[2] ));
  SLICE_1548 SLICE_1548( .DI1(\esp32_spi/rd_addr_reg_lm[0] ), 
    .DI0(\esp32_spi/rd_addr_reg_lm[1] ), .D1(\esp32_spi/data_received[0] ), 
    .B1(\esp32_spi/rd_addr_reg_s[0] ), .A1(\esp32_spi/addr_data_flag ), 
    .D0(\esp32_spi/addr_data_flag ), .C0(\esp32_spi/data_received[1] ), 
    .B0(\esp32_spi/rd_addr_reg_s[1] ), .CE(\esp32_spi/byte_received ), 
    .CLK(pclk_c), .Q0(\spi_mem_addr[1] ), .Q1(\spi_mem_addr[0] ), 
    .F0(\esp32_spi/rd_addr_reg_lm[1] ), .F1(\esp32_spi/rd_addr_reg_lm[0] ));
  SLICE_1550 SLICE_1550( .DI1(\esp32_spi/mosi_reg[0]/sig_221/FeedThruLUT ), 
    .DI0(\mosi_c/sig_220/FeedThruLUT ), .C1(\esp32_spi/mosi_reg[0] ), 
    .D0(mosi_c), .LSR(ssel_c), .CLK(pclk_c), .Q0(\esp32_spi/mosi_reg[0] ), 
    .Q1(\esp32_spi/mosi_reg[1] ), .F0(\mosi_c/sig_220/FeedThruLUT ), 
    .F1(\esp32_spi/mosi_reg[0]/sig_221/FeedThruLUT ));
  SLICE_1554 SLICE_1554( .DI1(\esp32_spi/data_to_send_buf_5[6] ), 
    .DI0(\esp32_spi/data_to_send_buf_5[7] ), .D1(\spi_mem_data[6] ), 
    .B1(\esp32_spi/N_139_0 ), .A1(\esp32_spi/data_to_send_buf[5] ), 
    .C0(\spi_mem_data[7] ), .B0(\esp32_spi/data_to_send_buf[6] ), 
    .A0(\esp32_spi/N_139_0 ), .CE(\esp32_spi/sclk_reg_RNIDL56[1] ), 
    .CLK(pclk_c), .Q0(miso_c), .Q1(\esp32_spi/data_to_send_buf[6] ), 
    .F0(\esp32_spi/data_to_send_buf_5[7] ), 
    .F1(\esp32_spi/data_to_send_buf_5[6] ));
  SLICE_1556 SLICE_1556( .DI1(\esp32_spi/data_to_send_buf_5[4] ), 
    .DI0(\esp32_spi/data_to_send_buf_5[5] ), .D1(\esp32_spi/N_139_0 ), 
    .C1(\esp32_spi/data_to_send_buf[3] ), .A1(\spi_mem_data[4] ), 
    .C0(\esp32_spi/N_139_0 ), .B0(\esp32_spi/data_to_send_buf[4] ), 
    .A0(\spi_mem_data[5] ), .CE(\esp32_spi/sclk_reg_RNIDL56[1] ), .CLK(pclk_c), 
    .Q0(\esp32_spi/data_to_send_buf[5] ), .Q1(\esp32_spi/data_to_send_buf[4] ), 
    .F0(\esp32_spi/data_to_send_buf_5[5] ), 
    .F1(\esp32_spi/data_to_send_buf_5[4] ));
  SLICE_1558 SLICE_1558( .DI1(\esp32_spi/data_to_send_buf_5[2] ), 
    .DI0(\esp32_spi/data_to_send_buf_5[3] ), 
    .C1(\esp32_spi/data_to_send_buf[1] ), .B1(\esp32_spi/N_139_0 ), 
    .A1(\spi_mem_data[2] ), .D0(\esp32_spi/data_to_send_buf[2] ), 
    .C0(\esp32_spi/N_139_0 ), .A0(\spi_mem_data[3] ), 
    .CE(\esp32_spi/sclk_reg_RNIDL56[1] ), .CLK(pclk_c), 
    .Q0(\esp32_spi/data_to_send_buf[3] ), .Q1(\esp32_spi/data_to_send_buf[2] ), 
    .F0(\esp32_spi/data_to_send_buf_5[3] ), 
    .F1(\esp32_spi/data_to_send_buf_5[2] ));
  SLICE_1560 SLICE_1560( .DI1(\esp32_spi/data_to_send_buf_5[0] ), 
    .DI0(\esp32_spi/data_to_send_buf_5[1] ), .D1(\esp32_spi/N_139_0 ), 
    .C1(\esp32_spi_data[0] ), .B1(\mem_datar[0] ), .A1(raw_rd), 
    .D0(\spi_mem_data[1] ), .C0(\esp32_spi/data_to_send_buf[0] ), 
    .A0(\esp32_spi/N_139_0 ), .CE(\esp32_spi/sclk_reg_RNIDL56[1] ), 
    .CLK(pclk_c), .Q0(\esp32_spi/data_to_send_buf[1] ), 
    .Q1(\esp32_spi/data_to_send_buf[0] ), 
    .F0(\esp32_spi/data_to_send_buf_5[1] ), 
    .F1(\esp32_spi/data_to_send_buf_5[0] ));
  SLICE_1562 SLICE_1562( 
    .DI1(\esp32_spi/data_received[5]/sig_224/FeedThruLUT ), 
    .DI0(\esp32_spi/data_received[6]/sig_223/FeedThruLUT ), 
    .B1(\esp32_spi/data_received[5] ), .C0(\esp32_spi/data_received[6] ), 
    .CE(\esp32_spi/N_18_0 ), .LSR(ssel_c), .CLK(pclk_c), 
    .Q0(\esp32_spi/data_received[7] ), .Q1(\esp32_spi/data_received[6] ), 
    .F0(\esp32_spi/data_received[6]/sig_223/FeedThruLUT ), 
    .F1(\esp32_spi/data_received[5]/sig_224/FeedThruLUT ));
  SLICE_1564 SLICE_1564( 
    .DI1(\esp32_spi/data_received[3]/sig_226/FeedThruLUT ), 
    .DI0(\esp32_spi/data_received[4]/sig_225/FeedThruLUT ), 
    .D1(\esp32_spi/data_received[3] ), .B0(\esp32_spi/data_received[4] ), 
    .CE(\esp32_spi/N_18_0 ), .LSR(ssel_c), .CLK(pclk_c), 
    .Q0(\esp32_spi/data_received[5] ), .Q1(\esp32_spi/data_received[4] ), 
    .F0(\esp32_spi/data_received[4]/sig_225/FeedThruLUT ), 
    .F1(\esp32_spi/data_received[3]/sig_226/FeedThruLUT ));
  SLICE_1566 SLICE_1566( 
    .DI1(\esp32_spi/data_received[1]/sig_228/FeedThruLUT ), 
    .DI0(\esp32_spi/data_received[2]/sig_227/FeedThruLUT ), 
    .B1(\esp32_spi/data_received[1] ), .D0(\esp32_spi/data_received[2] ), 
    .CE(\esp32_spi/N_18_0 ), .LSR(ssel_c), .CLK(pclk_c), 
    .Q0(\esp32_spi/data_received[3] ), .Q1(\esp32_spi/data_received[2] ), 
    .F0(\esp32_spi/data_received[2]/sig_227/FeedThruLUT ), 
    .F1(\esp32_spi/data_received[1]/sig_228/FeedThruLUT ));
  SLICE_1568 SLICE_1568( .DI1(\esp32_spi/mosi_reg[1]/sig_230/FeedThruLUT ), 
    .DI0(\esp32_spi/data_received[0]/sig_229/FeedThruLUT ), 
    .C1(\esp32_spi/mosi_reg[1] ), .A0(\esp32_spi/data_received[0] ), 
    .CE(\esp32_spi/N_18_0 ), .LSR(ssel_c), .CLK(pclk_c), 
    .Q0(\esp32_spi/data_received[1] ), .Q1(\esp32_spi/data_received[0] ), 
    .F0(\esp32_spi/data_received[0]/sig_229/FeedThruLUT ), 
    .F1(\esp32_spi/mosi_reg[1]/sig_230/FeedThruLUT ));
  SLICE_1571 SLICE_1571( .DI1(\u_OV7670_Controller/LUT/N_110 ), 
    .DI0(\u_OV7670_Controller/LUT/N_113 ), 
    .D1(\u_OV7670_Controller/LUT/address[1] ), 
    .C1(\u_OV7670_Controller/LUT/m10 ), 
    .B1(\u_OV7670_Controller/LUT/address[2] ), 
    .A1(\u_OV7670_Controller/LUT/m109_ns_1 ), 
    .D0(\u_OV7670_Controller/LUT/m112_ns_1 ), 
    .C0(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[4] ), 
    .A0(\u_OV7670_Controller/LUT/m19 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_27 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_26 ), 
    .F0(\u_OV7670_Controller/LUT/N_113 ), .F1(\u_OV7670_Controller/LUT/N_110 ));
  SLICE_1573 SLICE_1573( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_232/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_231/FeedThruLUT ), 
    .B1(\u_OV7670_Controller/LUT/address[5] ), 
    .A0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_12[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_12[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_231/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_232/FeedThruLUT ));
  SLICE_1576 SLICE_1576( .DI1(\u_OV7670_Controller/LUT/N_150 ), 
    .DI0(\u_OV7670_Controller/LUT/N_106 ), 
    .D1(\u_OV7670_Controller/LUT/sreg_ret_23_RNO_0 ), 
    .C1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_23_RNO_1 ), 
    .D0(\u_OV7670_Controller/LUT/address[2] ), 
    .C0(\u_OV7670_Controller/LUT/m105_ns_1 ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address_ret ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_24 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_23 ), 
    .F0(\u_OV7670_Controller/LUT/N_106 ), .F1(\u_OV7670_Controller/LUT/N_150 ));
  SLICE_1577 SLICE_1577( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_234/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_233/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/LUT/address[5] ), 
    .B0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_11[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_11[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_233/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_234/FeedThruLUT ));
  SLICE_1580 SLICE_1580( .DI1(\u_OV7670_Controller/LUT/N_141 ), 
    .DI0(\u_OV7670_Controller/LUT/N_145 ), 
    .D1(\u_OV7670_Controller/LUT/sreg_ret_21_RNO_1 ), 
    .B1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_21_RNO_0 ), 
    .D0(\u_OV7670_Controller/LUT/m144_ns_1 ), 
    .C0(\u_OV7670_Controller/LUT/address[4] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/m10 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_22 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_21 ), 
    .F0(\u_OV7670_Controller/LUT/N_145 ), .F1(\u_OV7670_Controller/LUT/N_141 ));
  SLICE_1581 SLICE_1581( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_236/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_235/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .B0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_10[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_10[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_235/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_236/FeedThruLUT ));
  SLICE_1584 SLICE_1584( .DI1(\u_OV7670_Controller/LUT/N_97 ), 
    .DI0(\u_OV7670_Controller/LUT/N_137 ), .D1(\u_OV7670_Controller/LUT/m19 ), 
    .C1(\u_OV7670_Controller/LUT/m96_ns_1 ), 
    .B1(\u_OV7670_Controller/LUT/sreg_ret_19_RNO_0 ), 
    .A1(\u_OV7670_Controller/LUT/address[4] ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_20_RNO_1 ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_20_RNO_0 ), 
    .A0(\u_OV7670_Controller/LUT/m136_ns_1 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_20 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_19 ), 
    .F0(\u_OV7670_Controller/LUT/N_137 ), .F1(\u_OV7670_Controller/LUT/N_97 ));
  SLICE_1585 SLICE_1585( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_238/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_237/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .A0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_9[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_9[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_237/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_238/FeedThruLUT ));
  SLICE_1588 SLICE_1588( .DI1(\u_OV7670_Controller/LUT/N_122 ), 
    .DI0(\u_OV7670_Controller/LUT/N_93 ), 
    .D1(\u_OV7670_Controller/LUT/address[4] ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/m121_ns_1 ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_17_RNO_0 ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/m92_ns_1 ), 
    .A0(\u_OV7670_Controller/LUT/m15_0 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_18 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_17 ), 
    .F0(\u_OV7670_Controller/LUT/N_93 ), .F1(\u_OV7670_Controller/LUT/N_122 ));
  SLICE_1589 SLICE_1589( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_240/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_239/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .A0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_8[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_8[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_239/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_240/FeedThruLUT ));
  SLICE_1592 SLICE_1592( .DI1(\u_OV7670_Controller/LUT/N_85 ), 
    .DI0(\u_OV7670_Controller/LUT/N_120 ), 
    .C1(\u_OV7670_Controller/LUT/sreg_ret_14_RNO_0 ), 
    .B1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_14_RNO_1 ), 
    .D0(\u_OV7670_Controller/LUT/m119_ns_1 ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_16_RNO_0 ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[2] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_16 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_14 ), 
    .F0(\u_OV7670_Controller/LUT/N_120 ), .F1(\u_OV7670_Controller/LUT/N_85 ));
  SLICE_1593 SLICE_1593( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_242/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_241/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .A0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_7[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_7[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_241/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_242/FeedThruLUT ));
  SLICE_1597 SLICE_1597( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_244/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_243/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/LUT/address[5] ), 
    .D0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_6[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_6[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_243/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_244/FeedThruLUT ));
  SLICE_1599 SLICE_1599( .DI1(\u_OV7670_Controller/LUT/N_72 ), 
    .DI0(\u_OV7670_Controller/LUT/N_78 ), 
    .D1(\u_OV7670_Controller/LUT/sreg_ret_12_RNO_0 ), 
    .C1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_12_RNO_1 ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_13_RNO_1 ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret_13_RNO_0 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_13 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_12 ), 
    .F0(\u_OV7670_Controller/LUT/N_78 ), .F1(\u_OV7670_Controller/LUT/N_72 ));
  SLICE_1601 SLICE_1601( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_246/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_245/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .D0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_5[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_5[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_245/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_246/FeedThruLUT ));
  SLICE_1603 SLICE_1603( .DI1(\u_OV7670_Controller/LUT/N_127 ), 
    .DI0(\u_OV7670_Controller/LUT/N_132 ), 
    .C1(\u_OV7670_Controller/LUT/sreg_ret_10_RNO_1 ), 
    .B1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_10_RNO_0 ), 
    .D0(\u_OV7670_Controller/LUT/sreg_ret_11_RNO_1 ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_11_RNO_0 ), 
    .A0(\u_OV7670_Controller/LUT/address[4] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_11 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_10 ), 
    .F0(\u_OV7670_Controller/LUT/N_132 ), .F1(\u_OV7670_Controller/LUT/N_127 ));
  SLICE_1605 SLICE_1605( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_248/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_247/FeedThruLUT ), 
    .D1(\u_OV7670_Controller/LUT/address[5] ), 
    .C0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_4[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_4[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_247/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_248/FeedThruLUT ));
  SLICE_1607 SLICE_1607( .DI1(\u_OV7670_Controller/LUT/N_50 ), 
    .DI0(\u_OV7670_Controller/LUT/N_54 ), 
    .D1(\u_OV7670_Controller/LUT/sreg_ret_8_RNO_0 ), 
    .C1(\u_OV7670_Controller/LUT/sreg_ret_8_RNO_1 ), 
    .B1(\u_OV7670_Controller/LUT/address[4] ), 
    .D0(\u_OV7670_Controller/LUT/sreg_ret_9_RNO_1 ), 
    .C0(\u_OV7670_Controller/LUT/address[4] ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_9_RNO_0 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_9 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_8 ), 
    .F0(\u_OV7670_Controller/LUT/N_54 ), .F1(\u_OV7670_Controller/LUT/N_50 ));
  SLICE_1609 SLICE_1609( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_250/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_249/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/LUT/address[5] ), 
    .D0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_3[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_3[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_249/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_250/FeedThruLUT ));
  SLICE_1612 SLICE_1612( .DI1(\u_OV7670_Controller/LUT/N_33 ), 
    .DI0(\u_OV7670_Controller/LUT/N_39 ), 
    .C1(\u_OV7670_Controller/LUT/sreg_ret_5_RNO_1 ), 
    .B1(\u_OV7670_Controller/LUT/sreg_ret_5_RNO_0 ), 
    .A1(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_6_RNO_1 ), 
    .B0(\u_OV7670_Controller/LUT/address[4] ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret_6_RNO_0 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_6 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_5 ), 
    .F0(\u_OV7670_Controller/LUT/N_39 ), .F1(\u_OV7670_Controller/LUT/N_33 ));
  SLICE_1613 SLICE_1613( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_252/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_251/FeedThruLUT ), 
    .B1(\u_OV7670_Controller/LUT/address[5] ), 
    .A0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_2[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_2[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_251/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_252/FeedThruLUT ));
  SLICE_1616 SLICE_1616( .DI1(\u_OV7670_Controller/LUT/N_66 ), 
    .DI0(\u_OV7670_Controller/LUT/N_29 ), 
    .D1(\u_OV7670_Controller/LUT/sreg_ret_3_RNO_0 ), 
    .C1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_3_RNO_1 ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_4_RNO_1 ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_4_RNO_0 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_4 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_3 ), 
    .F0(\u_OV7670_Controller/LUT/N_29 ), .F1(\u_OV7670_Controller/LUT/N_66 ));
  SLICE_1617 SLICE_1617( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_254/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_253/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .D0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_1[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_1[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_253/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_254/FeedThruLUT ));
  SLICE_1620 SLICE_1620( .DI1(\u_OV7670_Controller/LUT/N_156 ), 
    .DI0(\u_OV7670_Controller/LUT/N_60 ), 
    .C1(\u_OV7670_Controller/LUT/address[4] ), 
    .B1(\u_OV7670_Controller/LUT/sreg_ret_1_RNO_1 ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_1_RNO_0 ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_2_RNO_1 ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret_2_RNO_0 ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/sreg_ret_2 ), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret_1 ), 
    .F0(\u_OV7670_Controller/LUT/N_60 ), .F1(\u_OV7670_Controller/LUT/N_156 ));
  SLICE_1621 SLICE_1621( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_256/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_255/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .D0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto_0[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto_0[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_255/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_256/FeedThruLUT ));
  SLICE_1625 SLICE_1625( 
    .DI1(\u_OV7670_Controller/LUT/address[5]/sig_258/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address[7]/sig_257/FeedThruLUT ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .D0(\u_OV7670_Controller/LUT/address[7] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address_reto[7] ), 
    .Q1(\u_OV7670_Controller/LUT/address_reto[5] ), 
    .F0(\u_OV7670_Controller/LUT/address[7]/sig_257/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address[5]/sig_258/FeedThruLUT ));
  SLICE_1627 SLICE_1627( .DI1(\u_OV7670_Controller/LUT/sregs_9_i ), 
    .DI0(\u_OV7670_Controller/LUT/sregs_8_i ), 
    .C1(\u_OV7670_Controller/LUT/address[7] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_3_15ro_i ), 
    .D0(\u_OV7670_Controller/LUT/m21_ns ), 
    .C0(\u_OV7670_Controller/LUT/m16_ns ), 
    .B0(\u_OV7670_Controller/LUT/address[7] ), 
    .A0(\u_OV7670_Controller/LUT/address[5] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/command[14] ), 
    .Q1(\u_OV7670_Controller/command[15] ), 
    .F0(\u_OV7670_Controller/LUT/sregs_8_i ), 
    .F1(\u_OV7670_Controller/LUT/sregs_9_i ));
  SLICE_1629 SLICE_1629( 
    .DI1(\u_OV7670_Controller/LUT/address_s[0]/sig_260/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/LUT/address_s[3]/sig_259/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/LUT/address_s[0] ), 
    .B0(\u_OV7670_Controller/LUT/address_s[3] ), 
    .CE(\u_OV7670_Controller/taken ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/LUT/address[3] ), 
    .Q1(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/address_s[3]/sig_259/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/LUT/address_s[0]/sig_260/FeedThruLUT ));
  SLICE_1632 SLICE_1632( .DI0(\u_OV7670_Controller/I2C/sioc_temp ), 
    .D0(\u_OV7670_Controller/I2C/N_37 ), .C0(\u_OV7670_Controller/I2C/N_36 ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .A0(\u_OV7670_Controller/I2C/N_35 ), .CLK(clk_24m), .Q0(sioc_c), 
    .F0(\u_OV7670_Controller/I2C/sioc_temp ));
  SLICE_1635 SLICE_1635( .DI1(\u_OV7670_Controller/I2C/divider_RNO[5] ), 
    .DI0(\u_OV7670_Controller/I2C/divider_RNO[6] ), 
    .D1(\u_OV7670_Controller/I2C/divider[5] ), 
    .C1(\u_OV7670_Controller/I2C/divider[1] ), 
    .B1(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), 
    .A1(\u_OV7670_Controller/I2C/un1_divider_2_ac0_7_out_0 ), 
    .D0(\u_OV7670_Controller/I2C/un1_divider_2_ac0_9_1 ), 
    .B0(\u_OV7670_Controller/I2C/divider[6] ), 
    .A0(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/divider[6] ), 
    .Q1(\u_OV7670_Controller/I2C/divider[5] ), 
    .F0(\u_OV7670_Controller/I2C/divider_RNO[6] ), 
    .F1(\u_OV7670_Controller/I2C/divider_RNO[5] ));
  SLICE_1637 SLICE_1637( .DI1(\u_OV7670_Controller/I2C/divider_RNO[3] ), 
    .DI0(\u_OV7670_Controller/I2C/divider_RNO[4] ), 
    .D1(\u_OV7670_Controller/I2C/divider[1] ), 
    .C1(\u_OV7670_Controller/I2C/divider[2] ), 
    .B1(\u_OV7670_Controller/I2C/divider[3] ), 
    .A1(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), 
    .D0(\u_OV7670_Controller/I2C/un1_divider_2_ac0_3_0 ), 
    .C0(\u_OV7670_Controller/I2C/divider[4] ), 
    .B0(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), 
    .A0(\u_OV7670_Controller/I2C/divider[3] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/divider[4] ), 
    .Q1(\u_OV7670_Controller/I2C/divider[3] ), 
    .F0(\u_OV7670_Controller/I2C/divider_RNO[4] ), 
    .F1(\u_OV7670_Controller/I2C/divider_RNO[3] ));
  SLICE_1639 SLICE_1639( .DI1(\u_OV7670_Controller/I2C/divider_RNO[1] ), 
    .DI0(\u_OV7670_Controller/I2C/divider_RNO[2] ), 
    .D1(\u_OV7670_Controller/I2C/divider[1] ), 
    .C1(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), 
    .C0(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), 
    .B0(\u_OV7670_Controller/I2C/divider[2] ), 
    .A0(\u_OV7670_Controller/I2C/divider[1] ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/divider[2] ), 
    .Q1(\u_OV7670_Controller/I2C/divider[1] ), 
    .F0(\u_OV7670_Controller/I2C/divider_RNO[2] ), 
    .F1(\u_OV7670_Controller/I2C/divider_RNO[1] ));
  SLICE_1643 SLICE_1643( .DI1(\u_OV7670_Controller/I2C/data_sr_8[29] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[30] ), 
    .B1(\u_OV7670_Controller/I2C/data_sr[28] ), 
    .A1(\u_OV7670_Controller/I2C/divider[0] ), 
    .B0(\u_OV7670_Controller/I2C/divider[0] ), 
    .A0(\u_OV7670_Controller/I2C/data_sr[29] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[30] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[29] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[30] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[29] ));
  SLICE_1645 SLICE_1645( .DI1(\u_OV7670_Controller/I2C/data_sr_8_0_i[27] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[28] ), 
    .D1(\u_OV7670_Controller/I2C/divider[0] ), 
    .A1(\u_OV7670_Controller/I2C/data_sr[26] ), 
    .C0(\u_OV7670_Controller/I2C/divider[0] ), 
    .A0(\u_OV7670_Controller/I2C/data_sr[27] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[28] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[27] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[28] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8_0_i[27] ));
  SLICE_1647 SLICE_1647( .DI1(\u_OV7670_Controller/I2C/data_sr_8[25] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[26] ), 
    .D1(\u_OV7670_Controller/I2C/divider[0] ), 
    .B1(\u_OV7670_Controller/I2C/data_sr[24] ), 
    .C0(\u_OV7670_Controller/I2C/divider[0] ), 
    .A0(\u_OV7670_Controller/I2C/data_sr[25] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[26] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[25] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[26] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[25] ));
  SLICE_1649 SLICE_1649( .DI1(\u_OV7670_Controller/I2C/data_sr_8[23] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[24] ), 
    .D1(\u_OV7670_Controller/I2C/divider[0] ), 
    .B1(\u_OV7670_Controller/I2C/data_sr[22] ), 
    .C0(\u_OV7670_Controller/I2C/data_sr[23] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[24] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[23] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[24] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[23] ));
  SLICE_1651 SLICE_1651( .DI1(\u_OV7670_Controller/I2C/data_sr_8[21] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8_0_i[22] ), 
    .B1(\u_OV7670_Controller/I2C/divider[0] ), 
    .A1(\u_OV7670_Controller/I2C/data_sr[20] ), 
    .C0(\u_OV7670_Controller/I2C/data_sr[21] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[22] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[21] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8_0_i[22] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[21] ));
  SLICE_1653 SLICE_1653( .DI1(\u_OV7670_Controller/I2C/data_sr_8[19] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[20] ), 
    .C1(\u_OV7670_Controller/I2C/data_sr[18] ), 
    .B1(\u_OV7670_Controller/command[15] ), 
    .A1(\u_OV7670_Controller/I2C/divider[0] ), 
    .C0(\u_OV7670_Controller/I2C/data_sr[19] ), 
    .B0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[20] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[19] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[20] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[19] ));
  SLICE_1655 SLICE_1655( .DI1(\u_OV7670_Controller/I2C/data_sr_8[17] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[18] ), 
    .D1(\u_OV7670_Controller/command[13] ), 
    .C1(\u_OV7670_Controller/I2C/data_sr[16] ), 
    .B1(\u_OV7670_Controller/I2C/divider[0] ), 
    .D0(\u_OV7670_Controller/I2C/data_sr[17] ), 
    .C0(\u_OV7670_Controller/I2C/divider[0] ), 
    .A0(\u_OV7670_Controller/command[14] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[18] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[17] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[18] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[17] ));
  SLICE_1657 SLICE_1657( .DI1(\u_OV7670_Controller/I2C/data_sr_8[15] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[16] ), 
    .D1(\u_OV7670_Controller/command[11] ), 
    .C1(\u_OV7670_Controller/I2C/data_sr[14] ), 
    .B1(\u_OV7670_Controller/I2C/divider[0] ), 
    .D0(\u_OV7670_Controller/command[12] ), 
    .B0(\u_OV7670_Controller/I2C/data_sr[15] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[16] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[15] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[16] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[15] ));
  SLICE_1659 SLICE_1659( .DI1(\u_OV7670_Controller/I2C/data_sr_8[13] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[14] ), 
    .D1(\u_OV7670_Controller/I2C/divider[0] ), 
    .C1(\u_OV7670_Controller/I2C/data_sr[12] ), 
    .B1(\u_OV7670_Controller/command[9] ), 
    .D0(\u_OV7670_Controller/I2C/data_sr[13] ), 
    .C0(\u_OV7670_Controller/command[10] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[14] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[13] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[14] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[13] ));
  SLICE_1661 SLICE_1661( .DI1(\u_OV7670_Controller/I2C/data_sr_8[11] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[12] ), 
    .D1(\u_OV7670_Controller/I2C/divider[0] ), 
    .A1(\u_OV7670_Controller/I2C/data_sr[10] ), 
    .D0(\u_OV7670_Controller/command[8] ), 
    .B0(\u_OV7670_Controller/I2C/data_sr[11] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[12] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[11] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[12] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[11] ));
  SLICE_1663 SLICE_1663( .DI1(\u_OV7670_Controller/I2C/data_sr_8[9] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[10] ), 
    .D1(\u_OV7670_Controller/command[6] ), 
    .C1(\u_OV7670_Controller/I2C/data_sr[8] ), 
    .B1(\u_OV7670_Controller/I2C/divider[0] ), 
    .D0(\u_OV7670_Controller/command[7] ), 
    .C0(\u_OV7670_Controller/I2C/data_sr[9] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[10] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[9] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[10] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[9] ));
  SLICE_1665 SLICE_1665( .DI1(\u_OV7670_Controller/I2C/data_sr_8[7] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[8] ), 
    .D1(\u_OV7670_Controller/command[4] ), 
    .B1(\u_OV7670_Controller/I2C/divider[0] ), 
    .A1(\u_OV7670_Controller/I2C/data_sr[6] ), 
    .D0(\u_OV7670_Controller/command[5] ), 
    .B0(\u_OV7670_Controller/I2C/data_sr[7] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[8] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[7] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[8] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[7] ));
  SLICE_1667 SLICE_1667( .DI1(\u_OV7670_Controller/I2C/data_sr_8[5] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[6] ), 
    .D1(\u_OV7670_Controller/I2C/divider[0] ), 
    .B1(\u_OV7670_Controller/command[2] ), 
    .A1(\u_OV7670_Controller/I2C/data_sr[4] ), 
    .C0(\u_OV7670_Controller/command[3] ), 
    .B0(\u_OV7670_Controller/I2C/data_sr[5] ), 
    .A0(\u_OV7670_Controller/I2C/divider[0] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[6] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[5] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[6] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[5] ));
  SLICE_1669 SLICE_1669( .DI1(\u_OV7670_Controller/I2C/data_sr_8[3] ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[4] ), 
    .D1(\u_OV7670_Controller/I2C/data_sr[2] ), 
    .C1(\u_OV7670_Controller/I2C/divider[0] ), 
    .A1(\u_OV7670_Controller/command[0] ), 
    .C0(\u_OV7670_Controller/command[1] ), 
    .B0(\u_OV7670_Controller/I2C/divider[0] ), 
    .A0(\u_OV7670_Controller/I2C/data_sr[3] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[4] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[3] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[4] ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8[3] ));
  SLICE_1671 SLICE_1671( 
    .DI1(\u_OV7670_Controller/I2C/divider[7]/sig_261/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/data_sr_8[2] ), 
    .B1(\u_OV7670_Controller/I2C/divider[7] ), 
    .D0(\u_OV7670_Controller/I2C/divider[0] ), 
    .C0(\u_OV7670_Controller/I2C/data_sr[1] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/data_sr[2] ), 
    .Q1(\u_OV7670_Controller/I2C/data_sr[1] ), 
    .F0(\u_OV7670_Controller/I2C/data_sr_8[2] ), 
    .F1(\u_OV7670_Controller/I2C/divider[7]/sig_261/FeedThruLUT ));
  SLICE_1673 SLICE_1673( 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[30]/sig_262/FeedThruLUT ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[30] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[30]/sig_262/FeedThruLUT ));
  SLICE_1674 SLICE_1674( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[28]/sig_264/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[29]/sig_263/FeedThruLUT ), 
    .B1(\u_OV7670_Controller/I2C/busy_sr[28] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[29] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[30] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[29] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[29]/sig_263/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[28]/sig_264/FeedThruLUT ));
  SLICE_1676 SLICE_1676( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[26]/sig_266/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[27]/sig_265/FeedThruLUT ), 
    .B1(\u_OV7670_Controller/I2C/busy_sr[26] ), 
    .D0(\u_OV7670_Controller/I2C/busy_sr[27] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[28] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[27] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[27]/sig_265/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[26]/sig_266/FeedThruLUT ));
  SLICE_1678 SLICE_1678( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[24]/sig_268/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[25]/sig_267/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[24] ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[25] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[26] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[25] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[25]/sig_267/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[24]/sig_268/FeedThruLUT ));
  SLICE_1680 SLICE_1680( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[22]/sig_270/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[23]/sig_269/FeedThruLUT ), 
    .D1(\u_OV7670_Controller/I2C/busy_sr[22] ), 
    .A0(\u_OV7670_Controller/I2C/busy_sr[23] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[24] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[23] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[23]/sig_269/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[22]/sig_270/FeedThruLUT ));
  SLICE_1682 SLICE_1682( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[20]/sig_272/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[21]/sig_271/FeedThruLUT ), 
    .B1(\u_OV7670_Controller/I2C/busy_sr[20] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[21] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[22] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[21] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[21]/sig_271/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[20]/sig_272/FeedThruLUT ));
  SLICE_1684 SLICE_1684( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[18]/sig_274/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[19]/sig_273/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[18] ), 
    .D0(\u_OV7670_Controller/I2C/busy_sr[19] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[20] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[19] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[19]/sig_273/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[18]/sig_274/FeedThruLUT ));
  SLICE_1686 SLICE_1686( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[16]/sig_276/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[17]/sig_275/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[16] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[17] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[18] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[17] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[17]/sig_275/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[16]/sig_276/FeedThruLUT ));
  SLICE_1688 SLICE_1688( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[14]/sig_278/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[15]/sig_277/FeedThruLUT ), 
    .D1(\u_OV7670_Controller/I2C/busy_sr[14] ), 
    .A0(\u_OV7670_Controller/I2C/busy_sr[15] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[16] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[15] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[15]/sig_277/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[14]/sig_278/FeedThruLUT ));
  SLICE_1690 SLICE_1690( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[12]/sig_280/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[13]/sig_279/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[12] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[13] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[14] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[13] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[13]/sig_279/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[12]/sig_280/FeedThruLUT ));
  SLICE_1692 SLICE_1692( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[10]/sig_282/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[11]/sig_281/FeedThruLUT ), 
    .D1(\u_OV7670_Controller/I2C/busy_sr[10] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[11] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[12] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[11] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[11]/sig_281/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[10]/sig_282/FeedThruLUT ));
  SLICE_1694 SLICE_1694( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[8]/sig_284/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[9]/sig_283/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[8] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[9] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[10] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[9] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[9]/sig_283/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[8]/sig_284/FeedThruLUT ));
  SLICE_1696 SLICE_1696( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[6]/sig_286/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[7]/sig_285/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[6] ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[7] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[8] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[7] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[7]/sig_285/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[6]/sig_286/FeedThruLUT ));
  SLICE_1698 SLICE_1698( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[4]/sig_288/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[5]/sig_287/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[4] ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[5] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[6] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[5] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[5]/sig_287/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[4]/sig_288/FeedThruLUT ));
  SLICE_1700 SLICE_1700( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[2]/sig_290/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[3]/sig_289/FeedThruLUT ), 
    .D1(\u_OV7670_Controller/I2C/busy_sr[2] ), 
    .A0(\u_OV7670_Controller/I2C/busy_sr[3] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[4] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[3] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[3]/sig_289/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[2]/sig_290/FeedThruLUT ));
  SLICE_1702 SLICE_1702( 
    .DI1(\u_OV7670_Controller/I2C/busy_sr[0]/sig_292/FeedThruLUT ), 
    .DI0(\u_OV7670_Controller/I2C/busy_sr[1]/sig_291/FeedThruLUT ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr[0] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[1] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q0(\u_OV7670_Controller/I2C/busy_sr[2] ), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[1] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr[1]/sig_291/FeedThruLUT ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr[0]/sig_292/FeedThruLUT ));
  SLICE_1705 SLICE_1705( .D1(\je/wb_bc_tmp[3] ), 
    .C1(\je/wb_bb_tmp_9_2_858_i_a6_0_0 ), .B1(\je/wb_bc_tmp[2] ), 
    .A1(\je/N_4455 ), .D0(\je/wb_bc_tmp[3] ), .C0(\je/N_4464 ), 
    .B0(\je/wb_bc_tmp[4] ), .A0(\je/wb_bc_tmp[2] ), 
    .F0(\je/wb_bb_tmp_9_2_858_i_a6_0_0 ), .F1(\je/wb_bb_tmp_9_2_858_i_a6_0_1 ));
  SLICE_1707 SLICE_1707( .D1(\je/N_129 ), .C1(\je/c_state[0] ), 
    .B1(\je/c_state[1] ), .A1(\je/c_state[2] ), .D0(\je/N_254_mux ), 
    .C0(\je/c_state[1] ), .B0(\je/c_state[0] ), .F0(\je/N_129 ), 
    .F1(\je/N_130 ));
  SLICE_1709 SLICE_1709( .C1(\je/m21_0_03_4 ), .B1(\je/wb_bc_tmp[3] ), 
    .A1(\je/wb_bc_tmp[2] ), .D0(\je/wb_bc_tmp[0] ), .C0(\je/m21_0_03_0_2 ), 
    .B0(\je/wb_bb_tmp[20] ), .A0(\je/wb_bc_tmp[1] ), .F0(\je/m21_0_03_4 ), 
    .F1(\je/m21_2_03_0 ));
  SLICE_1710 SLICE_1710( .D1(\je/wb_bc_tmp[1] ), .C1(\je/wb_bc_tmp[0] ), 
    .B1(\je/wb_bb_tmp[21] ), .A1(\je/m21_0_03_0_0_tz ), 
    .D0(\je/wb_bb_tmp[18] ), .B0(\je/wb_bc_tmp[0] ), .A0(\je/wb_bb_tmp[19] ), 
    .F0(\je/m21_0_03_0_0_tz ), .F1(\je/m21_0_03_0_2 ));
  SLICE_1711 SLICE_1711( .D1(\je/c_state[3] ), .C1(\je/N_1606 ), 
    .B1(\je/c_state[2] ), .A1(\je/N_1632 ), .D0(\je/c_state[5] ), 
    .C0(\je/c_state[2] ), .B0(\je/c_state[3] ), .A0(\je/c_state[4] ), 
    .F0(\je/N_1606 ), .F1(\je/N_1473_0 ));
  SLICE_1713 SLICE_1713( .D1(\je/c_state[2] ), .C1(\je/cb_bit_buf[11] ), 
    .B1(\je/cb_bb_mask[11] ), .D0(\je/c_state[4] ), .C0(\je/c_state[2] ), 
    .B0(\je/b_state[3] ), .A0(\je/c_state[1] ), .F0(\je/m165_ns_1 ), 
    .F1(\je/N_128 ));
  SLICE_1714 SLICE_1714( .D1(\je/c_state[4] ), .C1(\je/N_3_0 ), 
    .B1(\je/c_state[2] ), .A1(\je/m165_ns_1 ), .D0(\je/c_state[1] ), 
    .B0(\je/c_state[0] ), .F0(\je/N_3_0 ), .F1(\je/N_166 ));
  SLICE_1715 SLICE_1715( .D1(\je/qz_cnt[0] ), .C1(\je/ram_rom/m31 ), 
    .B1(\je/qz_cnt[2] ), .A1(\je/ram_rom/m91_ns_1 ), .D0(\je/qz_cnt[3] ), 
    .C0(\je/qz_cnt[2] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[0] ), 
    .F0(\je/ram_rom/m91_ns_1 ), .F1(\je/ram_rom/m91_ns ));
  SLICE_1717 SLICE_1717( .D1(\jedw/col_idx17_0 ), .C1(\jedw/chg_row ), 
    .B1(\jedw/N_55_1 ), .A1(\jedw/un1_chg_row_1 ), .D0(\jedw/un1_je_done_3_0 ), 
    .C0(\jedw/chg_row ), .B0(\jedw/col_max ), .A0(\jedw/row_max ), 
    .F0(\jedw/col_idx17_0 ), .F1(\jedw/un1_col_idx13_1_0 ));
  SLICE_1718 SLICE_1718( .D1(\jedw/row_cnt[0] ), .C1(\jedw/chg_row ), 
    .A1(je_done), .D0(je_done), .C0(\jedw/col_idx17_0 ), .B0(\jedw/chg_row ), 
    .A0(\jedw/row_max ), .F0(\jedw/row_idxe_0_i ), .F1(\jedw/CO0 ));
  SLICE_1719 SLICE_1719( .D1(\jdts/c_state[0] ), 
    .C1(\jdts/eoi_reg_7_sn_N_6_mux ), .B1(\jdts/c_state[1] ), 
    .A1(\jdts/c_state[2] ), .C0(\jdts/c_state[3] ), .B0(\jdts/c_state[2] ), 
    .A0(\jdts/c_state[1] ), .F0(\jdts/eoi_reg_7_sn_N_6_mux ), 
    .F1(\jdts/hd_addr_rege_0_i ));
  SLICE_1721 SLICE_1721( .D1(raw_rd), .C1(N_83), .B1(\jdts_addr[9] ), 
    .A1(yty_rd_0), .D0(\yty/yty_addr[9] ), .C0(\spi_mem_addr[9] ), 
    .B0(yty_rd_0), .F0(N_83), .F1(\cam_buf/w_addr_1_am[9] ));
  SLICE_1723 SLICE_1723( .D1(yty_rd_0), .C1(N_82), .B1(raw_rd), 
    .A1(\jdts_addr[8] ), .D0(\yty/yty_addr[8] ), .C0(yty_rd_0), 
    .B0(\spi_mem_addr[8] ), .F0(N_82), .F1(\cam_buf/w_addr_1_am[8] ));
  SLICE_1725 SLICE_1725( .D1(N_80), .C1(raw_rd), .B1(\jdts_addr[6] ), 
    .A1(yty_rd_0), .D0(yty_rd_0), .B0(\spi_mem_addr[6] ), 
    .A0(\yty/yty_addr[6] ), .F0(N_80), .F1(\cam_buf/w_addr_1_am[6] ));
  SLICE_1727 SLICE_1727( .D1(raw_rd), .C1(yty_rd_0), .B1(\jdts_addr[5] ), 
    .A1(N_79), .D0(\yty/yty_addr[5] ), .C0(\spi_mem_addr[5] ), .B0(yty_rd_0), 
    .F0(N_79), .F1(\cam_buf/w_addr_1_am[5] ));
  SLICE_1729 SLICE_1729( .D1(\jdts_addr[15] ), .C1(N_89), .B1(raw_rd), 
    .A1(yty_rd_0), .D0(yty_rd_0), .B0(\spi_mem_addr[15] ), 
    .A0(\yty/yty_addr[15] ), .F0(N_89), .F1(\cam_buf/w_addr_1_am[15] ));
  SLICE_1731 SLICE_1731( .D1(yty_rd_0), .C1(N_88), .B1(\jdts_addr[14] ), 
    .A1(raw_rd), .C0(yty_rd_0), .B0(\spi_mem_addr[14] ), 
    .A0(\yty/yty_addr[14] ), .F0(N_88), .F1(\cam_buf/w_addr_1_am[14] ));
  SLICE_1733 SLICE_1733( .D1(raw_rd), .C1(N_85), .B1(yty_rd_0), 
    .A1(\jdts_addr[11] ), .C0(\yty/yty_addr[11] ), .B0(\spi_mem_addr[11] ), 
    .A0(yty_rd_0), .F0(N_85), .F1(\cam_buf/w_addr_1_am[11] ));
  SLICE_1735 SLICE_1735( .D1(yty_rd_0), .C1(N_77), .B1(\jdts_addr[3] ), 
    .A1(raw_rd), .C0(\spi_mem_addr[3] ), .B0(\yty/yty_addr[3] ), .A0(yty_rd_0), 
    .F0(N_77), .F1(\cam_buf/w_addr_1_am[3] ));
  SLICE_1737 SLICE_1737( .D1(raw_rd), .C1(yty_rd_0), .B1(N_87), 
    .A1(\jdts_addr[13] ), .D0(yty_rd_0), .B0(\yty/yty_addr[13] ), 
    .A0(\spi_mem_addr[13] ), .F0(N_87), .F1(\cam_buf/w_addr_1_am[13] ));
  SLICE_1739 SLICE_1739( .D1(raw_rd), .C1(N_84), .B1(\jdts_addr[10] ), 
    .A1(yty_rd_0), .D0(yty_rd_0), .B0(\spi_mem_addr[10] ), 
    .A0(\yty/yty_addr[10] ), .F0(N_84), .F1(\cam_buf/w_addr_1_am[10] ));
  SLICE_1741 SLICE_1741( .D1(N_86), .C1(yty_rd_0), .B1(\jdts_addr[12] ), 
    .A1(raw_rd), .D0(\spi_mem_addr[12] ), .B0(yty_rd_0), 
    .A0(\yty/yty_addr[12] ), .F0(N_86), .F1(\cam_buf/w_addr_1_am[12] ));
  SLICE_1743 SLICE_1743( .D1(yty_rd_0), .C1(raw_rd), .B1(N_90), 
    .A1(\jdts_addr[16] ), .C0(yty_rd_0), .B0(\spi_mem_addr[16] ), 
    .A0(\yty/yty_addr[16] ), .F0(N_90), .F1(\cam_buf/w_addr_1_am[16] ));
  SLICE_1745 SLICE_1745( .D1(raw_rd), .C1(N_78), .B1(yty_rd_0), 
    .A1(\jdts_addr[4] ), .D0(\spi_mem_addr[4] ), .C0(\yty/yty_addr[4] ), 
    .B0(yty_rd_0), .F0(N_78), .F1(\cam_buf/w_addr_1_am[4] ));
  SLICE_1747 SLICE_1747( .D1(yty_rd_0), .C1(raw_rd), .B1(\jdts_addr[7] ), 
    .A1(N_81), .D0(\spi_mem_addr[7] ), .C0(\yty/yty_addr[7] ), .A0(yty_rd_0), 
    .F0(N_81), .F1(\cam_buf/w_addr_1_am[7] ));
  SLICE_1749 SLICE_1749( .D1(\jdts_addr[2] ), .C1(raw_rd), .B1(\yty/N_76 ), 
    .A1(yty_rd_0), .D0(yty_rd_0), .B0(\yty/yty_addr[2] ), 
    .A0(\spi_mem_addr[2] ), .F0(\yty/N_76 ), .F1(\mem_addrr[2] ));
  SLICE_1751 SLICE_1751( .D1(\yty/N_75 ), .C1(raw_rd), .B1(\jdts_addr[1] ), 
    .A1(yty_rd_0), .D0(\yty/yty_addr[1] ), .B0(yty_rd_0), 
    .A0(\spi_mem_addr[1] ), .F0(\yty/N_75 ), .F1(\mem_addrr[1] ));
  SLICE_1753 SLICE_1753( .D1(\cam_buf/ram_rdata0[15] ), .C1(\mem_addrr[0] ), 
    .A1(\cam_buf/ram_rdata0[7] ), .D0(raw_rd), .C0(yty_rd_0), .B0(\yty/N_74 ), 
    .A0(\jdts_addr[0] ), .F0(\mem_addrr[0] ), 
    .F1(\cam_buf/rd_data_reg_RNO_3[7] ));
  SLICE_1754 SLICE_1754( .D1(\c_state[1] ), .C1(\c_state[2] ), 
    .B1(\c_state[0] ), .D0(\yty/yty_addr[0] ), .C0(\spi_mem_addr[0] ), 
    .B0(yty_rd_0), .F0(\yty/N_74 ), .F1(yty_rd_0));
  SLICE_1755 SLICE_1755( .D1(\je/c_state[5] ), .A1(\je/c_state[4] ), 
    .D0(\je/N_130 ), .C0(\je/N_127 ), .B0(\je/c_state[4] ), 
    .A0(\je/c_state[5] ), .F0(\je/m132_bm ), .F1(\je/c_state_s52_0_a3_0 ));
  SLICE_1756 SLICE_1756( .C1(\je/m126_bm ), .B1(\je/m126_am ), 
    .A1(\je/c_state[4] ), .D0(\je/c_state[0] ), .C0(\je/N_309_mux ), 
    .B0(\je/c_state[2] ), .A0(\je/c_state[1] ), .F0(\je/m126_bm ), 
    .F1(\je/N_127 ));
  SLICE_1757 SLICE_1757( .D1(\je/c_state[5] ), .C1(\je/N_185 ), 
    .B1(\je/c_state[4] ), .A1(\je/N_190 ), .D0(\je/m184_am ), 
    .C0(\je/m184_bm ), .A0(\je/c_state[4] ), .F0(\je/N_185 ), 
    .F1(\je/m192_bm ));
  SLICE_1759 SLICE_1759( .D1(\je/N_37_0 ), .C1(\je/N_39_0 ), 
    .B1(\je/c_state[3] ), .A1(\je/c_state[5] ), .D0(\je/N_7_i_i_0_0 ), 
    .C0(\je/N_5_0 ), .B0(\je/N_253_mux ), .A0(\je/c_state[2] ), 
    .F0(\je/N_39_0 ), .F1(\je/m41_0_bm ));
  SLICE_1760 SLICE_1760( .D1(\je/m36_0_bm ), .C1(\je/c_state[5] ), 
    .B1(\je/m36_0_am ), .D0(\je/c_state[0] ), .C0(\je/c_state[2] ), 
    .B0(\je/b_state[2] ), .A0(\je/c_state[1] ), .F0(\je/m36_0_am ), 
    .F1(\je/N_37_0 ));
  SLICE_1761 SLICE_1761( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1 ), 
    .C1(\je/mult1_un59_sum_1_axb_3 ), .B1(\je/mult1_un52_sum1[2] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1_0 ), 
    .D0(\je/mult1_un45_sum[8] ), .C0(\je/mult1_un52_sum1[2] ), 
    .B0(\je/mult1_un52_sum0[2] ), .A0(\je/mult1_inf_abs0[3] ), 
    .F0(\je/mult1_un59_sum_1_axb_3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIJFOC2T2 ));
  SLICE_1763 SLICE_1763( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_0 ), 
    .C1(\je/mult1_un59_sum_1_axb_4 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4 ), 
    .A1(\je/mult1_un52_sum1[3] ), .D0(\je/mult1_un52_sum0[3] ), 
    .C0(\je/mult1_un45_sum[8] ), .B0(\je/mult1_un52_sum1[3] ), 
    .A0(\je/mult1_inf_abs0[4] ), .F0(\je/mult1_un59_sum_1_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIDEUK1S1 ));
  SLICE_1765 SLICE_1765( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_2 ), 
    .C1(\je/mult1_un59_sum_1_axb_5 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_1 ), 
    .A1(\je/mult1_un52_sum1[4] ), .D0(\je/mult1_un52_sum1[4] ), 
    .C0(\je/mult1_inf_abs0[5] ), .B0(\je/mult1_un52_sum0[4] ), 
    .A0(\je/mult1_un45_sum[8] ), .F0(\je/mult1_un59_sum_1_axb_5 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIEEUK1S1 ));
  SLICE_1767 SLICE_1767( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1 ), 
    .C1(\je/mult1_un52_sum_1_axb_5 ), .B1(\je/mult1_un45_sum1[4] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1_0 ), 
    .D0(\je/mult1_un38_sum[8] ), .C0(\je/mult1_un45_sum1[4] ), 
    .B0(\je/mult1_un45_sum0[4] ), .A0(\je/mult1_inf_abs0[5] ), 
    .F0(\je/mult1_un52_sum_1_axb_5 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIUDIIRU3 ));
  SLICE_1769 SLICE_1769( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_1 ), 
    .C1(\je/mult1_un52_sum_1_axb_6 ), .B1(\je/mult1_un45_sum1[5] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_2 ), 
    .D0(\je/mult1_un38_sum[8] ), .C0(\je/mult1_un45_sum0[5] ), 
    .B0(\je/mult1_inf_abs0[6] ), .A0(\je/mult1_un45_sum1[5] ), 
    .F0(\je/mult1_un52_sum_1_axb_6 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNI058J4I3 ));
  SLICE_1771 SLICE_1771( .D1(\je/c_state[2] ), .C1(\je/c_state[0] ), 
    .B1(\je/b_state[2] ), .A1(\je/c_state[1] ), .D0(\je/c_state[0] ), 
    .C0(\je/c_state[2] ), .B0(\je/c_state[1] ), .A0(\je/N_121 ), 
    .F0(\je/m126_am ), .F1(\je/m36_0_bm ));
  SLICE_1772 SLICE_1772( .D1(\je/c_state[0] ), .C1(\je/N_121 ), 
    .B1(\je/c_state[2] ), .A1(\je/c_state[1] ), .D0(\je/c_state[0] ), 
    .C0(\je/m120_ns_1 ), .B0(\je/wb_bit_cnt[4] ), .A0(\je/wb_bit_cnt[3] ), 
    .F0(\je/N_121 ), .F1(\je/m30_0_am ));
  SLICE_1773 SLICE_1773( .D1(\je/c_state[1] ), .C1(\je/c_state[0] ), 
    .B1(\je/N_242_mux ), .A1(\je/c_state[2] ), .D0(\je/last_du ), 
    .C0(\je/dct_comp_sel[0] ), .B0(\je/c_state[0] ), .A0(\je/dct_comp_sel[1] ), 
    .F0(\je/N_242_mux ), .F1(\je/m227_bm ));
  SLICE_1775 SLICE_1775( .D1(\je/c_state[1] ), .C1(\je/N_83 ), 
    .B1(\je/c_state[2] ), .A1(\je/N_65 ), .D0(\je/c_state[0] ), 
    .C0(\je/c_state[1] ), .B0(\je/N_38 ), .A0(\je/N_300 ), .F0(\je/N_83 ), 
    .F1(\je/m211_bm ));
  SLICE_1777 SLICE_1777( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3 ), 
    .C1(\je/mult1_un45_sum_1_axb_4 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0 ), 
    .A1(\je/mult1_un38_sum1[3] ), .D0(\je/mult1_un38_sum0[3] ), 
    .C0(\je/mult1_inf_abs0[4] ), .B0(\je/mult1_un38_sum1[3] ), 
    .A0(\je/mult1_un31_sum[8] ), .F0(\je/mult1_un45_sum_1_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN ));
  SLICE_1779 SLICE_1779( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_1 ), 
    .C1(\je/mult1_un45_sum_1_axb_5 ), .B1(\je/mult1_un38_sum1[4] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_2 ), 
    .D0(\je/mult1_un38_sum0[4] ), .C0(\je/mult1_un38_sum1[4] ), 
    .B0(\je/mult1_un31_sum[8] ), .A0(\je/mult1_inf_abs0[5] ), 
    .F0(\je/mult1_un45_sum_1_axb_5 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI54COHN ));
  SLICE_1781 SLICE_1781( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2 ), 
    .C1(\je/mult1_un45_sum_1_axb_6 ), .B1(\je/mult1_un38_sum1[5] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2_0 ), 
    .D0(\je/mult1_un38_sum0[5] ), .C0(\je/mult1_un31_sum[8] ), 
    .B0(\je/mult1_inf_abs0[6] ), .A0(\je/mult1_un38_sum1[5] ), 
    .F0(\je/mult1_un45_sum_1_axb_6 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNIBM5EPA ));
  SLICE_1783 SLICE_1783( .D1(\je/mult1_un115_sum[8] ), 
    .C1(\je/mult1_un2_quotient_2s_m[1] ), .B1(\je/N_229_1 ), .A1(\je/N_223_0 ), 
    .D0(\je/N_231 ), .C0(\je/mult1_un115_sum[8] ), 
    .B0(\je/mult1_un122_sum1[8] ), .A0(\je/mult1_un122_sum0[8] ), 
    .F0(\je/mult1_un2_quotient_2s_m[1] ), .F1(\je/DIVIDE_0_i[1] ));
  SLICE_1785 SLICE_1785( .D1(\je/mult1_un2_quotient_2s_m[2] ), 
    .C1(\je/mult1_un108_sum[8] ), .B1(\je/N_229_1 ), .A1(\je/N_223_0 ), 
    .D0(\je/dctdu_ram_do_o[17] ), .C0(\je/fdtbl_rom_d_o[7] ), .B0(\je/N_7 ), 
    .F0(\je/N_229_1 ), .F1(\je/DIVIDE_0_i[2] ));
  SLICE_1786 SLICE_1786( .D1(\je/N_231 ), .C1(\je/mult1_un122_sum[8] ), 
    .B1(\je/mult1_un2_quotient_2s1[2] ), .A1(\je/mult1_un108_sum[8] ), 
    .C0(\je/mult1_un122_sum0[8] ), .B0(\je/mult1_un122_sum1[8] ), 
    .A0(\je/mult1_un115_sum[8] ), .F0(\je/mult1_un122_sum[8] ), 
    .F1(\je/mult1_un2_quotient_2s_m[2] ));
  SLICE_1787 SLICE_1787( .D1(\je/mult1_un101_sum[8] ), 
    .C1(\je/mult1_un2_quotient_2s_m[3] ), .B1(\je/N_223_0 ), .A1(\je/N_229_1 ), 
    .D0(\je/mult1_un122_sum[8] ), .C0(\je/mult1_un101_sum[8] ), 
    .B0(\je/mult1_un2_quotient_2s1[3] ), .A0(\je/N_231 ), 
    .F0(\je/mult1_un2_quotient_2s_m[3] ), .F1(\je/DIVIDE_0_i[3] ));
  SLICE_1789 SLICE_1789( .D1(\je/mult1_un2_quotient_2s_m[4] ), 
    .C1(\je/mult1_un94_sum[8] ), .B1(\je/N_229_1 ), .A1(\je/N_223_0 ), 
    .D0(\je/mult1_un94_sum[8] ), .C0(\je/mult1_un2_quotient_2s1[4] ), 
    .B0(\je/mult1_un122_sum[8] ), .A0(\je/N_231 ), 
    .F0(\je/mult1_un2_quotient_2s_m[4] ), .F1(\je/DIVIDE_0_i[4] ));
  SLICE_1791 SLICE_1791( .D1(\je/N_229_1 ), 
    .C1(\je/mult1_un2_quotient_2s_m[5] ), .B1(\je/N_223_0 ), 
    .A1(\je/mult1_un87_sum[8] ), .D0(\je/mult1_un87_sum[8] ), .C0(\je/N_231 ), 
    .B0(\je/mult1_un122_sum[8] ), .A0(\je/mult1_un2_quotient_2s1[5] ), 
    .F0(\je/mult1_un2_quotient_2s_m[5] ), .F1(\je/DIVIDE_0_i[5] ));
  SLICE_1793 SLICE_1793( .D1(\je/N_223_0 ), 
    .C1(\je/mult1_un2_quotient_2s_m[6] ), .B1(\je/N_229_1 ), 
    .A1(\je/mult1_un80_sum[8] ), .D0(\je/mult1_un80_sum[8] ), 
    .C0(\je/mult1_un2_quotient_2s1[6] ), .B0(\je/mult1_un122_sum[8] ), 
    .A0(\je/N_231 ), .F0(\je/mult1_un2_quotient_2s_m[6] ), 
    .F1(\je/DIVIDE_0_i[6] ));
  SLICE_1795 SLICE_1795( .D1(\je/N_223_0 ), .C1(\je/mult1_un73_sum[8] ), 
    .B1(\je/N_229_1 ), .A1(\je/mult1_un2_quotient_2s_m[7] ), 
    .D0(\je/mult1_un122_sum[8] ), .C0(\je/mult1_un2_quotient_2s1[7] ), 
    .B0(\je/mult1_un73_sum[8] ), .A0(\je/N_231 ), 
    .F0(\je/mult1_un2_quotient_2s_m[7] ), .F1(\je/DIVIDE_0_i[7] ));
  SLICE_1797 SLICE_1797( .D1(\je/N_229_1 ), 
    .C1(\je/mult1_un2_quotient_2s_m[8] ), .B1(\je/mult1_un66_sum[8] ), 
    .A1(\je/N_223_0 ), .D0(\je/mult1_un122_sum[8] ), 
    .C0(\je/mult1_un66_sum[8] ), .B0(\je/mult1_un2_quotient_2s1[8] ), 
    .A0(\je/N_231 ), .F0(\je/mult1_un2_quotient_2s_m[8] ), 
    .F1(\je/DIVIDE_0_i[8] ));
  SLICE_1799 SLICE_1799( .D1(\je/N_223_0 ), 
    .C1(\je/mult1_un2_quotient_2s_m[9] ), .B1(\je/mult1_un59_sum_o[8] ), 
    .A1(\je/N_229_1 ), .D0(\je/mult1_un2_quotient_2s1[9] ), 
    .C0(\je/mult1_un59_sum_o[8] ), .B0(\je/N_231 ), 
    .A0(\je/mult1_un122_sum[8] ), .F0(\je/mult1_un2_quotient_2s_m[9] ), 
    .F1(\je/DIVIDE_0_i[9] ));
  SLICE_1801 SLICE_1801( .D1(\je/N_229_1 ), 
    .C1(\je/mult1_un2_quotient_2s_m[10] ), .B1(\je/mult1_un52_sum_o[8] ), 
    .A1(\je/N_223_0 ), .D0(\je/mult1_un122_sum[8] ), 
    .C0(\je/mult1_un52_sum_o[8] ), .B0(\je/mult1_un2_quotient_2s1[10] ), 
    .A0(\je/N_231 ), .F0(\je/mult1_un2_quotient_2s_m[10] ), 
    .F1(\je/DIVIDE_0_i[10] ));
  SLICE_1803 SLICE_1803( .D1(\je/N_229_1 ), 
    .C1(\je/mult1_un2_quotient_2s_m[11] ), .B1(\je/mult1_un45_sum_o[8] ), 
    .A1(\je/N_223_0 ), .D0(\je/mult1_un122_sum[8] ), .C0(\je/N_231 ), 
    .B0(\je/mult1_un45_sum_o[8] ), .A0(\je/mult1_un2_quotient_2s1[11] ), 
    .F0(\je/mult1_un2_quotient_2s_m[11] ), .F1(\je/DIVIDE_0_i[11] ));
  SLICE_1805 SLICE_1805( .D1(\je/N_229_1 ), 
    .C1(\je/mult1_un2_quotient_2s_m[12] ), .B1(\je/mult1_un38_sum_o[8] ), 
    .A1(\je/N_223_0 ), .D0(\je/mult1_un38_sum_o[8] ), .C0(\je/N_231 ), 
    .B0(\je/mult1_un122_sum[8] ), .A0(\je/mult1_un2_quotient_2s1[12] ), 
    .F0(\je/mult1_un2_quotient_2s_m[12] ), .F1(\je/DIVIDE_0_i[12] ));
  SLICE_1807 SLICE_1807( .D1(\je/mult1_un31_sum_o[8] ), 
    .C1(\je/mult1_un2_quotient_2s_m[13] ), .B1(\je/N_229_1 ), 
    .A1(\je/N_223_0 ), .D0(\je/mult1_un122_sum[8] ), .C0(\je/N_231 ), 
    .B0(\je/mult1_un2_quotient_2s1[13] ), .A0(\je/mult1_un31_sum_o[8] ), 
    .F0(\je/mult1_un2_quotient_2s_m[13] ), .F1(\je/DIVIDE_0_i[13] ));
  SLICE_1809 SLICE_1809( .D1(\je/N_223_0 ), 
    .C1(\je/mult1_un2_quotient_2s_m[14] ), .B1(\je/mult1_un24_sum_o[8] ), 
    .A1(\je/N_229_1 ), .D0(\je/mult1_un2_quotient_2s1[14] ), 
    .C0(\je/mult1_un24_sum_o[8] ), .B0(\je/mult1_un122_sum[8] ), 
    .A0(\je/N_231 ), .F0(\je/mult1_un2_quotient_2s_m[14] ), 
    .F1(\je/DIVIDE_0_i[14] ));
  SLICE_1811 SLICE_1811( .D1(\je/mult1_un31_sum1[3] ), 
    .C1(\je/mult1_un38_sum_1_axb_4 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_0 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63 ), 
    .D0(\je/mult1_un31_sum0[3] ), .C0(\je/mult1_un31_sum1[3] ), 
    .B0(\je/mult1_un24_sum[8] ), .A0(\je/mult1_inf_abs0[4] ), 
    .F0(\je/mult1_un38_sum_1_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3 ));
  SLICE_1813 SLICE_1813( .D1(\je/mult1_un31_sum1[4] ), 
    .C1(\je/mult1_un38_sum_1_axb_5 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_1 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_2 ), 
    .D0(\je/mult1_inf_abs0[5] ), .C0(\je/mult1_un31_sum1[4] ), 
    .B0(\je/mult1_un31_sum0[4] ), .A0(\je/mult1_un24_sum[8] ), 
    .F0(\je/mult1_un38_sum_1_axb_5 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIVMA99B3 ));
  SLICE_1815 SLICE_1815( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_1 ), 
    .C1(\je/mult1_un38_sum_1_axb_6 ), .B1(\je/mult1_un31_sum1[5] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_2 ), 
    .D0(\je/mult1_un24_sum[8] ), .C0(\je/mult1_un31_sum1[5] ), 
    .B0(\je/mult1_un31_sum0[5] ), .A0(\je/mult1_inf_abs0[6] ), 
    .F0(\je/mult1_un38_sum_1_axb_6 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNIPDONCR3 ));
  SLICE_1817 SLICE_1817( .D1(\je/c_state[1] ), .C1(\je/N_5_0 ), 
    .B1(\je/c_state[2] ), .D0(\je/N_300 ), .C0(\je/c_state[1] ), 
    .B0(\je/c_state[0] ), .A0(\je/N_38 ), .F0(\je/N_5_0 ), .F1(\je/m184_bm ));
  SLICE_1819 SLICE_1819( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC_0 ), 
    .C1(\je/mult1_un31_sum_1_axb_3 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC ), 
    .A1(\je/mult1_un24_sum1[2] ), .D0(\je/mult1_inf_abs0[3] ), 
    .C0(\je/mult1_un24_sum0[2] ), .B0(\je/mult1_un24_sum1[2] ), 
    .A0(\je/mult1_un17_sum[8] ), .F0(\je/mult1_un31_sum_1_axb_3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIDGVBKR ));
  SLICE_1821 SLICE_1821( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_0 ), 
    .C1(\je/mult1_un31_sum_1_axb_4 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2 ), 
    .A1(\je/mult1_un24_sum1[3] ), .D0(\je/mult1_un24_sum1[3] ), 
    .C0(\je/mult1_inf_abs0[4] ), .B0(\je/mult1_un17_sum[8] ), 
    .A0(\je/mult1_un24_sum0[3] ), .F0(\je/mult1_un31_sum_1_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNI37L61G1 ));
  SLICE_1823 SLICE_1823( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_2 ), 
    .C1(\je/mult1_un31_sum_1_axb_5 ), .B1(\je/mult1_un24_sum1[4] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_1 ), 
    .D0(\je/mult1_un24_sum1[4] ), .C0(\je/mult1_inf_abs0[5] ), 
    .B0(\je/mult1_un17_sum[8] ), .A0(\je/mult1_un24_sum0[4] ), 
    .F0(\je/mult1_un31_sum_1_axb_5 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI47L61G1 ));
  SLICE_1825 SLICE_1825( .D1(\je/mult1_un24_sum1[5] ), 
    .C1(\je/mult1_un31_sum_1_axb_6 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2_0 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2 ), 
    .D0(\je/mult1_un17_sum[8] ), .C0(\je/mult1_un24_sum0[5] ), 
    .B0(\je/mult1_inf_abs0[6] ), .A0(\je/mult1_un24_sum1[5] ), 
    .F0(\je/mult1_un31_sum_1_axb_6 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNI09SEPP1 ));
  SLICE_1827 SLICE_1827( .D1(\je/mult1_un17_sum1[5] ), 
    .C1(\je/mult1_un24_sum_1_axb_6 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_2 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_1 ), 
    .D0(\je/mult1_un10_sum[8] ), .C0(\je/mult1_un17_sum0[5] ), 
    .B0(\je/mult1_inf_abs0[6] ), .A0(\je/mult1_un17_sum1[5] ), 
    .F0(\je/mult1_un24_sum_1_axb_6 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNIV63PC32 ));
  SLICE_1829 SLICE_1829( .D1(\je/QNT_DU_ret_RNIB5A4E41_0 ), 
    .C1(\je/mult1_un122_sum_0_axb_5 ), .B1(\je/mult1_un115_sum1[4] ), 
    .A1(\je/QNT_DU_ret_RNIB5A4E41 ), .D0(\je/mult1_un2_temp_b_o[5] ), 
    .C0(\je/mult1_un115_sum1[4] ), .B0(\je/mult1_un108_sum[8] ), 
    .A0(\je/mult1_un115_sum0[4] ), .F0(\je/mult1_un122_sum_0_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNIJ1EG7K1 ));
  SLICE_1831 SLICE_1831( .D1(\je/QNT_DU_ret_RNI8HTOBP3_2 ), 
    .C1(\je/mult1_un122_sum_0_axb_6 ), .B1(\je/QNT_DU_ret_RNI8HTOBP3_0 ), 
    .A1(\je/mult1_un115_sum1[5] ), .D0(\je/mult1_un115_sum0[5] ), 
    .C0(\je/mult1_un108_sum[8] ), .B0(\je/mult1_un115_sum1[5] ), 
    .A0(\je/mult1_un2_temp_b_o[6] ), .F0(\je/mult1_un122_sum_0_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNI3GO1RS2 ));
  SLICE_1833 SLICE_1833( .D1(\je/QNT_DU_ret_RNI8HTOBP3 ), 
    .C1(\je/mult1_un122_sum_0_axb_7 ), .B1(\je/QNT_DU_ret_RNI8HTOBP3_1 ), 
    .A1(\je/mult1_un115_sum1[6] ), .D0(\je/mult1_un115_sum1[6] ), 
    .C0(\je/mult1_un2_temp_b_o[7] ), .B0(\je/mult1_un108_sum[8] ), 
    .A0(\je/mult1_un115_sum0[6] ), .F0(\je/mult1_un122_sum_0_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNI6GO1RS2 ));
  SLICE_1835 SLICE_1835( .D1(\je/mult1_un115_sum1[4] ), 
    .C1(\je/mult1_un122_sum_1_axb_5 ), .B1(\je/QNT_DU_ret_RNIB5A4E41_0 ), 
    .A1(\je/QNT_DU_ret_RNIB5A4E41 ), .D0(\je/mult1_un108_sum[8] ), 
    .C0(\je/mult1_un115_sum1[4] ), .B0(\je/mult1_inf_abs0_o[5] ), 
    .A0(\je/mult1_un115_sum0[4] ), .F0(\je/mult1_un122_sum_1_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNI1D0B7K1 ));
  SLICE_1837 SLICE_1837( .D1(\je/QNT_DU_ret_RNI8HTOBP3_0 ), 
    .C1(\je/mult1_un122_sum_1_axb_6 ), .B1(\je/QNT_DU_ret_RNI8HTOBP3_2 ), 
    .A1(\je/mult1_un115_sum1[5] ), .D0(\je/mult1_un115_sum0[5] ), 
    .C0(\je/mult1_un108_sum[8] ), .B0(\je/mult1_un115_sum1[5] ), 
    .A0(\je/mult1_inf_abs0_o[6] ), .F0(\je/mult1_un122_sum_1_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNINVASQS2 ));
  SLICE_1839 SLICE_1839( .D1(\je/QNT_DU_ret_RNI8HTOBP3 ), 
    .C1(\je/mult1_un115_sum1[6] ), .B1(\je/QNT_DU_ret_RNI8HTOBP3_1 ), 
    .A1(\je/mult1_un122_sum_1_axb_7 ), .D0(\je/mult1_un115_sum1[6] ), 
    .C0(\je/mult1_inf_abs0_o[7] ), .B0(\je/mult1_un108_sum[8] ), 
    .A0(\je/mult1_un115_sum0[6] ), .F0(\je/mult1_un122_sum_1_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNIO0BSQS2 ));
  SLICE_1841 SLICE_1841( .D0(\je/acht_bb_rom_d_i[8] ), .C0(\je/N_4425 ), 
    .B0(\je/wb_bb_tmp_9_sn_N_6 ), .A0(\je/c_state[5] ), .F0(\je/m121_0_am ));
  SLICE_1842 SLICE_1842( .D1(\je/c_state[5] ), .C1(\je/wb_bb_tmp_9_sn_N_6 ), 
    .B1(\je/N_96_0 ), .A1(\je/acht_bb_rom_d_i[1] ), .D0(\je/c_state[2] ), 
    .C0(\je/c_state[3] ), .A0(\je/c_state[5] ), .F0(\je/wb_bb_tmp_9_sn_N_6 ), 
    .F1(\je/m104_1_am ));
  SLICE_1843 SLICE_1843( .D1(\je/QNT_DU_ret_RNI4922K22 ), 
    .C1(\je/mult1_un115_sum_0_axb_3 ), .B1(\je/mult1_un108_sum1[2] ), 
    .A1(\je/QNT_DU_ret_RNI4922K22_0 ), .D0(\je/mult1_un2_temp_b_o[3] ), 
    .C0(\je/mult1_un108_sum0[2] ), .B0(\je/mult1_un101_sum[8] ), 
    .A0(\je/mult1_un108_sum1[2] ), .F0(\je/mult1_un115_sum_0_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNIUHNFGK1 ));
  SLICE_1845 SLICE_1845( .D1(\je/QNT_DU_ret_RNIR28GRT1_2 ), 
    .C1(\je/mult1_un115_sum_0_axb_4 ), .B1(\je/mult1_un108_sum1[3] ), 
    .A1(\je/QNT_DU_ret_RNIR28GRT1_0 ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_un108_sum1[3] ), .B0(\je/mult1_un108_sum0[3] ), 
    .A0(\je/mult1_un2_temp_b_o[4] ), .F0(\je/mult1_un115_sum_0_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNIEPT0LS ));
  SLICE_1847 SLICE_1847( .D1(\je/QNT_DU_ret_RNIR28GRT1_1 ), 
    .C1(\je/mult1_un115_sum_0_axb_5 ), .B1(\je/QNT_DU_ret_RNIR28GRT1 ), 
    .A1(\je/mult1_un108_sum1[4] ), .D0(\je/mult1_un108_sum1[4] ), 
    .C0(\je/mult1_un2_temp_b_o[5] ), .B0(\je/mult1_un108_sum0[4] ), 
    .A0(\je/mult1_un101_sum[8] ), .F0(\je/mult1_un115_sum_0_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNIBPT0LS ));
  SLICE_1849 SLICE_1849( .D1(\je/mult1_un108_sum1[5] ), 
    .C1(\je/mult1_un115_sum_0_axb_6 ), .B1(\je/QNT_DU_ret_RNIG8K10M2_0 ), 
    .A1(\je/QNT_DU_ret_RNIG8K10M2 ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_un2_temp_b_o[6] ), .B0(\je/mult1_un108_sum0[5] ), 
    .A0(\je/mult1_un108_sum1[5] ), .F0(\je/mult1_un115_sum_0_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNIJ842BL ));
  SLICE_1851 SLICE_1851( .D1(\je/QNT_DU_ret_RNIG8K10M2_2 ), 
    .C1(\je/mult1_un115_sum_0_axb_7 ), .B1(\je/QNT_DU_ret_RNIG8K10M2_1 ), 
    .A1(\je/mult1_un108_sum1[6] ), .D0(\je/mult1_un108_sum1[6] ), 
    .C0(\je/mult1_un2_temp_b_o[7] ), .B0(\je/mult1_un101_sum[8] ), 
    .A0(\je/mult1_un108_sum0[6] ), .F0(\je/mult1_un115_sum_0_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNIM842BL ));
  SLICE_1853 SLICE_1853( .D1(\je/mult1_un108_sum1[2] ), 
    .C1(\je/QNT_DU_ret_RNI4922K22_0 ), .B1(\je/mult1_un115_sum_1_axb_3 ), 
    .A1(\je/QNT_DU_ret_RNI4922K22 ), .D0(\je/mult1_un108_sum0[2] ), 
    .C0(\je/mult1_un101_sum[8] ), .B0(\je/mult1_inf_abs0_o[3] ), 
    .A0(\je/mult1_un108_sum1[2] ), .F0(\je/mult1_un115_sum_1_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNI4R9AGK1 ));
  SLICE_1855 SLICE_1855( .D1(\je/mult1_un108_sum1[3] ), 
    .C1(\je/mult1_un115_sum_1_axb_4 ), .B1(\je/QNT_DU_ret_RNIR28GRT1_2 ), 
    .A1(\je/QNT_DU_ret_RNIR28GRT1_0 ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_inf_abs0_o[4] ), .B0(\je/mult1_un108_sum0[3] ), 
    .A0(\je/mult1_un108_sum1[3] ), .F0(\je/mult1_un115_sum_1_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNIO3GRKS ));
  SLICE_1857 SLICE_1857( .D1(\je/QNT_DU_ret_RNIR28GRT1_1 ), 
    .C1(\je/QNT_DU_ret_RNIR28GRT1 ), .B1(\je/mult1_un115_sum_1_axb_5 ), 
    .A1(\je/mult1_un108_sum1[4] ), .D0(\je/mult1_un108_sum1[4] ), 
    .C0(\je/mult1_un108_sum0[4] ), .B0(\je/mult1_un101_sum[8] ), 
    .A0(\je/mult1_inf_abs0_o[5] ), .F0(\je/mult1_un115_sum_1_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNIP4GRKS ));
  SLICE_1859 SLICE_1859( .D1(\je/mult1_un108_sum1[5] ), 
    .C1(\je/mult1_un115_sum_1_axb_6 ), .B1(\je/QNT_DU_ret_RNIG8K10M2_0 ), 
    .A1(\je/QNT_DU_ret_RNIG8K10M2 ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_inf_abs0_o[6] ), .B0(\je/mult1_un108_sum0[5] ), 
    .A0(\je/mult1_un108_sum1[5] ), .F0(\je/mult1_un115_sum_1_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNI7OMSAL ));
  SLICE_1861 SLICE_1861( .D1(\je/QNT_DU_ret_RNIG8K10M2_2 ), 
    .C1(\je/mult1_un115_sum_1_axb_7 ), .B1(\je/QNT_DU_ret_RNIG8K10M2_1 ), 
    .A1(\je/mult1_un108_sum1[6] ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_inf_abs0_o[7] ), .B0(\je/mult1_un108_sum1[6] ), 
    .A0(\je/mult1_un108_sum0[6] ), .F0(\je/mult1_un115_sum_1_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNI8PMSAL ));
  SLICE_1863 SLICE_1863( .D1(\je/QNT_DU_ret_RNIFC4MSD2_0 ), 
    .C1(\je/mult1_un108_sum_0_axb_5 ), .B1(\je/mult1_un101_sum1[4] ), 
    .A1(\je/QNT_DU_ret_RNIFC4MSD2 ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_un2_temp_b_o[5] ), .B0(\je/mult1_un101_sum1[4] ), 
    .A0(\je/mult1_un101_sum0[4] ), .F0(\je/mult1_un108_sum_0_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNINS3RST ));
  SLICE_1865 SLICE_1865( .D1(\je/mult1_un101_sum1[5] ), 
    .C1(\je/mult1_un108_sum_0_axb_6 ), .B1(\je/QNT_DU_ret_RNISQH0VB2 ), 
    .A1(\je/QNT_DU_ret_RNISQH0VB2_0 ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_un101_sum1[5] ), .B0(\je/mult1_un2_temp_b_o[6] ), 
    .A0(\je/mult1_un101_sum0[5] ), .F0(\je/mult1_un108_sum_0_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNINNGP7K ));
  SLICE_1867 SLICE_1867( .D1(\je/QNT_DU_ret_RNISQH0VB2_2 ), 
    .C1(\je/mult1_un108_sum_0_axb_7 ), .B1(\je/QNT_DU_ret_RNISQH0VB2_1 ), 
    .A1(\je/mult1_un101_sum1[6] ), .D0(\je/mult1_un101_sum0[6] ), 
    .C0(\je/mult1_un101_sum1[6] ), .B0(\je/mult1_un94_sum[8] ), 
    .A0(\je/mult1_un2_temp_b_o[7] ), .F0(\je/mult1_un108_sum_0_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNIQNGP7K ));
  SLICE_1869 SLICE_1869( .D1(\je/QNT_DU_ret_RNIFC4MSD2_0 ), 
    .C1(\je/mult1_un108_sum_1_axb_5 ), .B1(\je/mult1_un101_sum1[4] ), 
    .A1(\je/QNT_DU_ret_RNIFC4MSD2 ), .D0(\je/mult1_inf_abs0_o[5] ), 
    .C0(\je/mult1_un101_sum1[4] ), .B0(\je/mult1_un94_sum[8] ), 
    .A0(\je/mult1_un101_sum0[4] ), .F0(\je/mult1_un108_sum_1_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNI58MLST ));
  SLICE_1871 SLICE_1871( .D1(\je/QNT_DU_ret_RNISQH0VB2 ), 
    .C1(\je/mult1_un108_sum_1_axb_6 ), .B1(\je/mult1_un101_sum1[5] ), 
    .A1(\je/QNT_DU_ret_RNISQH0VB2_0 ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_un101_sum1[5] ), .B0(\je/mult1_inf_abs0_o[6] ), 
    .A0(\je/mult1_un101_sum0[5] ), .F0(\je/mult1_un108_sum_1_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNIB73K7K ));
  SLICE_1873 SLICE_1873( .D1(\je/mult1_un108_sum_1_axb_7 ), 
    .C1(\je/QNT_DU_ret_RNISQH0VB2_2 ), .B1(\je/QNT_DU_ret_RNISQH0VB2_1 ), 
    .A1(\je/mult1_un101_sum1[6] ), .D0(\je/mult1_un101_sum0[6] ), 
    .C0(\je/mult1_un101_sum1[6] ), .B0(\je/mult1_un94_sum[8] ), 
    .A0(\je/mult1_inf_abs0_o[7] ), .F0(\je/mult1_un108_sum_1_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNIC83K7K ));
  SLICE_1875 SLICE_1875( .D1(\je/c_state[1] ), .C1(\je/N_4 ), 
    .B1(\je/c_state[0] ), .A1(\je/load_du_done_fl[1] ), .C0(je_en), 
    .B0(\je/N_34 ), .A0(\je/c_state[0] ), .F0(\je/N_4 ), .F1(\je/N_6 ));
  SLICE_1877 SLICE_1877( .D1(\je/N_1568 ), .C1(\je/N_176_0 ), 
    .B1(\je/c_state[2] ), .A1(\je/N_131 ), .C0(\je/N_98_1 ), 
    .B0(\je/du_ac0[14] ), .A0(\je/N_178_sn ), .F0(\je/N_176_0 ), 
    .F1(\je/un84_sm0_0 ));
  SLICE_1878 SLICE_1878( .D1(\je/N_98_1 ), .C1(\je/N_4311 ), .B1(\je/N_176_0 ), 
    .A1(\je/diff_DC[0] ), .D0(\je/du_ac0[14] ), .B0(\je/du_ac0[0] ), 
    .A0(\je/N_178_sn ), .F0(\je/N_4311 ), .F1(\je/un1_c_state_38_cry_0_0_RNO ));
  SLICE_1879 SLICE_1879( .D0(\je/m20_2_03_0 ), 
    .C0(\je/wb_bb_tmp_9_2_858_i_a6_0_1 ), .B0(\je/wb_bc_tmp[3] ), 
    .A0(\je/m20_2_03_3_1 ), .F0(\je/N_2638 ));
  SLICE_1880 SLICE_1880( .D1(\je/wb_bc_tmp[3] ), .C1(\je/m20_0_03_1 ), 
    .B1(\je/wb_bc_tmp[2] ), .A1(\je/m20_0_03_0_2 ), .D0(\je/wb_bc_tmp[1] ), 
    .C0(\je/wb_bb_tmp[19] ), .A0(\je/wb_bc_tmp[0] ), .F0(\je/m20_0_03_1 ), 
    .F1(\je/m20_2_03_0 ));
  SLICE_1881 SLICE_1881( .D1(\je/cb_bb_tmp[3] ), .C1(\je/cb_bb_tmp[7] ), 
    .B1(\je/N_61 ), .D0(\je/cb_bb_tmp[5] ), .C0(\je/cb_bb_tmp[6] ), 
    .B0(\je/cb_bb_tmp[7] ), .A0(\je/cb_bb_tmp[4] ), .F0(\je/N_61 ), 
    .F1(\je/cb_bit_cnt_RNO_1[2] ));
  SLICE_1883 SLICE_1883( .D1(\je/mult1_un94_sum1[2] ), 
    .C1(\je/QNT_DU_ret_RNI6AVPCH2 ), .B1(\je/QNT_DU_ret_RNI6AVPCH2_0 ), 
    .A1(\je/mult1_un101_sum_0_axb_3 ), .D0(\je/mult1_un2_temp_b_o[3] ), 
    .C0(\je/mult1_un94_sum1[2] ), .B0(\je/mult1_un87_sum[8] ), 
    .A0(\je/mult1_un94_sum0[2] ), .F0(\je/mult1_un101_sum_0_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNIOISG74 ));
  SLICE_1885 SLICE_1885( .D1(\je/QNT_DU_ret_RNIR5FP732_0 ), 
    .C1(\je/mult1_un101_sum_0_axb_4 ), .B1(\je/QNT_DU_ret_RNIR5FP732 ), 
    .A1(\je/mult1_un94_sum1[3] ), .D0(\je/mult1_un87_sum[8] ), 
    .C0(\je/mult1_un94_sum0[3] ), .B0(\je/mult1_un94_sum1[3] ), 
    .A0(\je/mult1_un2_temp_b_o[4] ), .F0(\je/mult1_un101_sum_0_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNIU3LODT1 ));
  SLICE_1887 SLICE_1887( .D1(\je/mult1_un94_sum1[4] ), 
    .C1(\je/mult1_un101_sum_0_axb_5 ), .B1(\je/QNT_DU_ret_RNIR5FP732_1 ), 
    .A1(\je/QNT_DU_ret_RNIR5FP732_2 ), .D0(\je/mult1_un2_temp_b_o[5] ), 
    .C0(\je/mult1_un94_sum1[4] ), .B0(\je/mult1_un87_sum[8] ), 
    .A0(\je/mult1_un94_sum0[4] ), .F0(\je/mult1_un101_sum_0_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNIR3LODT1 ));
  SLICE_1889 SLICE_1889( .D1(\je/QNT_DU_ret_RNIGVG3I3_0 ), 
    .C1(\je/mult1_un101_sum_0_axb_6 ), .B1(\je/mult1_un94_sum1[5] ), 
    .A1(\je/QNT_DU_ret_RNIGVG3I3 ), .D0(\je/mult1_un2_temp_b_o[6] ), 
    .C0(\je/mult1_un94_sum0[5] ), .B0(\je/mult1_un87_sum[8] ), 
    .A0(\je/mult1_un94_sum1[5] ), .F0(\je/mult1_un101_sum_0_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNI3N7L0V3 ));
  SLICE_1891 SLICE_1891( .D1(\je/mult1_un94_sum1[6] ), 
    .C1(\je/mult1_un101_sum_0_axb_7 ), .B1(\je/QNT_DU_ret_RNIGVG3I3_1 ), 
    .A1(\je/QNT_DU_ret_RNIGVG3I3_2 ), .D0(\je/mult1_un2_temp_b_o[7] ), 
    .C0(\je/mult1_un87_sum[8] ), .B0(\je/mult1_un94_sum0[6] ), 
    .A0(\je/mult1_un94_sum1[6] ), .F0(\je/mult1_un101_sum_0_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNI6N7L0V3 ));
  SLICE_1893 SLICE_1893( .D1(\je/mult1_un94_sum1[2] ), 
    .C1(\je/mult1_un101_sum_1_axb_3 ), .B1(\je/QNT_DU_ret_RNI6AVPCH2_0 ), 
    .A1(\je/QNT_DU_ret_RNI6AVPCH2 ), .D0(\je/mult1_un87_sum[8] ), 
    .C0(\je/mult1_un94_sum0[2] ), .B0(\je/mult1_inf_abs0_o[3] ), 
    .A0(\je/mult1_un94_sum1[2] ), .F0(\je/mult1_un101_sum_1_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNIUREB74 ));
  SLICE_1895 SLICE_1895( .D1(\je/mult1_un94_sum1[3] ), 
    .C1(\je/mult1_un101_sum_1_axb_4 ), .B1(\je/QNT_DU_ret_RNIR5FP732 ), 
    .A1(\je/QNT_DU_ret_RNIR5FP732_0 ), .D0(\je/mult1_un94_sum0[3] ), 
    .C0(\je/mult1_inf_abs0_o[4] ), .B0(\je/mult1_un87_sum[8] ), 
    .A0(\je/mult1_un94_sum1[3] ), .F0(\je/mult1_un101_sum_1_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNI8E7JDT1 ));
  SLICE_1897 SLICE_1897( .D1(\je/mult1_un94_sum1[4] ), 
    .C1(\je/mult1_un101_sum_1_axb_5 ), .B1(\je/QNT_DU_ret_RNIR5FP732_1 ), 
    .A1(\je/QNT_DU_ret_RNIR5FP732_2 ), .D0(\je/mult1_un87_sum[8] ), 
    .C0(\je/mult1_un94_sum0[4] ), .B0(\je/mult1_inf_abs0_o[5] ), 
    .A0(\je/mult1_un94_sum1[4] ), .F0(\je/mult1_un101_sum_1_axb_5 ), 
    .F1(\je/QNT_DU_ret_RNI9F7JDT1 ));
  SLICE_1899 SLICE_1899( .D1(\je/mult1_un101_sum_1_axb_6 ), 
    .C1(\je/QNT_DU_ret_RNIGVG3I3_0 ), .B1(\je/QNT_DU_ret_RNIGVG3I3 ), 
    .A1(\je/mult1_un94_sum1[5] ), .D0(\je/mult1_un94_sum1[5] ), 
    .C0(\je/mult1_inf_abs0_o[6] ), .B0(\je/mult1_un87_sum[8] ), 
    .A0(\je/mult1_un94_sum0[5] ), .F0(\je/mult1_un101_sum_1_axb_6 ), 
    .F1(\je/QNT_DU_ret_RNIN6QF0V3 ));
  SLICE_1901 SLICE_1901( .D1(\je/mult1_un94_sum1[6] ), 
    .C1(\je/mult1_un101_sum_1_axb_7 ), .B1(\je/QNT_DU_ret_RNIGVG3I3_1 ), 
    .A1(\je/QNT_DU_ret_RNIGVG3I3_2 ), .D0(\je/mult1_inf_abs0_o[7] ), 
    .C0(\je/mult1_un87_sum[8] ), .B0(\je/mult1_un94_sum0[6] ), 
    .A0(\je/mult1_un94_sum1[6] ), .F0(\je/mult1_un101_sum_1_axb_7 ), 
    .F1(\je/QNT_DU_ret_RNIO7QF0V3 ));
  SLICE_1904 SLICE_1904( .D1(\je/N_1638 ), .C1(\je/c_state[2] ), 
    .A1(\je/c_state[1] ), .D0(\je/c_state[3] ), .C0(\je/c_state[4] ), 
    .B0(\je/c_state[0] ), .A0(\je/c_state[5] ), .F0(\je/N_1638 ), 
    .F1(\je/N_131 ));
  SLICE_1905 SLICE_1905( .D1(\je/wb_bc_tmp[3] ), .C1(\je/N_123 ), 
    .B1(\je/wb_bc_tmp[2] ), .A1(\je/m1_0_03 ), .D0(\je/N_4419 ), 
    .C0(\je/N_4418 ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/N_123 ), 
    .F1(\je/N_124_0 ));
  SLICE_1907 SLICE_1907( .D1(\je/c_state[1] ), .C1(\je/wb_bit_cnt[4] ), 
    .B1(\je/N_198 ), .A1(\je/N_167 ), .D0(\je/acht_bc_rom_d[4] ), 
    .C0(\je/N_1639 ), .B0(\je/N_4248_0 ), .A0(\je/c_state[1] ), 
    .F0(\je/N_167 ), .F1(\je/un1_wb_bit_cnt_axb_4 ));
  SLICE_1909 SLICE_1909( .D1(\je/c_state[5] ), .C1(\je/c_state[2] ), 
    .B1(\je/N_92_0 ), .A1(\je/c_state[0] ), .D0(\je/c_state[0] ), 
    .C0(\je/N_254_mux ), .B0(\je/last_du ), .A0(\je/c_state[1] ), 
    .F0(\je/N_92_0 ), .F1(\je/m94_ns_1 ));
  SLICE_1911 SLICE_1911( .D1(\je/QNT_DU_ret_10_RNIR7RQ551_0 ), 
    .C1(\je/mult1_un94_sum_1_axb_4 ), .B1(\je/QNT_DU_ret_10_RNIR7RQ551 ), 
    .A1(\je/mult1_un87_sum1[3] ), .D0(\je/mult1_un87_sum0[3] ), 
    .C0(\je/mult1_inf_abs0_o[4] ), .B0(\je/mult1_un87_sum1[3] ), 
    .A0(\je/mult1_un80_sum[8] ), .F0(\je/mult1_un94_sum_1_axb_4 ), 
    .F1(\je/QNT_DU_ret_10_RNI0A5N181 ));
  SLICE_1913 SLICE_1913( .D1(\je/mult1_un87_sum1[4] ), 
    .C1(\je/QNT_DU_ret_10_RNIR7RQ551_2 ), .B1(\je/QNT_DU_ret_10_RNIR7RQ551_1 ), 
    .A1(\je/mult1_un94_sum_1_axb_5 ), .D0(\je/mult1_inf_abs0_o[5] ), 
    .C0(\je/mult1_un80_sum[8] ), .B0(\je/mult1_un87_sum0[4] ), 
    .A0(\je/mult1_un87_sum1[4] ), .F0(\je/mult1_un94_sum_1_axb_5 ), 
    .F1(\je/QNT_DU_ret_10_RNI1B5N181 ));
  SLICE_1915 SLICE_1915( .D1(\je/mult1_un87_sum1[5] ), 
    .C1(\je/mult1_un94_sum_1_axb_6 ), .B1(\je/QNT_DU_ret_3_RNI8S6RH92_0 ), 
    .A1(\je/QNT_DU_ret_3_RNI8S6RH92_2 ), .D0(\je/mult1_un87_sum0[5] ), 
    .C0(\je/mult1_un87_sum1[5] ), .B0(\je/mult1_un80_sum[8] ), 
    .A0(\je/mult1_inf_abs0_o[6] ), .F0(\je/mult1_un94_sum_1_axb_6 ), 
    .F1(\je/QNT_DU_ret_10_RNI7893TT2 ));
  SLICE_1917 SLICE_1917( .D1(\je/QNT_DU_ret_3_RNI8S6RH92 ), 
    .C1(\je/mult1_un87_sum1[6] ), .B1(\je/mult1_un94_sum_1_axb_7 ), 
    .A1(\je/QNT_DU_ret_3_RNI8S6RH92_1 ), .D0(\je/mult1_un87_sum1[6] ), 
    .C0(\je/mult1_inf_abs0_o[7] ), .B0(\je/mult1_un80_sum[8] ), 
    .A0(\je/mult1_un87_sum0[6] ), .F0(\je/mult1_un94_sum_1_axb_7 ), 
    .F1(\je/QNT_DU_ret_10_RNI8993TT2 ));
  SLICE_1919 SLICE_1919( .D1(\je/QNT_DU_ret_10_RNIR7RQ551_0 ), 
    .C1(\je/mult1_un94_sum_0_axb_4 ), .B1(\je/QNT_DU_ret_10_RNIR7RQ551 ), 
    .A1(\je/mult1_un87_sum1[3] ), .D0(\je/mult1_un87_sum1[3] ), 
    .C0(\je/mult1_un2_temp_b_o[4] ), .B0(\je/mult1_un87_sum0[3] ), 
    .A0(\je/mult1_un80_sum[8] ), .F0(\je/mult1_un94_sum_0_axb_4 ), 
    .F1(\je/QNT_DU_ret_10_RNIMVIS181 ));
  SLICE_1921 SLICE_1921( .D1(\je/QNT_DU_ret_10_RNIR7RQ551_1 ), 
    .C1(\je/mult1_un94_sum_0_axb_5 ), .B1(\je/mult1_un87_sum1[4] ), 
    .A1(\je/QNT_DU_ret_10_RNIR7RQ551_2 ), .D0(\je/mult1_un2_temp_b_o[5] ), 
    .C0(\je/mult1_un87_sum1[4] ), .B0(\je/mult1_un87_sum0[4] ), 
    .A0(\je/mult1_un80_sum[8] ), .F0(\je/mult1_un94_sum_0_axb_5 ), 
    .F1(\je/QNT_DU_ret_10_RNIJVIS181 ));
  SLICE_1923 SLICE_1923( .D1(\je/mult1_un87_sum1[5] ), 
    .C1(\je/mult1_un94_sum_0_axb_6 ), .B1(\je/QNT_DU_ret_3_RNI8S6RH92_0 ), 
    .A1(\je/QNT_DU_ret_3_RNI8S6RH92_2 ), .D0(\je/mult1_un87_sum0[5] ), 
    .C0(\je/mult1_un2_temp_b_o[6] ), .B0(\je/mult1_un80_sum[8] ), 
    .A0(\je/mult1_un87_sum1[5] ), .F0(\je/mult1_un94_sum_0_axb_6 ), 
    .F1(\je/QNT_DU_ret_10_RNIJOM8TT2 ));
  SLICE_1925 SLICE_1925( .D1(\je/QNT_DU_ret_3_RNI8S6RH92 ), 
    .C1(\je/mult1_un94_sum_0_axb_7 ), .B1(\je/QNT_DU_ret_3_RNI8S6RH92_1 ), 
    .A1(\je/mult1_un87_sum1[6] ), .D0(\je/mult1_un80_sum[8] ), 
    .C0(\je/mult1_un2_temp_b_o[7] ), .B0(\je/mult1_un87_sum1[6] ), 
    .A0(\je/mult1_un87_sum0[6] ), .F0(\je/mult1_un94_sum_0_axb_7 ), 
    .F1(\je/QNT_DU_ret_10_RNIMOM8TT2 ));
  SLICE_1927 SLICE_1927( .D1(\je/N_213 ), .B1(\je/dctdu_ram_do_o[17] ), 
    .C0(\je/dctdu_ram_do_o[17] ), .B0(\je/fdtbl_rom_d_o[7] ), .A0(\je/N_213 ), 
    .F0(\je/N_231 ), .F1(\je/N_223_0 ));
  SLICE_1928 SLICE_1928( .D1(\je/fdtbl_rom_d_o[0] ), 
    .C1(\je/fdtbl_rom_d_o[7] ), .B1(\je/I_0_0 ), .A1(\je/I_0_4 ), 
    .D0(\je/fdtbl_rom_d_o[5] ), .C0(\je/fdtbl_rom_d_o[6] ), .F0(\je/I_0_0 ), 
    .F1(\je/N_213 ));
  SLICE_1929 SLICE_1929( .D1(\je/c_state[1] ), .C1(\je/N_198 ), 
    .B1(\je/acht_bc_rom_d[3] ), .A1(\je/N_1562 ), .D0(\je/c_state[0] ), 
    .C0(\je/c_state[5] ), .B0(\je/N_4248_0 ), .A0(\je/c_state[4] ), 
    .F0(\je/N_198 ), .F1(\je/un1_dcht_bc_rom_d_1_0[3] ));
  SLICE_1930 SLICE_1930( .D1(\je/N_4247_0 ), .C1(\je/N_1562 ), 
    .B1(\je/cb_bit_cnt[1] ), .A1(\je/acht_bc_rom_d_i[1] ), 
    .D0(\je/c_state[1] ), .C0(\je/c_state[3] ), .B0(\je/c_state[2] ), 
    .A0(\je/N_1639 ), .F0(\je/N_1562 ), .F1(\je/un1_dcht_bc_rom_d_i_0[1] ));
  SLICE_1931 SLICE_1931( .D1(\je/wb_bc_tmp[3] ), .C1(\je/N_136_0 ), 
    .B1(\je/wb_bc_tmp[2] ), .A1(\je/N_32 ), .C0(\je/N_58_0 ), 
    .B0(\je/N_135_0 ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/N_136_0 ), 
    .F1(\je/N_4430 ));
  SLICE_1933 SLICE_1933( .C1(\je/c_state[1] ), .B1(\je/diff_DC[14] ), 
    .A1(\je/c_state[0] ), .D0(\je/c_state[1] ), .C0(\je/N_17_0 ), 
    .B0(\je/c_state[0] ), .A0(\je/un1_du_ac0_2_cry_5_0_S1 ), .F0(\je/N_19_0 ), 
    .F1(\je/N_187 ));
  SLICE_1934 SLICE_1934( .D1(\je/N_98_1 ), .B1(\je/du_ac0[14] ), 
    .D0(\je/diff_DC[6] ), .C0(\je/un1_du_ac0_2_cry_5_0_S1 ), 
    .A0(\je/diff_DC[14] ), .F0(\je/N_17_0 ), 
    .F1(\je/un1_du_ac0_2_cry_0_0_RNO ));
  SLICE_1935 SLICE_1935( .D1(\je/QNT_DU_ret_9_RNIQ963E1 ), 
    .C1(\je/QNT_DU_ret_9_RNIQ963E1_0 ), .B1(\je/mult1_un80_sum1[2] ), 
    .A1(\je/mult1_un87_sum_0_axb_3 ), .D0(\je/mult1_un80_sum1[2] ), 
    .C0(\je/mult1_un73_sum[8] ), .B0(\je/mult1_un2_temp_b_o[3] ), 
    .A0(\je/mult1_un80_sum0[2] ), .F0(\je/mult1_un87_sum_0_axb_3 ), 
    .F1(\je/QNT_DU_ret_9_RNICBNK25 ));
  SLICE_1937 SLICE_1937( .D1(\je/QNT_DU_ret_3_RNIRQEJ32_2 ), 
    .C1(\je/mult1_un87_sum_0_axb_4 ), .B1(\je/mult1_un80_sum1[3] ), 
    .A1(\je/QNT_DU_ret_3_RNIRQEJ32_0 ), .D0(\je/mult1_un2_temp_b_o[4] ), 
    .C0(\je/mult1_un80_sum0[3] ), .B0(\je/mult1_un80_sum1[3] ), 
    .A0(\je/mult1_un73_sum[8] ), .F0(\je/mult1_un87_sum_0_axb_4 ), 
    .F1(\je/QNT_DU_ret_9_RNIE7BGD8 ));
  SLICE_1939 SLICE_1939( .D1(\je/QNT_DU_ret_3_RNIRQEJ32_1 ), 
    .C1(\je/QNT_DU_ret_3_RNIRQEJ32 ), .B1(\je/mult1_un87_sum_0_axb_5 ), 
    .A1(\je/mult1_un80_sum1[4] ), .D0(\je/mult1_un73_sum[8] ), 
    .C0(\je/mult1_un80_sum1[4] ), .B0(\je/mult1_un80_sum0[4] ), 
    .A0(\je/mult1_un2_temp_b_o[5] ), .F0(\je/mult1_un87_sum_0_axb_5 ), 
    .F1(\je/QNT_DU_ret_9_RNIB7BGD8 ));
  SLICE_1941 SLICE_1941( .D1(\je/mult1_un80_sum1[5] ), 
    .C1(\je/mult1_un87_sum_0_axb_6 ), .B1(\je/QNT_DU_ret_3_RNIA54O73_0 ), 
    .A1(\je/QNT_DU_ret_3_RNIA54O73_2 ), .D0(\je/mult1_un80_sum0[5] ), 
    .C0(\je/mult1_un2_temp_b_o[6] ), .B0(\je/mult1_un73_sum[8] ), 
    .A0(\je/mult1_un80_sum1[5] ), .F0(\je/mult1_un87_sum_0_axb_6 ), 
    .F1(\je/QNT_DU_ret_3_RNILEVH1E ));
  SLICE_1943 SLICE_1943( .D1(\je/QNT_DU_ret_3_RNIA54O73 ), 
    .C1(\je/mult1_un87_sum_0_axb_7 ), .B1(\je/QNT_DU_ret_3_RNIA54O73_1 ), 
    .A1(\je/mult1_un80_sum1[6] ), .D0(\je/mult1_un80_sum1[6] ), 
    .C0(\je/mult1_un2_temp_b_o[7] ), .B0(\je/mult1_un80_sum0[6] ), 
    .A0(\je/mult1_un73_sum[8] ), .F0(\je/mult1_un87_sum_0_axb_7 ), 
    .F1(\je/QNT_DU_ret_3_RNIOEVH1E ));
  SLICE_1945 SLICE_1945( .D1(\je/QNT_DU_ret_9_RNIQ963E1_0 ), 
    .C1(\je/mult1_un87_sum_1_axb_3 ), .B1(\je/QNT_DU_ret_9_RNIQ963E1 ), 
    .A1(\je/mult1_un80_sum1[2] ), .D0(\je/mult1_un80_sum1[2] ), 
    .C0(\je/mult1_un73_sum[8] ), .B0(\je/mult1_inf_abs0_o[3] ), 
    .A0(\je/mult1_un80_sum0[2] ), .F0(\je/mult1_un87_sum_1_axb_3 ), 
    .F1(\je/QNT_DU_ret_9_RNIIK9F25 ));
  SLICE_1947 SLICE_1947( .D1(\je/mult1_un80_sum1[3] ), 
    .C1(\je/mult1_un87_sum_1_axb_4 ), .B1(\je/QNT_DU_ret_3_RNIRQEJ32_2 ), 
    .A1(\je/QNT_DU_ret_3_RNIRQEJ32_0 ), .D0(\je/mult1_inf_abs0_o[4] ), 
    .C0(\je/mult1_un73_sum[8] ), .B0(\je/mult1_un80_sum1[3] ), 
    .A0(\je/mult1_un80_sum0[3] ), .F0(\je/mult1_un87_sum_1_axb_4 ), 
    .F1(\je/QNT_DU_ret_9_RNIOHTAD8 ));
  SLICE_1949 SLICE_1949( .D1(\je/mult1_un80_sum1[4] ), 
    .C1(\je/QNT_DU_ret_3_RNIRQEJ32 ), .B1(\je/QNT_DU_ret_3_RNIRQEJ32_1 ), 
    .A1(\je/mult1_un87_sum_1_axb_5 ), .D0(\je/mult1_un73_sum[8] ), 
    .C0(\je/mult1_un80_sum1[4] ), .B0(\je/mult1_un80_sum0[4] ), 
    .A0(\je/mult1_inf_abs0_o[5] ), .F0(\je/mult1_un87_sum_1_axb_5 ), 
    .F1(\je/QNT_DU_ret_9_RNIPITAD8 ));
  SLICE_1951 SLICE_1951( .D1(\je/mult1_un80_sum1[5] ), 
    .C1(\je/mult1_un87_sum_1_axb_6 ), .B1(\je/QNT_DU_ret_3_RNIA54O73_0 ), 
    .A1(\je/QNT_DU_ret_3_RNIA54O73_2 ), .D0(\je/mult1_un73_sum[8] ), 
    .C0(\je/mult1_inf_abs0_o[6] ), .B0(\je/mult1_un80_sum0[5] ), 
    .A0(\je/mult1_un80_sum1[5] ), .F0(\je/mult1_un87_sum_1_axb_6 ), 
    .F1(\je/QNT_DU_ret_3_RNI9UHC1E ));
  SLICE_1953 SLICE_1953( .D1(\je/QNT_DU_ret_3_RNIA54O73_1 ), 
    .C1(\je/mult1_un87_sum_1_axb_7 ), .B1(\je/QNT_DU_ret_3_RNIA54O73 ), 
    .A1(\je/mult1_un80_sum1[6] ), .D0(\je/mult1_un80_sum1[6] ), 
    .C0(\je/mult1_inf_abs0_o[7] ), .B0(\je/mult1_un80_sum0[6] ), 
    .A0(\je/mult1_un73_sum[8] ), .F0(\je/mult1_un87_sum_1_axb_7 ), 
    .F1(\je/QNT_DU_ret_3_RNIAVHC1E ));
  SLICE_1955 SLICE_1955( .D1(\je/N_36 ), .C1(\je/N_35 ), 
    .B1(\je/img_col_p[1] ), .D0(\je/col_cnt[2] ), .C0(\je/col_cnt[0] ), 
    .A0(\je/col_cnt[1] ), .F0(\je/N_35 ), .F1(\je/N_34 ));
  SLICE_1956 SLICE_1956( .D1(\je/img_col_p[1] ), .C1(\je/img_rowe_0 ), 
    .B1(\je/N_35 ), .A1(\je/N_45 ), .D0(\je/N_37 ), .C0(\je/N_34 ), 
    .B0(\je/N_54 ), .A0(\je/N_36 ), .F0(\je/img_rowe_0 ), 
    .F1(\je/img_cole_0_i ));
  SLICE_1957 SLICE_1957( .D1(\je/wb_bb_tmp[23] ), .C1(\je/wb_bc_tmp[1] ), 
    .B1(\je/m23_0_03_0_0_tz ), .A1(\je/wb_bc_tmp[0] ), .D0(\je/wb_bb_tmp[21] ), 
    .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bb_tmp[20] ), .F0(\je/m23_0_03_0_0_tz ), 
    .F1(\je/m23_0_03_0_2 ));
  SLICE_1959 SLICE_1959( .D1(\je/wb_bc_tmp[0] ), .C1(\je/wb_bc_tmp[1] ), 
    .B1(\je/wb_bb_tmp[20] ), .A1(\je/m20_0_03_0_0_tz ), 
    .D0(\je/wb_bb_tmp[18] ), .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bb_tmp[17] ), 
    .F0(\je/m20_0_03_0_0_tz ), .F1(\je/m20_0_03_0_2 ));
  SLICE_1961 SLICE_1961( .D1(\je/m22_0_03_0_0_tz ), .C1(\je/wb_bc_tmp[0] ), 
    .B1(\je/wb_bb_tmp[22] ), .A1(\je/wb_bc_tmp[1] ), .D0(\je/wb_bb_tmp[20] ), 
    .C0(\je/wb_bb_tmp[19] ), .B0(\je/wb_bc_tmp[0] ), .F0(\je/m22_0_03_0_0_tz ), 
    .F1(\je/m22_0_03_0_2 ));
  SLICE_1963 SLICE_1963( .D1(\je/cb_bit_buf[11] ), .C1(\je/N_2484 ), 
    .B1(\je/N_2513 ), .A1(\je/c_state[1] ), .D0(\je/acht_bb_rom_d[11] ), 
    .C0(\je/wb_bc_tmp[4] ), .A0(\je/c_state[5] ), .F0(\je/N_2484 ), 
    .F1(\je/wb_bb_tmp_9_11_647_i_0 ));
  SLICE_1964 SLICE_1964( .D1(\je/wb_bb_tmp_9_sn_N_6 ), .C1(\je/N_2513 ), 
    .B1(\je/N_2510 ), .C0(\je/c_state[0] ), .B0(\je/c_state[1] ), 
    .A0(\je/c_state[5] ), .F0(\je/N_2513 ), .F1(\je/wb_bb_tmp_9_10_685_i_1 ));
  SLICE_1965 SLICE_1965( .D1(\je/mult1_un2_temp_b[2] ), 
    .C1(\je/mult1_un3_sum[1] ), .B1(\je/mult1_inf_abs0[2] ), 
    .A1(\je.fdtbl_rom_d[0] ), .D0(\je.fdtbl_rom_d[0] ), 
    .C0(\je.dctdu_ram_do[17] ), .B0(\je/mult1_inf_abs0[1] ), 
    .A0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .F0(\je/mult1_un3_sum[1] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIG98R8 ));
  SLICE_1967 SLICE_1967( .D1(\je/wb_bb_tmp[1] ), .C1(\je/wb_bc_tmp[0] ), 
    .B1(\je/N_4415 ), .A1(\je/wb_bc_tmp[1] ), .D0(\je/wb_bc_tmp[1] ), 
    .B0(\je/wb_bb_tmp[0] ), .A0(\je/wb_bb_tmp[2] ), .F0(\je/N_4415 ), 
    .F1(\je/N_32 ));
  SLICE_1969 SLICE_1969( .D1(\je/c_state[4] ), .C1(\je/m203_am ), 
    .B1(\je/m203_bm ), .A1(\je/c_state[5] ), .D0(\je/N_263 ), 
    .C0(\je/c_state[1] ), .B0(\je/dct_done ), .A0(\je/N_268 ), 
    .F0(\je/m203_am ), .F1(\je/m208_ns_1 ));
  SLICE_1970 SLICE_1970( .D1(\je/m208_ns_1 ), .C1(\je/c_state[5] ), 
    .B1(\je/m207_bm ), .A1(\je/m207_am ), .D0(\je/c_state[0] ), 
    .C0(\je/b_state[4] ), .B0(\je/c_state[2] ), .A0(\je/c_state[1] ), 
    .F0(\je/m207_bm ), .F1(\je/N_209 ));
  SLICE_1971 SLICE_1971( .D1(\je/m18_bm ), .C1(\je/m18_am ), 
    .B1(\je/c_state[4] ), .A1(\je/c_state[5] ), .D0(\je/c_state[2] ), 
    .C0(\je/N_6 ), .B0(\je/N_7_i_i_0_0 ), .A0(\je/N_263 ), .F0(\je/m18_am ), 
    .F1(\je/m43_ns_1 ));
  SLICE_1972 SLICE_1972( .D1(\je/m43_ns_1 ), .C1(\je/m42_am_0 ), 
    .B1(\je/m42_bm_0 ), .A1(\je/c_state[5] ), .D0(\je/c_state[2] ), 
    .C0(\je/c_state[0] ), .B0(\je/b_state[0] ), .A0(\je/c_state[1] ), 
    .F0(\je/m42_bm_0 ), .F1(\je/N_44 ));
  SLICE_1973 SLICE_1973( .D1(\je/un84_sm0_0 ), 
    .C1(\je/un1_c_state_38_m_ns_1[8] ), .B1(\je/un84_sn_N_8_mux ), 
    .A1(\je/diff_DC[9] ), .D0(\je/N_178_sn ), .C0(\je/du_ac0[9] ), 
    .B0(\je/cb_bb_tmp[9] ), .F0(\je/un1_c_state_38_m_ns_1[8] ), 
    .F1(\je/un84_m2[9] ));
  SLICE_1974 SLICE_1974( .D1(\je/diff_DC[9] ), .C1(\je/N_4297 ), 
    .B1(\je/N_98_1 ), .A1(\je/un84_m2[9] ), .C0(\je/du_ac0[9] ), 
    .B0(\je/N_178_sn ), .A0(\je/du_ac0[14] ), .F0(\je/N_4297 ), 
    .F1(\je/un1_c_state_38_cry_9_0_RNO ));
  SLICE_1975 SLICE_1975( .D1(\je/diff_DC[6] ), 
    .C1(\je/un1_c_state_38_m_ns_1[5] ), .B1(\je/un84_sm0_0 ), 
    .A1(\je/un84_sn_N_8_mux ), .D0(\je/N_178_sn ), .B0(\je/cb_bb_tmp[6] ), 
    .A0(\je/du_ac0[6] ), .F0(\je/un1_c_state_38_m_ns_1[5] ), 
    .F1(\je/un84_m2[6] ));
  SLICE_1976 SLICE_1976( .D1(\je/N_98_1 ), .C1(\je/N_4303 ), 
    .B1(\je/diff_DC[6] ), .A1(\je/un84_m2[6] ), .D0(\je/N_178_sn ), 
    .C0(\je/du_ac0[14] ), .A0(\je/du_ac0[6] ), .F0(\je/N_4303 ), 
    .F1(\je/un1_c_state_38_cry_5_0_RNO_0 ));
  SLICE_1977 SLICE_1977( .D1(\je/un1_c_state_38_m_ns_1[4] ), 
    .C1(\je/un84_sn_N_8_mux ), .B1(\je/un84_sm0_0 ), .A1(\je/diff_DC[5] ), 
    .D0(\je/cb_bb_tmp[5] ), .C0(\je/du_ac0[5] ), .A0(\je/N_178_sn ), 
    .F0(\je/un1_c_state_38_m_ns_1[4] ), .F1(\je/un84_m2[5] ));
  SLICE_1978 SLICE_1978( .D1(\je/diff_DC[5] ), .C1(\je/N_98_1 ), 
    .B1(\je/N_4305 ), .A1(\je/un84_m2[5] ), .D0(\je/du_ac0[5] ), 
    .C0(\je/du_ac0[14] ), .A0(\je/N_178_sn ), .F0(\je/N_4305 ), 
    .F1(\je/un1_c_state_38_cry_5_0_RNO ));
  SLICE_1979 SLICE_1979( .D1(\je/un84_sn_N_8_mux ), 
    .C1(\je/un1_c_state_38_m_ns_1[3] ), .B1(\je/diff_DC[4] ), 
    .A1(\je/un84_sm0_0 ), .D0(\je/cb_bb_tmp[4] ), .C0(\je/du_ac0[4] ), 
    .A0(\je/N_178_sn ), .F0(\je/un1_c_state_38_m_ns_1[3] ), 
    .F1(\je/un84_m2[4] ));
  SLICE_1980 SLICE_1980( .D1(\je/diff_DC[4] ), .C1(\je/un84_m2[4] ), 
    .B1(\je/N_158 ), .A1(\je/N_98_1 ), .C0(\je/du_ac0[14] ), 
    .B0(\je/du_ac0[4] ), .A0(\je/N_178_sn ), .F0(\je/N_158 ), 
    .F1(\je/un1_c_state_38_cry_3_0_RNO_0 ));
  SLICE_1981 SLICE_1981( .D1(\je/un84_sn_N_8_mux ), 
    .C1(\je/un1_c_state_38_m_ns_1[7] ), .B1(\je/un84_sm0_0 ), 
    .A1(\je/diff_DC[8] ), .D0(\je/N_178_sn ), .C0(\je/du_ac0[8] ), 
    .B0(\je/cb_bb_tmp[8] ), .F0(\je/un1_c_state_38_m_ns_1[7] ), 
    .F1(\je/un84_m2[8] ));
  SLICE_1982 SLICE_1982( .D1(\je/N_4299 ), .C1(\je/un84_m2[8] ), 
    .B1(\je/N_98_1 ), .A1(\je/diff_DC[8] ), .C0(\je/du_ac0[14] ), 
    .B0(\je/N_178_sn ), .A0(\je/du_ac0[8] ), .F0(\je/N_4299 ), 
    .F1(\je/un1_c_state_38_cry_7_0_RNO_0 ));
  SLICE_1983 SLICE_1983( .D1(\je/un84_sm0_0 ), 
    .C1(\je/un1_c_state_38_m_ns_1[9] ), .B1(\je/un84_sn_N_8_mux ), 
    .A1(\je/diff_DC[10] ), .C0(\je/cb_bb_tmp[10] ), .B0(\je/N_178_sn ), 
    .A0(\je/du_ac0[10] ), .F0(\je/un1_c_state_38_m_ns_1[9] ), 
    .F1(\je/un84_m2[10] ));
  SLICE_1984 SLICE_1984( .D1(\je/N_4295 ), .C1(\je/N_98_1 ), 
    .B1(\je/un84_m2[10] ), .A1(\je/diff_DC[10] ), .C0(\je/du_ac0[14] ), 
    .B0(\je/du_ac0[10] ), .A0(\je/N_178_sn ), .F0(\je/N_4295 ), 
    .F1(\je/un1_c_state_38_cry_9_0_RNO_0 ));
  SLICE_1985 SLICE_1985( .D1(\je/un84_sn_N_8_mux ), 
    .C1(\je/un1_c_state_38_m_ns_1[10] ), .B1(\je/un84_sm0_0 ), 
    .A1(\je/diff_DC[11] ), .D0(\je/N_178_sn ), .B0(\je/cb_bb_tmp[11] ), 
    .A0(\je/du_ac0[11] ), .F0(\je/un1_c_state_38_m_ns_1[10] ), 
    .F1(\je/un84_m2[11] ));
  SLICE_1986 SLICE_1986( .D1(\je/N_98_1 ), .C1(\je/N_4293 ), 
    .B1(\je/un84_m2[11] ), .A1(\je/diff_DC[11] ), .D0(\je/N_178_sn ), 
    .C0(\je/du_ac0[11] ), .A0(\je/du_ac0[14] ), .F0(\je/N_4293 ), 
    .F1(\je/un1_c_state_38_cry_11_0_RNO ));
  SLICE_1987 SLICE_1987( .D1(\je/diff_DC[7] ), 
    .C1(\je/un1_c_state_38_m_ns_1[6] ), .B1(\je/un84_sm0_0 ), 
    .A1(\je/un84_sn_N_8_mux ), .D0(\je/cb_bb_tmp[7] ), .B0(\je/du_ac0[7] ), 
    .A0(\je/N_178_sn ), .F0(\je/un1_c_state_38_m_ns_1[6] ), 
    .F1(\je/un84_m2[7] ));
  SLICE_1988 SLICE_1988( .D1(\je/N_98_1 ), .C1(\je/N_4301 ), 
    .B1(\je/diff_DC[7] ), .A1(\je/un84_m2[7] ), .C0(\je/N_178_sn ), 
    .B0(\je/du_ac0[7] ), .A0(\je/du_ac0[14] ), .F0(\je/N_4301 ), 
    .F1(\je/un1_c_state_38_cry_7_0_RNO ));
  SLICE_1989 SLICE_1989( .D1(\je/diff_DC[3] ), 
    .C1(\je/un1_c_state_38_m_ns_1[2] ), .B1(\je/un84_sm0_0 ), 
    .A1(\je/un84_sn_N_8_mux ), .D0(\je/N_178_sn ), .C0(\je/du_ac0[3] ), 
    .A0(\je/cb_bb_tmp[3] ), .F0(\je/un1_c_state_38_m_ns_1[2] ), 
    .F1(\je/un84_m2[3] ));
  SLICE_1990 SLICE_1990( .D1(\je/un84_m2[3] ), .C1(\je/N_160 ), 
    .B1(\je/N_98_1 ), .A1(\je/diff_DC[3] ), .D0(\je/N_178_sn ), 
    .B0(\je/du_ac0[14] ), .A0(\je/du_ac0[3] ), .F0(\je/N_160 ), 
    .F1(\je/un1_c_state_38_cry_3_0_RNO ));
  SLICE_1991 SLICE_1991( .D1(\je/un84_sm0_0 ), .C1(\je/un84_sn_N_8_mux ), 
    .B1(\je/diff_DC[2] ), .A1(\je/un1_c_state_38_m_ns_1[1] ), 
    .D0(\je/N_178_sn ), .C0(\je/du_ac0[2] ), .A0(\je/cb_bb_tmp[2] ), 
    .F0(\je/un1_c_state_38_m_ns_1[1] ), .F1(\je/un84_m2[2] ));
  SLICE_1992 SLICE_1992( .D1(\je/N_4307 ), .C1(\je/un84_m2[2] ), 
    .B1(\je/diff_DC[2] ), .A1(\je/N_98_1 ), .D0(\je/N_178_sn ), 
    .B0(\je/du_ac0[14] ), .A0(\je/du_ac0[2] ), .F0(\je/N_4307 ), 
    .F1(\je/un1_c_state_38_cry_1_0_RNO_0 ));
  SLICE_1993 SLICE_1993( .D1(\je/diff_DC[1] ), .C1(\je/un84_m2[1] ), 
    .B1(\je/N_98_1 ), .A1(\je/N_4309 ), .D0(\je/un84_sn_N_8_mux ), 
    .C0(\je/un84_sm0_0 ), .B0(\je/un1_c_state_38_m_ns_1[0] ), 
    .A0(\je/diff_DC[1] ), .F0(\je/un84_m2[1] ), 
    .F1(\je/un1_c_state_38_cry_1_0_RNO ));
  SLICE_1995 SLICE_1995( .D1(\je/c_state[2] ), .C1(\je/c_state[4] ), 
    .B1(\je/c_state[1] ), .A1(\je/m160_ns_1 ), .D0(\je/c_state[0] ), 
    .C0(\je/b_state[3] ), .B0(\je/N_263 ), .A0(\je/c_state[1] ), 
    .F0(\je/m160_ns_1 ), .F1(\je/N_161 ));
  SLICE_1997 SLICE_1997( .D1(\je/wb_bc_tmp[3] ), .C1(\je/m155_ns_1 ), 
    .B1(\je/m1_0_03 ), .A1(\je/N_4418 ), .D0(\je/wb_bc_tmp[3] ), 
    .C0(\je/N_4440 ), .B0(\je/N_4419 ), .A0(\je/wb_bc_tmp[2] ), 
    .F0(\je/m155_ns_1 ), .F1(\je/N_4443 ));
  SLICE_1999 SLICE_1999( .D1(\je/wb_bc_tmp[3] ), .C1(\je/N_58_0 ), 
    .B1(\je/N_32 ), .A1(\je/m164_0_ns_1 ), .D0(\je/N_162_0 ), 
    .C0(\je/N_135_0 ), .B0(\je/wb_bc_tmp[3] ), .A0(\je/wb_bc_tmp[2] ), 
    .F0(\je/m164_0_ns_1 ), .F1(\je/N_4447 ));
  SLICE_2001 SLICE_2001( .D1(\je/wb_bc_tmp[3] ), .C1(\je/m172_ns_1 ), 
    .B1(\je/N_42_0 ), .A1(\je/N_49_0 ), .D0(\je/N_4413 ), .C0(\je/N_56_0 ), 
    .B0(\je/wb_bc_tmp[3] ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/m172_ns_1 ), 
    .F1(\je/N_4452 ));
  SLICE_2003 SLICE_2003( .D1(\je/N_58_0 ), .C1(\je/m209_0_ns_1 ), 
    .B1(\je/N_135_0 ), .A1(\je/wb_bc_tmp[3] ), .D0(\je/N_208 ), 
    .C0(\je/N_162_0 ), .B0(\je/wb_bc_tmp[2] ), .A0(\je/wb_bc_tmp[3] ), 
    .F0(\je/m209_0_ns_1 ), .F1(\je/N_210 ));
  SLICE_2005 SLICE_2005( .D1(\je/wb_bc_tmp[3] ), .C1(\je/m220_0_ns_1 ), 
    .B1(\je/N_49_0 ), .A1(\je/N_4413 ), .D0(\je/N_56_0 ), .C0(\je/N_218 ), 
    .B0(\je/wb_bc_tmp[3] ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/m220_0_ns_1 ), 
    .F1(\je/N_221 ));
  SLICE_2007 SLICE_2007( .D1(\je/wb_bc_tmp[3] ), .C1(\je/m230_ns_1 ), 
    .B1(\je/N_4422 ), .A1(\je/N_4421 ), .D0(\je/N_4455 ), 
    .C0(\je/wb_bc_tmp[2] ), .B0(\je/wb_bc_tmp[3] ), .A0(\je/N_4464 ), 
    .F0(\je/m230_ns_1 ), .F1(\je/N_4465 ));
  SLICE_2009 SLICE_2009( .D1(\je/wb_bc_tmp[3] ), .C1(\je/m238_ns_1 ), 
    .B1(\je/N_4418 ), .A1(\je/N_4419 ), .D0(\je/N_4440 ), .C0(\je/m17_0_03_4 ), 
    .B0(\je/wb_bc_tmp[3] ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/m238_ns_1 ), 
    .F1(\je/N_239 ));
  SLICE_2011 SLICE_2011( .D1(\je/wb_bb_tmp[8] ), .C1(\je/m32_0_ns_1 ), 
    .B1(\je/wb_bb_tmp[10] ), .A1(\je/wb_bc_tmp[0] ), .D0(\je/wb_bb_tmp[11] ), 
    .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bb_tmp[9] ), .A0(\je/wb_bc_tmp[1] ), 
    .F0(\je/m32_0_ns_1 ), .F1(\je/N_4413 ));
  SLICE_2013 SLICE_2013( .D1(\je/wb_bb_tmp[0] ), .C1(\je/m41_1_ns_1 ), 
    .B1(\je/wb_bb_tmp[2] ), .A1(\je/wb_bc_tmp[0] ), .D0(\je/wb_bc_tmp[0] ), 
    .C0(\je/wb_bb_tmp[1] ), .B0(\je/wb_bb_tmp[3] ), .A0(\je/wb_bc_tmp[1] ), 
    .F0(\je/m41_1_ns_1 ), .F1(\je/N_42_0 ));
  SLICE_2015 SLICE_2015( .D1(\je/wb_bb_tmp[4] ), .C1(\je/m48_ns_1 ), 
    .B1(\je/wb_bc_tmp[0] ), .A1(\je/wb_bb_tmp[6] ), .D0(\je/wb_bb_tmp[7] ), 
    .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bc_tmp[1] ), .A0(\je/wb_bb_tmp[5] ), 
    .F0(\je/m48_ns_1 ), .F1(\je/N_49_0 ));
  SLICE_2017 SLICE_2017( .D1(\je/wb_bc_tmp[0] ), .C1(\je/m57_ns_1 ), 
    .B1(\je/wb_bb_tmp[5] ), .A1(\je/wb_bb_tmp[3] ), .D0(\je/wb_bc_tmp[0] ), 
    .C0(\je/wb_bb_tmp[6] ), .B0(\je/wb_bc_tmp[1] ), .A0(\je/wb_bb_tmp[4] ), 
    .F0(\je/m57_ns_1 ), .F1(\je/N_58_0 ));
  SLICE_2019 SLICE_2019( .D1(\je/wb_bb_tmp[4] ), .C1(\je/m59_0_ns_1 ), 
    .B1(\je/wb_bb_tmp[2] ), .A1(\je/wb_bc_tmp[0] ), .D0(\je/wb_bb_tmp[3] ), 
    .C0(\je/wb_bb_tmp[5] ), .B0(\je/wb_bc_tmp[0] ), .A0(\je/wb_bc_tmp[1] ), 
    .F0(\je/m59_0_ns_1 ), .F1(\je/N_4418 ));
  SLICE_2021 SLICE_2021( .D1(\je/wb_bc_tmp[0] ), .C1(\je/m62_0_ns_1 ), 
    .B1(\je/wb_bb_tmp[6] ), .A1(\je/wb_bb_tmp[8] ), .D0(\je/wb_bb_tmp[9] ), 
    .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bb_tmp[7] ), .A0(\je/wb_bc_tmp[1] ), 
    .F0(\je/m62_0_ns_1 ), .F1(\je/N_4419 ));
  SLICE_2023 SLICE_2023( .D1(\je/wb_bb_tmp[1] ), .C1(\je/m106_0_ns_1 ), 
    .B1(\je/wb_bc_tmp[0] ), .A1(\je/wb_bb_tmp[3] ), .D0(\je/wb_bc_tmp[1] ), 
    .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bb_tmp[4] ), .A0(\je/wb_bb_tmp[2] ), 
    .F0(\je/m106_0_ns_1 ), .F1(\je/N_4422 ));
  SLICE_2025 SLICE_2025( .D1(\je/wb_bb_tmp[7] ), .C1(\je/m134_ns_1 ), 
    .B1(\je/wb_bb_tmp[9] ), .A1(\je/wb_bc_tmp[0] ), .D0(\je/wb_bc_tmp[1] ), 
    .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bb_tmp[8] ), .A0(\je/wb_bb_tmp[10] ), 
    .F0(\je/m134_ns_1 ), .F1(\je/N_135_0 ));
  SLICE_2027 SLICE_2027( .D1(\je/wb_bc_tmp[0] ), .C1(\je/m152_0_ns_1 ), 
    .B1(\je/wb_bb_tmp[12] ), .A1(\je/wb_bb_tmp[10] ), .D0(\je/wb_bc_tmp[0] ), 
    .C0(\je/wb_bb_tmp[11] ), .B0(\je/wb_bb_tmp[13] ), .A0(\je/wb_bc_tmp[1] ), 
    .F0(\je/m152_0_ns_1 ), .F1(\je/N_4440 ));
  SLICE_2029 SLICE_2029( .D1(\je/wb_bb_tmp[13] ), .C1(\je/m161_ns_1 ), 
    .B1(\je/wb_bb_tmp[11] ), .A1(\je/wb_bc_tmp[0] ), .D0(\je/wb_bc_tmp[0] ), 
    .C0(\je/wb_bc_tmp[1] ), .B0(\je/wb_bb_tmp[12] ), .A0(\je/wb_bb_tmp[14] ), 
    .F0(\je/m161_ns_1 ), .F1(\je/N_162_0 ));
  SLICE_2031 SLICE_2031( .D1(\je/wb_bc_tmp[0] ), .C1(\je/m217_0_ns_1 ), 
    .B1(\je/wb_bb_tmp[16] ), .A1(\je/wb_bb_tmp[18] ), .D0(\je/wb_bc_tmp[1] ), 
    .C0(\je/wb_bb_tmp[17] ), .B0(\je/wb_bb_tmp[19] ), .A0(\je/wb_bc_tmp[0] ), 
    .F0(\je/m217_0_ns_1 ), .F1(\je/N_218 ));
  SLICE_2033 SLICE_2033( .D1(\je/wb_bb_tmp[13] ), .C1(\je/wb_bc_tmp[0] ), 
    .B1(\je/m228_0_ns_1 ), .A1(\je/wb_bb_tmp[15] ), .D0(\je/wb_bc_tmp[0] ), 
    .C0(\je/wb_bb_tmp[16] ), .B0(\je/wb_bc_tmp[1] ), .A0(\je/wb_bb_tmp[14] ), 
    .F0(\je/m228_0_ns_1 ), .F1(\je/N_4464 ));
  SLICE_2035 SLICE_2035( .D1(\je/wb_bb_tmp[12] ), .C1(\je/m55_ns_1 ), 
    .B1(\je/wb_bc_tmp[0] ), .A1(\je/wb_bb_tmp[14] ), .D0(\je/wb_bb_tmp[15] ), 
    .C0(\je/wb_bc_tmp[1] ), .B0(\je/wb_bb_tmp[13] ), .A0(\je/wb_bc_tmp[0] ), 
    .F0(\je/m55_ns_1 ), .F1(\je/N_56_0 ));
  SLICE_2037 SLICE_2037( .D1(\je/wb_bb_tmp[5] ), .C1(\je/m105_ns_1 ), 
    .B1(\je/wb_bc_tmp[0] ), .A1(\je/wb_bb_tmp[7] ), .D0(\je/wb_bb_tmp[6] ), 
    .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bc_tmp[1] ), .A0(\je/wb_bb_tmp[8] ), 
    .F0(\je/m105_ns_1 ), .F1(\je/N_4421 ));
  SLICE_2039 SLICE_2039( .D1(\je/wb_bb_tmp[11] ), .C1(\je/m178_ns_1 ), 
    .B1(\je/wb_bc_tmp[0] ), .A1(\je/wb_bb_tmp[9] ), .D0(\je/wb_bb_tmp[10] ), 
    .C0(\je/wb_bc_tmp[1] ), .B0(\je/wb_bb_tmp[12] ), .A0(\je/wb_bc_tmp[0] ), 
    .F0(\je/m178_ns_1 ), .F1(\je/N_4455 ));
  SLICE_2041 SLICE_2041( .D1(\je/m26_am ), .C1(\je/m41_0_am_1 ), 
    .B1(\je/c_state[3] ), .A1(\je/m26_bm ), .D0(\je/c_state[5] ), 
    .C0(\je/m30_0_am ), .B0(\je/m30_0_bm ), .A0(\je/c_state[3] ), 
    .F0(\je/m41_0_am_1 ), .F1(\je/m41_0_am ));
  SLICE_2043 SLICE_2043( .D1(\je/m101_am ), .C1(\je/m132_am_1 ), 
    .B1(\je/c_state[5] ), .A1(\je/m101_bm ), .D0(\je/c_state[4] ), 
    .C0(\je/c_state[5] ), .B0(\je/m108_bm ), .A0(\je/m108_am ), 
    .F0(\je/m132_am_1 ), .F1(\je/m132_am ));
  SLICE_2045 SLICE_2045( .D1(\je/mult1_un3_sum_axbxc3_1 ), 
    .C1(\je/mult1_inf_abs0[3] ), 
    .B1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .A1(\je.fdtbl_rom_d[0] ), .D0(\je/mult1_inf_abs0[1] ), 
    .C0(\je.dctdu_ram_do[17] ), .B0(\je.fdtbl_rom_d[0] ), 
    .A0(\je/mult1_inf_abs0[2] ), .F0(\je/mult1_un3_sum_axbxc3_1 ), 
    .F1(\je/mult1_un3_sum[3] ));
  SLICE_2047 SLICE_2047( .D1(\je/diff_DC17[8] ), .C1(\je/m119_ns ), 
    .B1(\je/i4_mux_4 ), .A1(\je/m97_ns ), .D0(\je/diff_DC17[8] ), 
    .C0(\je/ram_rom/m119_ns_1 ), .B0(\je/ram_rom/m106_ns ), 
    .A0(\je/ram_rom/m102 ), .F0(\je/m119_ns ), .F1(\je/if_m2_0_a2_0_reti ));
  SLICE_2049 SLICE_2049( .D1(\je/ram_rom/i2_mux_1 ), .C1(\je/qz_cnt[5] ), 
    .B1(\je/ram_rom/m143_1 ), .A1(\je/ram_rom/N_151_mux ), .D0(\je/qz_cnt[5] ), 
    .C0(\je/ram_rom/m143 ), .B0(\je/ram_rom/i3_mux_7 ), .A0(\je/diff_DC17[8] ), 
    .F0(\je/N_3906_reti ), .F1(\je/ram_rom/m143 ));
  SLICE_2051 SLICE_2051( .D1(\je/ram_rom/m134 ), .C1(\je/dct_comp_sel[0] ), 
    .B1(\je/ram_rom/i4_mux_5 ), .A1(\je/dct_comp_sel[1] ), .D0(\je/qz_cnt[2] ), 
    .C0(\je/ram_rom/m133_ns ), .B0(\je/ram_rom/m129 ), .A0(\je/qz_cnt[5] ), 
    .F0(\je/ram_rom/m134 ), .F1(\je/m135_ns ));
  SLICE_2052 SLICE_2052( .D1(\je/ram_rom/m133_bm ), .C1(\je/qz_cnt[2] ), 
    .B1(\je/ram_rom/m133_am ), .D0(\je/qz_cnt[3] ), .C0(\je/qz_cnt[1] ), 
    .B0(\je/qz_cnt[4] ), .A0(\je/qz_cnt[0] ), .F0(\je/ram_rom/m133_am ), 
    .F1(\je/ram_rom/m133_ns ));
  SLICE_2053 SLICE_2053( .D1(\je/ram_rom/m78 ), .C1(\je/qz_cnt[2] ), 
    .B1(\je/ram_rom/m100 ), .A1(\je/qz_cnt[1] ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[4] ), .A0(\je/qz_cnt[3] ), .F0(\je/ram_rom/m78 ), 
    .F1(\je/ram_rom/m102 ));
  SLICE_2054 SLICE_2054( .D1(\je/qz_cnt[3] ), .C1(\je/qz_cnt[1] ), 
    .B1(\je/qz_cnt[4] ), .A1(\je/qz_cnt[0] ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[4] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[3] ), 
    .F0(\je/ram_rom/m100 ), .F1(\je/ram_rom/m123_bm ));
  SLICE_2055 SLICE_2055( .D1(\je/qz_cnt[1] ), .C1(\je/qz_cnt[2] ), 
    .B1(\je/ram_rom/m112 ), .A1(\je/ram_rom/i4_mux_1 ), .D0(\je/qz_cnt[4] ), 
    .B0(\je/qz_cnt[3] ), .A0(\je/qz_cnt[0] ), .F0(\je/ram_rom/m112 ), 
    .F1(\je/ram_rom/i3_mux_6 ));
  SLICE_2056 SLICE_2056( .D1(\je/qz_cnt[0] ), .C1(\je/qz_cnt[3] ), 
    .B1(\je/qz_cnt[2] ), .A1(\je/qz_cnt[4] ), .D0(\je/qz_cnt[3] ), 
    .C0(\je/qz_cnt[0] ), .B0(\je/qz_cnt[2] ), .A0(\je/qz_cnt[4] ), 
    .F0(\je/ram_rom/i4_mux_1 ), .F1(\je/ram_rom/i4_mux_3 ));
  SLICE_2057 SLICE_2057( .D1(\je/ram_rom/i4_mux_3 ), .C1(\je/qz_cnt[2] ), 
    .B1(\je/ram_rom/m4 ), .A1(\je/qz_cnt[1] ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[4] ), .B0(\je/qz_cnt[3] ), .F0(\je/ram_rom/m4 ), 
    .F1(\je/ram_rom/i3_mux_7 ));
  SLICE_2059 SLICE_2059( .D1(\je/qz_cnt[0] ), .C1(\je/qz_cnt[3] ), 
    .B1(\je/qz_cnt[4] ), .D0(\je/qz_cnt[3] ), .C0(\je/qz_cnt[0] ), 
    .A0(\je/qz_cnt[4] ), .F0(\je/ram_rom/m59 ), .F1(\je/ram_rom/m96_bm ));
  SLICE_2060 SLICE_2060( .C1(\je/ram_rom/m69_bm ), .B1(\je/qz_cnt[2] ), 
    .A1(\je/ram_rom/m69_am ), .D0(\je/qz_cnt[1] ), .C0(\je/qz_cnt[0] ), 
    .B0(\je/ram_rom/m31 ), .A0(\je/ram_rom/m59 ), .F0(\je/ram_rom/m69_bm ), 
    .F1(\je/ram_rom/m69_ns ));
  SLICE_2061 SLICE_2061( .D1(\je/ram_rom/m81_am ), .C1(\je/ram_rom/m81_bm ), 
    .A1(\je/qz_cnt[5] ), .D0(\je/ram_rom/N_19_i ), .C0(\je/ram_rom/m1 ), 
    .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[0] ), .F0(\je/ram_rom/m81_bm ), 
    .F1(\je/ram_rom/i5_mux ));
  SLICE_2062 SLICE_2062( .D1(\je/ram_rom/m80 ), .C1(\je/qz_cnt[2] ), 
    .B1(\je/ram_rom/i5_mux ), .A1(\je/qz_cnt[5] ), .D0(\je/qz_cnt[1] ), 
    .C0(\je/qz_cnt[4] ), .B0(\je/qz_cnt[0] ), .A0(\je/qz_cnt[3] ), 
    .F0(\je/ram_rom/m80 ), .F1(\je/i4_mux_4 ));
  SLICE_2063 SLICE_2063( .D1(\je/ram_rom/m56_ns ), .C1(\je/ram_rom/m62_ns ), 
    .B1(\je/qz_cnt[5] ), .A1(\je/diff_DC17[8] ), .D0(\je/qz_cnt[2] ), 
    .C0(\je/ram_rom/m62_ns_1 ), .B0(\je/ram_rom/m60 ), .A0(\je/ram_rom/m59 ), 
    .F0(\je/ram_rom/m62_ns ), .F1(\je/ram_rom/m75_ns_1 ));
  SLICE_2064 SLICE_2064( .D1(\je/b2 ), .C1(\je/m75_ns ), .B1(\je/m30 ), 
    .A1(\je/m13 ), .D0(\je/ram_rom/m69_ns ), .C0(\je/ram_rom/m75_ns_1 ), 
    .B0(\je/diff_DC17[8] ), .A0(\je/ram_rom/m73_ns ), .F0(\je/m75_ns ), 
    .F1(\je/mult1_inf_abs0_a_1_c4_reti ));
  SLICE_2065 SLICE_2065( .D1(\je/qz_cnt[2] ), .C1(\je/ram_rom/m42_bm ), 
    .B1(\je/qz_cnt[5] ), .A1(\je/ram_rom/m42_am ), .D0(\je/qz_cnt[4] ), 
    .C0(\je/qz_cnt[3] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[0] ), 
    .F0(\je/ram_rom/m42_bm ), .F1(\je/ram_rom/m50_ns_1 ));
  SLICE_2066 SLICE_2066( .D1(\je/ram_rom/m49_am ), .C1(\je/qz_cnt[5] ), 
    .B1(\je/ram_rom/m50_ns_1 ), .A1(\je/ram_rom/m49_bm ), .D0(\je/qz_cnt[1] ), 
    .C0(\je/qz_cnt[3] ), .B0(\je/qz_cnt[4] ), .A0(\je/qz_cnt[0] ), 
    .F0(\je/ram_rom/m49_am ), .F1(\je/ram_rom/m50_ns ));
  SLICE_2067 SLICE_2067( .D1(\je/ram_rom/m15_e ), .C1(\je/ram_rom/m29_ns ), 
    .B1(\je/diff_DC17[8] ), .A1(\je/ram_rom/N_151_mux ), 
    .D0(\je/ram_rom/m28_am ), .C0(\je/ram_rom/m29_ns_1 ), 
    .B0(\je/ram_rom/m20_am ), .A0(\je/qz_cnt[2] ), .F0(\je/ram_rom/m29_ns ), 
    .F1(\je/m30 ));
  SLICE_2068 SLICE_2068( .D1(\je/qz_cnt[5] ), .C1(\je/ram_rom/m29_ns_1_1 ), 
    .B1(\je/qz_cnt[2] ), .A1(\je/qz_cnt[0] ), .D0(\je/qz_cnt[4] ), 
    .C0(\je/qz_cnt[1] ), .B0(\je/qz_cnt[3] ), .A0(\je/qz_cnt[5] ), 
    .F0(\je/ram_rom/m29_ns_1_1 ), .F1(\je/ram_rom/m29_ns_1 ));
  SLICE_2069 SLICE_2069( .D1(\je/qz_cnt[0] ), .C1(\je/qz_cnt[2] ), 
    .B1(\je/ram_rom/m3 ), .A1(\je/qz_cnt[1] ), .C0(\je/qz_cnt[3] ), 
    .A0(\je/qz_cnt[4] ), .F0(\je/ram_rom/m3 ), .F1(\je/ram_rom/m62_ns_1 ));
  SLICE_2071 SLICE_2071( .D1(\je/qz_cnt[2] ), .C1(\je/ram_rom/m106_ns_1 ), 
    .B1(\je/ram_rom/m78 ), .A1(\je/ram_rom/m60 ), .D0(\je/ram_rom/N_19_i ), 
    .C0(\je/qz_cnt[0] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[2] ), 
    .F0(\je/ram_rom/m106_ns_1 ), .F1(\je/ram_rom/m106_ns ));
  SLICE_2073 SLICE_2073( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1213 ), 
    .A1(\je/dct/tmp22[13] ), .D0(\je/dct/tmp22[16] ), 
    .C0(\je/dct/tmp_du[3][16] ), .B0(\je/dct/N_21_0 ), .F0(\je/dct/N_1213 ), 
    .F1(\je/dct/tmp22_RNIU6CC3[13] ));
  SLICE_2074 SLICE_2074( .D1(\je/dct/N_1173 ), 
    .C1(\je/dct/tmp22_RNIU6CC3[13] ), .B1(\je/dct/tmp22[15] ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp_du[4][16] ), .C0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp13[16] ), .F0(\je/dct/N_1173 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_15_0_RNO_0 ));
  SLICE_2075 SLICE_2075( .D1(\je/dct/tmp22[12] ), .C1(\je/dct/N_1212 ), 
    .B1(\je/dct/N_141_0 ), .D0(\je/dct/tmp22[15] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp_du[3][15] ), .F0(\je/dct/N_1212 ), 
    .F1(\je/dct/tmp22_RNIR3CC3[12] ));
  SLICE_2076 SLICE_2076( .D1(\je/dct/tmp22[14] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp22_RNIR3CC3[12] ), .A1(\je/dct/N_1172 ), 
    .D0(\je/dct/tmp13[15] ), .B0(\je/dct/tmp_du[4][15] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/N_1172 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_15_0_RNO ));
  SLICE_2077 SLICE_2077( .D1(\je/dct/tmp22[11] ), .C1(\je/dct/N_1211 ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp22[14] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp_du[3][14] ), .F0(\je/dct/N_1211 ), 
    .F1(\je/dct/tmp22_RNIO0CC3[11] ));
  SLICE_2078 SLICE_2078( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1171 ), 
    .B1(\je/dct/tmp22_RNIO0CC3[11] ), .A1(\je/dct/tmp22[13] ), 
    .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp_du[4][14] ), .A0(\je/dct/tmp13[14] ), 
    .F0(\je/dct/N_1171 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_13_0_RNO_0 ));
  SLICE_2079 SLICE_2079( .D1(\je/dct/tmp22[10] ), .C1(\je/dct/N_1210 ), 
    .B1(\je/dct/N_141_0 ), .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp22[13] ), 
    .A0(\je/dct/tmp_du[3][13] ), .F0(\je/dct/N_1210 ), 
    .F1(\je/dct/tmp22_RNILTBC3[10] ));
  SLICE_2080 SLICE_2080( .D1(\je/dct/tmp22[12] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp22_RNILTBC3[10] ), .A1(\je/dct/N_1170 ), 
    .D0(\je/dct/tmp_du[4][13] ), .C0(\je/dct/tmp13[13] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/N_1170 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_13_0_RNO ));
  SLICE_2081 SLICE_2081( .C1(\je/dct/N_1209 ), .B1(\je/dct/tmp22[9] ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp_du[3][12] ), 
    .A0(\je/dct/tmp22[12] ), .F0(\je/dct/N_1209 ), 
    .F1(\je/dct/tmp22_RNIBBJK3[9] ));
  SLICE_2082 SLICE_2082( .D1(\je/dct/tmp22[11] ), .C1(\je/dct/N_1169 ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp22_RNIBBJK3[9] ), 
    .C0(\je/dct/tmp_du[4][12] ), .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp13[12] ), 
    .F0(\je/dct/N_1169 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_11_0_RNO_0 ));
  SLICE_2083 SLICE_2083( .C1(\je/dct/N_141_0 ), .B1(\je/dct/tmp22[8] ), 
    .A1(\je/dct/N_1208 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp22[11] ), 
    .A0(\je/dct/tmp_du[3][11] ), .F0(\je/dct/N_1208 ), 
    .F1(\je/dct/tmp22_RNI88JK3[8] ));
  SLICE_2084 SLICE_2084( .D1(\je/dct/tmp22_RNI88JK3[8] ), .C1(\je/dct/N_1168 ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp22[10] ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp13[11] ), .A0(\je/dct/tmp_du[4][11] ), .F0(\je/dct/N_1168 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_11_0_RNO ));
  SLICE_2085 SLICE_2085( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1207 ), 
    .B1(\je/dct/tmp22[7] ), .D0(\je/dct/tmp22[10] ), 
    .C0(\je/dct/tmp_du[3][10] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1207 ), 
    .F1(\je/dct/tmp22_RNI55JK3[7] ));
  SLICE_2086 SLICE_2086( .D1(\je/dct/tmp22[9] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp22_RNI55JK3[7] ), .A1(\je/dct/N_1167 ), 
    .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp13[10] ), .A0(\je/dct/tmp_du[4][10] ), 
    .F0(\je/dct/N_1167 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_9_0_RNO_0 ));
  SLICE_2087 SLICE_2087( .C1(\je/dct/N_1206 ), .B1(\je/dct/tmp22[6] ), 
    .A1(\je/dct/N_141_0 ), .C0(\je/dct/tmp22[9] ), .B0(\je/dct/tmp_du[3][9] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1206 ), 
    .F1(\je/dct/tmp22_RNIK4224[6] ));
  SLICE_2088 SLICE_2088( .D1(\je/dct/N_1166 ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp22[8] ), .A1(\je/dct/tmp22_RNIK4224[6] ), 
    .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp_du[4][9] ), .A0(\je/dct/tmp13[9] ), 
    .F0(\je/dct/N_1166 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_9_0_RNO ));
  SLICE_2089 SLICE_2089( .C1(\je/dct/N_1205 ), .B1(\je/dct/tmp22[5] ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp22[8] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp_du[3][8] ), .F0(\je/dct/N_1205 ), 
    .F1(\je/dct/tmp22_RNIH1224[5] ));
  SLICE_2090 SLICE_2090( .D1(\je/dct/tmp22[7] ), .C1(\je/dct/N_1165 ), 
    .B1(\je/dct/tmp22_RNIH1224[5] ), .A1(\je/dct/N_141_0 ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[4][8] ), .A0(\je/dct/tmp13[8] ), 
    .F0(\je/dct/N_1165 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_7_0_RNO_0 ));
  SLICE_2091 SLICE_2091( .D1(\je/dct/tmp22[4] ), .C1(\je/dct/N_1204 ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp22[7] ), 
    .A0(\je/dct/tmp_du[3][7] ), .F0(\je/dct/N_1204 ), 
    .F1(\je/dct/tmp22_RNIEU124[4] ));
  SLICE_2092 SLICE_2092( .D1(\je/dct/tmp22_RNIEU124[4] ), 
    .C1(\je/dct/N_141_0 ), .B1(\je/dct/N_1164 ), .A1(\je/dct/tmp22[6] ), 
    .D0(\je/dct/tmp_du[4][7] ), .C0(\je/dct/N_21_0 ), .A0(\je/dct/tmp13[7] ), 
    .F0(\je/dct/N_1164 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_7_0_RNO ));
  SLICE_2093 SLICE_2093( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1203 ), 
    .B1(\je/dct/tmp22[3] ), .C0(\je/dct/tmp_du[3][6] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp22[6] ), .F0(\je/dct/N_1203 ), 
    .F1(\je/dct/tmp22_RNIBR124[3] ));
  SLICE_2094 SLICE_2094( .D1(\je/dct/tmp22[5] ), .C1(\je/dct/N_1163 ), 
    .B1(\je/dct/tmp22_RNIBR124[3] ), .A1(\je/dct/N_141_0 ), 
    .D0(\je/dct/tmp13[6] ), .B0(\je/dct/tmp_du[4][6] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/N_1163 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_5_0_RNO_0 ));
  SLICE_2095 SLICE_2095( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1202 ), 
    .A1(\je/dct/tmp22[2] ), .D0(\je/dct/tmp_du[3][5] ), .B0(\je/dct/tmp22[5] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1202 ), 
    .F1(\je/dct/tmp22_RNI8O124[2] ));
  SLICE_2096 SLICE_2096( .D1(\je/dct/tmp22_RNI8O124[2] ), .C1(\je/dct/N_1162 ), 
    .B1(\je/dct/tmp22[4] ), .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp_du[4][5] ), .A0(\je/dct/tmp13[5] ), .F0(\je/dct/N_1162 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_5_0_RNO ));
  SLICE_2097 SLICE_2097( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1201 ), 
    .B1(\je/dct/tmp22[1] ), .D0(\je/dct/tmp22[4] ), .C0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp_du[3][4] ), .F0(\je/dct/N_1201 ), 
    .F1(\je/dct/tmp22_RNI5L124[1] ));
  SLICE_2098 SLICE_2098( .D1(\je/dct/N_1161 ), .C1(\je/dct/tmp22[3] ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp22_RNI5L124[1] ), 
    .D0(\je/dct/tmp13[4] ), .C0(\je/dct/N_21_0 ), .A0(\je/dct/tmp_du[4][4] ), 
    .F0(\je/dct/N_1161 ), .F1(\je/dct/un1_tmp_du[3]_2_cry_3_0_RNO_0 ));
  SLICE_2099 SLICE_2099( .C1(\je/dct/N_1200 ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp22[0] ), .C0(\je/dct/tmp_du[3][3] ), .B0(\je/dct/tmp22[3] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1200 ), 
    .F1(\je/dct/tmp22_RNI2I124[0] ));
  SLICE_2100 SLICE_2100( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp22_RNI2I124[0] ), .B1(\je/dct/N_1160 ), 
    .A1(\je/dct/tmp22[2] ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp13[3] ), 
    .A0(\je/dct/tmp_du[4][3] ), .F0(\je/dct/N_1160 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_3_0_RNO ));
  SLICE_2101 SLICE_2101( .D1(\je/dct/tmp6[17] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[7][17] ), .A1(\je/dct/un3_tmp6_2_s_17_0_RNO_0 ), 
    .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp10[17] ), .A0(\je/dct/tmp_du[0][17] ), 
    .F0(\je/dct/un3_tmp6_2_s_17_0_RNO_0 ), .F1(\je/dct/un3_tmp6_2_axb_17 ));
  SLICE_2103 SLICE_2103( .D1(\je/dct/tmp6[17] ), 
    .C1(\je/dct/un1_tmp7_1_cry_16_0_RNO_1 ), .B1(\je/dct/tmp_du[7][17] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/tmp10[17] ), .C0(\je/dct/tmp_du[0][17] ), 
    .B0(\je/dct/N_21_0 ), .F0(\je/dct/un1_tmp7_1_cry_16_0_RNO_1 ), 
    .F1(\je/dct/un1_tmp7_1_axb_17 ));
  SLICE_2105 SLICE_2105( .D1(\je/dct/N_21_0 ), 
    .C1(\je/dct/un1_tmp2_3_s_17_0_RNO_0 ), .B1(\je/dct/tmp11[17] ), 
    .A1(\je/dct/tmp5[17] ), .D0(\je/dct/tmp6[17] ), .B0(\je/dct/tmp2[17] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/un1_tmp2_3_s_17_0_RNO_0 ), 
    .F1(\je/dct/un1_tmp2_3_axb_17 ));
  SLICE_2107 SLICE_2107( .D1(\je/dct/tmp11[17] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/un1_tmp4_2_s_17_0_RNO_0 ), .A1(\je/dct/tmp6[17] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp7[17] ), .A0(\je/dct/tmp4[17] ), 
    .F0(\je/dct/un1_tmp4_2_s_17_0_RNO_0 ), .F1(\je/dct/un1_tmp4_2_axb_17 ));
  SLICE_2109 SLICE_2109( .D1(\je/dct/un1_tmp13_1_s_17_0_RNO_0 ), 
    .C1(\je/dct/N_21_0 ), .B1(\je/dct/tmp12[17] ), .A1(\je/dct/tmp4[17] ), 
    .C0(\je/dct/tmp3[17] ), .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp5[17] ), 
    .F0(\je/dct/un1_tmp13_1_s_17_0_RNO_0 ), .F1(\je/dct/un1_tmp13_1_axb_17 ));
  SLICE_2111 SLICE_2111( .D1(\je/dct/tmp10[10] ), 
    .C1(\je/dct/tmp_du[7]_RNI76262[10] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp_du[0][10] ), .D0(\je/dct/tmp_du[7][10] ), 
    .C0(\je/dct/tmp6[10] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp_du[7]_RNI76262[10] ), 
    .F1(\je/dct/un3_tmp6_2_cry_9_0_RNO_0 ));
  SLICE_2113 SLICE_2113( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNII0012[10] ), 
    .B1(\je/dct/tmp5[10] ), .A1(\je/dct/tmp11[10] ), .D0(\je/dct/tmp6[10] ), 
    .C0(\je/dct/N_21_0 ), .B0(\je/dct/tmp2[10] ), 
    .F0(\je/dct/tmp2_RNII0012[10] ), .F1(\je/dct/un1_tmp2_3_cry_9_0_RNO_0 ));
  SLICE_2115 SLICE_2115( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNIK2012[11] ), 
    .B1(\je/dct/tmp5[11] ), .A1(\je/dct/tmp11[11] ), .C0(\je/dct/tmp6[11] ), 
    .B0(\je/dct/tmp2[11] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp2_RNIK2012[11] ), .F1(\je/dct/un1_tmp2_3_cry_11_0_RNO ));
  SLICE_2117 SLICE_2117( .D1(\je/dct/tmp4[14] ), 
    .C1(\je/dct/tmp5_RNIQ8012[14] ), .B1(\je/dct/tmp12[14] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp5[14] ), 
    .A0(\je/dct/tmp3[14] ), .F0(\je/dct/tmp5_RNIQ8012[14] ), 
    .F1(\je/dct/un1_tmp13_1_cry_13_0_RNO_0 ));
  SLICE_2119 SLICE_2119( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1253 ), 
    .B1(\je/dct/tmp21[16] ), .D0(\je/dct/tmp_du[6][16] ), 
    .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp13[16] ), .F0(\je/dct/N_1253 ), 
    .F1(\je/dct/tmp21_RNI3K0H3[16] ));
  SLICE_2120 SLICE_2120( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1093 ), 
    .B1(\je/dct/tmp20[16] ), .A1(\je/dct/tmp21_RNI3K0H3[16] ), 
    .D0(\je/dct/tmp_du[1][16] ), .C0(\je/dct/N_141_0 ), 
    .B0(\je/dct/tmp12[16] ), .F0(\je/dct/N_1093 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_15_0_RNO_0 ));
  SLICE_2121 SLICE_2121( .D1(\je/dct/N_1252 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp21[15] ), .D0(\je/dct/tmp13[15] ), 
    .C0(\je/dct/tmp_du[6][15] ), .B0(\je/dct/N_141_0 ), .F0(\je/dct/N_1252 ), 
    .F1(\je/dct/tmp21_RNI0H0H3[15] ));
  SLICE_2122 SLICE_2122( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1092 ), 
    .B1(\je/dct/tmp21_RNI0H0H3[15] ), .A1(\je/dct/tmp20[15] ), 
    .D0(\je/dct/tmp_du[1][15] ), .B0(\je/dct/tmp12[15] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_1092 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_15_0_RNO ));
  SLICE_2123 SLICE_2123( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1251 ), 
    .B1(\je/dct/tmp21[14] ), .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp13[14] ), 
    .A0(\je/dct/tmp_du[6][14] ), .F0(\je/dct/N_1251 ), 
    .F1(\je/dct/tmp21_RNITD0H3[14] ));
  SLICE_2124 SLICE_2124( .D1(\je/dct/tmp20[14] ), 
    .C1(\je/dct/tmp21_RNITD0H3[14] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/N_1091 ), .C0(\je/dct/tmp12[14] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp_du[1][14] ), .F0(\je/dct/N_1091 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_13_0_RNO_0 ));
  SLICE_2125 SLICE_2125( .C1(\je/dct/N_1250 ), .B1(\je/dct/tmp21[13] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/tmp13[13] ), .C0(\je/dct/tmp_du[6][13] ), 
    .B0(\je/dct/N_141_0 ), .F0(\je/dct/N_1250 ), 
    .F1(\je/dct/tmp21_RNIQA0H3[13] ));
  SLICE_2126 SLICE_2126( .D1(\je/dct/tmp21_RNIQA0H3[13] ), 
    .C1(\je/dct/N_21_0 ), .B1(\je/dct/tmp20[13] ), .A1(\je/dct/N_1090 ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp12[13] ), 
    .A0(\je/dct/tmp_du[1][13] ), .F0(\je/dct/N_1090 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_13_0_RNO ));
  SLICE_2127 SLICE_2127( .C1(\je/dct/N_1249 ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp21[12] ), .C0(\je/dct/tmp_du[6][12] ), 
    .B0(\je/dct/tmp13[12] ), .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_1249 ), 
    .F1(\je/dct/tmp21_RNIN70H3[12] ));
  SLICE_2128 SLICE_2128( .D1(\je/dct/tmp20[12] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp21_RNIN70H3[12] ), .A1(\je/dct/N_1089 ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp_du[1][12] ), 
    .B0(\je/dct/tmp12[12] ), .F0(\je/dct/N_1089 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_11_0_RNO_0 ));
  SLICE_2129 SLICE_2129( .C1(\je/dct/N_1248 ), .B1(\je/dct/tmp21[11] ), 
    .A1(\je/dct/N_21_0 ), .C0(\je/dct/tmp13[11] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp_du[6][11] ), .F0(\je/dct/N_1248 ), 
    .F1(\je/dct/tmp21_RNIK40H3[11] ));
  SLICE_2130 SLICE_2130( .D1(\je/dct/tmp20[11] ), .C1(\je/dct/N_1088 ), 
    .B1(\je/dct/tmp21_RNIK40H3[11] ), .A1(\je/dct/N_21_0 ), 
    .D0(\je/dct/tmp_du[1][11] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp12[11] ), .F0(\je/dct/N_1088 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_11_0_RNO ));
  SLICE_2131 SLICE_2131( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1247 ), 
    .B1(\je/dct/tmp21[10] ), .D0(\je/dct/tmp_du[6][10] ), 
    .C0(\je/dct/N_141_0 ), .A0(\je/dct/tmp13[10] ), .F0(\je/dct/N_1247 ), 
    .F1(\je/dct/tmp21_RNIH10H3[10] ));
  SLICE_2132 SLICE_2132( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1087 ), 
    .B1(\je/dct/tmp21_RNIH10H3[10] ), .A1(\je/dct/tmp20[10] ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp12[10] ), 
    .B0(\je/dct/tmp_du[1][10] ), .F0(\je/dct/N_1087 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_9_0_RNO_0 ));
  SLICE_2133 SLICE_2133( .C1(\je/dct/N_1246 ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp21[9] ), .C0(\je/dct/tmp_du[6][9] ), .B0(\je/dct/tmp13[9] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_1246 ), 
    .F1(\je/dct/tmp21_RNIPFEQ3[9] ));
  SLICE_2134 SLICE_2134( .D1(\je/dct/tmp21_RNIPFEQ3[9] ), .C1(\je/dct/N_1086 ), 
    .B1(\je/dct/tmp20[9] ), .A1(\je/dct/N_21_0 ), .D0(\je/dct/tmp12[9] ), 
    .C0(\je/dct/tmp_du[1][9] ), .B0(\je/dct/N_141_0 ), .F0(\je/dct/N_1086 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_9_0_RNO ));
  SLICE_2135 SLICE_2135( .D1(\je/dct/tmp21[8] ), .C1(\je/dct/N_1245 ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/tmp_du[6][8] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp13[8] ), .F0(\je/dct/N_1245 ), 
    .F1(\je/dct/tmp21_RNIMCEQ3[8] ));
  SLICE_2136 SLICE_2136( .D1(\je/dct/tmp21_RNIMCEQ3[8] ), .C1(\je/dct/N_1085 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp20[8] ), .D0(\je/dct/N_141_0 ), 
    .B0(\je/dct/tmp_du[1][8] ), .A0(\je/dct/tmp12[8] ), .F0(\je/dct/N_1085 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_7_0_RNO_0 ));
  SLICE_2137 SLICE_2137( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1244 ), 
    .A1(\je/dct/tmp21[7] ), .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp13[7] ), 
    .A0(\je/dct/tmp_du[6][7] ), .F0(\je/dct/N_1244 ), 
    .F1(\je/dct/tmp21_RNIJ9EQ3[7] ));
  SLICE_2138 SLICE_2138( .D1(\je/dct/N_1084 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp20[7] ), .A1(\je/dct/tmp21_RNIJ9EQ3[7] ), 
    .D0(\je/dct/N_141_0 ), .B0(\je/dct/tmp12[7] ), .A0(\je/dct/tmp_du[1][7] ), 
    .F0(\je/dct/N_1084 ), .F1(\je/dct/un1_tmp_du[6]_1_cry_7_0_RNO ));
  SLICE_2139 SLICE_2139( .C1(\je/dct/N_21_0 ), .B1(\je/dct/N_1243 ), 
    .A1(\je/dct/tmp21[6] ), .D0(\je/dct/tmp13[6] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp_du[6][6] ), .F0(\je/dct/N_1243 ), 
    .F1(\je/dct/tmp21_RNIG6EQ3[6] ));
  SLICE_2140 SLICE_2140( .D1(\je/dct/tmp20[6] ), .C1(\je/dct/N_1083 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp21_RNIG6EQ3[6] ), 
    .C0(\je/dct/tmp12[6] ), .B0(\je/dct/tmp_du[1][6] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/N_1083 ), .F1(\je/dct/un1_tmp_du[6]_1_cry_5_0_RNO_0 ));
  SLICE_2141 SLICE_2141( .D1(\je/dct/tmp21[5] ), .C1(\je/dct/N_1242 ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_141_0 ), .B0(\je/dct/tmp13[5] ), 
    .A0(\je/dct/tmp_du[6][5] ), .F0(\je/dct/N_1242 ), 
    .F1(\je/dct/tmp21_RNID3EQ3[5] ));
  SLICE_2142 SLICE_2142( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1082 ), 
    .B1(\je/dct/tmp21_RNID3EQ3[5] ), .A1(\je/dct/tmp20[5] ), 
    .C0(\je/dct/tmp12[5] ), .B0(\je/dct/tmp_du[1][5] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/N_1082 ), .F1(\je/dct/un1_tmp_du[6]_1_cry_5_0_RNO ));
  SLICE_2143 SLICE_2143( .D1(\je/dct/N_1241 ), .C1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp21[4] ), .D0(\je/dct/tmp_du[6][4] ), .B0(\je/dct/tmp13[4] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_1241 ), 
    .F1(\je/dct/tmp21_RNIA0EQ3[4] ));
  SLICE_2144 SLICE_2144( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp21_RNIA0EQ3[4] ), 
    .B1(\je/dct/N_1081 ), .A1(\je/dct/tmp20[4] ), .D0(\je/dct/tmp_du[1][4] ), 
    .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp12[4] ), .F0(\je/dct/N_1081 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_3_0_RNO_0 ));
  SLICE_2145 SLICE_2145( .D1(\je/dct/N_1240 ), .C1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp21[3] ), .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp13[3] ), 
    .B0(\je/dct/tmp_du[6][3] ), .F0(\je/dct/N_1240 ), 
    .F1(\je/dct/tmp21_RNI7TDQ3[3] ));
  SLICE_2146 SLICE_2146( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_1080 ), 
    .B1(\je/dct/tmp21_RNI7TDQ3[3] ), .A1(\je/dct/tmp20[3] ), 
    .D0(\je/dct/tmp_du[1][3] ), .C0(\je/dct/tmp12[3] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/N_1080 ), .F1(\je/dct/un1_tmp_du[6]_1_cry_3_0_RNO ));
  SLICE_2147 SLICE_2147( .D1(\je/dct/N_1239 ), .C1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp21[2] ), .D0(\je/dct/tmp_du[6][2] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp13[2] ), .F0(\je/dct/N_1239 ), 
    .F1(\je/dct/tmp21_RNI4QDQ3[2] ));
  SLICE_2148 SLICE_2148( .D1(\je/dct/N_1079 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp21_RNI4QDQ3[2] ), .A1(\je/dct/tmp20[2] ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp12[2] ), .B0(\je/dct/tmp_du[1][2] ), 
    .F0(\je/dct/N_1079 ), .F1(\je/dct/un1_tmp_du[6]_1_cry_1_0_RNO_0 ));
  SLICE_2149 SLICE_2149( .C1(\je/dct/N_1238 ), .B1(\je/dct/tmp21[1] ), 
    .A1(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[6][1] ), .B0(\je/dct/tmp13[1] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_1238 ), 
    .F1(\je/dct/tmp21_RNI1NDQ3[1] ));
  SLICE_2150 SLICE_2150( .D1(\je/dct/tmp21_RNI1NDQ3[1] ), .C1(\je/dct/N_1078 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp20[1] ), .D0(\je/dct/tmp12[1] ), 
    .C0(\je/dct/N_141_0 ), .A0(\je/dct/tmp_du[1][1] ), .F0(\je/dct/N_1078 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_1_0_RNO ));
  SLICE_2151 SLICE_2151( .D1(\je/dct/tmp20[0] ), .C1(\je/dct/un1_tmp_du[6]_1 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/N_1077 ), .D0(\je/dct/tmp21[0] ), 
    .C0(\je/dct/N_1237 ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/un1_tmp_du[6]_1 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_cry_0_0_RNO ));
  SLICE_2153 SLICE_2153( .D1(\je/dct/tmp5_RNIUC012[16] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp12[16] ), .A1(\je/dct/tmp4[16] ), .C0(\je/dct/tmp3[16] ), 
    .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp5[16] ), 
    .F0(\je/dct/tmp5_RNIUC012[16] ), .F1(\je/dct/un1_tmp13_1_cry_15_0_RNO_0 ));
  SLICE_2155 SLICE_2155( .D1(\je/dct/tmp12[15] ), 
    .C1(\je/dct/tmp5_RNISA012[15] ), .B1(\je/dct/tmp4[15] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/tmp3[15] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp5[15] ), .F0(\je/dct/tmp5_RNISA012[15] ), 
    .F1(\je/dct/un1_tmp13_1_cry_15_0_RNO ));
  SLICE_2157 SLICE_2157( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp5_RNIO6012[13] ), 
    .B1(\je/dct/tmp4[13] ), .A1(\je/dct/tmp12[13] ), .D0(\je/dct/tmp3[13] ), 
    .C0(\je/dct/N_21_0 ), .A0(\je/dct/tmp5[13] ), 
    .F0(\je/dct/tmp5_RNIO6012[13] ), .F1(\je/dct/un1_tmp13_1_cry_13_0_RNO ));
  SLICE_2159 SLICE_2159( .D1(\je/dct/tmp4[12] ), 
    .C1(\je/dct/tmp5_RNIM4012[12] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp12[12] ), .D0(\je/dct/tmp3[12] ), .C0(\je/dct/tmp5[12] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp5_RNIM4012[12] ), 
    .F1(\je/dct/un1_tmp13_1_cry_11_0_RNO_0 ));
  SLICE_2161 SLICE_2161( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp5_RNIK2012[11] ), 
    .B1(\je/dct/tmp12[11] ), .A1(\je/dct/tmp4[11] ), .D0(\je/dct/tmp5[11] ), 
    .C0(\je/dct/tmp3[11] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp5_RNIK2012[11] ), .F1(\je/dct/un1_tmp13_1_cry_11_0_RNO ));
  SLICE_2163 SLICE_2163( .D1(\je/dct/tmp12[10] ), 
    .C1(\je/dct/tmp5_RNII0012[10] ), .B1(\je/dct/tmp4[10] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp3[10] ), 
    .B0(\je/dct/tmp5[10] ), .F0(\je/dct/tmp5_RNII0012[10] ), 
    .F1(\je/dct/un1_tmp13_1_cry_9_0_RNO_0 ));
  SLICE_2165 SLICE_2165( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp5_RNI20412[9] ), 
    .B1(\je/dct/tmp12[9] ), .A1(\je/dct/tmp4[9] ), .D0(\je/dct/tmp3[9] ), 
    .B0(\je/dct/tmp5[9] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp5_RNI20412[9] ), .F1(\je/dct/un1_tmp13_1_cry_9_0_RNO ));
  SLICE_2167 SLICE_2167( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp5_RNI0U312[8] ), 
    .B1(\je/dct/tmp12[8] ), .A1(\je/dct/tmp4[8] ), .C0(\je/dct/tmp3[8] ), 
    .B0(\je/dct/tmp5[8] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp5_RNI0U312[8] ), .F1(\je/dct/un1_tmp13_1_cry_7_0_RNO_0 ));
  SLICE_2169 SLICE_2169( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp5_RNIUR312[7] ), 
    .B1(\je/dct/tmp12[7] ), .A1(\je/dct/tmp4[7] ), .D0(\je/dct/tmp3[7] ), 
    .C0(\je/dct/N_21_0 ), .B0(\je/dct/tmp5[7] ), 
    .F0(\je/dct/tmp5_RNIUR312[7] ), .F1(\je/dct/un1_tmp13_1_cry_7_0_RNO ));
  SLICE_2171 SLICE_2171( .D1(\je/dct/tmp12[6] ), 
    .C1(\je/dct/tmp5_RNISP312[6] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp4[6] ), .D0(\je/dct/tmp3[6] ), .B0(\je/dct/tmp5[6] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp5_RNISP312[6] ), 
    .F1(\je/dct/un1_tmp13_1_cry_5_0_RNO_0 ));
  SLICE_2173 SLICE_2173( .D1(\je/dct/tmp12[5] ), 
    .C1(\je/dct/tmp5_RNIQN312[5] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp4[5] ), .D0(\je/dct/tmp5[5] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp3[5] ), .F0(\je/dct/tmp5_RNIQN312[5] ), 
    .F1(\je/dct/un1_tmp13_1_cry_5_0_RNO ));
  SLICE_2175 SLICE_2175( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp5_RNIOL312[4] ), 
    .B1(\je/dct/tmp12[4] ), .A1(\je/dct/tmp4[4] ), .D0(\je/dct/N_21_0 ), 
    .C0(\je/dct/tmp3[4] ), .A0(\je/dct/tmp5[4] ), 
    .F0(\je/dct/tmp5_RNIOL312[4] ), .F1(\je/dct/un1_tmp13_1_cry_3_0_RNO_0 ));
  SLICE_2177 SLICE_2177( .D1(\je/dct/tmp4[3] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp5_RNIMJ312[3] ), .A1(\je/dct/tmp12[3] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp5[3] ), .B0(\je/dct/tmp3[3] ), 
    .F0(\je/dct/tmp5_RNIMJ312[3] ), .F1(\je/dct/un1_tmp13_1_cry_3_0_RNO ));
  SLICE_2179 SLICE_2179( .D1(\je/dct/tmp12[2] ), 
    .C1(\je/dct/tmp3_RNIKH312[2] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp4[2] ), .C0(\je/dct/tmp3[2] ), .B0(\je/dct/tmp5[2] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp3_RNIKH312[2] ), 
    .F1(\je/dct/un1_tmp13_1_cry_1_0_RNO_0 ));
  SLICE_2181 SLICE_2181( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp3_RNIIF312[1] ), 
    .B1(\je/dct/tmp4[1] ), .A1(\je/dct/tmp12[1] ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp3[1] ), .A0(\je/dct/tmp5[1] ), 
    .F0(\je/dct/tmp3_RNIIF312[1] ), .F1(\je/dct/un1_tmp13_1_cry_1_0_RNO ));
  SLICE_2183 SLICE_2183( .D1(\je/dct/c_state[2] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/c_state[1] ), .A1(\je/dct/c_state[0] ), .C0(\je/dct/tmp3[0] ), 
    .B0(\je/dct/tmp5[0] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/un1_tmp13_1 ), 
    .F1(\je/dct/N_21_0 ));
  SLICE_2184 SLICE_2184( .D1(\je/dct/tmp3[0] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp12[0] ), .D0(\je/dct/un1_tmp13_1 ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp12[0] ), .A0(\je/dct/tmp4[0] ), 
    .F0(\je/dct/un1_tmp13_1_cry_0_0_RNO ), 
    .F1(\je/dct/un1_tmp3_2_cry_0_0_RNO ));
  SLICE_2185 SLICE_2185( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp7_RNI1PIT1[16] ), 
    .B1(\je/dct/tmp11[16] ), .A1(\je/dct/tmp6[16] ), .D0(\je/dct/tmp7[16] ), 
    .C0(\je/dct/tmp4[16] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp7_RNI1PIT1[16] ), .F1(\je/dct/un1_tmp4_2_cry_15_0_RNO_0 ));
  SLICE_2187 SLICE_2187( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp7_RNIVMIT1[15] ), 
    .B1(\je/dct/tmp11[15] ), .A1(\je/dct/tmp6[15] ), .D0(\je/dct/tmp7[15] ), 
    .C0(\je/dct/tmp4[15] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp7_RNIVMIT1[15] ), .F1(\je/dct/un1_tmp4_2_cry_15_0_RNO ));
  SLICE_2189 SLICE_2189( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp4_RNITKIT1[14] ), 
    .B1(\je/dct/tmp11[14] ), .A1(\je/dct/tmp6[14] ), .D0(\je/dct/tmp4[14] ), 
    .C0(\je/dct/N_21_0 ), .B0(\je/dct/tmp7[14] ), 
    .F0(\je/dct/tmp4_RNITKIT1[14] ), .F1(\je/dct/un1_tmp4_2_cry_13_0_RNO_0 ));
  SLICE_2191 SLICE_2191( .D1(\je/dct/tmp11[13] ), 
    .C1(\je/dct/tmp4_RNIRIIT1[13] ), .B1(\je/dct/tmp6[13] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp7[13] ), 
    .B0(\je/dct/tmp4[13] ), .F0(\je/dct/tmp4_RNIRIIT1[13] ), 
    .F1(\je/dct/un1_tmp4_2_cry_13_0_RNO ));
  SLICE_2193 SLICE_2193( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp4_RNIPGIT1[12] ), 
    .B1(\je/dct/tmp11[12] ), .A1(\je/dct/tmp6[12] ), .D0(\je/dct/tmp7[12] ), 
    .B0(\je/dct/tmp4[12] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp4_RNIPGIT1[12] ), .F1(\je/dct/un1_tmp4_2_cry_11_0_RNO_0 ));
  SLICE_2195 SLICE_2195( .D1(\je/dct/tmp6[11] ), 
    .C1(\je/dct/tmp4_RNINEIT1[11] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp11[11] ), .D0(\je/dct/tmp7[11] ), .B0(\je/dct/tmp4[11] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp4_RNINEIT1[11] ), 
    .F1(\je/dct/un1_tmp4_2_cry_11_0_RNO ));
  SLICE_2197 SLICE_2197( .D1(\je/dct/tmp11[10] ), 
    .C1(\je/dct/tmp4_RNILCIT1[10] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp6[10] ), .C0(\je/dct/tmp4[10] ), .B0(\je/dct/tmp7[10] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp4_RNILCIT1[10] ), 
    .F1(\je/dct/un1_tmp4_2_cry_9_0_RNO_0 ));
  SLICE_2199 SLICE_2199( .D1(\je/dct/tmp6[9] ), .C1(\je/dct/tmp4_RNI59D42[9] ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp11[9] ), .D0(\je/dct/tmp7[9] ), 
    .C0(\je/dct/tmp4[9] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp4_RNI59D42[9] ), .F1(\je/dct/un1_tmp4_2_cry_9_0_RNO ));
  SLICE_2201 SLICE_2201( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp4_RNI37D42[8] ), 
    .B1(\je/dct/tmp6[8] ), .A1(\je/dct/tmp11[8] ), .D0(\je/dct/tmp7[8] ), 
    .C0(\je/dct/N_21_0 ), .B0(\je/dct/tmp4[8] ), 
    .F0(\je/dct/tmp4_RNI37D42[8] ), .F1(\je/dct/un1_tmp4_2_cry_7_0_RNO_0 ));
  SLICE_2203 SLICE_2203( .D1(\je/dct/tmp6[7] ), .C1(\je/dct/tmp4_RNI15D42[7] ), 
    .B1(\je/dct/tmp11[7] ), .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), 
    .C0(\je/dct/tmp7[7] ), .A0(\je/dct/tmp4[7] ), 
    .F0(\je/dct/tmp4_RNI15D42[7] ), .F1(\je/dct/un1_tmp4_2_cry_7_0_RNO ));
  SLICE_2205 SLICE_2205( .D1(\je/dct/tmp11[6] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp6[6] ), .A1(\je/dct/tmp4_RNIV2D42[6] ), 
    .C0(\je/dct/tmp7[6] ), .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp4[6] ), 
    .F0(\je/dct/tmp4_RNIV2D42[6] ), .F1(\je/dct/un1_tmp4_2_cry_5_0_RNO_0 ));
  SLICE_2207 SLICE_2207( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp4_RNIT0D42[5] ), 
    .B1(\je/dct/tmp6[5] ), .A1(\je/dct/tmp11[5] ), .C0(\je/dct/tmp7[5] ), 
    .B0(\je/dct/tmp4[5] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp4_RNIT0D42[5] ), .F1(\je/dct/un1_tmp4_2_cry_5_0_RNO ));
  SLICE_2209 SLICE_2209( .D1(\je/dct/tmp11[4] ), 
    .C1(\je/dct/tmp4_RNIRUC42[4] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp6[4] ), .D0(\je/dct/tmp7[4] ), .C0(\je/dct/tmp4[4] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp4_RNIRUC42[4] ), 
    .F1(\je/dct/un1_tmp4_2_cry_3_0_RNO_0 ));
  SLICE_2211 SLICE_2211( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp4_RNIPSC42[3] ), 
    .B1(\je/dct/tmp6[3] ), .A1(\je/dct/tmp11[3] ), .D0(\je/dct/tmp7[3] ), 
    .C0(\je/dct/N_21_0 ), .A0(\je/dct/tmp4[3] ), 
    .F0(\je/dct/tmp4_RNIPSC42[3] ), .F1(\je/dct/un1_tmp4_2_cry_3_0_RNO ));
  SLICE_2213 SLICE_2213( .D1(\je/dct/tmp4_RNINQC42[2] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp11[2] ), .A1(\je/dct/tmp6[2] ), .D0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp4[2] ), .A0(\je/dct/tmp7[2] ), 
    .F0(\je/dct/tmp4_RNINQC42[2] ), .F1(\je/dct/un1_tmp4_2_cry_1_0_RNO_0 ));
  SLICE_2215 SLICE_2215( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp4_RNILOC42[1] ), 
    .B1(\je/dct/tmp11[1] ), .A1(\je/dct/tmp6[1] ), .D0(\je/dct/tmp4[1] ), 
    .C0(\je/dct/tmp7[1] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp4_RNILOC42[1] ), .F1(\je/dct/un1_tmp4_2_cry_1_0_RNO ));
  SLICE_2217 SLICE_2217( .D1(\je/dct/tmp6[0] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/un1_tmp4_2 ), .A1(\je/dct/tmp11[0] ), .D0(\je/dct/N_21_0 ), 
    .C0(\je/dct/tmp4[0] ), .B0(\je/dct/tmp7[0] ), .F0(\je/dct/un1_tmp4_2 ), 
    .F1(\je/dct/un1_tmp4_2_cry_0_0_RNO ));
  SLICE_2219 SLICE_2219( .D1(\je/dct/tmp5[16] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp11[16] ), .A1(\je/dct/tmp2_RNIUC012[16] ), 
    .D0(\je/dct/tmp6[16] ), .C0(\je/dct/tmp2[16] ), .B0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp2_RNIUC012[16] ), .F1(\je/dct/un1_tmp2_3_cry_15_0_RNO_0 ));
  SLICE_2221 SLICE_2221( .D1(\je/dct/tmp2_RNISA012[15] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp5[15] ), .A1(\je/dct/tmp11[15] ), .D0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp6[15] ), .A0(\je/dct/tmp2[15] ), 
    .F0(\je/dct/tmp2_RNISA012[15] ), .F1(\je/dct/un1_tmp2_3_cry_15_0_RNO ));
  SLICE_2223 SLICE_2223( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNIQ8012[14] ), 
    .B1(\je/dct/tmp11[14] ), .A1(\je/dct/tmp5[14] ), .D0(\je/dct/tmp6[14] ), 
    .C0(\je/dct/tmp2[14] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp2_RNIQ8012[14] ), .F1(\je/dct/un1_tmp2_3_cry_13_0_RNO_0 ));
  SLICE_2225 SLICE_2225( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNIO6012[13] ), 
    .B1(\je/dct/tmp5[13] ), .A1(\je/dct/tmp11[13] ), .C0(\je/dct/tmp6[13] ), 
    .B0(\je/dct/tmp2[13] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp2_RNIO6012[13] ), .F1(\je/dct/un1_tmp2_3_cry_13_0_RNO ));
  SLICE_2227 SLICE_2227( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNIM4012[12] ), 
    .B1(\je/dct/tmp11[12] ), .A1(\je/dct/tmp5[12] ), .D0(\je/dct/tmp6[12] ), 
    .C0(\je/dct/N_21_0 ), .B0(\je/dct/tmp2[12] ), 
    .F0(\je/dct/tmp2_RNIM4012[12] ), .F1(\je/dct/un1_tmp2_3_cry_11_0_RNO_0 ));
  SLICE_2229 SLICE_2229( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNI20412[9] ), 
    .B1(\je/dct/tmp5[9] ), .A1(\je/dct/tmp11[9] ), .D0(\je/dct/tmp2[9] ), 
    .C0(\je/dct/tmp6[9] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp2_RNI20412[9] ), .F1(\je/dct/un1_tmp2_3_cry_9_0_RNO ));
  SLICE_2231 SLICE_2231( .D1(\je/dct/tmp5[8] ), .C1(\je/dct/tmp2_RNI0U312[8] ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp11[8] ), .D0(\je/dct/tmp2[8] ), 
    .C0(\je/dct/tmp6[8] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp2_RNI0U312[8] ), .F1(\je/dct/un1_tmp2_3_cry_7_0_RNO_0 ));
  SLICE_2233 SLICE_2233( .D1(\je/dct/tmp11[7] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp5[7] ), .A1(\je/dct/tmp2_RNIUR312[7] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp2[7] ), .A0(\je/dct/tmp6[7] ), 
    .F0(\je/dct/tmp2_RNIUR312[7] ), .F1(\je/dct/un1_tmp2_3_cry_7_0_RNO ));
  SLICE_2235 SLICE_2235( .D1(\je/dct/tmp11[6] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp2_RNISP312[6] ), .A1(\je/dct/tmp5[6] ), 
    .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp2[6] ), .A0(\je/dct/tmp6[6] ), 
    .F0(\je/dct/tmp2_RNISP312[6] ), .F1(\je/dct/un1_tmp2_3_cry_5_0_RNO_0 ));
  SLICE_2237 SLICE_2237( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNIQN312[5] ), 
    .B1(\je/dct/tmp5[5] ), .A1(\je/dct/tmp11[5] ), .D0(\je/dct/tmp2[5] ), 
    .C0(\je/dct/N_21_0 ), .A0(\je/dct/tmp6[5] ), 
    .F0(\je/dct/tmp2_RNIQN312[5] ), .F1(\je/dct/un1_tmp2_3_cry_5_0_RNO ));
  SLICE_2239 SLICE_2239( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNIOL312[4] ), 
    .B1(\je/dct/tmp11[4] ), .A1(\je/dct/tmp5[4] ), .D0(\je/dct/tmp6[4] ), 
    .C0(\je/dct/tmp2[4] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp2_RNIOL312[4] ), .F1(\je/dct/un1_tmp2_3_cry_3_0_RNO_0 ));
  SLICE_2241 SLICE_2241( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp2_RNIMJ312[3] ), 
    .B1(\je/dct/tmp5[3] ), .A1(\je/dct/tmp11[3] ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp6[3] ), .A0(\je/dct/tmp2[3] ), 
    .F0(\je/dct/tmp2_RNIMJ312[3] ), .F1(\je/dct/un1_tmp2_3_cry_3_0_RNO ));
  SLICE_2243 SLICE_2243( .D1(\je/dct/tmp5[2] ), .C1(\je/dct/tmp2_RNIKH312[2] ), 
    .B1(\je/dct/tmp11[2] ), .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp6[2] ), .A0(\je/dct/tmp2[2] ), 
    .F0(\je/dct/tmp2_RNIKH312[2] ), .F1(\je/dct/un1_tmp2_3_cry_1_0_RNO_0 ));
  SLICE_2245 SLICE_2245( .D1(\je/dct/tmp11[1] ), 
    .C1(\je/dct/tmp2_RNIIF312[1] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp5[1] ), .D0(\je/dct/tmp2[1] ), .B0(\je/dct/tmp6[1] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp2_RNIIF312[1] ), 
    .F1(\je/dct/un1_tmp2_3_cry_1_0_RNO ));
  SLICE_2247 SLICE_2247( .D1(\je/dct/tmp5[0] ), .C1(\je/dct/un1_tmp2_3 ), 
    .B1(\je/dct/tmp11[0] ), .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp2[0] ), .A0(\je/dct/tmp6[0] ), .F0(\je/dct/un1_tmp2_3 ), 
    .F1(\je/dct/un1_tmp2_3_cry_0_0_RNO ));
  SLICE_2249 SLICE_2249( .D1(\je/dct/tmp6[16] ), .C1(\je/dct/tmp_du[7][16] ), 
    .B1(\je/dct/tmp_du[0]_RNIN4JM1[16] ), .A1(\je/dct/N_21_0 ), 
    .C0(\je/dct/tmp_du[0][16] ), .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp10[16] ), 
    .F0(\je/dct/tmp_du[0]_RNIN4JM1[16] ), 
    .F1(\je/dct/un1_tmp7_1_cry_16_0_RNO ));
  SLICE_2251 SLICE_2251( .D1(\je/dct/tmp_du[7][15] ), 
    .C1(\je/dct/tmp_du[0]_RNIL2JM1[15] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp6[15] ), .D0(\je/dct/tmp10[15] ), 
    .C0(\je/dct/tmp_du[0][15] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp_du[0]_RNIL2JM1[15] ), 
    .F1(\je/dct/un1_tmp7_1_cry_14_0_RNO_0 ));
  SLICE_2253 SLICE_2253( .D1(\je/dct/N_21_0 ), 
    .C1(\je/dct/tmp_du[0]_RNIJ0JM1[14] ), .B1(\je/dct/tmp6[14] ), 
    .A1(\je/dct/tmp_du[7][14] ), .D0(\je/dct/tmp_du[0][14] ), 
    .C0(\je/dct/N_21_0 ), .B0(\je/dct/tmp10[14] ), 
    .F0(\je/dct/tmp_du[0]_RNIJ0JM1[14] ), 
    .F1(\je/dct/un1_tmp7_1_cry_14_0_RNO ));
  SLICE_2255 SLICE_2255( .D1(\je/dct/tmp6[13] ), 
    .C1(\je/dct/tmp_du[0]_RNIHUIM1[13] ), .B1(\je/dct/tmp_du[7][13] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[0][13] ), 
    .B0(\je/dct/tmp10[13] ), .F0(\je/dct/tmp_du[0]_RNIHUIM1[13] ), 
    .F1(\je/dct/un1_tmp7_1_cry_12_0_RNO_0 ));
  SLICE_2257 SLICE_2257( .D1(\je/dct/tmp6[12] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[0]_RNIFSIM1[12] ), .A1(\je/dct/tmp_du[7][12] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp10[12] ), .A0(\je/dct/tmp_du[0][12] ), 
    .F0(\je/dct/tmp_du[0]_RNIFSIM1[12] ), 
    .F1(\je/dct/un1_tmp7_1_cry_12_0_RNO ));
  SLICE_2259 SLICE_2259( .D1(\je/dct/tmp6[11] ), 
    .C1(\je/dct/tmp_du[0]_RNIDQIM1[11] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp_du[7][11] ), .D0(\je/dct/tmp10[11] ), 
    .C0(\je/dct/tmp_du[0][11] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp_du[0]_RNIDQIM1[11] ), 
    .F1(\je/dct/un1_tmp7_1_cry_10_0_RNO_0 ));
  SLICE_2261 SLICE_2261( .D1(\je/dct/N_21_0 ), 
    .C1(\je/dct/tmp_du[0]_RNIBOIM1[10] ), .B1(\je/dct/tmp6[10] ), 
    .A1(\je/dct/tmp_du[7][10] ), .D0(\je/dct/tmp_du[0][10] ), 
    .C0(\je/dct/N_21_0 ), .A0(\je/dct/tmp10[10] ), 
    .F0(\je/dct/tmp_du[0]_RNIBOIM1[10] ), 
    .F1(\je/dct/un1_tmp7_1_cry_10_0_RNO ));
  SLICE_2263 SLICE_2263( .D1(\je/dct/tmp6[9] ), 
    .C1(\je/dct/tmp_du[0]_RNIRUN22[9] ), .B1(\je/dct/tmp_du[7][9] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/tmp10[9] ), .C0(\je/dct/tmp_du[0][9] ), 
    .B0(\je/dct/N_21_0 ), .F0(\je/dct/tmp_du[0]_RNIRUN22[9] ), 
    .F1(\je/dct/un1_tmp7_1_cry_8_0_RNO_0 ));
  SLICE_2265 SLICE_2265( .D1(\je/dct/tmp6[8] ), 
    .C1(\je/dct/tmp_du[0]_RNIPSN22[8] ), .B1(\je/dct/tmp_du[7][8] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[0][8] ), 
    .A0(\je/dct/tmp10[8] ), .F0(\je/dct/tmp_du[0]_RNIPSN22[8] ), 
    .F1(\je/dct/un1_tmp7_1_cry_8_0_RNO ));
  SLICE_2267 SLICE_2267( .D1(\je/dct/tmp6[7] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[0]_RNINQN22[7] ), .A1(\je/dct/tmp_du[7][7] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp10[7] ), .B0(\je/dct/tmp_du[0][7] ), 
    .F0(\je/dct/tmp_du[0]_RNINQN22[7] ), 
    .F1(\je/dct/un1_tmp7_1_cry_6_0_RNO_0 ));
  SLICE_2269 SLICE_2269( .D1(\je/dct/tmp6[6] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[0]_RNILON22[6] ), .A1(\je/dct/tmp_du[7][6] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp10[6] ), .A0(\je/dct/tmp_du[0][6] ), 
    .F0(\je/dct/tmp_du[0]_RNILON22[6] ), .F1(\je/dct/un1_tmp7_1_cry_6_0_RNO ));
  SLICE_2271 SLICE_2271( .D1(\je/dct/tmp6[5] ), 
    .C1(\je/dct/tmp_du[0]_RNIJMN22[5] ), .B1(\je/dct/tmp_du[7][5] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp10[5] ), 
    .A0(\je/dct/tmp_du[0][5] ), .F0(\je/dct/tmp_du[0]_RNIJMN22[5] ), 
    .F1(\je/dct/un1_tmp7_1_cry_4_0_RNO_0 ));
  SLICE_2273 SLICE_2273( .D1(\je/dct/tmp6[4] ), 
    .C1(\je/dct/tmp_du[0]_RNIHKN22[4] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp_du[7][4] ), .D0(\je/dct/tmp10[4] ), 
    .C0(\je/dct/tmp_du[0][4] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp_du[0]_RNIHKN22[4] ), .F1(\je/dct/un1_tmp7_1_cry_4_0_RNO ));
  SLICE_2275 SLICE_2275( .D1(\je/dct/tmp_du[0]_RNIFIN22[3] ), 
    .C1(\je/dct/N_21_0 ), .B1(\je/dct/tmp_du[7][3] ), .A1(\je/dct/tmp6[3] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp10[3] ), .A0(\je/dct/tmp_du[0][3] ), 
    .F0(\je/dct/tmp_du[0]_RNIFIN22[3] ), 
    .F1(\je/dct/un1_tmp7_1_cry_2_0_RNO_0 ));
  SLICE_2277 SLICE_2277( .D1(\je/dct/tmp_du[0]_RNIDGN22[2] ), 
    .C1(\je/dct/N_21_0 ), .B1(\je/dct/tmp6[2] ), .A1(\je/dct/tmp_du[7][2] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[0][2] ), .A0(\je/dct/tmp10[2] ), 
    .F0(\je/dct/tmp_du[0]_RNIDGN22[2] ), .F1(\je/dct/un1_tmp7_1_cry_2_0_RNO ));
  SLICE_2279 SLICE_2279( .D1(\je/dct/tmp_du[0]_RNIBEN22[1] ), 
    .C1(\je/dct/N_21_0 ), .B1(\je/dct/tmp_du[7][1] ), .A1(\je/dct/tmp6[1] ), 
    .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp_du[0][1] ), .A0(\je/dct/tmp10[1] ), 
    .F0(\je/dct/tmp_du[0]_RNIBEN22[1] ), 
    .F1(\je/dct/un1_tmp7_1_cry_0_0_RNO_0 ));
  SLICE_2281 SLICE_2281( .D1(\je/dct/tmp_du[7][0] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/un1_tmp7_1 ), .A1(\je/dct/tmp6[0] ), .D0(\je/dct/tmp10[0] ), 
    .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp_du[0][0] ), .F0(\je/dct/un1_tmp7_1 ), 
    .F1(\je/dct/un1_tmp7_1_cry_0_0_RNO ));
  SLICE_2283 SLICE_2283( .D1(\je/dct/tmp10[16] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[0][16] ), .A1(\je/dct/tmp_du[7]_RNIJI262[16] ), 
    .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp_du[7][16] ), .A0(\je/dct/tmp6[16] ), 
    .F0(\je/dct/tmp_du[7]_RNIJI262[16] ), 
    .F1(\je/dct/un3_tmp6_2_cry_15_0_RNO_0 ));
  SLICE_2285 SLICE_2285( .D1(\je/dct/tmp_du[0][15] ), 
    .C1(\je/dct/tmp_du[7]_RNIHG262[15] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp10[15] ), .C0(\je/dct/N_21_0 ), .B0(\je/dct/tmp6[15] ), 
    .A0(\je/dct/tmp_du[7][15] ), .F0(\je/dct/tmp_du[7]_RNIHG262[15] ), 
    .F1(\je/dct/un3_tmp6_2_cry_15_0_RNO ));
  SLICE_2287 SLICE_2287( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp_du[0][14] ), 
    .B1(\je/dct/tmp_du[7]_RNIFE262[14] ), .A1(\je/dct/tmp10[14] ), 
    .C0(\je/dct/tmp6[14] ), .B0(\je/dct/tmp_du[7][14] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp_du[7]_RNIFE262[14] ), 
    .F1(\je/dct/un3_tmp6_2_cry_13_0_RNO_0 ));
  SLICE_2289 SLICE_2289( .D1(\je/dct/tmp_du[0][13] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[7]_RNIDC262[13] ), .A1(\je/dct/tmp10[13] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[7][13] ), .A0(\je/dct/tmp6[13] ), 
    .F0(\je/dct/tmp_du[7]_RNIDC262[13] ), 
    .F1(\je/dct/un3_tmp6_2_cry_13_0_RNO ));
  SLICE_2291 SLICE_2291( .D1(\je/dct/tmp_du[0][12] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp10[12] ), .A1(\je/dct/tmp_du[7]_RNIBA262[12] ), 
    .D0(\je/dct/tmp_du[7][12] ), .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp6[12] ), 
    .F0(\je/dct/tmp_du[7]_RNIBA262[12] ), 
    .F1(\je/dct/un3_tmp6_2_cry_11_0_RNO_0 ));
  SLICE_2293 SLICE_2293( .D1(\je/dct/N_21_0 ), 
    .C1(\je/dct/tmp_du[7]_RNI98262[11] ), .B1(\je/dct/tmp_du[0][11] ), 
    .A1(\je/dct/tmp10[11] ), .D0(\je/dct/tmp_du[7][11] ), 
    .C0(\je/dct/tmp6[11] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp_du[7]_RNI98262[11] ), 
    .F1(\je/dct/un3_tmp6_2_cry_11_0_RNO ));
  SLICE_2295 SLICE_2295( .D1(\je/dct/tmp_du[0][9] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[7]_RNINGL42[9] ), .A1(\je/dct/tmp10[9] ), 
    .C0(\je/dct/tmp_du[7][9] ), .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp6[9] ), 
    .F0(\je/dct/tmp_du[7]_RNINGL42[9] ), .F1(\je/dct/un3_tmp6_2_cry_9_0_RNO ));
  SLICE_2297 SLICE_2297( .D1(\je/dct/tmp10[8] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[0][8] ), .A1(\je/dct/tmp_du[7]_RNILEL42[8] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp6[8] ), .A0(\je/dct/tmp_du[7][8] ), 
    .F0(\je/dct/tmp_du[7]_RNILEL42[8] ), 
    .F1(\je/dct/un3_tmp6_2_cry_7_0_RNO_0 ));
  SLICE_2299 SLICE_2299( .D1(\je/dct/N_21_0 ), 
    .C1(\je/dct/tmp_du[7]_RNIJCL42[7] ), .B1(\je/dct/tmp10[7] ), 
    .A1(\je/dct/tmp_du[0][7] ), .C0(\je/dct/tmp6[7] ), 
    .B0(\je/dct/tmp_du[7][7] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/tmp_du[7]_RNIJCL42[7] ), .F1(\je/dct/un3_tmp6_2_cry_7_0_RNO ));
  SLICE_2301 SLICE_2301( .D1(\je/dct/tmp_du[0][6] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp10[6] ), .A1(\je/dct/tmp_du[7]_RNIHAL42[6] ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp6[6] ), .B0(\je/dct/tmp_du[7][6] ), 
    .F0(\je/dct/tmp_du[7]_RNIHAL42[6] ), 
    .F1(\je/dct/un3_tmp6_2_cry_5_0_RNO_0 ));
  SLICE_2303 SLICE_2303( .D1(\je/dct/tmp10[5] ), 
    .C1(\je/dct/tmp_du[7]_RNIF8L42[5] ), .B1(\je/dct/tmp_du[0][5] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp6[5] ), 
    .A0(\je/dct/tmp_du[7][5] ), .F0(\je/dct/tmp_du[7]_RNIF8L42[5] ), 
    .F1(\je/dct/un3_tmp6_2_cry_5_0_RNO ));
  SLICE_2305 SLICE_2305( .D1(\je/dct/tmp_du[0][4] ), 
    .C1(\je/dct/tmp_du[7]_RNID6L42[4] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp10[4] ), .D0(\je/dct/tmp_du[7][4] ), .C0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp6[4] ), .F0(\je/dct/tmp_du[7]_RNID6L42[4] ), 
    .F1(\je/dct/un3_tmp6_2_cry_3_0_RNO_0 ));
  SLICE_2307 SLICE_2307( .D1(\je/dct/tmp10[3] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[0][3] ), .A1(\je/dct/tmp_du[7]_RNIB4L42[3] ), 
    .C0(\je/dct/tmp6[3] ), .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp_du[7][3] ), 
    .F0(\je/dct/tmp_du[7]_RNIB4L42[3] ), .F1(\je/dct/un3_tmp6_2_cry_3_0_RNO ));
  SLICE_2309 SLICE_2309( .D1(\je/dct/tmp_du[0][2] ), 
    .C1(\je/dct/tmp_du[7]_RNI92L42[2] ), .B1(\je/dct/tmp10[2] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp_du[7][2] ), 
    .A0(\je/dct/tmp6[2] ), .F0(\je/dct/tmp_du[7]_RNI92L42[2] ), 
    .F1(\je/dct/un3_tmp6_2_cry_1_0_RNO_0 ));
  SLICE_2311 SLICE_2311( .D1(\je/dct/tmp_du[0][1] ), 
    .C1(\je/dct/tmp_du[7]_RNI70L42[1] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp10[1] ), .D0(\je/dct/tmp_du[7][1] ), .C0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp6[1] ), .F0(\je/dct/tmp_du[7]_RNI70L42[1] ), 
    .F1(\je/dct/un3_tmp6_2_cry_1_0_RNO ));
  SLICE_2313 SLICE_2313( .D1(\je/dct/un3_tmp6_2 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp_du[0][0] ), .A1(\je/dct/tmp10[0] ), .D0(\je/dct/tmp6[0] ), 
    .B0(\je/dct/N_21_0 ), .A0(\je/dct/tmp_du[7][0] ), .F0(\je/dct/un3_tmp6_2 ), 
    .F1(\je/dct/un3_tmp6_2_cry_0_0_RNO ));
  SLICE_2315 SLICE_2315( .D1(\je/dct/tmp22[17] ), .C1(\je/dct/N_1174 ), 
    .B1(\je/dct/tmp_du[3][17] ), .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), 
    .C0(\je/dct/tmp13[17] ), .B0(\je/dct/tmp_du[4][17] ), .F0(\je/dct/N_1174 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_axb_17_1 ));
  SLICE_2317 SLICE_2317( .D1(\je/dct/tmp_du[2][17] ), 
    .C1(\je/dct/un1_tmp2_5_s_17_0_RNO_0 ), .B1(\je/dct/tmp20[17] ), 
    .A1(\je/dct/c_state_RNIOKM31_0[0] ), .D0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .B0(\je/dct/tmp21[17] ), .A0(\je/dct/tmp_du[5][17] ), 
    .F0(\je/dct/un1_tmp2_5_s_17_0_RNO_0 ), .F1(\je/dct/un1_tmp2_5_axb_17 ));
  SLICE_2319 SLICE_2319( .D1(\je/dct/c_state_RNIOKM31_0[0] ), 
    .C1(\je/dct/tmp21_RNICBPC1[16] ), .B1(\je/dct/tmp20[16] ), 
    .A1(\je/dct/tmp_du[2][16] ), .C0(\je/dct/tmp_du[5][16] ), 
    .B0(\je/dct/tmp21[16] ), .A0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .F0(\je/dct/tmp21_RNICBPC1[16] ), .F1(\je/dct/un1_tmp2_5_cry_15_0_RNO_0 ));
  SLICE_2321 SLICE_2321( .D1(\je/dct/c_state_RNIOKM31_0[0] ), 
    .C1(\je/dct/tmp_du[5]_RNIA9PC1[15] ), .B1(\je/dct/tmp20[15] ), 
    .A1(\je/dct/tmp_du[2][15] ), .C0(\je/dct/tmp_du[5][15] ), 
    .B0(\je/dct/tmp21[15] ), .A0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .F0(\je/dct/tmp_du[5]_RNIA9PC1[15] ), 
    .F1(\je/dct/un1_tmp2_5_cry_15_0_RNO ));
  SLICE_2323 SLICE_2323( .D1(\je/dct/tmp20[14] ), 
    .C1(\je/dct/c_state_RNIOKM31_0[0] ), .B1(\je/dct/tmp_du[5]_RNI87PC1[14] ), 
    .A1(\je/dct/tmp_du[2][14] ), .D0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .B0(\je/dct/tmp21[14] ), .A0(\je/dct/tmp_du[5][14] ), 
    .F0(\je/dct/tmp_du[5]_RNI87PC1[14] ), 
    .F1(\je/dct/un1_tmp2_5_cry_13_0_RNO_0 ));
  SLICE_2325 SLICE_2325( .D1(\je/dct/tmp20[13] ), 
    .C1(\je/dct/c_state_RNIOKM31_0[0] ), .B1(\je/dct/tmp_du[5]_RNI65PC1[13] ), 
    .A1(\je/dct/tmp_du[2][13] ), .C0(\je/dct/tmp21[13] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp_du[5][13] ), 
    .F0(\je/dct/tmp_du[5]_RNI65PC1[13] ), 
    .F1(\je/dct/un1_tmp2_5_cry_13_0_RNO ));
  SLICE_2327 SLICE_2327( .D1(\je/dct/tmp20[12] ), 
    .C1(\je/dct/tmp_du[5]_RNI43PC1[12] ), .B1(\je/dct/tmp_du[2][12] ), 
    .A1(\je/dct/c_state_RNIOKM31_0[0] ), .D0(\je/dct/tmp21[12] ), 
    .C0(\je/dct/tmp_du[5][12] ), .B0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .F0(\je/dct/tmp_du[5]_RNI43PC1[12] ), 
    .F1(\je/dct/un1_tmp2_5_cry_11_0_RNO_0 ));
  SLICE_2329 SLICE_2329( .D1(\je/dct/tmp20[11] ), 
    .C1(\je/dct/c_state_RNIOKM31_0[0] ), .B1(\je/dct/tmp_du[5]_RNI21PC1[11] ), 
    .A1(\je/dct/tmp_du[2][11] ), .D0(\je/dct/tmp_du[5][11] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp21[11] ), 
    .F0(\je/dct/tmp_du[5]_RNI21PC1[11] ), 
    .F1(\je/dct/un1_tmp2_5_cry_11_0_RNO ));
  SLICE_2331 SLICE_2331( .D1(\je/dct/tmp_du[5]_RNI0VOC1[10] ), 
    .C1(\je/dct/c_state_RNIOKM31_0[0] ), .B1(\je/dct/tmp20[10] ), 
    .A1(\je/dct/tmp_du[2][10] ), .D0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .B0(\je/dct/tmp_du[5][10] ), .A0(\je/dct/tmp21[10] ), 
    .F0(\je/dct/tmp_du[5]_RNI0VOC1[10] ), 
    .F1(\je/dct/un1_tmp2_5_cry_9_0_RNO_0 ));
  SLICE_2333 SLICE_2333( .D1(\je/dct/tmp20[9] ), 
    .C1(\je/dct/c_state_RNIOKM31_0[0] ), .B1(\je/dct/tmp_du[2][9] ), 
    .A1(\je/dct/tmp_du[5]_RNIGU2H1[9] ), .D0(\je/dct/tmp21[9] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp_du[5][9] ), 
    .F0(\je/dct/tmp_du[5]_RNIGU2H1[9] ), .F1(\je/dct/un1_tmp2_5_cry_9_0_RNO ));
  SLICE_2335 SLICE_2335( .D1(\je/dct/tmp_du[5]_RNIES2H1[8] ), 
    .C1(\je/dct/c_state_RNIOKM31_0[0] ), .B1(\je/dct/tmp_du[2][8] ), 
    .A1(\je/dct/tmp20[8] ), .C0(\je/dct/tmp_du[5][8] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp21[8] ), 
    .F0(\je/dct/tmp_du[5]_RNIES2H1[8] ), 
    .F1(\je/dct/un1_tmp2_5_cry_7_0_RNO_0 ));
  SLICE_2337 SLICE_2337( .D1(\je/dct/tmp_du[2][7] ), 
    .C1(\je/dct/tmp_du[5]_RNICQ2H1[7] ), .B1(\je/dct/tmp20[7] ), 
    .A1(\je/dct/c_state_RNIOKM31_0[0] ), .C0(\je/dct/tmp21[7] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp_du[5][7] ), 
    .F0(\je/dct/tmp_du[5]_RNICQ2H1[7] ), .F1(\je/dct/un1_tmp2_5_cry_7_0_RNO ));
  SLICE_2339 SLICE_2339( .D1(\je/dct/tmp20[6] ), 
    .C1(\je/dct/tmp_du[5]_RNIAO2H1[6] ), .B1(\je/dct/tmp_du[2][6] ), 
    .A1(\je/dct/c_state_RNIOKM31_0[0] ), .D0(\je/dct/tmp21[6] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp_du[5][6] ), 
    .F0(\je/dct/tmp_du[5]_RNIAO2H1[6] ), 
    .F1(\je/dct/un1_tmp2_5_cry_5_0_RNO_0 ));
  SLICE_2341 SLICE_2341( .D1(\je/dct/tmp_du[2][5] ), 
    .C1(\je/dct/tmp_du[5]_RNI8M2H1[5] ), .B1(\je/dct/tmp20[5] ), 
    .A1(\je/dct/c_state_RNIOKM31_0[0] ), .D0(\je/dct/tmp21[5] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp_du[5][5] ), 
    .F0(\je/dct/tmp_du[5]_RNI8M2H1[5] ), .F1(\je/dct/un1_tmp2_5_cry_5_0_RNO ));
  SLICE_2343 SLICE_2343( .D1(\je/dct/c_state_RNIOKM31_0[0] ), 
    .C1(\je/dct/tmp_du[5]_RNI6K2H1[4] ), .B1(\je/dct/tmp_du[2][4] ), 
    .A1(\je/dct/tmp20[4] ), .D0(\je/dct/tmp21[4] ), 
    .C0(\je/dct/c_state_RNIOKM31_0[0] ), .B0(\je/dct/tmp_du[5][4] ), 
    .F0(\je/dct/tmp_du[5]_RNI6K2H1[4] ), 
    .F1(\je/dct/un1_tmp2_5_cry_3_0_RNO_0 ));
  SLICE_2345 SLICE_2345( .D1(\je/dct/tmp20[3] ), 
    .C1(\je/dct/tmp_du[5]_RNI4I2H1[3] ), .B1(\je/dct/c_state_RNIOKM31_0[0] ), 
    .A1(\je/dct/tmp_du[2][3] ), .D0(\je/dct/tmp_du[5][3] ), 
    .C0(\je/dct/tmp21[3] ), .A0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .F0(\je/dct/tmp_du[5]_RNI4I2H1[3] ), .F1(\je/dct/un1_tmp2_5_cry_3_0_RNO ));
  SLICE_2347 SLICE_2347( .D1(\je/dct/c_state_RNIOKM31_0[0] ), 
    .C1(\je/dct/tmp_du[5]_RNI2G2H1[2] ), .B1(\je/dct/tmp_du[2][2] ), 
    .A1(\je/dct/tmp20[2] ), .D0(\je/dct/tmp_du[5][2] ), 
    .C0(\je/dct/c_state_RNIOKM31_0[0] ), .B0(\je/dct/tmp21[2] ), 
    .F0(\je/dct/tmp_du[5]_RNI2G2H1[2] ), 
    .F1(\je/dct/un1_tmp2_5_cry_1_0_RNO_0 ));
  SLICE_2349 SLICE_2349( .D1(\je/dct/tmp20[1] ), 
    .C1(\je/dct/tmp_du[5]_RNI0E2H1[1] ), .B1(\je/dct/tmp_du[2][1] ), 
    .A1(\je/dct/c_state_RNIOKM31_0[0] ), .D0(\je/dct/c_state_RNIOKM31_0[0] ), 
    .C0(\je/dct/tmp21[1] ), .A0(\je/dct/tmp_du[5][1] ), 
    .F0(\je/dct/tmp_du[5]_RNI0E2H1[1] ), .F1(\je/dct/un1_tmp2_5_cry_1_0_RNO ));
  SLICE_2351 SLICE_2351( .D1(\je/dct/c_state[2] ), .C1(\je/dct/c_state[0] ), 
    .B1(\je/dct/c_state[3] ), .D0(\je/dct/tmp_du[5][0] ), 
    .B0(\je/dct/c_state_RNIOKM31_0[0] ), .A0(\je/dct/tmp21[0] ), 
    .F0(\je/dct/un1_tmp2_5 ), .F1(\je/dct/c_state_RNIOKM31_0[0] ));
  SLICE_2352 SLICE_2352( .D0(\je/dct/tmp_du[2][0] ), 
    .C0(\je/dct/c_state_RNIOKM31_0[0] ), .B0(\je/dct/tmp20[0] ), 
    .A0(\je/dct/un1_tmp2_5 ), .F0(\je/dct/un1_tmp2_5_cry_0_0_RNO ));
  SLICE_2353 SLICE_2353( .D1(\je/dct/tmp22[17] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp_du[2][17] ), .A1(\je/dct/un1_tmp_du[2]_1_cry_16_0_RNO_1 ), 
    .C0(\je/dct/tmp_du[5][17] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp20[17] ), .F0(\je/dct/un1_tmp_du[2]_1_cry_16_0_RNO_1 ), 
    .F1(\je/dct/un1_tmp_du[2]_1_axb_17 ));
  SLICE_2355 SLICE_2355( .D1(\je/dct/un1_tmp3_3_s_17_0_RNO_0 ), 
    .C1(\je/dct/N_141_0 ), .B1(\je/dct/tmp3[17] ), .A1(\je/dct/tmp1[17] ), 
    .D0(\je/dct/tmp1[15] ), .C0(\je/dct/tmp0[17] ), .B0(\je/dct/N_141_0 ), 
    .F0(\je/dct/un1_tmp3_3_s_17_0_RNO_0 ), .F1(\je/dct/un1_tmp3_3_axb_17 ));
  SLICE_2357 SLICE_2357( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/un1_tmp2_4_s_17_0_RNO_0 ), .B1(\je/dct/tmp5[17] ), 
    .A1(\je/dct/tmp2[17] ), .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp5[16] ), 
    .B0(\je/dct/tmp1[17] ), .F0(\je/dct/un1_tmp2_4_s_17_0_RNO_0 ), 
    .F1(\je/dct/un1_tmp2_4_axb_17 ));
  SLICE_2359 SLICE_2359( .D1(\je/dct/tmp1[9] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp0[11] ), .A1(\je/dct/tmp1_RNIGI702[11] ), 
    .C0(\je/dct/tmp3[11] ), .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp1[11] ), 
    .F0(\je/dct/tmp1_RNIGI702[11] ), .F1(\je/dct/un1_tmp3_3_cry_11_0_RNO ));
  SLICE_2361 SLICE_2361( .D1(\je/dct/tmp5[9] ), 
    .C1(\je/dct/tmp5_RNIHSPS1[10] ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp1[10] ), .C0(\je/dct/tmp2[10] ), .B0(\je/dct/tmp5[10] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/tmp5_RNIHSPS1[10] ), 
    .F1(\je/dct/un1_tmp2_4_cry_9_0_RNO_0 ));
  SLICE_2363 SLICE_2363( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp5_RNIJUPS1[11] ), .B1(\je/dct/tmp1[11] ), 
    .A1(\je/dct/tmp5[10] ), .D0(\je/dct/tmp5[11] ), .C0(\je/dct/tmp2[11] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/tmp5_RNIJUPS1[11] ), 
    .F1(\je/dct/un1_tmp2_4_cry_11_0_RNO ));
  SLICE_2365 SLICE_2365( .D1(\je/dct/tmp5[15] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp5_RNIT8QS1[16] ), .A1(\je/dct/tmp1[16] ), 
    .C0(\je/dct/tmp2[16] ), .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp5[16] ), 
    .F0(\je/dct/tmp5_RNIT8QS1[16] ), .F1(\je/dct/un1_tmp2_4_cry_15_0_RNO_0 ));
  SLICE_2367 SLICE_2367( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp5_RNIR6QS1[15] ), .B1(\je/dct/tmp5[14] ), 
    .A1(\je/dct/tmp1[15] ), .C0(\je/dct/tmp2[15] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp5[15] ), .F0(\je/dct/tmp5_RNIR6QS1[15] ), 
    .F1(\je/dct/un1_tmp2_4_cry_15_0_RNO ));
  SLICE_2369 SLICE_2369( .D1(\je/dct/tmp5_RNIP4QS1[14] ), 
    .C1(\je/dct/N_141_0 ), .B1(\je/dct/tmp1[14] ), .A1(\je/dct/tmp5[13] ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp2[14] ), .B0(\je/dct/tmp5[14] ), 
    .F0(\je/dct/tmp5_RNIP4QS1[14] ), .F1(\je/dct/un1_tmp2_4_cry_13_0_RNO_0 ));
  SLICE_2371 SLICE_2371( .D1(\je/dct/tmp1[13] ), 
    .C1(\je/dct/tmp5_RNIN2QS1[13] ), .B1(\je/dct/tmp5[12] ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp2[13] ), 
    .B0(\je/dct/tmp5[13] ), .F0(\je/dct/tmp5_RNIN2QS1[13] ), 
    .F1(\je/dct/un1_tmp2_4_cry_13_0_RNO ));
  SLICE_2373 SLICE_2373( .D1(\je/dct/tmp5_RNIL0QS1[12] ), 
    .C1(\je/dct/N_141_0 ), .B1(\je/dct/tmp1[12] ), .A1(\je/dct/tmp5[11] ), 
    .D0(\je/dct/N_141_0 ), .B0(\je/dct/tmp2[12] ), .A0(\je/dct/tmp5[12] ), 
    .F0(\je/dct/tmp5_RNIL0QS1[12] ), .F1(\je/dct/un1_tmp2_4_cry_11_0_RNO_0 ));
  SLICE_2375 SLICE_2375( .D1(\je/dct/tmp5[8] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp2_RNI1T002[9] ), .A1(\je/dct/tmp1[9] ), 
    .D0(\je/dct/tmp5[9] ), .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp2[9] ), 
    .F0(\je/dct/tmp2_RNI1T002[9] ), .F1(\je/dct/un1_tmp2_4_cry_9_0_RNO ));
  SLICE_2377 SLICE_2377( .D1(\je/dct/tmp5[7] ), .C1(\je/dct/tmp2_RNIVQ002[8] ), 
    .B1(\je/dct/tmp1[8] ), .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp2[8] ), 
    .C0(\je/dct/tmp5[8] ), .B0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp2_RNIVQ002[8] ), .F1(\je/dct/un1_tmp2_4_cry_7_0_RNO_0 ));
  SLICE_2379 SLICE_2379( .D1(\je/dct/tmp5[6] ), .C1(\je/dct/tmp2_RNITO002[7] ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp1[7] ), .C0(\je/dct/tmp5[7] ), 
    .B0(\je/dct/tmp2[7] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp2_RNITO002[7] ), .F1(\je/dct/un1_tmp2_4_cry_7_0_RNO ));
  SLICE_2381 SLICE_2381( .D1(\je/dct/N_141_0 ), .C1(\je/dct/tmp2_RNIRM002[6] ), 
    .B1(\je/dct/tmp5[5] ), .A1(\je/dct/tmp1[6] ), .D0(\je/dct/tmp2[6] ), 
    .B0(\je/dct/tmp5[6] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp2_RNIRM002[6] ), .F1(\je/dct/un1_tmp2_4_cry_5_0_RNO_0 ));
  SLICE_2383 SLICE_2383( .D1(\je/dct/tmp2_RNIPK002[5] ), .C1(\je/dct/tmp5[4] ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp1[5] ), .D0(\je/dct/tmp5[5] ), 
    .C0(\je/dct/tmp2[5] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp2_RNIPK002[5] ), .F1(\je/dct/un1_tmp2_4_cry_5_0_RNO ));
  SLICE_2385 SLICE_2385( .D1(\je/dct/tmp1[4] ), .C1(\je/dct/tmp2_RNINI002[4] ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp5[3] ), .D0(\je/dct/tmp5[4] ), 
    .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp2[4] ), 
    .F0(\je/dct/tmp2_RNINI002[4] ), .F1(\je/dct/un1_tmp2_4_cry_3_0_RNO_0 ));
  SLICE_2387 SLICE_2387( .D1(\je/dct/tmp5[2] ), .C1(\je/dct/tmp2_RNILG002[3] ), 
    .B1(\je/dct/tmp1[3] ), .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_141_0 ), 
    .C0(\je/dct/tmp2[3] ), .B0(\je/dct/tmp5[3] ), 
    .F0(\je/dct/tmp2_RNILG002[3] ), .F1(\je/dct/un1_tmp2_4_cry_3_0_RNO ));
  SLICE_2389 SLICE_2389( .D1(\je/dct/tmp2_RNIJE002[2] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp1[2] ), .A1(\je/dct/tmp5[1] ), .D0(\je/dct/N_141_0 ), 
    .B0(\je/dct/tmp5[2] ), .A0(\je/dct/tmp2[2] ), 
    .F0(\je/dct/tmp2_RNIJE002[2] ), .F1(\je/dct/un1_tmp2_4_cry_1_0_RNO_0 ));
  SLICE_2391 SLICE_2391( .D1(\je/dct/N_141_0 ), .C1(\je/dct/tmp2_RNIHC002[1] ), 
    .B1(\je/dct/tmp1[1] ), .A1(\je/dct/tmp5[0] ), .D0(\je/dct/tmp2[1] ), 
    .C0(\je/dct/tmp5[1] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp2_RNIHC002[1] ), .F1(\je/dct/un1_tmp2_4_cry_1_0_RNO ));
  SLICE_2393 SLICE_2393( .D1(\je/dct/tmp0[16] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp1_RNIQS702[16] ), .A1(\je/dct/tmp1[14] ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp1[16] ), .A0(\je/dct/tmp3[16] ), 
    .F0(\je/dct/tmp1_RNIQS702[16] ), .F1(\je/dct/un1_tmp3_3_cry_15_0_RNO_0 ));
  SLICE_2395 SLICE_2395( .D1(\je/dct/tmp0[15] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp1[13] ), .A1(\je/dct/tmp1_RNIOQ702[15] ), 
    .D0(\je/dct/tmp3[15] ), .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp1[15] ), 
    .F0(\je/dct/tmp1_RNIOQ702[15] ), .F1(\je/dct/un1_tmp3_3_cry_15_0_RNO ));
  SLICE_2397 SLICE_2397( .D1(\je/dct/tmp1[12] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp1_RNIMO702[14] ), .A1(\je/dct/tmp0[14] ), 
    .D0(\je/dct/N_141_0 ), .B0(\je/dct/tmp1[14] ), .A0(\je/dct/tmp3[14] ), 
    .F0(\je/dct/tmp1_RNIMO702[14] ), .F1(\je/dct/un1_tmp3_3_cry_13_0_RNO_0 ));
  SLICE_2399 SLICE_2399( .D1(\je/dct/tmp1[11] ), 
    .C1(\je/dct/tmp1_RNIKM702[13] ), .B1(\je/dct/tmp0[13] ), 
    .A1(\je/dct/N_141_0 ), .C0(\je/dct/tmp3[13] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp1[13] ), .F0(\je/dct/tmp1_RNIKM702[13] ), 
    .F1(\je/dct/un1_tmp3_3_cry_13_0_RNO ));
  SLICE_2401 SLICE_2401( .D1(\je/dct/tmp0[12] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp1_RNIIK702[12] ), .A1(\je/dct/tmp1[10] ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp3[12] ), .A0(\je/dct/tmp1[12] ), 
    .F0(\je/dct/tmp1_RNIIK702[12] ), .F1(\je/dct/un1_tmp3_3_cry_11_0_RNO_0 ));
  SLICE_2403 SLICE_2403( .D1(\je/dct/tmp1[8] ), 
    .C1(\je/dct/tmp1_RNIEG702[10] ), .B1(\je/dct/tmp0[10] ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp1[10] ), 
    .B0(\je/dct/tmp3[10] ), .F0(\je/dct/tmp1_RNIEG702[10] ), 
    .F1(\je/dct/un1_tmp3_3_cry_9_0_RNO_0 ));
  SLICE_2405 SLICE_2405( .D1(\je/dct/tmp1[7] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp1_RNIUJNS1[9] ), .A1(\je/dct/tmp0[9] ), 
    .C0(\je/dct/tmp1[9] ), .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp3[9] ), 
    .F0(\je/dct/tmp1_RNIUJNS1[9] ), .F1(\je/dct/un1_tmp3_3_cry_9_0_RNO ));
  SLICE_2407 SLICE_2407( .D1(\je/dct/N_141_0 ), .C1(\je/dct/tmp1_RNISHNS1[8] ), 
    .B1(\je/dct/tmp1[6] ), .A1(\je/dct/tmp0[8] ), .D0(\je/dct/tmp3[8] ), 
    .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp1[8] ), 
    .F0(\je/dct/tmp1_RNISHNS1[8] ), .F1(\je/dct/un1_tmp3_3_cry_7_0_RNO_0 ));
  SLICE_2409 SLICE_2409( .D1(\je/dct/tmp0[7] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp1[5] ), .A1(\je/dct/tmp1_RNIQFNS1[7] ), 
    .C0(\je/dct/tmp3[7] ), .B0(\je/dct/N_141_0 ), .A0(\je/dct/tmp1[7] ), 
    .F0(\je/dct/tmp1_RNIQFNS1[7] ), .F1(\je/dct/un1_tmp3_3_cry_7_0_RNO ));
  SLICE_2411 SLICE_2411( .D1(\je/dct/tmp0[6] ), .C1(\je/dct/tmp1_RNIODNS1[6] ), 
    .B1(\je/dct/tmp1[4] ), .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp3[6] ), 
    .C0(\je/dct/tmp1[6] ), .B0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp1_RNIODNS1[6] ), .F1(\je/dct/un1_tmp3_3_cry_5_0_RNO_0 ));
  SLICE_2413 SLICE_2413( .D1(\je/dct/N_141_0 ), .C1(\je/dct/tmp1_RNIMBNS1[5] ), 
    .B1(\je/dct/tmp0[5] ), .A1(\je/dct/tmp1[3] ), .D0(\je/dct/tmp1[5] ), 
    .C0(\je/dct/tmp3[5] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp1_RNIMBNS1[5] ), .F1(\je/dct/un1_tmp3_3_cry_5_0_RNO ));
  SLICE_2415 SLICE_2415( .D1(\je/dct/tmp1[2] ), .C1(\je/dct/tmp1_RNIK9NS1[4] ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp0[4] ), .D0(\je/dct/tmp1[4] ), 
    .C0(\je/dct/tmp3[4] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp1_RNIK9NS1[4] ), .F1(\je/dct/un1_tmp3_3_cry_3_0_RNO_0 ));
  SLICE_2417 SLICE_2417( .D1(\je/dct/tmp0[3] ), .C1(\je/dct/tmp1_RNII7NS1[3] ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp1[1] ), .D0(\je/dct/tmp3[3] ), 
    .B0(\je/dct/tmp1[3] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp1_RNII7NS1[3] ), .F1(\je/dct/un1_tmp3_3_cry_3_0_RNO ));
  SLICE_2419 SLICE_2419( .D1(\je/dct/tmp0[2] ), .C1(\je/dct/tmp1_RNIG5NS1[2] ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp1[0] ), .D0(\je/dct/tmp1[2] ), 
    .C0(\je/dct/tmp3[2] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp1_RNIG5NS1[2] ), .F1(\je/dct/un1_tmp3_3_cry_1_0_RNO_0 ));
  SLICE_2421 SLICE_2421( .D1(\je/dct/tmp_du[5][16] ), 
    .C1(\je/dct/tmp_du[2]_RNISRTT1[16] ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp20[16] ), .D0(\je/dct/tmp_du[2][16] ), 
    .B0(\je/dct/tmp22[16] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp_du[2]_RNISRTT1[16] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_16_0_RNO ));
  SLICE_2423 SLICE_2423( .D1(\je/dct/tmp_du[5][15] ), 
    .C1(\je/dct/tmp_du[2]_RNIQPTT1[15] ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp20[15] ), .C0(\je/dct/tmp22[15] ), 
    .B0(\je/dct/tmp_du[2][15] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp_du[2]_RNIQPTT1[15] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_14_0_RNO_0 ));
  SLICE_2425 SLICE_2425( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp_du[2]_RNIONTT1[14] ), .B1(\je/dct/tmp_du[5][14] ), 
    .A1(\je/dct/tmp20[14] ), .D0(\je/dct/tmp_du[2][14] ), 
    .C0(\je/dct/N_141_0 ), .A0(\je/dct/tmp22[14] ), 
    .F0(\je/dct/tmp_du[2]_RNIONTT1[14] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_14_0_RNO ));
  SLICE_2427 SLICE_2427( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp_du[2]_RNIMLTT1[13] ), .B1(\je/dct/tmp20[13] ), 
    .A1(\je/dct/tmp_du[5][13] ), .D0(\je/dct/tmp_du[2][13] ), 
    .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp22[13] ), 
    .F0(\je/dct/tmp_du[2]_RNIMLTT1[13] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_12_0_RNO_0 ));
  SLICE_2429 SLICE_2429( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp_du[2]_RNIKJTT1[12] ), .B1(\je/dct/tmp_du[5][12] ), 
    .A1(\je/dct/tmp20[12] ), .C0(\je/dct/N_141_0 ), 
    .B0(\je/dct/tmp_du[2][12] ), .A0(\je/dct/tmp22[12] ), 
    .F0(\je/dct/tmp_du[2]_RNIKJTT1[12] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_12_0_RNO ));
  SLICE_2431 SLICE_2431( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp_du[2]_RNIIHTT1[11] ), .B1(\je/dct/tmp20[11] ), 
    .A1(\je/dct/tmp_du[5][11] ), .D0(\je/dct/tmp22[11] ), 
    .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp_du[2][11] ), 
    .F0(\je/dct/tmp_du[2]_RNIIHTT1[11] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_10_0_RNO_0 ));
  SLICE_2433 SLICE_2433( .D1(\je/dct/tmp_du[5][10] ), 
    .C1(\je/dct/tmp_du[2]_RNIGFTT1[10] ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp20[10] ), .D0(\je/dct/tmp_du[2][10] ), 
    .C0(\je/dct/tmp22[10] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp_du[2]_RNIGFTT1[10] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_10_0_RNO ));
  SLICE_2435 SLICE_2435( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp_du[2]_RNI0HG12[9] ), .B1(\je/dct/tmp_du[5][9] ), 
    .A1(\je/dct/tmp20[9] ), .D0(\je/dct/tmp_du[2][9] ), .C0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp22[9] ), .F0(\je/dct/tmp_du[2]_RNI0HG12[9] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_8_0_RNO_0 ));
  SLICE_2437 SLICE_2437( .D1(\je/dct/tmp_du[5][8] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp20[8] ), .A1(\je/dct/tmp_du[2]_RNIUEG12[8] ), 
    .D0(\je/dct/tmp22[8] ), .C0(\je/dct/tmp_du[2][8] ), .B0(\je/dct/N_141_0 ), 
    .F0(\je/dct/tmp_du[2]_RNIUEG12[8] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_8_0_RNO ));
  SLICE_2439 SLICE_2439( .D1(\je/dct/tmp_du[5][7] ), 
    .C1(\je/dct/tmp_du[2]_RNISCG12[7] ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp20[7] ), .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp22[7] ), 
    .A0(\je/dct/tmp_du[2][7] ), .F0(\je/dct/tmp_du[2]_RNISCG12[7] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_6_0_RNO_0 ));
  SLICE_2441 SLICE_2441( .D1(\je/dct/tmp20[6] ), 
    .C1(\je/dct/tmp_du[2]_RNIQAG12[6] ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp_du[5][6] ), .C0(\je/dct/N_141_0 ), 
    .B0(\je/dct/tmp_du[2][6] ), .A0(\je/dct/tmp22[6] ), 
    .F0(\je/dct/tmp_du[2]_RNIQAG12[6] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_6_0_RNO ));
  SLICE_2443 SLICE_2443( .D1(\je/dct/tmp_du[2]_RNIO8G12[5] ), 
    .C1(\je/dct/N_141_0 ), .B1(\je/dct/tmp20[5] ), .A1(\je/dct/tmp_du[5][5] ), 
    .D0(\je/dct/N_141_0 ), .B0(\je/dct/tmp_du[2][5] ), .A0(\je/dct/tmp22[5] ), 
    .F0(\je/dct/tmp_du[2]_RNIO8G12[5] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_4_0_RNO_0 ));
  SLICE_2445 SLICE_2445( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp_du[2]_RNIM6G12[4] ), .B1(\je/dct/tmp20[4] ), 
    .A1(\je/dct/tmp_du[5][4] ), .D0(\je/dct/tmp_du[2][4] ), 
    .C0(\je/dct/N_141_0 ), .A0(\je/dct/tmp22[4] ), 
    .F0(\je/dct/tmp_du[2]_RNIM6G12[4] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_4_0_RNO ));
  SLICE_2447 SLICE_2447( .D1(\je/dct/N_141_0 ), 
    .C1(\je/dct/tmp_du[2]_RNIK4G12[3] ), .B1(\je/dct/tmp20[3] ), 
    .A1(\je/dct/tmp_du[5][3] ), .D0(\je/dct/tmp22[3] ), .C0(\je/dct/N_141_0 ), 
    .B0(\je/dct/tmp_du[2][3] ), .F0(\je/dct/tmp_du[2]_RNIK4G12[3] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_2_0_RNO_0 ));
  SLICE_2449 SLICE_2449( .D1(\je/dct/tmp_du[5][2] ), 
    .C1(\je/dct/tmp_du[2]_RNII2G12[2] ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp20[2] ), .D0(\je/dct/tmp22[2] ), .C0(\je/dct/tmp_du[2][2] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/tmp_du[2]_RNII2G12[2] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_2_0_RNO ));
  SLICE_2451 SLICE_2451( .D1(\je/dct/tmp20[1] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/tmp_du[5][1] ), .A1(\je/dct/tmp_du[2]_RNIG0G12[1] ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp22[1] ), .A0(\je/dct/tmp_du[2][1] ), 
    .F0(\je/dct/tmp_du[2]_RNIG0G12[1] ), 
    .F1(\je/dct/un1_tmp_du[2]_1_cry_0_0_RNO_0 ));
  SLICE_2453 SLICE_2453( .D1(\je/dct/N_141_0 ), .C1(\je/dct/un1_tmp_du[2]_1 ), 
    .B1(\je/dct/tmp_du[5][0] ), .A1(\je/dct/tmp20[0] ), 
    .D0(\je/dct/tmp_du[2][0] ), .C0(\je/dct/N_141_0 ), .A0(\je/dct/tmp22[0] ), 
    .F0(\je/dct/un1_tmp_du[2]_1 ), .F1(\je/dct/un1_tmp_du[2]_1_cry_0_0_RNO ));
  SLICE_2455 SLICE_2455( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1094 ), 
    .B1(\je/dct/tmp_du[6][17] ), .A1(\je/dct/tmp13[17] ), 
    .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp_du[1][17] ), 
    .A0(\je/dct/tmp12[17] ), .F0(\je/dct/N_1094 ), 
    .F1(\je/dct/un1_tmp_du[6]_1_axb_17_1 ));
  SLICE_2458 SLICE_2458( .D1(\jedw/chg_row ), .C1(\jedw/un1_row_max_1_0 ), 
    .B1(je_done), .D0(\jedw/row_cnt[1] ), .C0(\jedw/row_cnt[0] ), 
    .B0(\jedw/row_cnt[2] ), .A0(\jedw/row_max ), .F0(\jedw/un1_row_max_1_0 ), 
    .F1(\jedw/un1_chg_row_1 ));
  SLICE_2459 SLICE_2459( .D1(\jedw/col_max ), .C1(\jedw/N_177 ), .B1(je_done), 
    .D0(\jedw/row_max ), .C0(\jedw/un1_row_max_1_0 ), .A0(\jedw/chg_row ), 
    .F0(\jedw/N_177 ), .F1(\jedw/col_idx15 ));
  SLICE_2461 SLICE_2461( .D1(\jdts/un6_row_idx_cry_2_0_S1_0 ), 
    .C1(\jdts/col_idx16 ), .B1(\jdts/row_y[6] ), .A1(\jdts/col_idx17 ), 
    .D0(\jdts/row_max ), .C0(\jdts/N_456_1 ), .B0(\jdts/col_max ), 
    .A0(\jdts/chg_row ), .F0(\jdts/col_idx16 ), .F1(\jdts/row_idx_6_0[6] ));
  SLICE_2462 SLICE_2462( .D1(\jdts/chg_col ), .C1(\jdts/N_456_1 ), 
    .B1(\jdts/un1_col_max_1_0 ), .D0(\jdts/row_cnt[1] ), .C0(\jdts/row_max ), 
    .B0(\jdts/row_cnt[2] ), .A0(\jdts/row_cnt[0] ), .F0(\jdts/N_456_1 ), 
    .F1(\jdts/un1_chg_row_2 ));
  SLICE_2463 SLICE_2463( .DI1(\esp32_spi/byte_received/sig_222/FeedThruLUT ), 
    .D1(\esp32_spi/byte_received ), .D0(\jdts/N_67_mux ), .C0(\jdts/N_76 ), 
    .B0(esp32_spi_rd), .A0(\jdts/c_state[1] ), .CLK(pclk_c), .Q1(esp32_spi_rd), 
    .F0(\jdts/N_37 ), .F1(\esp32_spi/byte_received/sig_222/FeedThruLUT ));
  SLICE_2464 SLICE_2464( .D1(\jdts/m19_e_4 ), .C1(\jdts/m19_e_5 ), 
    .B1(esp32_spi_rd), .A1(\jdts/m19_e_6 ), .D0(\hd_addr[0] ), 
    .C0(\hd_addr[3] ), .B0(\hd_addr[2] ), .A0(\hd_addr[1] ), 
    .F0(\jdts/m19_e_5 ), .F1(\jdts/N_67_mux ));
  SLICE_2465 SLICE_2465( .C1(\jdts/un1_col_max_1_0 ), .B1(\jdts/chg_col ), 
    .D0(\jdts/col_cnt[2] ), .C0(\jdts/col_max ), .B0(\jdts/col_cnt[0] ), 
    .A0(\jdts/col_cnt[1] ), .F0(\jdts/un1_col_max_1_0 ), .F1(\jdts/chg_row ));
  SLICE_2466 SLICE_2466( .D1(\jdts/col_idx14 ), .C1(\jdts/col_idx19 ), 
    .B1(\jdts/c_state[0] ), .A1(\jdts/eoi_reg_7_sn_N_6_mux ), 
    .D0(\jdts/row_max ), .C0(\jdts/chg_col ), .B0(\jdts/col_max ), 
    .A0(\jdts/un1_col_max_1_0 ), .F0(\jdts/col_idx19 ), 
    .F1(\jdts/col_idxe_0_i ));
  SLICE_2467 SLICE_2467( .D1(\jdts/chg_col ), .C1(\jdts/un1_col_max_1_0 ), 
    .B1(\jdts/row_max ), .A1(\jdts/c_state_20_d ), .D0(\jdts/c_state[3] ), 
    .C0(\jdts/addr_lsb ), .B0(\jdts/c_state[0] ), .A0(\jdts/c_state[1] ), 
    .F0(\jdts/chg_col ), .F1(\jdts/un1_row_cnt6_0 ));
  SLICE_2468 SLICE_2468( .D1(\jdts/eoi_reg_7_sn_N_6_mux ), 
    .C1(\jdts/c_state[0] ), .A1(\jdts/col_idx19 ), 
    .D0(\jdts/eoi_reg_7_sn_N_6_mux ), .C0(\jdts/c_state[0] ), 
    .B0(\jdts/col_max ), .A0(\jdts/chg_col ), .F0(\jdts/un1_col_cnt8_0 ), 
    .F1(\jdts/row_idxe_0_i ));
  SLICE_2469 SLICE_2469( .D1(\hd_data[3] ), .C1(\jdts/eoi_reg_7_3_ns_1[3] ), 
    .B1(\jpeg_size[3] ), .A1(\jdts/c_state[2] ), .D0(\jdts/c_state[1] ), 
    .C0(\mem_datar[3] ), .B0(\jdts/c_state[2] ), .A0(\jpeg_size[11] ), 
    .F0(\jdts/eoi_reg_7_3_ns_1[3] ), .F1(\jdts/N_221 ));
  SLICE_2471 SLICE_2471( .D1(\jdts/eoi_reg_7_3_ns_1[5] ), 
    .C1(\jdts/c_state[2] ), .B1(\hd_data[5] ), .A1(\jpeg_size[5] ), 
    .D0(\jpeg_size[13] ), .C0(\mem_datar[5] ), .B0(\jdts/c_state[2] ), 
    .A0(\jdts/c_state[1] ), .F0(\jdts/eoi_reg_7_3_ns_1[5] ), .F1(\jdts/N_223 ));
  SLICE_2473 SLICE_2473( .D1(\jdts/c_state[2] ), 
    .C1(\jdts/eoi_reg_7_3_ns_1[0] ), .B1(\hd_data[0] ), .A1(\jpeg_size[0] ), 
    .D0(\mem_datar[0] ), .C0(\jdts/c_state[2] ), .B0(\jpeg_size[8] ), 
    .A0(\jdts/c_state[1] ), .F0(\jdts/eoi_reg_7_3_ns_1[0] ), .F1(\jdts/N_218 ));
  SLICE_2475 SLICE_2475( .D1(\hd_data[1] ), .C1(\jdts/eoi_reg_7_3_ns_1[1] ), 
    .B1(\jdts/c_state[2] ), .A1(\jpeg_size[1] ), .D0(\jpeg_size[9] ), 
    .C0(\jdts/c_state[2] ), .B0(\mem_datar[1] ), .A0(\jdts/c_state[1] ), 
    .F0(\jdts/eoi_reg_7_3_ns_1[1] ), .F1(\jdts/N_219 ));
  SLICE_2477 SLICE_2477( .D1(\jpeg_size[2] ), .C1(\jdts/eoi_reg_7_3_ns_1[2] ), 
    .B1(\hd_data[2] ), .A1(\jdts/c_state[2] ), .D0(\jdts/c_state[2] ), 
    .C0(\mem_datar[2] ), .B0(\jdts/c_state[1] ), .A0(\jpeg_size[10] ), 
    .F0(\jdts/eoi_reg_7_3_ns_1[2] ), .F1(\jdts/N_220 ));
  SLICE_2479 SLICE_2479( .D1(\hd_data[4] ), .C1(\jdts/eoi_reg_7_3_ns_1[4] ), 
    .B1(\jdts/c_state[2] ), .A1(\jpeg_size[4] ), .D0(\jpeg_size[12] ), 
    .C0(\jdts/c_state[2] ), .B0(\mem_datar[4] ), .A0(\jdts/c_state[1] ), 
    .F0(\jdts/eoi_reg_7_3_ns_1[4] ), .F1(\jdts/N_222 ));
  SLICE_2481 SLICE_2481( .D1(\hd_data[6] ), .C1(\jdts/eoi_reg_7_3_ns_1[6] ), 
    .B1(\jdts/c_state[2] ), .A1(\jpeg_size[6] ), .D0(\jdts/c_state[1] ), 
    .C0(\jpeg_size[14] ), .B0(\jdts/c_state[2] ), .A0(\mem_datar[6] ), 
    .F0(\jdts/eoi_reg_7_3_ns_1[6] ), .F1(\jdts/N_224 ));
  SLICE_2483 SLICE_2483( .D1(\hd_data[7] ), .C1(\jdts/c_state[2] ), 
    .B1(\jdts/eoi_reg_7_3_ns_1[7] ), .A1(\jpeg_size[7] ), .D0(\mem_datar[7] ), 
    .C0(\jpeg_size[15] ), .B0(\jdts/c_state[2] ), .A0(\jdts/c_state[1] ), 
    .F0(\jdts/eoi_reg_7_3_ns_1[7] ), .F1(\jdts/N_225 ));
  SLICE_2485 SLICE_2485( .D1(\u_OV7670_Controller/LUT/address[2] ), 
    .C1(\u_OV7670_Controller/LUT/m10 ), 
    .B1(\u_OV7670_Controller/LUT/sreg_ret_10_RNO_2 ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/m10 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_10_RNO_0 ));
  SLICE_2486 SLICE_2486( .D1(\u_OV7670_Controller/LUT/address[1] ), 
    .C1(\u_OV7670_Controller/LUT/address[3] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .D0(\u_OV7670_Controller/LUT/address[3] ), 
    .C0(\u_OV7670_Controller/LUT/address[0] ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_10_RNO_2 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_25_RNO_0 ));
  SLICE_2487 SLICE_2487( .D1(\u_OV7670_Controller/LUT/address[1] ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/address[3] ), 
    .A1(\u_OV7670_Controller/LUT/address[0] ), 
    .D0(\u_OV7670_Controller/LUT/address[2] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[0] ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/m136_ns_1_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_3_RNO_0 ));
  SLICE_2488 SLICE_2488( .D1(\u_OV7670_Controller/LUT/address[4] ), 
    .C1(\u_OV7670_Controller/LUT/m5 ), 
    .B1(\u_OV7670_Controller/LUT/m136_ns_1_1 ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[0] ), 
    .A0(\u_OV7670_Controller/LUT/address[3] ), 
    .F0(\u_OV7670_Controller/LUT/m5 ), 
    .F1(\u_OV7670_Controller/LUT/m136_ns_1 ));
  SLICE_2489 SLICE_2489( .D1(\u_OV7670_Controller/LUT/address[4] ), 
    .C1(\u_OV7670_Controller/LUT/m9_ns_1 ), .B1(\u_OV7670_Controller/LUT/m5 ), 
    .A1(\u_OV7670_Controller/LUT/address[5] ), 
    .D0(\u_OV7670_Controller/LUT/address_ret ), 
    .C0(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[5] ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/m9_ns_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_3_15ro_i ));
  SLICE_2491 SLICE_2491( .D1(\u_OV7670_Controller/LUT/address[0] ), 
    .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/address[3] ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address[2] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/m21_ns_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_6_RNO_0 ));
  SLICE_2492 SLICE_2492( .D1(\u_OV7670_Controller/LUT/m19 ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/m21_ns_1 ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[3] ), 
    .F0(\u_OV7670_Controller/LUT/m19 ), .F1(\u_OV7670_Controller/LUT/m21_ns ));
  SLICE_2493 SLICE_2493( .D1(\n_state_3_0_.N_11 ), .C1(\c_state[2] ), 
    .B1(\c_state[1] ), .D0(\yty.raw_rd_done_10 ), .C0(\yty.raw_rd_done_14 ), 
    .B0(\c_state[3] ), .A0(\yty.raw_rd_done_9 ), .F0(\n_state_3_0_.N_11 ), 
    .F1(\n_state_3_0_.N_19 ));
  SLICE_2495 SLICE_2495( .DI1(\img_req_c/sig_012/FeedThruLUT ), .C1(img_req_c), 
    .D0(img_req_c), .C0(pixel_wr_disable), .B0(\c_state[1] ), 
    .A0(\c_state[3] ), .CE(q_vsync), .CLK(pclk_c), .Q1(pixel_wr_disable), 
    .F0(m7_am), .F1(\img_req_c/sig_012/FeedThruLUT ));
  SLICE_2496 SLICE_2496( .C1(m7_bm), .B1(m7_am), .A1(\c_state[2] ), 
    .C0(\je_done_fl[2] ), .B0(\c_state[1] ), .A0(yty_ready), .F0(m7_bm), 
    .F1(\n_state_3_0_.N_8 ));
  SLICE_2498 SLICE_2498( .D1(\yty/row_cnt[2] ), .C1(\yty/row_chg ), 
    .B1(\yty/row_cnt[1] ), .A1(\yty/row_cnt[0] ), .D0(\yty/addr_lsb ), 
    .C0(\yty/col_cnt[0] ), .B0(\yty/col_cnt[1] ), .A0(\yty/col_cnt[2] ), 
    .F0(\yty/row_chg ), .F1(yty_ready));
  SLICE_2499 SLICE_2499( .D1(\pix_per_line[9] ), .C1(q_href_2_3), 
    .B1(\pix_per_line[8] ), .A1(\pix_per_line[7] ), .D0(href_c), 
    .C0(\pix_per_line[10] ), .A0(\pix_per_line[11] ), .F0(q_href_2_3), 
    .F1(q_href_2_5));
  SLICE_2501 SLICE_2501( .D1(\je/mult1_inf_abs0[3] ), 
    .C1(\je.un5_QNT_DU.if_generate_plus.mult1_un3_sum_c3 ), 
    .B1(\je/mult1_inf_abs0[5] ), .A1(\je/mult1_inf_abs0[4] ), 
    .D0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .C0(\je.fdtbl_rom_d[0] ), .B0(\je.dctdu_ram_do[17] ), .A0(G_5_i_0), 
    .F0(\je.un5_QNT_DU.if_generate_plus.mult1_un3_sum_c3 ), 
    .F1(\je/mult1_un10_sum_1_axb_5 ));
  SLICE_2502 SLICE_2502( .D1(\je/mult1_inf_abs0[7] ), 
    .C1(\je/mult1_un3_sum[6] ), .B1(\je/mult1_temp_b_2_a0_4[7] ), 
    .A1(\je/mult1_temp_b_2_a0_5[7] ), .D0(\je/mult1_inf_abs0[6] ), 
    .C0(\je/mult1_inf_abs0[3] ), .B0(\je/mult1_un3_sum_ac0_13_2_0 ), 
    .A0(\je.un5_QNT_DU.if_generate_plus.mult1_un3_sum_c3 ), 
    .F0(\je/mult1_un3_sum[6] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II_0 ));
  SLICE_2503 SLICE_2503( .D1(\cam_buf/rd_data_reg_RNO_4[0] ), 
    .C1(\cam_buf/rd_data_reg_RNO_3[0] ), .B1(\mem_addrr[1] ), 
    .A1(\mem_addrr[2] ), .D0(\mem_addrr[0] ), .B0(\cam_buf/ram_rdata0[0] ), 
    .A0(\cam_buf/ram_rdata0[8] ), .F0(\cam_buf/rd_data_reg_RNO_3[0] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[0] ));
  SLICE_2505 SLICE_2505( .D1(\mem_addrr[1] ), 
    .C1(\cam_buf/rd_data_reg_RNO_4[1] ), .B1(\cam_buf/rd_data_reg_RNO_3[1] ), 
    .A1(\mem_addrr[2] ), .D0(\cam_buf/ram_rdata0[9] ), 
    .C0(\cam_buf/ram_rdata0[1] ), .B0(\mem_addrr[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_3[1] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[1] ));
  SLICE_2507 SLICE_2507( .D1(\mem_addrr[2] ), 
    .C1(\cam_buf/rd_data_reg_RNO_3[2] ), .B1(\mem_addrr[1] ), 
    .A1(\cam_buf/rd_data_reg_RNO_4[2] ), .D0(\cam_buf/ram_rdata0[2] ), 
    .C0(\mem_addrr[0] ), .A0(\cam_buf/ram_rdata0[10] ), 
    .F0(\cam_buf/rd_data_reg_RNO_3[2] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[2] ));
  SLICE_2509 SLICE_2509( .D1(\mem_addrr[1] ), 
    .C1(\cam_buf/rd_data_reg_RNO_3[3] ), .B1(\cam_buf/rd_data_reg_RNO_4[3] ), 
    .A1(\mem_addrr[2] ), .D0(\cam_buf/ram_rdata0[3] ), .B0(\mem_addrr[0] ), 
    .A0(\cam_buf/ram_rdata0[11] ), .F0(\cam_buf/rd_data_reg_RNO_3[3] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[3] ));
  SLICE_2511 SLICE_2511( .D1(\cam_buf/rd_data_reg_RNO_3[4] ), 
    .C1(\mem_addrr[2] ), .B1(\cam_buf/rd_data_reg_RNO_4[4] ), 
    .A1(\mem_addrr[1] ), .D0(\cam_buf/ram_rdata0[4] ), .C0(\mem_addrr[0] ), 
    .A0(\cam_buf/ram_rdata0[12] ), .F0(\cam_buf/rd_data_reg_RNO_3[4] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[4] ));
  SLICE_2513 SLICE_2513( .D1(\mem_addrr[2] ), 
    .C1(\cam_buf/rd_data_reg_RNO_4[5] ), .B1(\cam_buf/rd_data_reg_RNO_3[5] ), 
    .A1(\mem_addrr[1] ), .D0(\cam_buf/ram_rdata0[13] ), .C0(\mem_addrr[0] ), 
    .B0(\cam_buf/ram_rdata0[5] ), .F0(\cam_buf/rd_data_reg_RNO_3[5] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[5] ));
  SLICE_2515 SLICE_2515( .D1(\mem_addrr[2] ), .C1(\mem_addrr[1] ), 
    .B1(\cam_buf/rd_data_reg_RNO_3[6] ), .A1(\cam_buf/rd_data_reg_RNO_4[6] ), 
    .C0(\mem_addrr[0] ), .B0(\cam_buf/ram_rdata0[6] ), 
    .A0(\cam_buf/ram_rdata0[14] ), .F0(\cam_buf/rd_data_reg_RNO_3[6] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[6] ));
  SLICE_2518 SLICE_2518( .D1(\cam_buf/rd_data_reg_RNO_3[7] ), 
    .C1(\mem_addrr[1] ), .B1(\cam_buf/rd_data_reg_RNO_4[7] ), 
    .A1(\mem_addrr[2] ), .C0(\cam_buf/ram_rdata1[7] ), .B0(\mem_addrr[0] ), 
    .A0(\cam_buf/ram_rdata1[15] ), .F0(\cam_buf/rd_data_reg_RNO_4[7] ), 
    .F1(\cam_buf/rd_data_reg_11_6_ns_1[7] ));
  SLICE_2519 SLICE_2519( .D1(\cam_buf/w_addr_1_bm[9] ), 
    .C1(\cam_buf/w_addr_1_am[9] ), .B1(mem_wr), .D0(\pixel_cnt[9] ), 
    .C0(\jedf_do[17] ), .A0(je_wr), .F0(\cam_buf/w_addr_1_bm[9] ), 
    .F1(\cam_buf/w_addr_1[9] ));
  SLICE_2520 SLICE_2520( .D1(je_wr), .C1(q_href), .B1(pixel_wr_disable), 
    .A1(jedf_mem_wr), .D0(\c_state[1] ), .C0(\c_state[0] ), .B0(\c_state[2] ), 
    .F0(je_wr), .F1(mem_wr));
  SLICE_2521 SLICE_2521( .C1(\cam_buf/w_addr_1_bm[8] ), .B1(mem_wr), 
    .A1(\cam_buf/w_addr_1_am[8] ), .D0(je_wr), .B0(\pixel_cnt[8] ), 
    .A0(\jedf_do[16] ), .F0(\cam_buf/w_addr_1_bm[8] ), 
    .F1(\cam_buf/w_addr_1[8] ));
  SLICE_2523 SLICE_2523( .D1(\cam_buf/w_addr_1_bm[6] ), .C1(mem_wr), 
    .B1(\cam_buf/w_addr_1_am[6] ), .D0(\pixel_cnt[6] ), .C0(\jedf_do[14] ), 
    .A0(je_wr), .F0(\cam_buf/w_addr_1_bm[6] ), .F1(\cam_buf/w_addr_1[6] ));
  SLICE_2525 SLICE_2525( .C1(\cam_buf/w_addr_1_bm[5] ), 
    .B1(\cam_buf/w_addr_1_am[5] ), .A1(mem_wr), .D0(\jedf_do[13] ), 
    .B0(\pixel_cnt[5] ), .A0(je_wr), .F0(\cam_buf/w_addr_1_bm[5] ), 
    .F1(\cam_buf/w_addr_1[5] ));
  SLICE_2527 SLICE_2527( .D1(mem_wr), .C1(\cam_buf/w_addr_1_bm[15] ), 
    .B1(\cam_buf/w_addr_1_am[15] ), .D0(\jedf_do[23] ), .C0(je_wr), 
    .A0(\pixel_cnt[15] ), .F0(\cam_buf/w_addr_1_bm[15] ), 
    .F1(\cam_buf/w_addr_1[15] ));
  SLICE_2529 SLICE_2529( .D1(\cam_buf/w_addr_1_am[14] ), 
    .C1(\cam_buf/w_addr_1_bm[14] ), .B1(mem_wr), .D0(\pixel_cnt[14] ), 
    .B0(je_wr), .A0(\jedf_do[22] ), .F0(\cam_buf/w_addr_1_bm[14] ), 
    .F1(\cam_buf/w_addr_1[14] ));
  SLICE_2531 SLICE_2531( .D1(mem_wr), .C1(\cam_buf/w_addr_1_bm[11] ), 
    .B1(\cam_buf/w_addr_1_am[11] ), .D0(je_wr), .B0(\pixel_cnt[11] ), 
    .A0(\jedf_do[19] ), .F0(\cam_buf/w_addr_1_bm[11] ), 
    .F1(\cam_buf/w_addr_1[11] ));
  SLICE_2533 SLICE_2533( .D1(mem_wr), .C1(\cam_buf/w_addr_1_bm[3] ), 
    .B1(\cam_buf/w_addr_1_am[3] ), .D0(je_wr), .C0(\pixel_cnt[3] ), 
    .B0(\jedf_do[11] ), .F0(\cam_buf/w_addr_1_bm[3] ), 
    .F1(\cam_buf/w_addr_1[3] ));
  SLICE_2535 SLICE_2535( .D1(\cam_buf/w_addr_1_bm[13] ), .C1(mem_wr), 
    .B1(\cam_buf/w_addr_1_am[13] ), .D0(\jedf_do[21] ), .C0(\pixel_cnt[13] ), 
    .B0(je_wr), .F0(\cam_buf/w_addr_1_bm[13] ), .F1(\cam_buf/w_addr_1[13] ));
  SLICE_2537 SLICE_2537( .D1(\cam_buf/w_addr_1_bm[10] ), .C1(mem_wr), 
    .B1(\cam_buf/w_addr_1_am[10] ), .D0(je_wr), .B0(\pixel_cnt[10] ), 
    .A0(\jedf_do[18] ), .F0(\cam_buf/w_addr_1_bm[10] ), 
    .F1(\cam_buf/w_addr_1[10] ));
  SLICE_2539 SLICE_2539( .D1(mem_wr), .C1(\cam_buf/w_addr_1_bm[12] ), 
    .B1(\cam_buf/w_addr_1_am[12] ), .D0(\jedf_do[20] ), .C0(je_wr), 
    .A0(\pixel_cnt[12] ), .F0(\cam_buf/w_addr_1_bm[12] ), 
    .F1(\cam_buf/w_addr_1[12] ));
  SLICE_2541 SLICE_2541( .D1(mem_wr), .C1(\cam_buf/w_addr_1_bm[16] ), 
    .B1(\cam_buf/w_addr_1_am[16] ), .D0(je_wr), .B0(\pixel_cnt[16] ), 
    .A0(\jedf_do[24] ), .F0(\cam_buf/w_addr_1_bm[16] ), 
    .F1(\cam_buf/w_addr_1[16] ));
  SLICE_2543 SLICE_2543( .D1(mem_wr), .C1(\cam_buf/w_addr_1_bm[4] ), 
    .B1(\cam_buf/w_addr_1_am[4] ), .D0(je_wr), .C0(\jedf_do[12] ), 
    .A0(\pixel_cnt[4] ), .F0(\cam_buf/w_addr_1_bm[4] ), 
    .F1(\cam_buf/w_addr_1[4] ));
  SLICE_2545 SLICE_2545( .C1(\cam_buf/w_addr_1_bm[7] ), 
    .B1(\cam_buf/w_addr_1_am[7] ), .A1(mem_wr), .D0(je_wr), .C0(\jedf_do[15] ), 
    .A0(\pixel_cnt[7] ), .F0(\cam_buf/w_addr_1_bm[7] ), 
    .F1(\cam_buf/w_addr_1[7] ));
  SLICE_2547 SLICE_2547( .C1(\mem_addrw[0] ), .B1(mem_wr), .A1(\mem_addrr[0] ), 
    .C0(je_wr), .B0(\pixel_cnt[0] ), .A0(\jedf_do[8] ), .F0(\mem_addrw[0] ), 
    .F1(\cam_buf/w_addr_1dup[0] ));
  SLICE_2549 SLICE_2549( .C1(mem_wr), .B1(\mem_addrw[1] ), .A1(\mem_addrw[2] ), 
    .C0(mem_wr), .B0(\mem_addrw[2] ), .A0(\mem_addrw[1] ), 
    .F0(\cam_buf/wr_ram[2] ), .F1(\cam_buf/wr_ram[3] ));
  SLICE_2551 SLICE_2551( .D1(\mem_addrw[1] ), .C1(\mem_addrw[2] ), .B1(mem_wr), 
    .D0(je_wr), .C0(\pixel_cnt[2] ), .A0(\jedf_do[10] ), .F0(\mem_addrw[2] ), 
    .F1(\cam_buf/wr_ram[1] ));
  SLICE_2552 SLICE_2552( .D1(mem_wr), .C1(\mem_addrw[1] ), .B1(\mem_addrw[2] ), 
    .D0(je_wr), .B0(\jedf_do[9] ), .A0(\pixel_cnt[1] ), .F0(\mem_addrw[1] ), 
    .F1(\cam_buf/wr_ram[0] ));
  SLICE_2555 SLICE_2555( .C1(\yty/un1_c_state_17_0_i ), 
    .B1(\yty/c_state_RNI2A3F1_1[3] ), .D0(\yty/c_state[1] ), 
    .C0(\yty/c_state[2] ), .B0(\yty/c_state[0] ), .A0(\yty/c_state[3] ), 
    .F0(\yty/c_state_RNI2A3F1_1[3] ), .F1(\yty/un1_c_state_17_0_i_0 ));
  SLICE_2556 SLICE_2556( .C1(\yty/c_state[0] ), .B1(\yty/c_state[2] ), 
    .A1(\yty/c_state[1] ), .D0(\yty/c_state[1] ), .C0(\yty/c_state[3] ), 
    .B0(\yty/c_state[0] ), .A0(\yty/c_state[2] ), 
    .F0(\yty/un1_c_state_17_0_i ), .F1(\yty/ff_din_6_sn_N_4 ));
  SLICE_2557 SLICE_2557( .D1(\yty/img_rowe_0 ), .C1(\yty/addr_lsb ), 
    .B1(\yty/un1_col_cnt ), .A1(\yty/col_max ), .C0(yty_ready), 
    .A0(\yty/img_col14 ), .F0(\yty/img_rowe_0 ), .F1(\yty/img_cole_0_i ));
  SLICE_2558 SLICE_2558( .DI1(\yty/col_cnt_3[2] ), .D1(\yty/col_cnt[0] ), 
    .C1(\yty/col_cnt[2] ), .B1(\yty/col_cnt[1] ), .A1(\yty/addr_lsb ), 
    .D0(\yty/col_cnt[2] ), .B0(\yty/col_cnt[1] ), .A0(\yty/col_cnt[0] ), 
    .CLK(pclk_c), .Q1(\yty/col_cnt[2] ), .F0(\yty/un1_col_cnt ), 
    .F1(\yty/col_cnt_3[2] ));
  SLICE_2559 SLICE_2559( .C1(\yty/N_184_0 ), .B1(\yty/c_state[0] ), 
    .D0(jedf_mem_wr), .C0(\yty/yuv_fifo/un1_fifo_levellt9_0 ), 
    .B0(\yty/N_183_0 ), .A0(\yty/yuv_fifo/fifo_level[9] ), .F0(\yty/N_184_0 ), 
    .F1(\yty/N_187 ));
  SLICE_2561 SLICE_2561( .C1(\yty/img_col14 ), 
    .B1(\yty/un6_img_col_cry_1_0_S1 ), .A1(\yty/img_x[4] ), 
    .D0(\yty/un6_img_col_cry_2_0_S0 ), .C0(\yty/img_x[5] ), 
    .B0(\yty/img_col14 ), .F0(\yty/N_202 ), .F1(\yty/N_201 ));
  SLICE_2562 SLICE_2562( .D1(\yty/row_max_4 ), .C1(\yty/row_max_5 ), 
    .B1(\yty/row_chg ), .A1(\yty/un1_row_cnt ), .D0(\yty/img_row[7] ), 
    .C0(\yty/img_row[3] ), .B0(\yty/img_row[5] ), .A0(\yty/img_row[4] ), 
    .F0(\yty/row_max_5 ), .F1(\yty/img_col14 ));
  SLICE_2563 SLICE_2563( .D1(\yty/col_max ), .B1(\yty/un6_img_row_cry_2_0_S1 ), 
    .A1(\yty/img_y[6] ), .C0(\yty/un6_img_row_cry_1_0_S1 ), 
    .B0(\yty/img_y[4] ), .A0(\yty/col_max ), .F0(\yty/N_216 ), 
    .F1(\yty/N_218 ));
  SLICE_2564 SLICE_2564( .D1(\yty/img_col[0] ), .C1(\yty/col_max_4 ), 
    .B1(\yty/img_col[1] ), .A1(\yty/col_max_5 ), .D0(\yty/img_col[6] ), 
    .C0(\yty/img_col[3] ), .B0(\yty/img_col[2] ), .F0(\yty/col_max_4 ), 
    .F1(\yty/col_max ));
  SLICE_2565 SLICE_2565( .DI1(\yty/img_col17$n0 ), .D1(\yty/row_max_5 ), 
    .C1(yty_ready), .B1(\yty/row_max_4 ), .A1(\yty/col_max ), 
    .D0(\yty/col_max ), .C0(\yty/row_max_4 ), .A0(\yty/row_max_5 ), 
    .CLK(pclk_c), .Q1(\yty/last_blk ), .F0(\yty/img_row_5_sn_N_2 ), 
    .F1(\yty/img_col17$n0 ));
  SLICE_2567 SLICE_2567( .D1(\yty/yuyv[27] ), .C1(\yty/yuyv[11] ), 
    .A1(\yty/ff_din_6_sn_N_3 ), .C0(\yty/yuyv[24] ), 
    .B0(\yty/ff_din_6_sn_N_3 ), .A0(\yty/yuyv[8] ), 
    .F0(\yty/ff_din_esr_RNO_1[0] ), .F1(\yty/ff_din_esr_RNO_1[3] ));
  SLICE_2568 SLICE_2568( .D1(\yty/yuyv[10] ), .C1(\yty/ff_din_6_sn_N_3 ), 
    .A1(\yty/yuyv[26] ), .D0(\yty/c_state[2] ), .B0(\yty/c_state[1] ), 
    .A0(\yty/c_state[0] ), .F0(\yty/ff_din_6_sn_N_3 ), 
    .F1(\yty/ff_din_esr_RNO_1[2] ));
  SLICE_2569 SLICE_2569( .D1(\pixel_cnt[16] ), .C1(q_href), 
    .B1(\yty/un3_pixel_cntlt16 ), .A1(\yty/un3_pixel_cntlto16_3 ), 
    .D0(\pixel_cnt[12] ), .C0(\pixel_cnt[14] ), .B0(\pixel_cnt[15] ), 
    .A0(\pixel_cnt[13] ), .F0(\yty/un3_pixel_cntlto16_3 ), 
    .F1(pixel_cnt_0_sqmuxa));
  SLICE_2570 SLICE_2570( .D1(\je/dct/tmp11[6] ), .D0(\pixel_cnt[11] ), 
    .B0(\pixel_cnt[10] ), .F0(\yty/un3_pixel_cntlt16 ), 
    .F1(\je/dct/tmp11_i[6] ));
  SLICE_2571 SLICE_2571( .D1(\spi_mem_addr[0] ), .C1(\spi_mem_addr[10] ), 
    .B1(\yty/raw_rd_done_8 ), .A1(\yty/raw_rd_done_11 ), 
    .D0(\spi_mem_addr[14] ), .C0(\spi_mem_addr[12] ), .B0(\spi_mem_addr[15] ), 
    .A0(\spi_mem_addr[13] ), .F0(\yty/raw_rd_done_11 ), 
    .F1(\yty.raw_rd_done_14 ));
  SLICE_2573 SLICE_2573( .D1(\yty/c_state[0] ), .C1(\yty/N_183_0 ), 
    .B1(\yty/img_req_reg[0] ), .A1(\yty/img_req_reg[1] ), 
    .D0(\yty/c_state[2] ), .C0(\yty/c_state[1] ), .A0(\yty/c_state[3] ), 
    .F0(\yty/N_183_0 ), .F1(\yty/N_188 ));
  SLICE_2575 SLICE_2575( .D1(\yty/row_max_5 ), .C1(\yty/row_max_4 ), 
    .B1(\yty/col_max ), .A1(yty_ready), .D0(\yty/img_row[2] ), 
    .C0(\yty/img_row[0] ), .B0(\yty/img_row[6] ), .A0(\yty/img_row[1] ), 
    .F0(\yty/row_max_4 ), .F1(\yty/img_col17 ));
  SLICE_2577 SLICE_2577( .D0(\yty/ff_wr ), .C0(\yty/yuv_fifo/full ), 
    .F0(\yty/yuv_fifo/cnt_RNIHBEN[0] ));
  SLICE_2578 SLICE_2578( .D1(\yty/yuv_fifo/fifo_level[1] ), 
    .C1(\yty/yuv_fifo/full_4 ), .B1(\yty/yuv_fifo/fifo_level[0] ), 
    .A1(\yty/yuv_fifo/full_5 ), .D0(\yty/yuv_fifo/fifo_level[5] ), 
    .C0(\yty/yuv_fifo/fifo_level[4] ), .B0(\yty/yuv_fifo/fifo_level[6] ), 
    .A0(\yty/yuv_fifo/fifo_level[9] ), .F0(\yty/yuv_fifo/full_4 ), 
    .F1(\yty/yuv_fifo/full ));
  SLICE_2579 SLICE_2579( .D1(\yty/yuv_fifo/un1_empty_4 ), 
    .C1(\yty/yuv_fifo/un1_empty_5 ), .B1(\yty/yuv_fifo/fifo_level[1] ), 
    .A1(\yty/yuv_fifo/fifo_level[0] ), .D0(\yty/yuv_fifo/fifo_level[3] ), 
    .C0(\yty/yuv_fifo/fifo_level[9] ), .B0(\yty/yuv_fifo/fifo_level[2] ), 
    .A0(\yty/yuv_fifo/fifo_level[8] ), .F0(\yty/yuv_fifo/un1_empty_5 ), 
    .F1(\yty/yuv_fifo/read_pointer_scalar ));
  SLICE_2581 SLICE_2581( .D1(\yty/yuv_fifo/fifo_level[5] ), 
    .C1(\yty/yuv_fifo/un1_fifo_levellto8_2 ), 
    .B1(\yty/yuv_fifo/fifo_level[6] ), .A1(\yty/yuv_fifo/un1_fifo_levellt8 ), 
    .C0(\yty/yuv_fifo/fifo_level[8] ), .B0(\yty/yuv_fifo/fifo_level[7] ), 
    .A0(\yty/yuv_fifo/fifo_level[4] ), 
    .F0(\yty/yuv_fifo/un1_fifo_levellto8_2 ), 
    .F1(\yty/yuv_fifo/un1_fifo_levellt9_0 ));
  SLICE_2584 SLICE_2584( .D1(\yty/yuv_fifo/fifo_level[0] ), 
    .C1(\yty/yuv_fifo/fifo_level[1] ), .B1(\yty/yuv_fifo/full_4 ), 
    .A1(\yty/yuv_fifo/full_5 ), .D0(\yty/yuv_fifo/fifo_level[8] ), 
    .C0(\yty/yuv_fifo/fifo_level[3] ), .B0(\yty/yuv_fifo/fifo_level[7] ), 
    .A0(\yty/yuv_fifo/fifo_level[2] ), .F0(\yty/yuv_fifo/full_5 ), 
    .F1(\yty/yuv_fifo/full_i ));
  SLICE_2585 SLICE_2585( .D1(\je/c_state[1] ), .C1(\je/c_state[0] ), 
    .A1(\je/N_253_mux ), .D0(\je/N_300 ), .C0(\je/N_253_mux ), 
    .B0(\je/c_state[0] ), .A0(\je/c_state[1] ), .F0(\je/N_66 ), 
    .F1(\je/N_223 ));
  SLICE_2586 SLICE_2586( .C1(\je/m47_2 ), .B1(\je/end0pos[0] ), 
    .A1(\je/end0pos[1] ), .D0(\je/end0pos[3] ), .C0(\je/end0pos[5] ), 
    .B0(\je/end0pos[2] ), .A0(\je/end0pos[4] ), .F0(\je/m47_2 ), 
    .F1(\je/N_253_mux ));
  SLICE_2587 SLICE_2587( .D1(\je/ac0_idxe_0 ), .C1(\je/c_state[2] ), 
    .B1(\je/N_1641 ), .A1(\je/c_state[1] ), .D0(\je/c_state[4] ), 
    .C0(\je/c_state[3] ), .B0(\je/c_state[0] ), .A0(\je/c_state[5] ), 
    .F0(\je/N_1641 ), .F1(\je/ac0_cnte_0_0 ));
  SLICE_2589 SLICE_2589( .C1(\je/mult1_un45_sum[8] ), 
    .B1(\je/mult1_un52_sum0[7] ), .A1(\je/mult1_un52_sum1[7] ), 
    .D0(\je/mult1_un45_sum[8] ), .C0(\je/mult1_un2_temp_b_ac0_13 ), 
    .B0(\je/mult1_un52_sum1[7] ), .A0(\je/mult1_un52_sum0[7] ), 
    .F0(\je/mult1_un59_sum_0_axb_8 ), .F1(\je/mult1_un59_sum_1_axb_8 ));
  SLICE_2590 SLICE_2590( .D1(\je/mult1_inf_abs0[1] ), 
    .C1(\je/mult1_un45_sum[8] ), .B1(\je/mult1_un52_sum1[0] ), 
    .A1(\je/mult1_un52_sum0[0] ), 
    .D0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401 ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0 ), 
    .A0(\je/mult1_un45_sum1[8] ), .F0(\je/mult1_un45_sum[8] ), 
    .F1(\je/mult1_un59_sum_1_axb_1 ));
  SLICE_2592 SLICE_2592( .D1(\je/mult1_un45_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01_0 ), 
    .B1(\je/mult1_un59_sum_1_axb_1 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01 ), 
    .D0(\je/mult1_un52_sum0[0] ), .C0(\je/mult1_un38_sum[8] ), 
    .B0(\je/mult1_un45_sum0[8] ), .A0(\je/mult1_un52_sum1[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI5CS38T ));
  SLICE_2593 SLICE_2593( .D1(\je/mult1_un59_sum_1_axb_2 ), 
    .C1(\je/mult1_un45_sum1[8] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1_0 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1 ), 
    .D0(\je/mult1_un52_sum1[1] ), .C0(\je/mult1_inf_abs0[2] ), 
    .B0(\je/mult1_un45_sum[8] ), .A0(\je/mult1_un52_sum0[1] ), 
    .F0(\je/mult1_un59_sum_1_axb_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNI1GR6IM2 ));
  SLICE_2595 SLICE_2595( .D1(\je/mult1_un45_sum1[7] ), 
    .B1(\je/mult1_un45_sum0[7] ), .A1(\je/mult1_un38_sum[8] ), 
    .D0(\je/mult1_un2_temp_b_ac0_13 ), .C0(\je/mult1_un45_sum0[7] ), 
    .B0(\je/mult1_un38_sum[8] ), .A0(\je/mult1_un45_sum1[7] ), 
    .F0(\je/mult1_un52_sum_0_axb_8 ), .F1(\je/mult1_un52_sum_1_axb_8 ));
  SLICE_2596 SLICE_2596( .D1(\je/mult1_un45_sum1[0] ), 
    .C1(\je/mult1_un38_sum[8] ), .B1(\je/mult1_inf_abs0[1] ), 
    .A1(\je/mult1_un45_sum0[0] ), .D0(\je/mult1_un31_sum[8] ), 
    .B0(\je/mult1_un38_sum0[8] ), .A0(\je/mult1_un38_sum1[8] ), 
    .F0(\je/mult1_un38_sum[8] ), .F1(\je/mult1_un52_sum_1_axb_1 ));
  SLICE_2598 SLICE_2598( .D1(\je/mult1_un52_sum1[8] ), 
    .C1(\je/mult1_un45_sum[8] ), .A1(\je/mult1_un52_sum0[8] ), 
    .D0(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3_0 ), 
    .C0(\je/mult1_un52_sum_1_axb_1 ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3 ), 
    .A0(\je/mult1_un38_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIQ78DQ62 ), 
    .F1(\je/mult1_un52_sum[8] ));
  SLICE_2599 SLICE_2599( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3 ), 
    .C1(\je/mult1_un52_sum_1_axb_2 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_0 ), 
    .A1(\je/mult1_un38_sum1[8] ), .D0(\je/mult1_un38_sum[8] ), 
    .C0(\je/mult1_inf_abs0[2] ), .B0(\je/mult1_un45_sum1[1] ), 
    .A0(\je/mult1_un45_sum0[1] ), .F0(\je/mult1_un52_sum_1_axb_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIML2LM22 ));
  SLICE_2601 SLICE_2601( .D1(\je/mult1_un38_sum1[8] ), 
    .C1(\je/mult1_un52_sum_1_axb_4 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3_0 ), 
    .D0(\je/mult1_un45_sum0[3] ), .C0(\je/mult1_inf_abs0[4] ), 
    .B0(\je/mult1_un38_sum[8] ), .A0(\je/mult1_un45_sum1[3] ), 
    .F0(\je/mult1_un52_sum_1_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNITMNIB22 ));
  SLICE_2603 SLICE_2603( .D1(\je/mult1_un38_sum1[8] ), 
    .C1(\je/mult1_un52_sum_1_s_3_sf ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_2 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_1 ), 
    .D0(\je/mult1_un38_sum[8] ), .C0(\je/mult1_un45_sum0[2] ), 
    .B0(\je/mult1_inf_abs0[3] ), .A0(\je/mult1_un45_sum1[2] ), 
    .F0(\je/mult1_un52_sum_1_s_3_sf ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIPL2LM22 ));
  SLICE_2605 SLICE_2605( .D0(\je/N_3_0 ), .C0(\je/c_state[2] ), 
    .B0(\je/N_293 ), .A0(\je/N_11_0 ), .F0(\je/m184_am ));
  SLICE_2608 SLICE_2608( .C1(\je/N_38 ), .A1(\je/N_300 ), .D0(\je/ac0_idx[5] ), 
    .C0(\je/i8_mux ), .B0(\je/end0pos[5] ), .A0(\je/ac0_idx[6] ), 
    .F0(\je/N_38 ), .F1(\je/N_309_mux ));
  SLICE_2609 SLICE_2609( .C1(\je/m227_am ), .B1(\je/m227_bm ), 
    .A1(\je/c_state[5] ), .D0(\je/N_5_0 ), .B0(\je/c_state[2] ), 
    .A0(\je/N_223 ), .F0(\je/m227_am ), .F1(\je/i78_mux_0 ));
  SLICE_2611 SLICE_2611( .D1(\je/c_state[2] ), .C1(\je/N_11_0 ), 
    .B1(\je/N_3_0 ), .A1(\je/N_293 ), .D0(\je/N_121 ), .C0(\je/c_state[1] ), 
    .F0(\je/N_11_0 ), .F1(\je/m211_am ));
  SLICE_2612 SLICE_2612( .D0(\je/m211_am ), .C0(\je/m211_bm ), 
    .A0(\je/c_state[4] ), .F0(\je/N_212 ));
  SLICE_2613 SLICE_2613( .D1(\je/mult1_un31_sum[8] ), 
    .C1(\je/mult1_un38_sum1[7] ), .A1(\je/mult1_un38_sum0[7] ), 
    .D0(\je/mult1_un38_sum0[7] ), .C0(\je/mult1_un2_temp_b_ac0_13 ), 
    .B0(\je/mult1_un38_sum1[7] ), .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/mult1_un45_sum_0_axb_8 ), .F1(\je/mult1_un45_sum_1_axb_8 ));
  SLICE_2614 SLICE_2614( .D1(\je/mult1_un17_sum1[8] ), 
    .C1(\je/mult1_un31_sum_1_axb_1 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91_0 ), 
    .D0(\je/mult1_un31_sum0[8] ), .B0(\je/mult1_un31_sum1[8] ), 
    .A0(\je/mult1_un24_sum[8] ), .F0(\je/mult1_un31_sum[8] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIA4O04B ));
  SLICE_2615 SLICE_2615( .D1(\je/mult1_un31_sum1[8] ), 
    .C1(\je/mult1_un45_sum_1_axb_1 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1_0 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1 ), 
    .D0(\je/mult1_un31_sum[8] ), .C0(\je/mult1_un38_sum1[0] ), 
    .B0(\je/mult1_un38_sum0[0] ), .A0(\je/mult1_inf_abs0[1] ), 
    .F0(\je/mult1_un45_sum_1_axb_1 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIGP3ITM ));
  SLICE_2617 SLICE_2617( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2 ), 
    .C1(\je/mult1_un45_sum_1_axb_2 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_0 ), 
    .A1(\je/mult1_un31_sum1[8] ), .D0(\je/mult1_un38_sum1[1] ), 
    .C0(\je/mult1_un31_sum[8] ), .B0(\je/mult1_un38_sum0[1] ), 
    .A0(\je/mult1_inf_abs0[2] ), .F0(\je/mult1_un45_sum_1_axb_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNI0BMRB83 ));
  SLICE_2619 SLICE_2619( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_1 ), 
    .C1(\je/mult1_un45_sum_1_axb_3 ), .B1(\je/mult1_un31_sum1[8] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_2 ), 
    .D0(\je/mult1_inf_abs0[3] ), .C0(\je/mult1_un38_sum1[2] ), 
    .B0(\je/mult1_un38_sum0[2] ), .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/mult1_un45_sum_1_axb_3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNI3BMRB83 ));
  SLICE_2621 SLICE_2621( .D1(\je/c_state[1] ), .C1(\je/c_state[2] ), 
    .B1(\je/c_state[0] ), .A1(\je/N_38 ), .D0(\je/c_state[2] ), 
    .C0(\je/c_state[1] ), .B0(\je/N_38 ), .A0(\je/c_state[0] ), 
    .F0(\je/m207_am ), .F1(\je/m26_bm ));
  SLICE_2624 SLICE_2624( .D1(\je/c_state[0] ), .C1(\je/N_38 ), 
    .B1(\je/c_state[1] ), .A1(\je/c_state[2] ), .D0(\je/c_state[0] ), 
    .A0(\je/c_state[1] ), .F0(\je/N_7_i_i_0_0 ), .F1(\je/m42_am_0 ));
  SLICE_2625 SLICE_2625( .D1(\je/m94_ns_1 ), .C1(\je/N_84 ), 
    .B1(\je/c_state[4] ), .A1(\je/c_state[5] ), .D0(\je/c_state[2] ), 
    .B0(\je/N_83 ), .A0(\je/N_66 ), .F0(\je/N_84 ), .F1(\je/N_95 ));
  SLICE_2627 SLICE_2627( .D1(\je/mult1_un31_sum0[7] ), 
    .C1(\je/mult1_un24_sum[8] ), .A1(\je/mult1_un31_sum1[7] ), 
    .D0(\je/mult1_un24_sum[8] ), .C0(\je/mult1_un2_temp_b_ac0_13 ), 
    .B0(\je/mult1_un31_sum1[7] ), .A0(\je/mult1_un31_sum0[7] ), 
    .F0(\je/mult1_un38_sum_0_axb_8 ), .F1(\je/mult1_un38_sum_1_axb_8 ));
  SLICE_2628 SLICE_2628( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3_0 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3 ), 
    .B1(\je/mult1_un24_sum_1_axb_1 ), .A1(\je/mult1_un10_sum1[8] ), 
    .D0(\je/mult1_un24_sum1[8] ), .B0(\je/mult1_un17_sum[8] ), 
    .A0(\je/mult1_un24_sum0[8] ), .F0(\je/mult1_un24_sum[8] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIVAK18L ));
  SLICE_2629 SLICE_2629( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB ), 
    .C1(\je/mult1_un38_sum_1_axb_1 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB_0 ), 
    .A1(\je/mult1_un24_sum1[8] ), .D0(\je/mult1_un31_sum1[0] ), 
    .C0(\je/mult1_un31_sum0[0] ), .B0(\je/mult1_un24_sum[8] ), 
    .A0(\je/mult1_inf_abs0[1] ), .F0(\je/mult1_un38_sum_1_axb_1 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI1U757M3 ));
  SLICE_2631 SLICE_2631( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_0 ), 
    .C1(\je/mult1_un38_sum_1_axb_2 ), .B1(\je/mult1_un24_sum1[8] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12 ), 
    .D0(\je/mult1_inf_abs0[2] ), .C0(\je/mult1_un31_sum1[1] ), 
    .B0(\je/mult1_un31_sum0[1] ), .A0(\je/mult1_un24_sum[8] ), 
    .F0(\je/mult1_un38_sum_1_axb_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIDSGJAN ));
  SLICE_2633 SLICE_2633( .D1(\je/mult1_un24_sum1[8] ), 
    .C1(\je/mult1_un38_sum_1_axb_3 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_2 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_1 ), 
    .D0(\je/mult1_inf_abs0[3] ), .C0(\je/mult1_un24_sum[8] ), 
    .B0(\je/mult1_un31_sum0[2] ), .A0(\je/mult1_un31_sum1[2] ), 
    .F0(\je/mult1_un38_sum_1_axb_3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIGSGJAN ));
  SLICE_2635 SLICE_2635( .D1(\je/c_state[4] ), .C1(\je/m220_am ), 
    .A1(\je/m220_bm ), .D0(\je/N_38 ), .C0(\je/c_state[0] ), 
    .B0(\je/c_state[2] ), .A0(\je/c_state[1] ), .F0(\je/m220_am ), 
    .F1(\je/N_221_0 ));
  SLICE_2637 SLICE_2637( .D1(\je/mult1_un24_sum0[7] ), 
    .B1(\je/mult1_un24_sum1[7] ), .A1(\je/mult1_un17_sum[8] ), 
    .D0(\je/mult1_un17_sum[8] ), .C0(\je/mult1_un24_sum1[7] ), 
    .B0(\je/mult1_un2_temp_b_ac0_13 ), .A0(\je/mult1_un24_sum0[7] ), 
    .F0(\je/mult1_un31_sum_0_axb_8 ), .F1(\je/mult1_un31_sum_1_axb_8 ));
  SLICE_2638 SLICE_2638( .D1(\je/mult1_un24_sum1[0] ), 
    .C1(\je/mult1_un17_sum[8] ), .B1(\je/mult1_un24_sum0[0] ), 
    .A1(\je/mult1_inf_abs0[1] ), .D0(\je/mult1_un10_sum[8] ), 
    .C0(\je/mult1_un17_sum0[8] ), .A0(\je/mult1_un17_sum1[8] ), 
    .F0(\je/mult1_un17_sum[8] ), .F1(\je/mult1_un31_sum_1_axb_1 ));
  SLICE_2641 SLICE_2641( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02_0 ), 
    .C1(\je/mult1_un31_sum_1_axb_2 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02 ), 
    .A1(\je/mult1_un17_sum1[8] ), .D0(\je/mult1_un24_sum0[1] ), 
    .C0(\je/mult1_un17_sum[8] ), .B0(\je/mult1_un24_sum1[1] ), 
    .A0(\je/mult1_inf_abs0[2] ), .F0(\je/mult1_un31_sum_1_axb_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIU2FJMF2 ));
  SLICE_2643 SLICE_2643( .D1(\je/fdtbl_rom_d_o[1] ), 
    .C1(\je/dctdu_ram_do_o[17] ), .B1(\je/fdtbl_rom_d_o[0] ), 
    .A1(\je/fdtbl_rom_d_o[2] ), .D0(\je/N_213 ), .C0(\je/mult1_un122_sum[8] ), 
    .B0(\je/dctdu_ram_do_o[17] ), .A0(\je/N_7 ), .F0(\je/QNT_DU[0] ), 
    .F1(\je/I_9_and ));
  SLICE_2645 SLICE_2645( .C1(\je/mult1_un17_sum1[7] ), 
    .B1(\je/mult1_un17_sum0[7] ), .A1(\je/mult1_un10_sum[8] ), 
    .D0(\je/mult1_un17_sum1[7] ), .C0(\je/mult1_un2_temp_b_ac0_13 ), 
    .B0(\je/mult1_un10_sum[8] ), .A0(\je/mult1_un17_sum0[7] ), 
    .F0(\je/mult1_un24_sum_0_axb_8 ), .F1(\je/mult1_un24_sum_1_axb_8 ));
  SLICE_2646 SLICE_2646( .D1(\je/mult1_inf_abs0[1] ), 
    .C1(\je/mult1_un10_sum[8] ), .B1(\je/mult1_un17_sum0[0] ), 
    .A1(\je/mult1_un17_sum1[0] ), .D0(\je/mult1_un10_sum1[8] ), 
    .C0(\je/mult1_un10_sum0[8] ), .B0(\je/mult1_un3_sum_c7 ), 
    .A0(\je/mult1_inf_abs0[7] ), .F0(\je/mult1_un10_sum[8] ), 
    .F1(\je/mult1_un24_sum_1_axb_1 ));
  SLICE_2649 SLICE_2649( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_2 ), 
    .C1(\je/mult1_un24_sum_1_axb_3 ), .B1(\je/mult1_un10_sum1[8] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_1 ), 
    .D0(\je/mult1_un17_sum0[2] ), .C0(\je/mult1_inf_abs0[3] ), 
    .B0(\je/mult1_un10_sum[8] ), .A0(\je/mult1_un17_sum1[2] ), 
    .F0(\je/mult1_un24_sum_1_axb_3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIOHA35M1 ));
  SLICE_2651 SLICE_2651( .D1(\je/mult1_un10_sum1[8] ), 
    .C1(\je/mult1_un24_sum_1_axb_4 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_0 ), 
    .D0(\je/mult1_un10_sum[8] ), .C0(\je/mult1_inf_abs0[4] ), 
    .B0(\je/mult1_un17_sum1[3] ), .A0(\je/mult1_un17_sum0[3] ), 
    .F0(\je/mult1_un24_sum_1_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIGHU01V3 ));
  SLICE_2653 SLICE_2653( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_2 ), 
    .C1(\je/mult1_un24_sum_1_axb_5 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_1 ), 
    .A1(\je/mult1_un10_sum1[8] ), .D0(\je/mult1_un17_sum0[4] ), 
    .C0(\je/mult1_inf_abs0[5] ), .B0(\je/mult1_un10_sum[8] ), 
    .A0(\je/mult1_un17_sum1[4] ), .F0(\je/mult1_un24_sum_1_axb_5 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNIHHU01V3 ));
  SLICE_2655 SLICE_2655( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE ), 
    .C1(\je/mult1_un24_sum_1_s_2_sf ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_0 ), 
    .A1(\je/mult1_un10_sum1[8] ), .D0(\je/mult1_inf_abs0[2] ), 
    .C0(\je/mult1_un17_sum1[1] ), .B0(\je/mult1_un17_sum0[1] ), 
    .A0(\je/mult1_un10_sum[8] ), .F0(\je/mult1_un24_sum_1_s_2_sf ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNILHA35M1 ));
  SLICE_2657 SLICE_2657( .D1(\je/QNT_DU_ret_RNIUJTAM63_0 ), 
    .C1(\je/mult1_un122_sum_0_axb_1 ), .B1(\je/QNT_DU_ret_RNIUJTAM63 ), 
    .A1(\je/mult1_un108_sum1[8] ), .D0(\je/mult1_un2_temp_b_o[1] ), 
    .C0(\je/mult1_un115_sum0[0] ), .B0(\je/mult1_un108_sum[8] ), 
    .A0(\je/mult1_un115_sum1[0] ), .F0(\je/mult1_un122_sum_0_axb_1 ), 
    .F1(\je/QNT_DU_ret_RNILC65N83 ));
  SLICE_2659 SLICE_2659( .D1(\je/QNT_DU_ret_RNIE18CJP1_0 ), 
    .C1(\je/mult1_un122_sum_0_axb_2 ), .B1(\je/mult1_un108_sum1[8] ), 
    .A1(\je/QNT_DU_ret_RNIE18CJP1_2 ), .D0(\je/mult1_un115_sum0[1] ), 
    .C0(\je/mult1_un108_sum[8] ), .B0(\je/mult1_un115_sum1[1] ), 
    .A0(\je/mult1_un2_temp_b_o[2] ), .F0(\je/mult1_un122_sum_0_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNI2L59E13 ));
  SLICE_2661 SLICE_2661( .D1(\je/QNT_DU_ret_RNIE18CJP1_1 ), 
    .C1(\je/mult1_un122_sum_0_axb_3 ), .B1(\je/QNT_DU_ret_RNIE18CJP1 ), 
    .A1(\je/mult1_un108_sum1[8] ), .D0(\je/mult1_un115_sum0[2] ), 
    .C0(\je/mult1_un108_sum[8] ), .B0(\je/mult1_un2_temp_b_o[3] ), 
    .A0(\je/mult1_un115_sum1[2] ), .F0(\je/mult1_un122_sum_0_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNI8K59E13 ));
  SLICE_2663 SLICE_2663( .D1(\je/QNT_DU_ret_RNI86RJID1 ), 
    .C1(\je/mult1_un122_sum_0_axb_4 ), .B1(\je/mult1_un108_sum1[8] ), 
    .A1(\je/QNT_DU_ret_RNI86RJID1_0 ), .D0(\je/mult1_un2_temp_b_o[4] ), 
    .C0(\je/mult1_un115_sum1[3] ), .B0(\je/mult1_un108_sum[8] ), 
    .A0(\je/mult1_un115_sum0[3] ), .F0(\je/mult1_un122_sum_0_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNIJ2VVBT1 ));
  SLICE_2665 SLICE_2665( .D1(\je/mult1_un115_sum1[7] ), 
    .C1(\je/mult1_un115_sum0[7] ), .B1(\je/mult1_un108_sum[8] ), 
    .D0(\je/mult1_un2_temp_b_o[8] ), .C0(\je/mult1_un108_sum[8] ), 
    .B0(\je/mult1_un115_sum0[7] ), .A0(\je/mult1_un115_sum1[7] ), 
    .F0(\je/mult1_un122_sum_0_axb_8 ), .F1(\je/mult1_un122_sum_1_axb_8 ));
  SLICE_2666 SLICE_2666( .D1(\je/QNT_DU_ret_RNIE74CKU3_0 ), 
    .C1(\je/mult1_un94_sum1[8] ), .B1(\je/QNT_DU_ret_RNIE74CKU3 ), 
    .A1(\je/mult1_un108_sum_0_axb_1 ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_un108_sum1[8] ), .B0(\je/mult1_un108_sum0[8] ), 
    .F0(\je/mult1_un108_sum[8] ), .F1(\je/QNT_DU_ret_RNI5PQK863 ));
  SLICE_2667 SLICE_2667( .D1(\je/mult1_un108_sum1[8] ), 
    .C1(\je/mult1_un122_sum_1_axb_1 ), .B1(\je/QNT_DU_ret_RNIUJTAM63 ), 
    .A1(\je/QNT_DU_ret_RNIUJTAM63_0 ), .D0(\je/mult1_un108_sum[8] ), 
    .C0(\je/mult1_un115_sum0[0] ), .B0(\je/mult1_inf_abs0_o[1] ), 
    .A0(\je/mult1_un115_sum1[0] ), .F0(\je/mult1_un122_sum_1_axb_1 ), 
    .F1(\je/QNT_DU_ret_RNISIOVM83 ));
  SLICE_2669 SLICE_2669( .D1(\je/mult1_un108_sum1[8] ), 
    .C1(\je/mult1_un122_sum_1_axb_2 ), .B1(\je/QNT_DU_ret_RNIE18CJP1_0 ), 
    .A1(\je/QNT_DU_ret_RNIE18CJP1_2 ), .D0(\je/mult1_un115_sum0[1] ), 
    .C0(\je/mult1_un108_sum[8] ), .B0(\je/mult1_un115_sum1[1] ), 
    .A0(\je/mult1_inf_abs0_o[2] ), .F0(\je/mult1_un122_sum_1_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNIDSN3E13 ));
  SLICE_2671 SLICE_2671( .D1(\je/QNT_DU_ret_RNIE18CJP1 ), 
    .C1(\je/mult1_un122_sum_1_axb_3 ), .B1(\je/QNT_DU_ret_RNIE18CJP1_1 ), 
    .A1(\je/mult1_un108_sum1[8] ), .D0(\je/mult1_un115_sum0[2] ), 
    .C0(\je/mult1_un115_sum1[2] ), .B0(\je/mult1_inf_abs0_o[3] ), 
    .A0(\je/mult1_un108_sum[8] ), .F0(\je/mult1_un122_sum_1_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNIETN3E13 ));
  SLICE_2673 SLICE_2673( .D1(\je/QNT_DU_ret_RNI86RJID1 ), 
    .C1(\je/QNT_DU_ret_RNI86RJID1_0 ), .B1(\je/mult1_un108_sum1[8] ), 
    .A1(\je/mult1_un122_sum_1_axb_4 ), .D0(\je/mult1_un108_sum[8] ), 
    .C0(\je/mult1_un115_sum0[3] ), .B0(\je/mult1_un115_sum1[3] ), 
    .A0(\je/mult1_inf_abs0_o[4] ), .F0(\je/mult1_un122_sum_1_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNITCHQBT1 ));
  SLICE_2675 SLICE_2675( .D1(\je/un84_m2[12] ), .C1(\je/N_1950 ), 
    .B1(\je/N_176_0 ), .D0(\je/du_ac0[14] ), .C0(\je/diff_DC[12] ), 
    .B0(\je/du_ac0[12] ), .A0(\je/N_178_sn ), .F0(\je/N_1950 ), 
    .F1(\je/un1_c_state_38_axb_12 ));
  SLICE_2676 SLICE_2676( .D1(\je/un84_sn_N_8_mux ), 
    .C1(\je/un1_c_state_38_m_ns_1[11] ), .B1(\je/diff_DC[12] ), 
    .A1(\je/un84_sm0_0 ), .D0(\je/cb_bb_tmp[12] ), .B0(\je/du_ac0[12] ), 
    .A0(\je/N_178_sn ), .F0(\je/un1_c_state_38_m_ns_1[11] ), 
    .F1(\je/un84_m2[12] ));
  SLICE_2677 SLICE_2677( .D1(\je/mult1_inf_abs0[7] ), 
    .C1(\je/mult1_un10_sum0[7] ), .B1(\je/mult1_un10_sum1[7] ), 
    .A1(\je/mult1_un3_sum_c7 ), .D0(\je/mult1_un2_temp_b_ac0_13 ), 
    .C0(\je/mult1_un10_sum1[7] ), .B0(\je/mult1_un10_sum0[7] ), 
    .A0(\je/mult1_un3_sum_ac0_13 ), .F0(\je/mult1_un17_sum_0_axb_8 ), 
    .F1(\je/mult1_un17_sum_1_axb_8 ));
  SLICE_2678 SLICE_2678( .D1(\je/mult1_un17_sum0[6] ), 
    .C1(\je/mult1_un10_sum0[8] ), .B1(\je/mult1_un3_sum_ac0_13 ), 
    .A1(\je/mult1_un10_sum1[8] ), .C0(\je/mult1_un3_sum_c7 ), 
    .A0(\je/mult1_inf_abs0[7] ), .F0(\je/mult1_un3_sum_ac0_13 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR ));
  SLICE_2679 SLICE_2679( .C1(\je/mult1_un17_sum_1_axb_3 ), 
    .A1(\je/mult1_un10_sum[2] ), .D0(\je/mult1_un10_sum1[2] ), 
    .C0(\je/mult1_un3_sum_ac0_13 ), .B0(\je/mult1_inf_abs0[3] ), 
    .A0(\je/mult1_un10_sum0[2] ), .F0(\je/mult1_un17_sum_1_axb_3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNIJI2BQ3 ));
  SLICE_2681 SLICE_2681( .C1(\je/mult1_un17_sum_1_axb_5 ), 
    .A1(\je/mult1_un10_sum[4] ), .D0(\je/mult1_un10_sum0[4] ), 
    .C0(\je/mult1_inf_abs0[5] ), .B0(\je/mult1_un10_sum1[4] ), 
    .A0(\je/mult1_un3_sum_ac0_13 ), .F0(\je/mult1_un17_sum_1_axb_5 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98 ));
  SLICE_2683 SLICE_2683( .C1(\je/mult1_un17_sum_1_axb_6 ), 
    .B1(\je/mult1_un10_sum[5] ), .D0(\je/mult1_un3_sum_ac0_13 ), 
    .C0(\je/mult1_un10_sum0[5] ), .B0(\je/mult1_un10_sum1[5] ), 
    .A0(\je/mult1_inf_abs0[6] ), .F0(\je/mult1_un17_sum_1_axb_6 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_7_RNI4NTMNB ));
  SLICE_2686 SLICE_2686( .D1(\je/g0_1 ), 
    .C1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .B1(\je.dctdu_ram_do[17] ), .A1(\je.fdtbl_rom_d[0] ), .D0(\je/g0_3 ), 
    .C0(\je/mult1_inf_abs0[6] ), .A0(\je/mult1_inf_abs0[2] ), .F0(\je/g0_1 ), 
    .F1(\je/mult1_un3_sum_c7 ));
  SLICE_2687 SLICE_2687( .D1(\je/mult1_un10_sum[3] ), 
    .C1(\je/mult1_un17_sum_1_s_4_sf ), .D0(\je/mult1_inf_abs0[4] ), 
    .C0(\je/mult1_un10_sum0[3] ), .B0(\je/mult1_un3_sum_ac0_13 ), 
    .A0(\je/mult1_un10_sum1[3] ), .F0(\je/mult1_un17_sum_1_s_4_sf ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNI2NVO98 ));
  SLICE_2689 SLICE_2689( .C1(\je/mult1_un17_sum_1_s_2_sf ), 
    .A1(\je/mult1_un10_sum[1] ), .D0(\je/mult1_un10_sum1[1] ), 
    .C0(\je/mult1_un10_sum0[1] ), .B0(\je/mult1_inf_abs0[2] ), 
    .A0(\je/mult1_un3_sum_ac0_13 ), .F0(\je/mult1_un17_sum_1_s_2_sf ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_3_RNIGI2BQ3 ));
  SLICE_2691 SLICE_2691( .C1(\je/mult1_un17_sum_1_s_1_sf ), 
    .A1(\je/mult1_un10_sum[0] ), .D0(\je/mult1_un10_sum1[0] ), 
    .C0(\je/mult1_inf_abs0[1] ), .B0(\je/mult1_un10_sum0[0] ), 
    .A0(\je/mult1_un3_sum_ac0_13 ), .F0(\je/mult1_un17_sum_1_s_1_sf ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIFRMHK1 ));
  SLICE_2694 SLICE_2694( .D1(\je/wb_bc_tmp[2] ), .C1(\je/m1_0_03 ), 
    .B1(\je/wb_bc_tmp[3] ), .A1(\je/wb_bc_tmp[4] ), .D0(\je/wb_bb_tmp[0] ), 
    .C0(\je/wb_bc_tmp[1] ), .B0(\je/wb_bb_tmp[1] ), .A0(\je/wb_bc_tmp[0] ), 
    .F0(\je/m1_0_03 ), .F1(\je/N_96_0 ));
  SLICE_2695 SLICE_2695( .D1(\je/QNT_DU_ret_RNI62H6302 ), 
    .C1(\je/mult1_un115_sum_0_axb_1 ), .B1(\je/mult1_un101_sum1[8] ), 
    .A1(\je/QNT_DU_ret_RNI62H6302_0 ), .D0(\je/mult1_un108_sum1[0] ), 
    .C0(\je/mult1_un2_temp_b_o[1] ), .B0(\je/mult1_un108_sum0[0] ), 
    .A0(\je/mult1_un101_sum[8] ), .F0(\je/mult1_un115_sum_0_axb_1 ), 
    .F1(\je/QNT_DU_ret_RNITUVBPO2 ));
  SLICE_2697 SLICE_2697( .D1(\je/QNT_DU_ret_RNIM8KAMC1_0 ), 
    .C1(\je/mult1_un115_sum_0_axb_2 ), .B1(\je/QNT_DU_ret_RNIM8KAMC1 ), 
    .A1(\je/mult1_un101_sum1[8] ), .D0(\je/mult1_un108_sum0[1] ), 
    .C0(\je/mult1_un2_temp_b_o[2] ), .B0(\je/mult1_un101_sum[8] ), 
    .A0(\je/mult1_un108_sum1[1] ), .F0(\je/mult1_un115_sum_0_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNIAI9OIU ));
  SLICE_2699 SLICE_2699( .C1(\je/mult1_un101_sum[8] ), 
    .B1(\je/mult1_un108_sum0[7] ), .A1(\je/mult1_un108_sum1[7] ), 
    .D0(\je/mult1_un101_sum[8] ), .C0(\je/mult1_un108_sum0[7] ), 
    .B0(\je/mult1_un2_temp_b_o[8] ), .A0(\je/mult1_un108_sum1[7] ), 
    .F0(\je/mult1_un115_sum_0_axb_8 ), .F1(\je/mult1_un115_sum_1_axb_8 ));
  SLICE_2700 SLICE_2700( .D1(\je/QNT_DU_ret_RNIUVDC693 ), 
    .C1(\je/mult1_un87_sum1[8] ), .B1(\je/mult1_un101_sum_0_axb_1 ), 
    .A1(\je/QNT_DU_ret_RNIUVDC693_0 ), .C0(\je/mult1_un101_sum0[8] ), 
    .B0(\je/mult1_un101_sum1[8] ), .A0(\je/mult1_un94_sum[8] ), 
    .F0(\je/mult1_un101_sum[8] ), .F1(\je/QNT_DU_ret_RNID7RT0S3 ));
  SLICE_2701 SLICE_2701( .D1(\je/QNT_DU_ret_RNI62H6302_0 ), 
    .C1(\je/mult1_un115_sum_1_axb_1 ), .B1(\je/QNT_DU_ret_RNI62H6302 ), 
    .A1(\je/mult1_un101_sum1[8] ), .D0(\je/mult1_un108_sum0[0] ), 
    .C0(\je/mult1_un101_sum[8] ), .B0(\je/mult1_inf_abs0_o[1] ), 
    .A0(\je/mult1_un108_sum1[0] ), .F0(\je/mult1_un115_sum_1_axb_1 ), 
    .F1(\je/QNT_DU_ret_RNI45I6PO2 ));
  SLICE_2703 SLICE_2703( .D1(\je/QNT_DU_ret_RNIM8KAMC1_0 ), 
    .C1(\je/mult1_un101_sum1[8] ), .B1(\je/QNT_DU_ret_RNIM8KAMC1 ), 
    .A1(\je/mult1_un115_sum_1_axb_2 ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_inf_abs0_o[2] ), .B0(\je/mult1_un108_sum0[1] ), 
    .A0(\je/mult1_un108_sum1[1] ), .F0(\je/mult1_un115_sum_1_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNILPRIIU ));
  SLICE_2705 SLICE_2705( .D1(\je/cb_bb_tmp[3] ), .C1(\je/N_65_mux ), 
    .B1(\je/cb_bb_tmp[2] ), .D0(\je/N_61 ), .C0(\je/cb_bit_cnt_cnst_sm9_0 ), 
    .B0(\je/c_state[0] ), .F0(\je/N_65_mux ), 
    .F1(\je/cb_bb_mask_cnst_m9_0[2] ));
  SLICE_2707 SLICE_2707( .D1(\je/c_state[1] ), .C1(\je/un1_c_state_31_0_1 ), 
    .B1(\je/N_1618 ), .A1(\je/N_1473_0 ), .D0(\je/N_4411 ), 
    .C0(\je/cb_bit_buf[7] ), .B0(\je/dcht_bb_rom_d[7] ), .A0(\je/c_state[1] ), 
    .F0(\je/wb_bb_tmp_RNO_0[7] ), .F1(\je/un1_c_state_31_0_0 ));
  SLICE_2708 SLICE_2708( .D1(\je/cb_bit_buf[0] ), .C1(\je/N_4411 ), 
    .B1(\je/dcht_bb_rom_d[0] ), .D0(\je/c_state[0] ), .B0(\je/c_state[2] ), 
    .A0(\je/c_state[5] ), .F0(\je/N_4411 ), .F1(\je/N_1891 ));
  SLICE_2709 SLICE_2709( .D1(\je/N_161 ), .C1(\je/c_state[5] ), 
    .B1(\je/N_166 ), .D0(\je/acht_bb_rom_d[7] ), .C0(\je/m7_2_01 ), 
    .B0(\je/c_state[5] ), .A0(\je/wb_bb_tmp_3_1[0] ), 
    .F0(\je/wb_bb_tmp_RNO_1[7] ), .F1(\je/m192_am ));
  SLICE_2710 SLICE_2710( .D1(\je/c_state[5] ), .C1(\je/m5_2_01 ), 
    .B1(\je/wb_bb_tmp_3_1[0] ), .A1(\je/acht_bb_rom_d[5] ), 
    .D0(\je/wb_bc_tmp[4] ), .C0(\je/wb_bc_tmp[3] ), .F0(\je/wb_bb_tmp_3_1[0] ), 
    .F1(\je/wb_bb_tmp_RNO_1[5] ));
  SLICE_2711 SLICE_2711( .D1(\je/c_state[1] ), .C1(\je/N_1897 ), 
    .B1(\je/c_state[5] ), .D0(\je/N_4411 ), .B0(\je/dcht_bb_rom_d[6] ), 
    .A0(\je/cb_bit_buf[6] ), .F0(\je/N_1897 ), .F1(\je/wb_bb_tmp_RNO_0[6] ));
  SLICE_2713 SLICE_2713( .D1(\je/acht_bb_rom_d[6] ), .C1(\je/m6_2_01 ), 
    .B1(\je/c_state[5] ), .A1(\je/wb_bb_tmp_3_1[0] ), .C0(\je/N_32 ), 
    .B0(\je/N_58_0 ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/m6_2_01 ), 
    .F1(\je/wb_bb_tmp_RNO_1[6] ));
  SLICE_2715 SLICE_2715( .D1(\je/c_state[5] ), .C1(\je/N_1896 ), 
    .A1(\je/c_state[1] ), .C0(\je/N_4411 ), .B0(\je/cb_bit_buf[5] ), 
    .A0(\je/dcht_bb_rom_d[5] ), .F0(\je/N_1896 ), .F1(\je/wb_bb_tmp_RNO_0[5] ));
  SLICE_2718 SLICE_2718( .D1(\je/N_341 ), .C1(\je/m5_2_01 ), 
    .B1(\je/wb_bc_tmp[3] ), .A1(\je/wb_bc_tmp[4] ), .C0(\je/m1_0_03 ), 
    .B0(\je/N_4418 ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/m5_2_01 ), 
    .F1(\je/wb_bb_tmp_9_1_882_i_0 ));
  SLICE_2719 SLICE_2719( .C1(\je/i6_mux ), .B1(\je/end0pos[4] ), 
    .A1(\je/ac0_idx[4] ), .D0(\je/ac0_idx[3] ), .C0(\je/i4_mux ), 
    .A0(\je/end0pos[3] ), .F0(\je/i6_mux ), .F1(\je/i8_mux ));
  SLICE_2721 SLICE_2721( .D1(\je/mult1_un108_sum0[8] ), 
    .C1(\je/mult1_un2_quotient_2s_1_axb_2 ), .A1(\je/mult1_un108_sum1[8] ), 
    .D0(\je/mult1_un101_sum1[8] ), .C0(\je/mult1_un94_sum[8] ), 
    .B0(\je/mult1_un101_sum0[8] ), .F0(\je/mult1_un2_quotient_2s_1_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNIOCA1V ));
  SLICE_2723 SLICE_2723( .D1(\je/mult1_un101_sum0[0] ), 
    .C1(\je/mult1_un94_sum[8] ), .B1(\je/mult1_un101_sum1[0] ), 
    .A1(\je/mult1_un2_temp_b_o[1] ), .D0(\je/mult1_un94_sum1[8] ), 
    .C0(\je/mult1_un94_sum0[8] ), .A0(\je/mult1_un87_sum[8] ), 
    .F0(\je/mult1_un94_sum[8] ), .F1(\je/mult1_un108_sum_0_axb_1 ));
  SLICE_2725 SLICE_2725( .D1(\je/QNT_DU_ret_RNIECSM6P2 ), 
    .C1(\je/mult1_un108_sum_0_axb_2 ), .B1(\je/mult1_un94_sum1[8] ), 
    .A1(\je/QNT_DU_ret_RNIECSM6P2_0 ), .D0(\je/mult1_un2_temp_b_o[2] ), 
    .C0(\je/mult1_un101_sum0[1] ), .B0(\je/mult1_un94_sum[8] ), 
    .A0(\je/mult1_un101_sum1[1] ), .F0(\je/mult1_un108_sum_0_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNI283LVL3 ));
  SLICE_2727 SLICE_2727( .D1(\je/mult1_un108_sum_0_axb_3 ), 
    .C1(\je/QNT_DU_ret_RNIECSM6P2_2 ), .B1(\je/QNT_DU_ret_RNIECSM6P2_1 ), 
    .A1(\je/mult1_un94_sum1[8] ), .D0(\je/mult1_un2_temp_b_o[3] ), 
    .C0(\je/mult1_un101_sum1[2] ), .B0(\je/mult1_un94_sum[8] ), 
    .A0(\je/mult1_un101_sum0[2] ), .F0(\je/mult1_un108_sum_0_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNI873LVL3 ));
  SLICE_2729 SLICE_2729( .D1(\je/mult1_un94_sum1[8] ), 
    .C1(\je/mult1_un108_sum_0_axb_4 ), .B1(\je/QNT_DU_ret_RNI8N8AQI1 ), 
    .A1(\je/QNT_DU_ret_RNI8N8AQI1_0 ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_un2_temp_b_o[4] ), .B0(\je/mult1_un101_sum1[3] ), 
    .A0(\je/mult1_un101_sum0[3] ), .F0(\je/mult1_un108_sum_0_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNIJ78FQ2 ));
  SLICE_2731 SLICE_2731( .D1(\je/mult1_un94_sum[8] ), 
    .C1(\je/mult1_un101_sum1[7] ), .B1(\je/mult1_un101_sum0[7] ), 
    .D0(\je/mult1_un2_temp_b_o[8] ), .C0(\je/mult1_un94_sum[8] ), 
    .B0(\je/mult1_un101_sum1[7] ), .A0(\je/mult1_un101_sum0[7] ), 
    .F0(\je/mult1_un108_sum_0_axb_8 ), .F1(\je/mult1_un108_sum_1_axb_8 ));
  SLICE_2733 SLICE_2733( .D1(\je/QNT_DU_ret_RNIE74CKU3 ), 
    .C1(\je/mult1_un108_sum_1_axb_1 ), .B1(\je/mult1_un94_sum1[8] ), 
    .A1(\je/QNT_DU_ret_RNIE74CKU3_0 ), .D0(\je/mult1_inf_abs0_o[1] ), 
    .C0(\je/mult1_un94_sum[8] ), .B0(\je/mult1_un101_sum1[0] ), 
    .A0(\je/mult1_un101_sum0[0] ), .F0(\je/mult1_un108_sum_1_axb_1 ), 
    .F1(\je/QNT_DU_ret_RNICVCF863 ));
  SLICE_2735 SLICE_2735( .D1(\je/QNT_DU_ret_RNIECSM6P2 ), 
    .C1(\je/mult1_un94_sum1[8] ), .B1(\je/mult1_un108_sum_1_axb_2 ), 
    .A1(\je/QNT_DU_ret_RNIECSM6P2_0 ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_un101_sum1[1] ), .B0(\je/mult1_inf_abs0_o[2] ), 
    .A0(\je/mult1_un101_sum0[1] ), .F0(\je/mult1_un108_sum_1_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNIDFLFVL3 ));
  SLICE_2737 SLICE_2737( .D1(\je/mult1_un94_sum1[8] ), 
    .C1(\je/mult1_un108_sum_1_axb_3 ), .B1(\je/QNT_DU_ret_RNIECSM6P2_1 ), 
    .A1(\je/QNT_DU_ret_RNIECSM6P2_2 ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_un101_sum1[2] ), .B0(\je/mult1_inf_abs0_o[3] ), 
    .A0(\je/mult1_un101_sum0[2] ), .F0(\je/mult1_un108_sum_1_axb_3 ), 
    .F1(\je/QNT_DU_ret_RNIEGLFVL3 ));
  SLICE_2739 SLICE_2739( .D1(\je/QNT_DU_ret_RNI8N8AQI1 ), 
    .C1(\je/mult1_un108_sum_1_axb_4 ), .B1(\je/mult1_un94_sum1[8] ), 
    .A1(\je/QNT_DU_ret_RNI8N8AQI1_0 ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_inf_abs0_o[4] ), .B0(\je/mult1_un101_sum1[3] ), 
    .A0(\je/mult1_un101_sum0[3] ), .F0(\je/mult1_un108_sum_1_axb_4 ), 
    .F1(\je/QNT_DU_ret_RNITHQ9Q2 ));
  SLICE_2741 SLICE_2741( .D1(\je/N_178_sn ), .C1(\je/N_98_1 ), 
    .B1(\je/du_ac0[14] ), .A1(\je/N_131 ), .D0(\je/N_98_1 ), 
    .C0(\je/du_ac0[14] ), .B0(\je/du_ac0[12] ), .A0(\je/diff_DC[12] ), 
    .F0(\je/un1_du_ac0_2_axb_12 ), .F1(\je/un84_sn_N_8_mux ));
  SLICE_2742 SLICE_2742( .D1(\je/c_state[2] ), .C1(\je/c_state[1] ), 
    .B1(\je/N_1626 ), .A1(\je/diff_DC[14] ), .D0(\je/c_state[5] ), 
    .C0(\je/c_state[3] ), .B0(\je/c_state[4] ), .A0(\je/c_state[0] ), 
    .F0(\je/N_1626 ), .F1(\je/N_98_1 ));
  SLICE_2743 SLICE_2743( .D1(\je/un1_c_state_36_0_0 ), .C1(\je/N_1618 ), 
    .B1(\je/c_state[1] ), .A1(\je/N_1473_0 ), .D0(\je/c_state[5] ), 
    .C0(\je/N_1610 ), .B0(\je/un1_c_state_31_0_a2_1_0 ), .A0(\je/N_1628 ), 
    .F0(\je/N_1618 ), .F1(\je/un1_c_state_36_0_i ));
  SLICE_2744 SLICE_2744( .D1(\je/c_state[4] ), .A1(\je/c_state[0] ), 
    .D0(\je/c_state[0] ), .C0(\je/N_131 ), .B0(\je/N_97_0 ), 
    .A0(\je/c_state[4] ), .F0(\je/un1_c_state_36_0_0 ), .F1(\je/N_164 ));
  SLICE_2747 SLICE_2747( .C1(\je/N_1894 ), .B1(\je/c_state[1] ), 
    .A1(\je/c_state[5] ), .C0(\je/N_4411 ), .B0(\je/cb_bit_buf[3] ), 
    .A0(\je/dcht_bb_rom_d[3] ), .F0(\je/N_1894 ), .F1(\je/wb_bb_tmp_RNO_0[3] ));
  SLICE_2749 SLICE_2749( .D1(\je/acht_bb_rom_d[3] ), .C1(\je/m11_2_03_2_1 ), 
    .B1(\je/c_state[5] ), .A1(\je/wb_bb_tmp_3_1[0] ), .D0(\je/wb_bc_tmp[2] ), 
    .C0(\je/N_42_0 ), .F0(\je/m11_2_03_2_1 ), .F1(\je/wb_bb_tmp_RNO_1[3] ));
  SLICE_2751 SLICE_2751( .C1(\je/c_state[5] ), .B1(\je/c_state[1] ), 
    .A1(\je/N_1893 ), .D0(\je/dcht_bb_rom_d[2] ), .C0(\je/cb_bit_buf[2] ), 
    .A0(\je/N_4411 ), .F0(\je/N_1893 ), .F1(\je/wb_bb_tmp_RNO_0[2] ));
  SLICE_2753 SLICE_2753( .D1(\je/acht_bb_rom_d[2] ), .C1(\je/m10_2_03_2_1 ), 
    .B1(\je/c_state[5] ), .A1(\je/wb_bb_tmp_3_1[0] ), .C0(\je/wb_bc_tmp[2] ), 
    .A0(\je/N_32 ), .F0(\je/m10_2_03_2_1 ), .F1(\je/wb_bb_tmp_RNO_1[2] ));
  SLICE_2755 SLICE_2755( .C1(\je/N_197 ), .A1(\je/dcht_bc_rom_d[0] ), 
    .D0(\je/N_1653 ), .C0(\je/N_1632 ), .B0(\je/N_1626 ), .A0(\je/N_1628 ), 
    .F0(\je/N_197 ), .F1(\je/N_4251 ));
  SLICE_2756 SLICE_2756( .D1(\je/wb_bit_cnt[0] ), 
    .C1(\je/un1_dcht_bc_rom_d_i_0[0] ), .B1(\je/N_4251 ), .A1(\je/N_172 ), 
    .D0(\je/cb_bit_cnt[0] ), .C0(\je/N_4247_0 ), .B0(\je/acht_bc_rom_d_i[0] ), 
    .A0(\je/N_1562 ), .F0(\je/un1_dcht_bc_rom_d_i_0[0] ), 
    .F1(\je/un1_wb_bit_cnt_cry_0_0_RNO ));
  SLICE_2757 SLICE_2757( .D1(\je/wb_bit_cnt[1] ), .C1(\je/N_176 ), 
    .B1(\je/un1_dcht_bc_rom_d_i_0[1] ), .A1(\je/N_172 ), .D0(\je/N_197 ), 
    .C0(\je/dcht_bc_rom_d[1] ), .F0(\je/N_176 ), 
    .F1(\je/un1_wb_bit_cnt_cry_1_0_RNO ));
  SLICE_2759 SLICE_2759( .DI1(\je/ram_rom/N_42_0 ), .D1(\je/dcht_bb_rom_a[1] ), 
    .C1(\je/dcht_bb_rom_a[4] ), .B1(\je/dcht_bb_rom_a[2] ), 
    .A1(\je/dcht_bb_rom_a[3] ), .C0(\je/N_197 ), .A0(\je/dcht_bc_rom_d[2] ), 
    .CLK(pclk_c), .Q1(\je/dcht_bc_rom_d[2] ), .F0(\je/N_173 ), 
    .F1(\je/ram_rom/N_42_0 ));
  SLICE_2760 SLICE_2760( .D1(\je/wb_bit_cnt[2] ), 
    .C1(\je/un1_dcht_bc_rom_d_i_0[2] ), .B1(\je/N_173 ), .A1(\je/N_172 ), 
    .D0(\je/cb_bit_cnt[2] ), .C0(\je/N_1562 ), .B0(\je/acht_bc_rom_d_i[2] ), 
    .A0(\je/N_4247_0 ), .F0(\je/un1_dcht_bc_rom_d_i_0[2] ), 
    .F1(\je/un1_wb_bit_cnt_cry_1_0_RNO_0 ));
  SLICE_2761 SLICE_2761( .D1(\je/N_178_sn ), .C1(\je/N_286 ), .B1(\je/N_131 ), 
    .D0(\je/c_state[1] ), .C0(\je/N_1626 ), .B0(\je/c_state[2] ), 
    .F0(\je/N_286 ), .F1(\je/un1_c_state_21_0_i ));
  SLICE_2762 SLICE_2762( .D1(\je/c_state[2] ), .C1(\je/N_1639 ), 
    .B1(\je/c_state[3] ), .A1(\je/c_state[1] ), .C0(\je/c_state[0] ), 
    .B0(\je/c_state[5] ), .A0(\je/c_state[4] ), .F0(\je/N_1639 ), 
    .F1(\je/N_178_sn ));
  SLICE_2764 SLICE_2764( .C1(\je/mult1_un3_sum[4] ), 
    .B1(\je/mult1_un10_sum_1_axb_5 ), .D0(\je/mult1_inf_abs0[4] ), 
    .C0(\je/mult1_un3_sum_c2 ), .B0(\je/mult1_inf_abs0[3] ), 
    .A0(\je/mult1_inf_abs0[2] ), .F0(\je/mult1_un3_sum[4] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_11_RNI9GK2I ));
  SLICE_2765 SLICE_2765( .C1(\je/mult1_un10_sum_0_axb_4 ), 
    .B1(\je/mult1_un2_temp_b[4] ), .D0(\je/mult1_inf_abs0[3] ), 
    .C0(\je/mult1_inf_abs0[4] ), 
    .B0(\je.un5_QNT_DU.if_generate_plus.mult1_un3_sum_c3 ), 
    .A0(\je/mult1_un2_temp_b_c3 ), .F0(\je/mult1_un10_sum_0_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI1DTG9 ));
  SLICE_2767 SLICE_2767( .D1(\je/wb_bc_tmp[4] ), .C1(\je/m7_2_01 ), 
    .B1(\je/wb_bc_tmp[3] ), .A1(\je/N_341 ), .D0(\je/N_42_0 ), 
    .C0(\je/N_49_0 ), .B0(\je/wb_bc_tmp[2] ), .F0(\je/m7_2_01 ), 
    .F1(\je/wb_bb_tmp_9_930_i_0_0 ));
  SLICE_2768 SLICE_2768( .D1(\je/wb_bc_tmp[4] ), .C1(\je/N_341 ), 
    .B1(\je/m6_2_01 ), .A1(\je/wb_bc_tmp[3] ), .D0(\je/c_state[2] ), 
    .C0(\je/c_state[1] ), .B0(\je/c_state[5] ), .F0(\je/N_341 ), 
    .F1(\je/wb_bb_tmp_9_0_906_i_0 ));
  SLICE_2769 SLICE_2769( .D1(\je/N_1641 ), .C1(\je/c_state_d[52] ), 
    .B1(\je/N_1628 ), .A1(\je/un1_c_state_25_0_0 ), .D0(\je/N_312 ), 
    .C0(\je/c_state_s52_0_a3_0 ), .B0(\je/c_state[3] ), .A0(\je/c_state[0] ), 
    .F0(\je/c_state_d[52] ), .F1(\je/un1_c_state_25_0_i ));
  SLICE_2770 SLICE_2770( .D1(\je/c_state[1] ), .C1(\je/wb_bb_tmp[19] ), 
    .B1(\je/wb_bit_buf[19] ), .D0(\je/N_4248_0 ), .C0(\je/N_4262_i ), 
    .B0(\je/N_1621 ), .A0(\je/c_state[1] ), .F0(\je/un1_c_state_25_0_0 ), 
    .F1(\je/N_3507 ));
  SLICE_2771 SLICE_2771( .D1(\je/cb_bb_tmp[8] ), .C1(\je/N_61 ), 
    .B1(\je/N_14_0 ), .A1(\je/cb_bit_cnt_cnst_m10[1] ), 
    .D0(\je/cb_bb_tmp[10] ), .C0(\je/cb_bb_tmp[9] ), .B0(\je/cb_bb_tmp[11] ), 
    .A0(\je/cb_bb_tmp[12] ), .F0(\je/cb_bit_cnt_cnst_m10[1] ), 
    .F1(\je/cb_bit_cnt_RNO_0[2] ));
  SLICE_2773 SLICE_2773( .DI1(\je/ac0_idx_6 ), .D1(\je/ac0_idxe_0 ), 
    .C1(\je/ac0_idx[6] ), .B1(\je/c_state[1] ), .A1(\je/ac0_idx_s[6] ), 
    .C0(\je/c_state[5] ), .B0(\je/N_1891 ), .A0(\je/c_state[1] ), .CLK(pclk_c), 
    .Q1(\je/ac0_idx[6] ), .F0(\je/wb_bb_tmp_RNO_0[0] ), .F1(\je/ac0_idx_6 ));
  SLICE_2775 SLICE_2775( .D1(\je/c_state[5] ), .C1(\je/m8_2_03_2_1 ), 
    .B1(\je/wb_bb_tmp_3_1[0] ), .A1(\je/acht_bb_rom_d[0] ), 
    .D0(\je/wb_bb_tmp[0] ), .C0(\je/wb_bc_tmp[0] ), .B0(\je/wb_bc_tmp[1] ), 
    .A0(\je/wb_bc_tmp[2] ), .F0(\je/m8_2_03_2_1 ), 
    .F1(\je/wb_bb_tmp_RNO_1[0] ));
  SLICE_2777 SLICE_2777( .D1(\je/c_state[5] ), .C1(\je/m4_2_01 ), 
    .B1(\je/acht_bb_rom_d[4] ), .A1(\je/wb_bb_tmp_3_1[0] ), 
    .D0(\je/wb_bb_tmp[0] ), .C0(\je/N_310 ), .B0(\je/wb_bc_tmp[2] ), 
    .A0(\je/N_4422 ), .F0(\je/m4_2_01 ), .F1(\je/N_1877 ));
  SLICE_2779 SLICE_2779( .D1(\je/m8_2_03_2_1 ), .C1(\je/N_4423 ), 
    .B1(\je/wb_bc_tmp[4] ), .A1(\je/wb_bc_tmp[3] ), .D0(\je/N_4421 ), 
    .C0(\je/N_4422 ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/N_4423 ), 
    .F1(\je/N_4425 ));
  SLICE_2782 SLICE_2782( .D1(\je/N_263 ), .C1(\je/c_state[1] ), 
    .B1(\je/dct_done ), .A1(\je/N_268 ), .D0(\je/c_state[0] ), 
    .B0(\je/c_state[2] ), .F0(\je/N_268 ), .F1(\je/N_88_0 ));
  SLICE_2783 SLICE_2783( .D0(\je/c_state[4] ), .C0(\je/N_88_0 ), 
    .B0(\je/N_3_0 ), .A0(\je/N_245 ), .F0(\je/N_217 ));
  SLICE_2784 SLICE_2784( .D1(\je/c_state[3] ), .B1(\je/c_state[5] ), 
    .A1(\je/dct_comp_sel[0] ), .D0(\je/c_state[3] ), .C0(\je/N_221_0 ), 
    .B0(\je/N_217 ), .A0(\je/c_state[5] ), .F0(\je/m229_ns_1 ), 
    .F1(\je/N_1515 ));
  SLICE_2785 SLICE_2785( .DI1(\je/DCV_en[14] ), .D1(\je/un1_DCY13_4_0_i ), 
    .C1(\je/zzdu_ram_do[14] ), .B1(\je/DCV[14] ), .D0(\je/N_1657 ), 
    .C0(\je/N_131 ), .B0(\je/dct_comp_sel[1] ), .LSR(\je/N_131 ), .CLK(pclk_c), 
    .Q1(\je/DCV[14] ), .F0(\je/un1_DCY13_4_0_i ), .F1(\je/DCV_en[14] ));
  SLICE_2786 SLICE_2786( .D1(\je/c_state[3] ), .C1(\je/c_state[5] ), 
    .B1(\je/N_1488_0 ), .A1(\je/dct_comp_sel[0] ), .D0(\je/c_state[4] ), 
    .C0(\je/c_state[2] ), .B0(\je/c_state[0] ), .A0(\je/c_state[1] ), 
    .F0(\je/N_1488_0 ), .F1(\je/N_1657 ));
  SLICE_2787 SLICE_2787( .D1(\je/mult1_un94_sum0[0] ), 
    .C1(\je/mult1_un87_sum[8] ), .B1(\je/mult1_un94_sum1[0] ), 
    .A1(\je/mult1_un2_temp_b_o[1] ), .D0(\je/mult1_un87_sum0[8] ), 
    .C0(\je/mult1_un80_sum[8] ), .B0(\je/mult1_un87_sum1[8] ), 
    .F0(\je/mult1_un87_sum[8] ), .F1(\je/mult1_un101_sum_0_axb_1 ));
  SLICE_2789 SLICE_2789( .D1(\je/QNT_DU_ret_RNIU06F6P3 ), 
    .C1(\je/mult1_un101_sum_0_axb_2 ), .B1(\je/QNT_DU_ret_RNIU06F6P3_0 ), 
    .A1(\je/mult1_un87_sum1[8] ), .D0(\je/mult1_un87_sum[8] ), 
    .C0(\je/mult1_un2_temp_b_o[2] ), .B0(\je/mult1_un94_sum1[1] ), 
    .A0(\je/mult1_un94_sum0[1] ), .F0(\je/mult1_un101_sum_0_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNIAA361C1 ));
  SLICE_2791 SLICE_2791( .D1(\je/mult1_un94_sum0[7] ), 
    .C1(\je/mult1_un94_sum1[7] ), .B1(\je/mult1_un87_sum[8] ), 
    .D0(\je/mult1_un2_temp_b_o[8] ), .C0(\je/mult1_un94_sum0[7] ), 
    .B0(\je/mult1_un94_sum1[7] ), .A0(\je/mult1_un87_sum[8] ), 
    .F0(\je/mult1_un101_sum_0_axb_8 ), .F1(\je/mult1_un101_sum_1_axb_8 ));
  SLICE_2793 SLICE_2793( .D1(\je/QNT_DU_ret_RNIUVDC693_0 ), 
    .C1(\je/mult1_un101_sum_1_axb_1 ), .B1(\je/mult1_un87_sum1[8] ), 
    .A1(\je/QNT_DU_ret_RNIUVDC693 ), .D0(\je/mult1_un87_sum[8] ), 
    .C0(\je/mult1_un94_sum0[0] ), .B0(\je/mult1_un94_sum1[0] ), 
    .A0(\je/mult1_inf_abs0_o[1] ), .F0(\je/mult1_un101_sum_1_axb_1 ), 
    .F1(\je/QNT_DU_ret_RNIKDDO0S3 ));
  SLICE_2795 SLICE_2795( .D1(\je/QNT_DU_ret_RNIU06F6P3 ), 
    .C1(\je/mult1_un87_sum1[8] ), .B1(\je/mult1_un101_sum_1_axb_2 ), 
    .A1(\je/QNT_DU_ret_RNIU06F6P3_0 ), .D0(\je/mult1_inf_abs0_o[2] ), 
    .C0(\je/mult1_un94_sum1[1] ), .B0(\je/mult1_un94_sum0[1] ), 
    .A0(\je/mult1_un87_sum[8] ), .F0(\je/mult1_un101_sum_1_axb_2 ), 
    .F1(\je/QNT_DU_ret_RNILHL01C1 ));
  SLICE_2797 SLICE_2797( .D1(\je/N_1618 ), .C1(\je/un1_c_state_31_0_1 ), 
    .B1(\je/N_1473_0 ), .A1(\je/c_state[1] ), .D0(\je/c_state[2] ), 
    .C0(\je/N_1568 ), .B0(\je/c_state_d[44] ), .A0(\je/N_1641 ), 
    .F0(\je/un1_c_state_31_0_1 ), .F1(\je/un1_c_state_31_0 ));
  SLICE_2799 SLICE_2799( .D1(\je/c_state[2] ), .C1(\je/N_4246_0 ), 
    .B1(\je/N_1654 ), .A1(\je/c_state[1] ), .D0(\je/c_state_d[44] ), 
    .C0(\je/N_197 ), .B0(\je/N_4247_0 ), .A0(\je/N_1562 ), .F0(\je/N_172 ), 
    .F1(\je/N_4247_0 ));
  SLICE_2801 SLICE_2801( .D1(\je/N_197 ), .C1(\je/un1_dcht_bc_rom_d_1_1[3] ), 
    .B1(\je/dcht_bb_rom_d[7] ), .A1(\je/wb_bit_cnt[3] ), .D0(\je/N_4247_0 ), 
    .C0(\je/un1_dcht_bc_rom_d_1_0[3] ), .A0(\je/cb_bb_mask[7] ), 
    .F0(\je/un1_dcht_bc_rom_d_1_1[3] ), .F1(\je/un1_wb_bit_cnt_cry_3_0_RNO ));
  SLICE_2803 SLICE_2803( .DI1(\je/img_y_12 ), .D1(\je/img_y[9] ), 
    .C1(\je/un5_img_row_s_6_0_S0 ), .B1(\je/N_44_1 ), .A1(\je/N_54 ), 
    .D0(\je/N_45 ), .C0(\je/img_y[9] ), .B0(\je/N_54 ), 
    .A0(\je/un5_img_row_s_6_0_S0 ), .CLK(pclk_c), .Q1(\je/img_y[9] ), 
    .F0(\je/img_row_5[9] ), .F1(\je/img_y_12 ));
  SLICE_2804 SLICE_2804( .D1(\je/col_max_0 ), .C1(\je/col_max_7 ), 
    .B1(\je/col_max_6 ), .A1(\je/img_col[9] ), .D0(\je/img_col[0] ), 
    .C0(\je/img_col[1] ), .B0(\je/img_col[7] ), .A0(\je/img_col[8] ), 
    .F0(\je/col_max_7 ), .F1(\je/N_45 ));
  SLICE_2805 SLICE_2805( .D1(\je/un5_img_row_cry_1_0_S1 ), .C1(\je/N_45 ), 
    .B1(\je/img_y[4] ), .A1(\je/N_54 ), .D0(\je/N_54 ), .C0(\je/img_y[8] ), 
    .B0(\je/N_45 ), .A0(\je/un5_img_row_cry_4_0_S1 ), .F0(\je/img_row_5[8] ), 
    .F1(\je/img_row_5[4] ));
  SLICE_2806 SLICE_2806( .D1(\je/row_max_5 ), .C1(\je/row_max_6 ), 
    .B1(\je/img_row[5] ), .A1(\je/img_row[0] ), .D0(\je/img_row[1] ), 
    .C0(\je/img_row[6] ), .B0(\je/img_row[2] ), .A0(\je/img_row[7] ), 
    .F0(\je/row_max_6 ), .F1(\je/N_54 ));
  SLICE_2807 SLICE_2807( .DI1(\je/img_x_en[10] ), 
    .C1(\je/un5_img_col_cry_6_0_S1 ), .B1(\je/img_x[10] ), .A1(\je/N_34 ), 
    .D0(\je/N_100 ), .B0(\je/un5_img_col_cry_6_0_S1 ), .A0(\je/img_x[10] ), 
    .LSR(\je/N_44_1 ), .CLK(pclk_c), .Q1(\je/img_x[10] ), .F0(\je/N_2002 ), 
    .F1(\je/img_x_en[10] ));
  SLICE_2808 SLICE_2808( .D1(\je/img_x[4] ), .C1(\je/N_100 ), 
    .B1(\je/un5_img_col_cry_1_0_S1 ), .D0(\je/N_54 ), .C0(\je/img_col_p[1] ), 
    .B0(\je/N_36 ), .A0(\je/N_35 ), .F0(\je/N_100 ), .F1(\je/N_1996 ));
  SLICE_2809 SLICE_2809( .D1(\je/mult1_un3_sum[3] ), 
    .C1(\je/mult1_un10_sum_1_axb_4 ), .D0(\je/mult1_inf_abs0[4] ), 
    .C0(\je/mult1_inf_abs0[3] ), .B0(\je/mult1_un3_sum_c2 ), 
    .A0(\je/mult1_inf_abs0[2] ), .F0(\je/mult1_un10_sum_1_axb_4 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH ));
  SLICE_2811 SLICE_2811( .C1(\je/mult1_un10_sum_0_axb_3 ), 
    .A1(\je/mult1_un2_temp_b[3] ), .D0(\je/mult1_inf_abs0[3] ), 
    .C0(\je/mult1_un2_temp_b_c3 ), .B0(\je/mult1_inf_abs0[2] ), 
    .A0(\je/mult1_un3_sum_c2 ), .F0(\je/mult1_un10_sum_0_axb_3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79 ));
  SLICE_2814 SLICE_2814( .C1(\je/dctdu_ram_do[0] ), .D0(\je.dctdu_ram_do[17] ), 
    .C0(\je/mult1_inf_abs0[1] ), 
    .B0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .A0(\je.fdtbl_rom_d[0] ), .F0(\je/mult1_un3_sum_c2 ), 
    .F1(\je/dctdu_ram_do_i[0] ));
  SLICE_2815 SLICE_2815( .D1(\je/mult1_inf_abs0[3] ), 
    .C1(\je/mult1_temp_b_2_a0_1[7] ), .B1(\je/mult1_inf_abs0[4] ), 
    .A1(\je/mult1_inf_abs0[2] ), 
    .D0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .C0(\je.dctdu_ram_do[17] ), .B0(\je.fdtbl_rom_d[0] ), 
    .A0(\je/mult1_inf_abs0[1] ), .F0(\je/mult1_temp_b_2_a0_1[7] ), 
    .F1(\je/mult1_temp_b_2_a0_4[7] ));
  SLICE_2817 SLICE_2817( .D1(\je/N_1638 ), .C1(\je/c_state[1] ), 
    .B1(\je/c_state[2] ), .A1(\je/N_1654 ), .D0(\je/c_state[0] ), 
    .C0(\je/c_state[3] ), .B0(\je/c_state[5] ), .A0(\je/c_state[4] ), 
    .F0(\je/N_1654 ), .F1(\je/un1_c_state_17_0_i ));
  SLICE_2819 SLICE_2819( .D1(\je/N_131 ), .C1(\je/N_1640 ), .B1(\je/N_1488_0 ), 
    .A1(\je/diff_DC17[8] ), .C0(\je/c_state[3] ), .B0(\je/c_state[5] ), 
    .F0(\je/N_1640 ), .F1(\je/un1_DCY13_1_0_i ));
  SLICE_2820 SLICE_2820( .DI1(\je/if_m2_0_a2_0_reti$n4 ), 
    .D1(\je/diff_DC17[8] ), .C1(\je/m119_ns ), .B1(\je/i4_mux_4 ), 
    .A1(\je/m97_ns ), .D0(\je/dct_comp_sel[0] ), .A0(\je/dct_comp_sel[1] ), 
    .CLK(pclk_c), .Q1(\je/if_m2_0_a2_0 ), .F0(\je/diff_DC17[8] ), 
    .F1(\je/if_m2_0_a2_0_reti$n4 ));
  SLICE_2821 SLICE_2821( .D1(\je/N_97_0 ), .C1(\je/N_1561 ), .B1(\je/N_1639 ), 
    .A1(\je/N_1559 ), .D0(\je/c_state[1] ), .B0(\je/N_1626 ), 
    .A0(\je/c_state[2] ), .F0(\je/N_1561 ), .F1(\je/img_valid_reg_2_0_i ));
  SLICE_2822 SLICE_2822( .D1(\je/c_state[5] ), .C1(\je/c_state[0] ), 
    .B1(\je/c_state[4] ), .A1(\je/N_97_0 ), .D0(\je/c_state[2] ), 
    .C0(\je/c_state[3] ), .B0(\je/c_state[1] ), .F0(\je/N_97_0 ), 
    .F1(\je/c_state_d[44] ));
  SLICE_2823 SLICE_2823( .D1(\je/wb_bc_tmp[3] ), .C1(\je/wb_bc_tmp[2] ), 
    .B1(\je/m22_0_03_0_2 ), .A1(\je/m22_0_03_1 ), .D0(\je/wb_bc_tmp[0] ), 
    .B0(\je/wb_bc_tmp[1] ), .A0(\je/wb_bb_tmp[21] ), .F0(\je/m22_0_03_1 ), 
    .F1(\je/m22_2_03_0 ));
  SLICE_2825 SLICE_2825( .D1(\je/wb_bc_tmp[3] ), .C1(\je/wb_bc_tmp[2] ), 
    .B1(\je/m23_0_03_0_2 ), .A1(\je/m23_0_03_1 ), .D0(\je/wb_bc_tmp[1] ), 
    .B0(\je/wb_bc_tmp[0] ), .A0(\je/wb_bb_tmp[22] ), .F0(\je/m23_0_03_1 ), 
    .F1(\je/m23_2_03_0 ));
  SLICE_2827 SLICE_2827( .D1(\je/N_1476_0 ), .C1(\je/c_state[4] ), 
    .B1(\je/N_12_1 ), .A1(\je/N_2384 ), .D0(\je/N_97_0 ), .C0(\je/N_4246_0 ), 
    .A0(\je/N_4262_i ), .F0(\je/N_1476_0 ), .F1(\je/ac0_idxe_0 ));
  SLICE_2828 SLICE_2828( .D1(\je/c_state[4] ), .C1(\je/N_12_1 ), 
    .B1(\je/c_state[0] ), .A1(\je/c_state[5] ), .C0(\je/c_state[3] ), 
    .B0(\je/c_state[2] ), .A0(\je/c_state[1] ), .F0(\je/N_12_1 ), 
    .F1(\je/N_1559 ));
  SLICE_2829 SLICE_2829( .D1(\je/c_state[5] ), 
    .C1(\je/wb_bb_tmp_9_10_685_i_a6_2_1 ), .B1(\je/c_state[1] ), 
    .A1(\je/m12_2_03_3 ), .D0(\je/N_4455 ), .C0(\je/wb_bc_tmp[3] ), 
    .B0(\je/wb_bc_tmp[2] ), .A0(\je/N_4422 ), 
    .F0(\je/wb_bb_tmp_9_10_685_i_a6_2_1 ), 
    .F1(\je/wb_bb_tmp_9_10_685_i_a6_2_2 ));
  SLICE_2830 SLICE_2830( .C1(\je/wb_bc_tmp[1] ), .A1(\je/wb_bc_tmp[0] ), 
    .D0(\je/wb_bb_tmp[0] ), .C0(\je/N_310 ), .B0(\je/wb_bc_tmp[2] ), 
    .A0(\je/wb_bc_tmp[3] ), .F0(\je/m12_2_03_3 ), .F1(\je/N_310 ));
  SLICE_2833 SLICE_2833( .D1(\je/c_state[2] ), .C1(\je/N_233 ), 
    .B1(\je/c_state[0] ), .A1(\je/c_state[1] ), .D0(\je/ac0_cnt[4] ), 
    .B0(\je/ac0_cnt[5] ), .F0(\je/N_233 ), .F1(\je/m108_am ));
  SLICE_2835 SLICE_2835( .D1(\je/c_state[5] ), .C1(\je/c_state[1] ), 
    .B1(\je/N_1895 ), .D0(\je/dcht_bb_rom_d[4] ), .C0(\je/N_4411 ), 
    .B0(\je/cb_bit_buf[4] ), .F0(\je/N_1895 ), .F1(\je/N_1910 ));
  SLICE_2839 SLICE_2839( .D1(\je/end0pos[2] ), .C1(\je/N_25 ), 
    .B1(\je/ac0_idx[2] ), .D0(\je/ac0_idx[1] ), .C0(\je/end0pos[0] ), 
    .B0(\je/end0pos[1] ), .A0(\je/ac0_idx[0] ), .F0(\je/N_25 ), 
    .F1(\je/i4_mux ));
  SLICE_2841 SLICE_2841( .D1(\je/QNT_DU_ret_10_RNIANJN05_0 ), 
    .C1(\je/mult1_un94_sum_1_axb_1 ), .B1(\je/QNT_DU_ret_10_RNIANJN05 ), 
    .A1(\je/mult1_un80_sum1[8] ), .D0(\je/mult1_un80_sum[8] ), 
    .C0(\je/mult1_un87_sum1[0] ), .B0(\je/mult1_un87_sum0[0] ), 
    .A0(\je/mult1_inf_abs0_o[1] ), .F0(\je/mult1_un94_sum_1_axb_1 ), 
    .F1(\je/QNT_DU_ret_10_RNI8VO7SM ));
  SLICE_2843 SLICE_2843( .D1(\je/mult1_un80_sum1[8] ), 
    .C1(\je/mult1_un94_sum_1_axb_2 ), .B1(\je/QNT_DU_ret_10_RNI2FGKFH_0 ), 
    .A1(\je/QNT_DU_ret_10_RNI2FGKFH ), .D0(\je/mult1_inf_abs0_o[2] ), 
    .C0(\je/mult1_un80_sum[8] ), .B0(\je/mult1_un87_sum0[1] ), 
    .A0(\je/mult1_un87_sum1[1] ), .F0(\je/mult1_un94_sum_1_axb_2 ), 
    .F1(\je/QNT_DU_ret_10_RNIH7FU8S1 ));
  SLICE_2845 SLICE_2845( .D1(\je/QNT_DU_ret_10_RNI2FGKFH_1 ), 
    .C1(\je/mult1_un94_sum_1_axb_3 ), .B1(\je/QNT_DU_ret_10_RNI2FGKFH_2 ), 
    .A1(\je/mult1_un80_sum1[8] ), .D0(\je/mult1_inf_abs0_o[3] ), 
    .C0(\je/mult1_un80_sum[8] ), .B0(\je/mult1_un87_sum0[2] ), 
    .A0(\je/mult1_un87_sum1[2] ), .F0(\je/mult1_un94_sum_1_axb_3 ), 
    .F1(\je/QNT_DU_ret_10_RNII8FU8S1 ));
  SLICE_2847 SLICE_2847( .D1(\je/mult1_un2_temp_b_o[8] ), 
    .C1(\je/mult1_un80_sum[8] ), .B1(\je/mult1_un87_sum1[7] ), 
    .A1(\je/mult1_un87_sum0[7] ), .D0(\je/mult1_un80_sum[8] ), 
    .B0(\je/mult1_un87_sum0[7] ), .A0(\je/mult1_un87_sum1[7] ), 
    .F0(\je/mult1_un94_sum_1_axb_8 ), .F1(\je/mult1_un94_sum_0_axb_8 ));
  SLICE_2848 SLICE_2848( .D1(\je/mult1_un66_sum[8] ), 
    .C1(\je/mult1_un73_sum0[0] ), .A1(\je/mult1_un73_sum1[0] ), 
    .D0(\je/mult1_un80_sum1[8] ), .C0(\je/mult1_un80_sum0[8] ), 
    .B0(\je/mult1_un73_sum[8] ), .F0(\je/mult1_un80_sum[8] ), 
    .F1(\je/mult1_un73_sum[0] ));
  SLICE_2849 SLICE_2849( .D1(\je/mult1_un2_quotient_2s_1_axb_4 ), 
    .C1(\je/mult1_un94_sum1[8] ), .A1(\je/mult1_un94_sum0[8] ), 
    .C0(\je/mult1_un87_sum0[8] ), .B0(\je/mult1_un80_sum[8] ), 
    .A0(\je/mult1_un87_sum1[8] ), .F0(\je/mult1_un2_quotient_2s_1_axb_4 ), 
    .F1(\je/QNT_DU_ret_3_RNI01HOOJ1 ));
  SLICE_2851 SLICE_2851( .D1(\je/QNT_DU_ret_10_RNIANJN05_0 ), 
    .C1(\je/mult1_un94_sum_0_axb_1 ), .B1(\je/mult1_un80_sum1[8] ), 
    .A1(\je/QNT_DU_ret_10_RNIANJN05 ), .D0(\je/mult1_un80_sum[8] ), 
    .C0(\je/mult1_un2_temp_b_o[1] ), .B0(\je/mult1_un87_sum1[0] ), 
    .A0(\je/mult1_un87_sum0[0] ), .F0(\je/mult1_un94_sum_0_axb_1 ), 
    .F1(\je/QNT_DU_ret_10_RNI1P6DSM ));
  SLICE_2853 SLICE_2853( .D1(\je/mult1_un94_sum_0_axb_2 ), 
    .C1(\je/QNT_DU_ret_10_RNI2FGKFH_0 ), .B1(\je/mult1_un80_sum1[8] ), 
    .A1(\je/QNT_DU_ret_10_RNI2FGKFH ), .D0(\je/mult1_un80_sum[8] ), 
    .C0(\je/mult1_un87_sum1[1] ), .B0(\je/mult1_un2_temp_b_o[2] ), 
    .A0(\je/mult1_un87_sum0[1] ), .F0(\je/mult1_un94_sum_0_axb_2 ), 
    .F1(\je/QNT_DU_ret_10_RNI60T39S1 ));
  SLICE_2855 SLICE_2855( .D1(\je/QNT_DU_ret_10_RNI2FGKFH_1 ), 
    .C1(\je/mult1_un94_sum_0_axb_3 ), .B1(\je/QNT_DU_ret_10_RNI2FGKFH_2 ), 
    .A1(\je/mult1_un80_sum1[8] ), .D0(\je/mult1_un87_sum0[2] ), 
    .C0(\je/mult1_un87_sum1[2] ), .B0(\je/mult1_un2_temp_b_o[3] ), 
    .A0(\je/mult1_un80_sum[8] ), .F0(\je/mult1_un94_sum_0_axb_3 ), 
    .F1(\je/QNT_DU_ret_10_RNICVS39S1 ));
  SLICE_2858 SLICE_2858( .D1(\je/qz_cnt[1] ), .C1(\je/m12_e_3 ), 
    .A1(\je/qz_cnt[0] ), .D0(\je/qz_cnt[2] ), .C0(\je/qz_cnt[3] ), 
    .B0(\je/qz_cnt[5] ), .A0(\je/qz_cnt[4] ), .F0(\je/m12_e_3 ), 
    .F1(\je/N_263 ));
  SLICE_2859 SLICE_2859( .D1(\je/dct_comp_sel[1] ), .C1(\je/dct_comp_sel[0] ), 
    .B1(\je/c_state[3] ), .A1(\je/c_state[5] ), .C0(\je/N_131 ), 
    .B0(\je/dct_comp_sel_3_a3_0_1[1] ), .A0(\je/N_1488_0 ), 
    .F0(\je/un1_DCY13_5_0_i ), .F1(\je/dct_comp_sel_3_a3_0_1[1] ));
  SLICE_2861 SLICE_2861( .DI1(\je/cb_bit_cnt_cnst[2] ), .D1(\je/c_state[0] ), 
    .C1(\je/cb_bit_cnt_RNO_1[2] ), .B1(\je/cb_bit_cnt_cnst_sm9_0 ), 
    .A1(\je/cb_bit_cnt_RNO_0[2] ), .C0(\je/cb_bit_cnt_cnst_sm9_0 ), 
    .A0(\je/c_state[0] ), .CE(\je/un1_c_state_17_0_i ), .CLK(pclk_c), 
    .Q1(\je/cb_bit_cnt[2] ), .F0(\je/cb_bb_mask_cnst_sm9_0 ), 
    .F1(\je/cb_bit_cnt_cnst[2] ));
  SLICE_2862 SLICE_2862( .D1(\je/cb_bb_tmp[9] ), .C1(\je/N_14_0 ), 
    .B1(\je/cb_bb_tmp[8] ), .A1(\je/cb_bb_tmp[10] ), .D0(\je/cb_bb_tmp[11] ), 
    .C0(\je/cb_bb_tmp[12] ), .F0(\je/N_14_0 ), .F1(\je/cb_bit_cnt_cnst_sm9_0 ));
  SLICE_2863 SLICE_2863( .D1(\je/N_1632 ), .C1(\je/N_1654 ), .B1(\je/N_312 ), 
    .A1(\je/N_1622 ), .D0(\je/c_state[0] ), .C0(\je/c_state[5] ), 
    .A0(\je/c_state[4] ), .F0(\je/N_1632 ), .F1(\je/N_94_1 ));
  SLICE_2864 SLICE_2864( .D1(\je/qz_cnt[4] ), .C1(\je/N_312 ), 
    .B1(\je/du_ram_a_dct[1] ), .A1(\je/N_1655 ), .C0(\je/c_state[2] ), 
    .B0(\je/c_state[1] ), .F0(\je/N_312 ), .F1(\je/dctdu_ram_ar[4] ));
  SLICE_2866 SLICE_2866( .D1(\je/c_state[3] ), .C1(\je/N_4262_i ), 
    .A1(\je/c_state[1] ), .C0(\je/c_state[5] ), .B0(\je/c_state[0] ), 
    .A0(\je/c_state[4] ), .F0(\je/N_4262_i ), .F1(\je/N_1568 ));
  SLICE_2867 SLICE_2867( .C1(\je/c_state[3] ), .B1(\je/wb_bit_buf[15] ), 
    .A1(\je/wb_bb_tmp[15] ), .D0(\je/c_state[3] ), 
    .C0(\je/un1_diff_DC26_1_0_a3 ), .F0(\je/c_state_RNID7KG[3] ), 
    .F1(\je/N_4459 ));
  SLICE_2868 SLICE_2868( .D1(\je/c_state[2] ), .C1(\je/N_1510_0 ), 
    .B1(\je/c_state[1] ), .A1(\je/N_1632 ), .D0(\je/dct_comp_sel[1] ), 
    .B0(\je/c_state[3] ), .A0(\je/dct_comp_sel[0] ), .F0(\je/N_1510_0 ), 
    .F1(\je/un1_diff_DC26_1_0_a3 ));
  SLICE_2869 SLICE_2869( .D1(\je/c_state[1] ), .C1(\je/N_49_0 ), 
    .B1(\je/N_327 ), .A1(\je/c_state[5] ), .D0(\je/wb_bc_tmp[2] ), 
    .C0(\je/wb_bc_tmp[3] ), .F0(\je/N_327 ), 
    .F1(\je/wb_bb_tmp_9_11_647_i_a6_2_0 ));
  SLICE_2872 SLICE_2872( .DI1(\je/un1_c_state_25_0_i$n53 ), 
    .D1(\je/c_state_d[52] ), .C1(\je/N_1628 ), .B1(\je/N_1641 ), 
    .A1(\je/un1_c_state_25_0_0 ), .D0(\je/c_state[1] ), .B0(\je/c_state[2] ), 
    .CLK(pclk_c), .Q1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .F0(\je/N_1628 ), .F1(\je/un1_c_state_25_0_i$n53 ));
  SLICE_2874 SLICE_2874( .C1(\je/N_2509 ), .B1(\je/cb_bit_buf[12] ), 
    .A1(\je/c_state[1] ), .C0(\je/c_state[5] ), .B0(\je/wb_bc_tmp[4] ), 
    .A0(\je/acht_bb_rom_d[12] ), .F0(\je/N_2509 ), .F1(\je/N_2510 ));
  SLICE_2875 SLICE_2875( .D1(\je/cb_bit_cnt_RNO_2[0] ), .C1(\je/N_61 ), 
    .A1(\je/cb_bit_cnt_RNO_3[0] ), .D0(\je/cb_bb_tmp[6] ), 
    .B0(\je/cb_bb_tmp[7] ), .A0(\je/cb_bb_tmp[5] ), 
    .F0(\je/cb_bit_cnt_RNO_2[0] ), .F1(\je/cb_bit_cnt_cnst_m9[0] ));
  SLICE_2877 SLICE_2877( .D1(\je/cb_bit_cnt_RNO_1[1] ), .C1(\je/N_61 ), 
    .B1(\je/cb_bit_cnt_RNO_2[1] ), .D0(\je/cb_bb_tmp[6] ), 
    .C0(\je/cb_bb_tmp[5] ), .B0(\je/cb_bb_tmp[7] ), 
    .F0(\je/cb_bit_cnt_RNO_1[1] ), .F1(\je/cb_bit_cnt_cnst_m9[1] ));
  SLICE_2879 SLICE_2879( .D1(\je/wb_bc_tmp[2] ), .C1(\je/wb_bc_tmp[3] ), 
    .B1(\je/N_4413 ), .A1(\je/N_56_0 ), .D0(\je/m1_0_03 ), 
    .C0(\je/wb_bc_tmp[3] ), .A0(\je/wb_bc_tmp[2] ), .F0(\je/N_95_0 ), 
    .F1(\je/wb_bb_tmp_9_930_i_a6_0_1 ));
  SLICE_2881 SLICE_2881( .D1(\je/N_1622 ), .C1(\je/N_4262_i ), 
    .B1(\je/N_1635 ), .A1(\je/N_1653 ), .D0(\je/c_state[0] ), 
    .C0(\je/c_state[5] ), .A0(\je/c_state[4] ), .F0(\je/N_1635 ), 
    .F1(\je/end0pose_0 ));
  SLICE_2883 SLICE_2883( .D1(\je/QNT_DU_ret_9_RNI01GFJ_0 ), 
    .C1(\je/mult1_un87_sum_0_axb_1 ), .B1(\je/mult1_un73_sum1[8] ), 
    .A1(\je/QNT_DU_ret_9_RNI01GFJ ), .D0(\je/mult1_un73_sum[8] ), 
    .C0(\je/mult1_un80_sum0[0] ), .B0(\je/mult1_un2_temp_b_o[1] ), 
    .A0(\je/mult1_un80_sum1[0] ), .F0(\je/mult1_un87_sum_0_axb_1 ), 
    .F1(\je/QNT_DU_ret_9_RNIVCINN2 ));
  SLICE_2885 SLICE_2885( .C1(\je/mult1_un73_sum[8] ), 
    .B1(\je/mult1_un80_sum0[7] ), .A1(\je/mult1_un80_sum1[7] ), 
    .D0(\je/mult1_un73_sum[8] ), .C0(\je/mult1_un2_temp_b_o[8] ), 
    .B0(\je/mult1_un80_sum1[7] ), .A0(\je/mult1_un80_sum0[7] ), 
    .F0(\je/mult1_un87_sum_0_axb_8 ), .F1(\je/mult1_un87_sum_1_axb_8 ));
  SLICE_2886 SLICE_2886( .D1(\je/mult1_inf_abs0_reto[1] ), 
    .C1(\je/fdtbl_rom_d_reto[0] ), .B1(\je/mult1_un59_sum_reto_5[8] ), 
    .A1(\je/mult1_un59_sum_o[0] ), .D0(\je/mult1_un73_sum0[8] ), 
    .C0(\je/mult1_un73_sum1[8] ), .A0(\je/mult1_un66_sum[8] ), 
    .F0(\je/mult1_un73_sum[8] ), .F1(\je/mult1_un66_sum_axb_1_lofx ));
  SLICE_2887 SLICE_2887( .D1(\je/mult1_un73_sum1[8] ), 
    .C1(\je/mult1_un87_sum_1_axb_1 ), .B1(\je/QNT_DU_ret_9_RNI01GFJ_0 ), 
    .A1(\je/QNT_DU_ret_9_RNI01GFJ ), .D0(\je/mult1_un73_sum[8] ), 
    .C0(\je/mult1_un80_sum0[0] ), .B0(\je/mult1_inf_abs0_o[1] ), 
    .A0(\je/mult1_un80_sum1[0] ), .F0(\je/mult1_un87_sum_1_axb_1 ), 
    .F1(\je/QNT_DU_ret_9_RNI6J4IN2 ));
  SLICE_2889 SLICE_2889( .D1(\je/dct_comp_sel[1] ), .C1(\je/zzdu_ram_do[14] ), 
    .B1(\je/DCV[14] ), .A1(\je/N_4355 ), .D0(\je/DCY[14] ), 
    .B0(\je/dct_comp_sel[0] ), .A0(\je/DCU[14] ), .F0(\je/N_4355 ), 
    .F1(\je/un1_zzdu_ram_do_axb_14 ));
  SLICE_2891 SLICE_2891( .D1(\je/m181_e_8 ), .C1(\je/m181_e_7 ), 
    .B1(\je/m181_e_10 ), .A1(\je/m181_e_9 ), .C0(\je/diff_DC[0] ), 
    .B0(\je/diff_DC[9] ), .A0(\je/diff_DC[13] ), .F0(\je/m181_e_7 ), 
    .F1(\je/N_293 ));
  SLICE_2892 SLICE_2892( .C1(\je/N_98_1 ), .B1(\je/diff_DC[4] ), 
    .A1(\je/du_ac0[4] ), .D0(\je/diff_DC[5] ), .C0(\je/diff_DC[7] ), 
    .B0(\je/diff_DC[6] ), .A0(\je/diff_DC[4] ), .F0(\je/m181_e_10 ), 
    .F1(\je/du_ac0_RNILGC41[4] ));
  SLICE_2893 SLICE_2893( .D1(\je/m62_e_9 ), .C1(\je/m62_e_7 ), 
    .B1(\je/m62_e_10 ), .A1(\je/m62_e_8 ), .C0(\je/zzdu_ram_do[8] ), 
    .B0(\je/zzdu_ram_do[11] ), .A0(\je/zzdu_ram_do[13] ), .F0(\je/m62_e_7 ), 
    .F1(\je/N_300 ));
  SLICE_2894 SLICE_2894( .DI1(\je/N_3098_0 ), .B1(\je/c_state[1] ), 
    .A1(\je/zzdu_ram_do[14] ), .D0(\je/zzdu_ram_do[14] ), 
    .C0(\je/zzdu_ram_do[10] ), .B0(\je/zzdu_ram_do[12] ), 
    .A0(\je/zzdu_ram_do[1] ), .CE(\je/un1_DCY13_1_0_i ), .CLK(pclk_c), 
    .Q1(\je/DCY[14] ), .F0(\je/m62_e_10 ), .F1(\je/N_3098_0 ));
  SLICE_2895 SLICE_2895( .D1(\je/N_1628 ), .C1(\je/N_4265_0 ), 
    .B1(\je/c_state[3] ), .A1(\je/c_state[0] ), .D0(\je/c_state[4] ), 
    .A0(\je/c_state[5] ), .F0(\je/N_4265_0 ), .F1(\je/N_4246_0 ));
  SLICE_2899 SLICE_2899( .D1(\je/wb_bc_tmp[0] ), .C1(\je/N_205 ), 
    .B1(\je/N_4461 ), .D0(\je/wb_bb_tmp[18] ), .B0(\je/wb_bb_tmp[16] ), 
    .A0(\je/wb_bc_tmp[1] ), .F0(\je/N_205 ), .F1(\je/N_208 ));
  SLICE_2900 SLICE_2900( .C1(\je/m4_2_01 ), .B1(\je/wb_bc_tmp[3] ), 
    .D0(\je/wb_bc_tmp[4] ), .C0(\je/N_208 ), .B0(\je/wb_bc_tmp[3] ), 
    .A0(\je/wb_bc_tmp[2] ), .F0(\je/wb_bb_tmp_9_0_906_i_a6_0_0 ), 
    .F1(\je/N_2636_0 ));
  SLICE_2901 SLICE_2901( .C1(\je/wb_bc_tmp[0] ), .B1(\je/N_228 ), 
    .A1(\je/N_4461 ), .D0(\je/wb_bc_tmp[1] ), .C0(\je/wb_bb_tmp[16] ), 
    .A0(\je/wb_bb_tmp[14] ), .F0(\je/N_228 ), .F1(\je/m17_0_03_4 ));
  SLICE_2902 SLICE_2902( .D1(\je/wb_bc_tmp[2] ), .C1(\je/wb_bc_tmp[3] ), 
    .B1(\je/N_218 ), .A1(\je/wb_bc_tmp[4] ), .D0(\je/wb_bc_tmp[4] ), 
    .C0(\je/wb_bc_tmp[2] ), .B0(\je/wb_bc_tmp[3] ), .A0(\je/m17_0_03_4 ), 
    .F0(\je/wb_bb_tmp_9_1_882_i_a6_0_0 ), .F1(\je/wb_bb_tmp_9_930_i_a6_0_0 ));
  SLICE_2903 SLICE_2903( .D1(\je/N_4248_0 ), .C1(\je/c_state[0] ), 
    .B1(\je/c_state[1] ), .A1(\je/c_state[4] ), .D0(\je/c_state[2] ), 
    .A0(\je/c_state[3] ), .F0(\je/N_4248_0 ), .F1(\je/N_1610 ));
  SLICE_2905 SLICE_2905( .D1(\je/c_state[4] ), .C1(\je/N_1622 ), 
    .B1(\je/c_state[5] ), .A1(\je/c_state[0] ), .D0(\je/c_state[3] ), 
    .C0(\je/c_state[2] ), .A0(\je/c_state[1] ), .F0(\je/N_1622 ), 
    .F1(\je/N_1621 ));
  SLICE_2908 SLICE_2908( .DI1(\je/wb_bit_cnt_3 ), .D1(\je/N_1638 ), 
    .C1(\je/c_state[2] ), .B1(\je/c_state[1] ), 
    .A1(\je/un1_wb_bit_cnt_cry_3_0_S1 ), .D0(\je/c_state[2] ), 
    .C0(\je/N_1638 ), .A0(\je/c_state[1] ), .CLK(pclk_c), 
    .Q1(\je/wb_bit_cnt[4] ), .F0(\je/N_101_0 ), .F1(\je/wb_bit_cnt_3 ));
  SLICE_2909 SLICE_2909( .D1(\je/N_37 ), .C1(\je/N_34 ), .B1(\je/N_36 ), 
    .A1(\je/N_54 ), .C0(\je/row_cnt[1] ), .B0(\je/row_cnt[0] ), 
    .A0(\je/row_cnt[2] ), .F0(\je/N_36 ), .F1(\je/img_rowe_0_i ));
  SLICE_2910 SLICE_2910( .DI1(\je/img_col_lm[10] ), .D1(\je/N_44_1 ), 
    .C1(\je/N_35 ), .B1(\je/img_col_s[10] ), .A1(\je/N_2002 ), .D0(\je/N_45 ), 
    .C0(\je/img_col_p[1] ), .B0(\je/N_35 ), .A0(\je/N_36 ), 
    .CE(\je/img_cole_0_i ), .CLK(pclk_c), .Q1(\je/img_col[10] ), 
    .F0(\je/N_44_1 ), .F1(\je/img_col_lm[10] ));
  SLICE_2912 SLICE_2912( .D0(\je/c_state[0] ), .C0(\je/end0pos[0] ), 
    .B0(\je/end0pos[1] ), .A0(\je/m47_2 ), .F0(\je/N_65 ));
  SLICE_2913 SLICE_2913( .C1(\je/wb_bit_buf[20] ), .A1(\je/wb_bb_tmp[20] ), 
    .D0(\je/wb_bit_buf[18] ), .C0(\je/wb_bit_buf[21] ), 
    .B0(\je/wb_bit_buf[17] ), .A0(\je/wb_bit_buf[20] ), .F0(\je/m119_e_4 ), 
    .F1(\je/N_306 ));
  SLICE_2914 SLICE_2914( .D1(\je/m119_e_4 ), .C1(\je/m119_e_3 ), 
    .B1(\je/wb_bit_buf[22] ), .A1(\je/wb_bit_buf[23] ), 
    .B0(\je/wb_bit_buf[19] ), .A0(\je/wb_bit_buf[16] ), .F0(\je/m119_e_3 ), 
    .F1(\je/m120_ns_1 ));
  SLICE_2915 SLICE_2915( .D1(\je/dct_comp_sel[1] ), .C1(\je/N_111 ), 
    .B1(\je/zzdu_ram_do[0] ), .A1(\je/DCV[0] ), .D0(\je/DCY[0] ), 
    .C0(\je/DCU[0] ), .A0(\je/dct_comp_sel[0] ), .F0(\je/N_111 ), 
    .F1(\je/un1_zzdu_ram_do_cry_0_0_RNO ));
  SLICE_2917 SLICE_2917( .D1(\je/zzdu_ram_do[1] ), .C1(\je/N_108 ), 
    .B1(\je/DCV[1] ), .A1(\je/dct_comp_sel[1] ), .D0(\je/dct_comp_sel[0] ), 
    .C0(\je/DCY[1] ), .A0(\je/DCU[1] ), .F0(\je/N_108 ), 
    .F1(\je/un1_zzdu_ram_do_cry_0_0_RNO_0 ));
  SLICE_2919 SLICE_2919( .D1(\je/zzdu_ram_do[2] ), .C1(\je/N_105 ), 
    .B1(\je/DCV[2] ), .A1(\je/dct_comp_sel[1] ), .D0(\je/DCY[2] ), 
    .B0(\je/dct_comp_sel[0] ), .A0(\je/DCU[2] ), .F0(\je/N_105 ), 
    .F1(\je/un1_zzdu_ram_do_cry_2_0_RNO ));
  SLICE_2921 SLICE_2921( .D1(\je/DCV[3] ), .C1(\je/zzdu_ram_do[3] ), 
    .B1(\je/N_102 ), .A1(\je/dct_comp_sel[1] ), .C0(\je/DCU[3] ), 
    .B0(\je/dct_comp_sel[0] ), .A0(\je/DCY[3] ), .F0(\je/N_102 ), 
    .F1(\je/un1_zzdu_ram_do_cry_2_0_RNO_0 ));
  SLICE_2923 SLICE_2923( .D1(\je/zzdu_ram_do[4] ), .C1(\je/N_99 ), 
    .B1(\je/dct_comp_sel[1] ), .A1(\je/DCV[4] ), .D0(\je/DCY[4] ), 
    .B0(\je/dct_comp_sel[0] ), .A0(\je/DCU[4] ), .F0(\je/N_99 ), 
    .F1(\je/un1_zzdu_ram_do_cry_4_0_RNO ));
  SLICE_2925 SLICE_2925( .D1(\je/dct_comp_sel[1] ), .C1(\je/zzdu_ram_do[5] ), 
    .B1(\je/DCV[5] ), .A1(\je/N_96 ), .D0(\je/dct_comp_sel[0] ), 
    .B0(\je/DCU[5] ), .A0(\je/DCY[5] ), .F0(\je/N_96 ), 
    .F1(\je/un1_zzdu_ram_do_cry_4_0_RNO_0 ));
  SLICE_2927 SLICE_2927( .D1(\je/dct_comp_sel[1] ), .C1(\je/N_93 ), 
    .B1(\je/zzdu_ram_do[6] ), .A1(\je/DCV[6] ), .C0(\je/DCU[6] ), 
    .B0(\je/DCY[6] ), .A0(\je/dct_comp_sel[0] ), .F0(\je/N_93 ), 
    .F1(\je/un1_zzdu_ram_do_cry_6_0_RNO ));
  SLICE_2929 SLICE_2929( .D1(\je/zzdu_ram_do[8] ), .C1(\je/N_90 ), 
    .B1(\je/dct_comp_sel[1] ), .A1(\je/DCV[8] ), .D0(\je/dct_comp_sel[0] ), 
    .B0(\je/DCU[8] ), .A0(\je/DCY[8] ), .F0(\je/N_90 ), 
    .F1(\je/un1_zzdu_ram_do_cry_8_0_RNO ));
  SLICE_2931 SLICE_2931( .D1(\je/zzdu_ram_do[9] ), .C1(\je/N_87 ), 
    .B1(\je/dct_comp_sel[1] ), .A1(\je/DCV[9] ), .D0(\je/DCY[9] ), 
    .C0(\je/DCU[9] ), .B0(\je/dct_comp_sel[0] ), .F0(\je/N_87 ), 
    .F1(\je/un1_zzdu_ram_do_cry_8_0_RNO_0 ));
  SLICE_2933 SLICE_2933( .D1(\je/N_84_0 ), .C1(\je/zzdu_ram_do[10] ), 
    .B1(\je/DCV[10] ), .A1(\je/dct_comp_sel[1] ), .C0(\je/DCU[10] ), 
    .B0(\je/DCY[10] ), .A0(\je/dct_comp_sel[0] ), .F0(\je/N_84_0 ), 
    .F1(\je/un1_zzdu_ram_do_cry_10_0_RNO ));
  SLICE_2935 SLICE_2935( .D1(\je/dct_comp_sel[1] ), .C1(\je/N_81 ), 
    .B1(\je/zzdu_ram_do[13] ), .A1(\je/DCV[13] ), .C0(\je/DCU[13] ), 
    .B0(\je/DCY[13] ), .A0(\je/dct_comp_sel[0] ), .F0(\je/N_81 ), 
    .F1(\je/un1_zzdu_ram_do_cry_12_0_RNO_0 ));
  SLICE_2937 SLICE_2937( .D1(\je/N_4354 ), .C1(\je/zzdu_ram_do[12] ), 
    .B1(\je/DCV[12] ), .A1(\je/dct_comp_sel[1] ), .C0(\je/dct_comp_sel[0] ), 
    .B0(\je/DCU[12] ), .A0(\je/DCY[12] ), .F0(\je/N_4354 ), 
    .F1(\je/un1_zzdu_ram_do_cry_12_0_RNO ));
  SLICE_2939 SLICE_2939( .D1(\je/N_4353 ), .C1(\je/dct_comp_sel[1] ), 
    .B1(\je/zzdu_ram_do[11] ), .A1(\je/DCV[11] ), .C0(\je/DCU[11] ), 
    .B0(\je/DCY[11] ), .A0(\je/dct_comp_sel[0] ), .F0(\je/N_4353 ), 
    .F1(\je/un1_zzdu_ram_do_cry_10_0_RNO_0 ));
  SLICE_2941 SLICE_2941( .D1(\je/N_4352 ), .C1(\je/zzdu_ram_do[7] ), 
    .B1(\je/dct_comp_sel[1] ), .A1(\je/DCV[7] ), .C0(\je/DCY[7] ), 
    .B0(\je/DCU[7] ), .A0(\je/dct_comp_sel[0] ), .F0(\je/N_4352 ), 
    .F1(\je/un1_zzdu_ram_do_cry_6_0_RNO_0 ));
  SLICE_2943 SLICE_2943( .D1(\je/N_2384 ), .C1(\je/c_state[4] ), 
    .B1(\je/N_4248_0 ), .A1(\je/N_131 ), .D0(\je/c_state[0] ), 
    .B0(\je/c_state[5] ), .F0(\je/N_2384 ), .F1(\je/N_92 ));
  SLICE_2946 SLICE_2946( .D1(\je/wb_bc_tmp[3] ), .C1(\je/wb_bc_tmp[2] ), 
    .B1(\je/N_32 ), .D0(\je/wb_bc_tmp[2] ), .C0(\je/N_310 ), 
    .B0(\je/wb_bb_tmp[0] ), .A0(\je/wb_bc_tmp[3] ), .F0(\je/N_232 ), 
    .F1(\je/N_211 ));
  SLICE_2947 SLICE_2947( .D1(\je/c_state[5] ), .C1(\je/m132_0_ns_1 ), 
    .B1(\je/dcht_bb_rom_d[9] ), .A1(\je/cb_bit_buf[9] ), .D0(\je/c_state[0] ), 
    .A0(\je/c_state[2] ), .F0(\je/m132_0_ns_1 ), .F1(\je/N_133_0 ));
  SLICE_2949 SLICE_2949( .D1(\je/c_state[5] ), .C1(\je/m148_ns_1 ), 
    .B1(\je/dcht_bb_rom_d[10] ), .A1(\je/cb_bit_buf[10] ), 
    .C0(\je/c_state[2] ), .B0(\je/c_state[0] ), .F0(\je/m148_ns_1 ), 
    .F1(\je/N_4436 ));
  SLICE_2951 SLICE_2951( .D1(\je/end0pos[4] ), .C1(\je/m88_1_0 ), 
    .B1(\je/end0pos[2] ), .A1(\je/end0pos[5] ), .C0(\je/end0pos[0] ), 
    .B0(\je/end0pos[1] ), .A0(\je/end0pos[3] ), .F0(\je/m88_1_0 ), 
    .F1(\je/N_254_mux ));
  SLICE_2953 SLICE_2953( .D1(\je/cb_bit_buf[1] ), .C1(\je/m104_1_bm_1 ), 
    .B1(\je/c_state[5] ), .A1(\je/dcht_bb_rom_d[1] ), .D0(\je/c_state[2] ), 
    .B0(\je/c_state[0] ), .F0(\je/m104_1_bm_1 ), .F1(\je/m104_1_bm ));
  SLICE_2955 SLICE_2955( .D1(\je/c_state[5] ), .C1(\je/m121_0_bm_1 ), 
    .B1(\je/dcht_bb_rom_d[8] ), .A1(\je/cb_bit_buf[8] ), .B0(\je/c_state[0] ), 
    .A0(\je/c_state[2] ), .F0(\je/m121_0_bm_1 ), .F1(\je/m121_0_bm ));
  SLICE_2957 SLICE_2957( .D1(\je/mult1_un45_sum[8] ), 
    .C1(\je/mult1_un52_sum0[6] ), .B1(\je/mult1_un31_sum_1_axb_7_1 ), 
    .A1(\je/mult1_un52_sum1[6] ), .D0(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .C0(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .F0(\je/mult1_un31_sum_1_axb_7_1 ), .F1(\je/mult1_un59_sum_1_axb_7 ));
  SLICE_2958 SLICE_2958( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .C1(\je/mult1_un31_sum_1_axb_7 ), .A1(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .D0(\je/mult1_un24_sum1[6] ), .C0(\je/mult1_un31_sum_1_axb_7_1 ), 
    .B0(\je/mult1_un24_sum0[6] ), .A0(\je/mult1_un17_sum[8] ), 
    .F0(\je/mult1_un31_sum_1_axb_7 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNIQF12QM3 ));
  SLICE_2960 SLICE_2960( .D0(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .C0(\je/mult1_un59_sum_1_axb_7 ), .A0(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI85RGOD ));
  SLICE_2961 SLICE_2961( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .C1(\je/mult1_un45_sum_1_axb_7 ), .A1(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .D0(\je/mult1_un31_sum[8] ), .C0(\je/mult1_un31_sum_1_axb_7_1 ), 
    .B0(\je/mult1_un38_sum0[6] ), .A0(\je/mult1_un38_sum1[6] ), 
    .F0(\je/mult1_un45_sum_1_axb_7 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNIE760KR2 ));
  SLICE_2963 SLICE_2963( .DI1(\je/mult1_inf_abs0_a_1_c4_reti$n3 ), 
    .D1(\je/m75_ns ), .C1(\je/m30 ), .B1(\je/m13 ), .A1(\je/b2 ), .D0(\je/b2 ), 
    .C0(\je/m30 ), .A0(\je/m13 ), .CLK(pclk_c), 
    .Q1(\je/mult1_inf_abs0_a_1_c4 ), .F0(\je/mult1_un2_temp_b_c3_reti ), 
    .F1(\je/mult1_inf_abs0_a_1_c4_reti$n3 ));
  SLICE_2964 SLICE_2964( .DI1(\je/mult1_un2_temp_b_c3_reti$n8 ), .D1(\je/m30 ), 
    .C1(\je/b2 ), .A1(\je/m13 ), .D0(\je/dct_comp_sel[0] ), 
    .C0(\je/ram_rom/N_160_mux ), .B0(\je/ram_rom/m50_ns ), 
    .A0(\je/dct_comp_sel[1] ), .CLK(pclk_c), .Q1(\je/mult1_un2_temp_b_c3 ), 
    .F0(\je/b2 ), .F1(\je/mult1_un2_temp_b_c3_reti$n8 ));
  SLICE_2966 SLICE_2966( .DI1(\je/mult1_un2_temp_b_reti[7] ), 
    .D1(\je/mult1_inf_abs0_reti_Z[6] ), .C1(\je/mult1_inf_abs0_reti_Z[7] ), 
    .B1(\je/mult1_inf_abs0_a_1_c4_reti ), .A1(\je/if_m2_0_a2_0_reti ), 
    .D0(\je/if_m2_0_a2_0_reti ), .C0(\je/mult1_inf_abs0_a_1_c4_reti ), 
    .B0(\je/N_3906_reti ), .A0(\je/m135_ns ), .CLK(pclk_c), 
    .Q1(\je/mult1_un2_temp_b[7] ), .F0(\je/mult1_inf_abs0_reti_Z[7] ), 
    .F1(\je/mult1_un2_temp_b_reti[7] ));
  SLICE_2967 SLICE_2967( .DI1(G_5_i_0_reti), .D1(\je/m13 ), .C1(\je/b2 ), 
    .B1(\je/N_3906_reti ), .A1(\je/m30 ), .C0(\je/N_3906_reti ), .B0(\je/m30 ), 
    .A0(\je/m13 ), .CLK(pclk_c), .Q1(G_5_i_0), 
    .F0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[1] ), 
    .F1(G_5_i_0_reti));
  SLICE_2968 SLICE_2968( .D1(\je/dct_comp_sel[0] ), .C1(\je/ram_rom/m12_ns ), 
    .B1(\je/dct_comp_sel[1] ), .A1(\je/ram_rom/m15_e ), .D0(\je/ram_rom/m4 ), 
    .C0(\je/ram_rom/m12_ns_1 ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[5] ), 
    .F0(\je/ram_rom/m12_ns ), .F1(\je/m13 ));
  SLICE_2969 SLICE_2969( .D0(\je/N_3906_reti ), .C0(\je/b4 ), 
    .B0(\je/mult1_inf_abs0_a_1_c4_reti ), .A0(\je/m119_ns ), 
    .F0(\je/mult1_un3_sum_ac0_13_2_0_0_reti ));
  SLICE_2970 SLICE_2970( .D1(\je/dct_comp_sel[0] ), .C1(\je/m97_ns ), 
    .B1(\je/dct_comp_sel[1] ), .A1(\je/i4_mux_4 ), .D0(\je/ram_rom/m91_ns ), 
    .C0(\je/ram_rom/i3_mux_5 ), .A0(\je/qz_cnt[5] ), .F0(\je/m97_ns ), 
    .F1(\je/b4 ));
  SLICE_2971 SLICE_2971( .DI1(\je/mult1_un2_temp_b_ac0_13_reti ), 
    .D1(\je/mult1_inf_abs0_reti_Z[7] ), .C1(\je/mult1_inf_abs0_reti_Z[6] ), 
    .B1(\je/mult1_inf_abs0_a_1_c4_reti ), .A1(\je/if_m2_0_a2_0_reti ), 
    .D0(\je/N_3906_reti ), .C0(\je/if_m2_0_a2_0_reti ), .B0(\je/m135_ns ), 
    .A0(\je/mult1_inf_abs0_a_1_c4_reti ), .CLK(pclk_c), 
    .Q1(\je/mult1_un2_temp_b_ac0_13 ), .F0(\je/mult1_inf_abs0_reti_Z[6] ), 
    .F1(\je/mult1_un2_temp_b_ac0_13_reti ));
  SLICE_2974 SLICE_2974( 
    .D1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .C1(\je.fdtbl_rom_d[0] ), .B1(\je.dctdu_ram_do[17] ), .D0(\je/g0_1 ), 
    .C0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .B0(\je.fdtbl_rom_d[0] ), .A0(\je.dctdu_ram_do[17] ), 
    .F0(\je/mult1_un3_sum_c7_i ), .F1(\je/mult1_un3_sum_axb0_i ));
  SLICE_2975 SLICE_2975( .D1(\je/mult1_un59_sum1_reto[7] ), 
    .C1(\je/mult1_un66_sum_axb_8_1 ), .B1(\je/mult1_un52_sum_reto_0[8] ), 
    .A1(\je/mult1_un59_sum0_reto[7] ), .D0(\je/mult1_un59_sum0_reto[8] ), 
    .C0(\je/mult1_un2_temp_b_ac0_13_reto ), .B0(\je/mult1_un52_sum_reto[8] ), 
    .A0(\je/mult1_un59_sum1_reto[8] ), .F0(\je/mult1_un66_sum_axb_8_1 ), 
    .F1(\je/mult1_un66_sum_axb_8 ));
  SLICE_2977 SLICE_2977( .D1(\je/mult1_un24_sum[8] ), 
    .C1(\je/mult1_un31_sum1[0] ), .B1(\je/mult1_un2_temp_b[1] ), 
    .A1(\je/mult1_un31_sum0[0] ), .D0(\je/mult1_un31_sum0[0] ), 
    .C0(\je/mult1_un24_sum0[8] ), .B0(\je/mult1_un17_sum[8] ), 
    .A0(\je/mult1_un31_sum1[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI8CVO8L3 ));
  SLICE_2978 SLICE_2978( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB ), 
    .C1(\je/mult1_un24_sum1[8] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB_0 ), 
    .D0(\je/mult1_un31_sum0[0] ), .C0(\je/mult1_un31_sum1[0] ), 
    .B0(\je/mult1_un17_sum[8] ), .A0(\je/mult1_un24_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB ), 
    .F1(\je/mult1_un31_sum[0] ));
  SLICE_2979 SLICE_2979( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIAKM9 ), 
    .C1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI6QRO ), 
    .D0(\je/mult1_inf_abs0[2] ), .C0(\je/mult1_inf_abs0[1] ), 
    .B0(\je.fdtbl_rom_d[0] ), .F0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNIAKM9 ), 
    .F1(\je/mult1_un3_sum[2] ));
  SLICE_2981 SLICE_2981( .D1(\je/mult1_un24_sum1[0] ), 
    .C1(\je/mult1_un17_sum[8] ), .B1(\je/mult1_un2_temp_b[1] ), 
    .A1(\je/mult1_un24_sum0[0] ), .D0(\je/mult1_un17_sum0[8] ), 
    .C0(\je/mult1_un24_sum1[0] ), .B0(\je/mult1_un10_sum[8] ), 
    .A0(\je/mult1_un24_sum0[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI6D43KG3 ));
  SLICE_2982 SLICE_2982( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91_0 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91 ), 
    .B1(\je/mult1_un17_sum1[8] ), .D0(\je/mult1_un17_sum0[8] ), 
    .C0(\je/mult1_un24_sum1[0] ), .B0(\je/mult1_un10_sum[8] ), 
    .A0(\je/mult1_un24_sum0[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91 ), 
    .F1(\je/mult1_un24_sum[0] ));
  SLICE_2983 SLICE_2983( .D1(\je/mult1_un38_sum1[0] ), 
    .C1(\je/mult1_un31_sum[8] ), .B1(\je/mult1_un38_sum0[0] ), 
    .A1(\je/mult1_un2_temp_b[1] ), .D0(\je/mult1_un31_sum0[8] ), 
    .C0(\je/mult1_un38_sum1[0] ), .B0(\je/mult1_un24_sum[8] ), 
    .A0(\je/mult1_un38_sum0[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIAGDQOD3 ));
  SLICE_2984 SLICE_2984( .D1(\je/mult1_un31_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1_0 ), 
    .D0(\je/mult1_un24_sum[8] ), .C0(\je/mult1_un38_sum1[0] ), 
    .B0(\je/mult1_un31_sum0[8] ), .A0(\je/mult1_un38_sum0[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1 ), 
    .F1(\je/mult1_un38_sum[0] ));
  SLICE_2985 SLICE_2985( .D1(\je/mult1_un38_sum0[1] ), 
    .C1(\je/mult1_un2_temp_b[2] ), .B1(\je/mult1_un38_sum1[1] ), 
    .A1(\je/mult1_un31_sum[8] ), .D0(\je/mult1_un24_sum[8] ), 
    .C0(\je/mult1_un38_sum1[1] ), .B0(\je/mult1_un38_sum0[1] ), 
    .A0(\je/mult1_un31_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNILBUIT8 ));
  SLICE_2986 SLICE_2986( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_0 ), 
    .A1(\je/mult1_un31_sum1[8] ), .D0(\je/mult1_un38_sum1[1] ), 
    .C0(\je/mult1_un38_sum0[1] ), .B0(\je/mult1_un31_sum0[8] ), 
    .A0(\je/mult1_un24_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2 ), 
    .F1(\je/mult1_un38_sum[1] ));
  SLICE_2988 SLICE_2988( .C1(\je/mult1_un45_sum1[8] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01_0 ), 
    .D0(\je/mult1_un38_sum[8] ), .C0(\je/mult1_un52_sum1[0] ), 
    .B0(\je/mult1_un45_sum0[8] ), .A0(\je/mult1_un52_sum0[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01 ), 
    .F1(\je/mult1_un52_sum[0] ));
  SLICE_2989 SLICE_2989( .D1(\je/mult1_un45_sum1[0] ), 
    .C1(\je/mult1_un38_sum[8] ), .B1(\je/mult1_un45_sum0[0] ), 
    .A1(\je/mult1_un2_temp_b[1] ), .D0(\je/mult1_un38_sum0[8] ), 
    .C0(\je/mult1_un45_sum1[0] ), .B0(\je/mult1_un45_sum0[0] ), 
    .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIABHFN61 ));
  SLICE_2990 SLICE_2990( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3 ), 
    .B1(\je/mult1_un38_sum1[8] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3_0 ), 
    .D0(\je/mult1_un45_sum0[0] ), .C0(\je/mult1_un45_sum1[0] ), 
    .B0(\je/mult1_un38_sum0[8] ), .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3 ), 
    .F1(\je/mult1_un45_sum[0] ));
  SLICE_2991 SLICE_2991( .D1(\je/mult1_un2_temp_b[2] ), 
    .C1(\je/mult1_un45_sum[8] ), .B1(\je/mult1_un52_sum0[1] ), 
    .A1(\je/mult1_un52_sum1[1] ), .D0(\je/mult1_un52_sum1[1] ), 
    .C0(\je/mult1_un52_sum0[1] ), .B0(\je/mult1_un45_sum0[8] ), 
    .A0(\je/mult1_un38_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIJQ64H11 ));
  SLICE_2992 SLICE_2992( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1_0 ), 
    .C1(\je/mult1_un45_sum1[8] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1 ), 
    .D0(\je/mult1_un45_sum0[8] ), .C0(\je/mult1_un52_sum0[1] ), 
    .B0(\je/mult1_un52_sum1[1] ), .A0(\je/mult1_un38_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1 ), 
    .F1(\je/mult1_un52_sum[1] ));
  SLICE_2993 SLICE_2993( .D1(\je/mult1_un17_sum0[0] ), 
    .C1(\je/mult1_un17_sum1[0] ), .B1(\je/mult1_un2_temp_b[1] ), 
    .A1(\je/mult1_un10_sum[8] ), .D0(\je/mult1_un17_sum0[0] ), 
    .C0(\je/mult1_un3_sum_ac0_13 ), .B0(\je/mult1_un17_sum1[0] ), 
    .A0(\je/mult1_un10_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIOCT1L8 ));
  SLICE_2994 SLICE_2994( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3_0 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3 ), 
    .B1(\je/mult1_un10_sum1[8] ), .D0(\je/mult1_un10_sum0[8] ), 
    .C0(\je/mult1_un17_sum1[0] ), .B0(\je/mult1_un3_sum_ac0_13 ), 
    .A0(\je/mult1_un17_sum0[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3 ), 
    .F1(\je/mult1_un17_sum[0] ));
  SLICE_2995 SLICE_2995( .D1(\je/mult1_un87_sum0[1] ), 
    .C1(\je/mult1_un80_sum0[8] ), .B1(\je/mult1_un87_sum1[1] ), 
    .A1(\je/mult1_un73_sum[8] ), .D0(\je/mult1_un80_sum0[8] ), 
    .C0(\je/mult1_un87_sum0[0] ), .B0(\je/mult1_un73_sum[8] ), 
    .A0(\je/mult1_un87_sum1[0] ), .F0(\je/QNT_DU_ret_10_RNIANJN05_0 ), 
    .F1(\je/QNT_DU_ret_10_RNI2FGKFH_0 ));
  SLICE_2996 SLICE_2996( .C1(\je/QNT_DU_ret_10_RNIANJN05 ), 
    .B1(\je/QNT_DU_ret_10_RNIANJN05_0 ), .A1(\je/mult1_un80_sum1[8] ), 
    .D0(\je/mult1_un80_sum0[8] ), .C0(\je/mult1_un87_sum0[0] ), 
    .B0(\je/mult1_un73_sum[8] ), .A0(\je/mult1_un87_sum1[0] ), 
    .F0(\je/QNT_DU_ret_10_RNIANJN05 ), .F1(\je/mult1_un87_sum[0] ));
  SLICE_2997 SLICE_2997( .D1(\je/mult1_un24_sum[8] ), 
    .C1(\je/mult1_un31_sum0[1] ), .B1(\je/mult1_un31_sum1[1] ), 
    .A1(\je/mult1_un2_temp_b[2] ), .D0(\je/mult1_un24_sum0[8] ), 
    .C0(\je/mult1_un31_sum0[1] ), .B0(\je/mult1_un17_sum[8] ), 
    .A0(\je/mult1_un31_sum1[1] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1 ));
  SLICE_2998 SLICE_2998( .D1(\je/mult1_un24_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_0 ), 
    .D0(\je/mult1_un17_sum[8] ), .C0(\je/mult1_un31_sum0[1] ), 
    .B0(\je/mult1_un24_sum0[8] ), .A0(\je/mult1_un31_sum1[1] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12 ), 
    .F1(\je/mult1_un31_sum[1] ));
  SLICE_2999 SLICE_2999( .D1(\je/mult1_un73_sum1[8] ), 
    .C1(\je/QNT_DU_ret_9_RNI01GFJ_0 ), .B1(\je/QNT_DU_ret_9_RNI01GFJ ), 
    .D0(\je/mult1_un73_sum0[8] ), .C0(\je/mult1_un80_sum0[0] ), 
    .B0(\je/mult1_un66_sum[8] ), .A0(\je/mult1_un80_sum1[0] ), 
    .F0(\je/QNT_DU_ret_9_RNI01GFJ_0 ), .F1(\je/mult1_un80_sum[0] ));
  SLICE_3001 SLICE_3001( .D1(\je/mult1_un80_sum[8] ), 
    .C1(\je/mult1_un94_sum0[1] ), .B1(\je/mult1_un94_sum1[1] ), 
    .A1(\je/mult1_un87_sum0[8] ), .D0(\je/mult1_un87_sum0[8] ), 
    .C0(\je/mult1_un94_sum1[0] ), .B0(\je/mult1_un94_sum0[0] ), 
    .A0(\je/mult1_un80_sum[8] ), .F0(\je/QNT_DU_ret_RNIUVDC693_0 ), 
    .F1(\je/QNT_DU_ret_RNIU06F6P3_0 ));
  SLICE_3002 SLICE_3002( .D1(\je/QNT_DU_ret_RNIUVDC693_0 ), 
    .C1(\je/QNT_DU_ret_RNIUVDC693 ), .B1(\je/mult1_un87_sum1[8] ), 
    .D0(\je/mult1_un94_sum1[0] ), .C0(\je/mult1_un87_sum0[8] ), 
    .B0(\je/mult1_un80_sum[8] ), .A0(\je/mult1_un94_sum0[0] ), 
    .F0(\je/QNT_DU_ret_RNIUVDC693 ), .F1(\je/mult1_un94_sum[0] ));
  SLICE_3003 SLICE_3003( .D1(\je/mult1_un38_sum[8] ), 
    .C1(\je/mult1_un45_sum0[1] ), .B1(\je/mult1_un45_sum1[1] ), 
    .A1(\je/mult1_un2_temp_b[2] ), .D0(\je/mult1_un45_sum0[1] ), 
    .C0(\je/mult1_un31_sum[8] ), .B0(\je/mult1_un38_sum0[8] ), 
    .A0(\je/mult1_un45_sum1[1] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIPQ4IB51 ));
  SLICE_3004 SLICE_3004( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_0 ), 
    .A1(\je/mult1_un38_sum1[8] ), .D0(\je/mult1_un45_sum1[1] ), 
    .C0(\je/mult1_un38_sum0[8] ), .B0(\je/mult1_un45_sum0[1] ), 
    .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3 ), 
    .F1(\je/mult1_un45_sum[1] ));
  SLICE_3005 SLICE_3005( .D1(\je/mult1_un94_sum[8] ), 
    .C1(\je/mult1_un101_sum0[8] ), .B1(\je/mult1_un108_sum1[1] ), 
    .A1(\je/mult1_un108_sum0[1] ), .D0(\je/mult1_un108_sum0[0] ), 
    .C0(\je/mult1_un108_sum1[0] ), .B0(\je/mult1_un101_sum0[8] ), 
    .A0(\je/mult1_un94_sum[8] ), .F0(\je/QNT_DU_ret_RNI62H6302_0 ), 
    .F1(\je/QNT_DU_ret_RNIM8KAMC1_0 ));
  SLICE_3006 SLICE_3006( .D1(\je/QNT_DU_ret_RNI62H6302_0 ), 
    .C1(\je/QNT_DU_ret_RNI62H6302 ), .A1(\je/mult1_un101_sum1[8] ), 
    .D0(\je/mult1_un108_sum0[0] ), .C0(\je/mult1_un108_sum1[0] ), 
    .B0(\je/mult1_un101_sum0[8] ), .A0(\je/mult1_un94_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNI62H6302 ), .F1(\je/mult1_un108_sum[0] ));
  SLICE_3008 SLICE_3008( .D1(\je/QNT_DU_ret_10_RNI2FGKFH_0 ), 
    .C1(\je/QNT_DU_ret_10_RNI2FGKFH ), .B1(\je/mult1_un80_sum1[8] ), 
    .D0(\je/mult1_un73_sum[8] ), .C0(\je/mult1_un87_sum1[1] ), 
    .B0(\je/mult1_un87_sum0[1] ), .A0(\je/mult1_un80_sum0[8] ), 
    .F0(\je/QNT_DU_ret_10_RNI2FGKFH ), .F1(\je/mult1_un87_sum[1] ));
  SLICE_3009 SLICE_3009( .D1(\je/mult1_un45_sum1[2] ), 
    .C1(\je/mult1_un45_sum0[2] ), .B1(\je/mult1_un2_temp_b[3] ), 
    .A1(\je/mult1_un38_sum[8] ), .D0(\je/mult1_un45_sum0[2] ), 
    .C0(\je/mult1_un45_sum1[2] ), .B0(\je/mult1_un38_sum0[8] ), 
    .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIHR4IB51 ));
  SLICE_3010 SLICE_3010( .D1(\je/mult1_un38_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_1 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_2 ), 
    .D0(\je/mult1_un45_sum0[2] ), .C0(\je/mult1_un38_sum0[8] ), 
    .B0(\je/mult1_un45_sum1[2] ), .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_1 ), 
    .F1(\je/mult1_un45_sum[2] ));
  SLICE_3011 SLICE_3011( .D0(\je/mult1_un101_sum1[0] ), 
    .C0(\je/mult1_un94_sum0[8] ), .B0(\je/mult1_un101_sum0[0] ), 
    .A0(\je/mult1_un87_sum[8] ), .F0(\je/QNT_DU_ret_RNIE74CKU3_0 ));
  SLICE_3012 SLICE_3012( .C1(\je/QNT_DU_ret_RNIE74CKU3 ), 
    .B1(\je/mult1_un94_sum1[8] ), .A1(\je/QNT_DU_ret_RNIE74CKU3_0 ), 
    .D0(\je/mult1_un101_sum1[0] ), .C0(\je/mult1_un94_sum0[8] ), 
    .B0(\je/mult1_un101_sum0[0] ), .A0(\je/mult1_un87_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNIE74CKU3 ), .F1(\je/mult1_un101_sum[0] ));
  SLICE_3013 SLICE_3013( .D1(\je/mult1_un17_sum[8] ), 
    .C1(\je/mult1_un24_sum0[1] ), .B1(\je/mult1_un2_temp_b[2] ), 
    .A1(\je/mult1_un24_sum1[1] ), .D0(\je/mult1_un24_sum1[1] ), 
    .C0(\je/mult1_un17_sum0[8] ), .B0(\je/mult1_un10_sum[8] ), 
    .A0(\je/mult1_un24_sum0[1] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNITC1KF7 ));
  SLICE_3014 SLICE_3014( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02_0 ), 
    .C1(\je/mult1_un17_sum1[8] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02 ), 
    .D0(\je/mult1_un24_sum1[1] ), .C0(\je/mult1_un24_sum0[1] ), 
    .B0(\je/mult1_un10_sum[8] ), .A0(\je/mult1_un17_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02 ), 
    .F1(\je/mult1_un24_sum[1] ));
  SLICE_3015 SLICE_3015( .D0(\je/mult1_un52_sum0[2] ), 
    .C0(\je/mult1_un45_sum1[8] ), .B0(\je/mult1_un38_sum[8] ), 
    .A0(\je/mult1_un45_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1_0 ));
  SLICE_3016 SLICE_3016( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1 ), 
    .B1(\je/mult1_un52_sum1[2] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1_0 ), 
    .D0(\je/mult1_un52_sum0[2] ), .C0(\je/mult1_un45_sum0[8] ), 
    .B0(\je/mult1_un38_sum[8] ), .A0(\je/mult1_un45_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1 ), 
    .F1(\je/mult1_un52_sum[2] ));
  SLICE_3018 SLICE_3018( .D1(\je/QNT_DU_ret_RNIU06F6P3 ), 
    .C1(\je/mult1_un87_sum1[8] ), .B1(\je/QNT_DU_ret_RNIU06F6P3_0 ), 
    .D0(\je/mult1_un94_sum1[1] ), .C0(\je/mult1_un87_sum0[8] ), 
    .B0(\je/mult1_un80_sum[8] ), .A0(\je/mult1_un94_sum0[1] ), 
    .F0(\je/QNT_DU_ret_RNIU06F6P3 ), .F1(\je/mult1_un94_sum[1] ));
  SLICE_3019 SLICE_3019( .D1(\je/mult1_un45_sum1[3] ), 
    .C1(\je/mult1_un38_sum[8] ), .B1(\je/mult1_un2_temp_b[4] ), 
    .A1(\je/mult1_un45_sum0[3] ), .D0(\je/mult1_un38_sum0[8] ), 
    .C0(\je/mult1_un45_sum1[3] ), .B0(\je/mult1_un45_sum0[3] ), 
    .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI58DP751 ));
  SLICE_3020 SLICE_3020( .D1(\je/mult1_un38_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3_0 ), 
    .D0(\je/mult1_un38_sum0[8] ), .C0(\je/mult1_un31_sum[8] ), 
    .B0(\je/mult1_un45_sum0[3] ), .A0(\je/mult1_un45_sum1[3] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3 ), 
    .F1(\je/mult1_un45_sum[3] ));
  SLICE_3021 SLICE_3021( .D1(\je/mult1_un38_sum[8] ), 
    .C1(\je/mult1_un45_sum0[8] ), .B1(\je/mult1_un45_sum1[8] ), 
    .A1(\je/mult1_un52_sum0[4] ), .D0(\je/mult1_un52_sum0[3] ), 
    .C0(\je/mult1_un38_sum[8] ), .B0(\je/mult1_un45_sum0[8] ), 
    .A0(\je/mult1_un45_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_2 ));
  SLICE_3022 SLICE_3022( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_0 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4 ), 
    .A1(\je/mult1_un52_sum1[3] ), .D0(\je/mult1_un52_sum0[3] ), 
    .C0(\je/mult1_un45_sum1[8] ), .B0(\je/mult1_un45_sum0[8] ), 
    .A0(\je/mult1_un38_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4 ), 
    .F1(\je/mult1_un52_sum[3] ));
  SLICE_3024 SLICE_3024( .D1(\je/QNT_DU_ret_RNIM8KAMC1_0 ), 
    .C1(\je/mult1_un101_sum1[8] ), .B1(\je/QNT_DU_ret_RNIM8KAMC1 ), 
    .D0(\je/mult1_un108_sum0[1] ), .C0(\je/mult1_un108_sum1[1] ), 
    .B0(\je/mult1_un101_sum0[8] ), .A0(\je/mult1_un94_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNIM8KAMC1 ), .F1(\je/mult1_un108_sum[1] ));
  SLICE_3025 SLICE_3025( .D1(\je/QNT_DU_ret_9_RNIQ963E1 ), 
    .C1(\je/mult1_un80_sum1[2] ), .A1(\je/QNT_DU_ret_9_RNIQ963E1_0 ), 
    .D0(\je/mult1_un73_sum0[8] ), .C0(\je/mult1_un73_sum1[8] ), 
    .B0(\je/mult1_un66_sum[8] ), .A0(\je/mult1_un80_sum0[2] ), 
    .F0(\je/QNT_DU_ret_9_RNIQ963E1_0 ), .F1(\je/mult1_un80_sum[2] ));
  SLICE_3028 SLICE_3028( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_2 ), 
    .C1(\je/mult1_un52_sum1[4] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_1 ), 
    .D0(\je/mult1_un45_sum0[8] ), .C0(\je/mult1_un52_sum0[4] ), 
    .B0(\je/mult1_un45_sum1[8] ), .A0(\je/mult1_un38_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_1 ), 
    .F1(\je/mult1_un52_sum[4] ));
  SLICE_3029 SLICE_3029( .D1(\je/QNT_DU_ret_3_RNIRQEJ32_2 ), 
    .C1(\je/mult1_un80_sum1[3] ), .A1(\je/QNT_DU_ret_3_RNIRQEJ32_0 ), 
    .D0(\je/mult1_un73_sum1[8] ), .C0(\je/mult1_un73_sum0[8] ), 
    .B0(\je/mult1_un80_sum0[3] ), .A0(\je/mult1_un66_sum[8] ), 
    .F0(\je/QNT_DU_ret_3_RNIRQEJ32_2 ), .F1(\je/mult1_un80_sum[3] ));
  SLICE_3031 SLICE_3031( .D1(\je/QNT_DU_ret_3_RNIA54O73_1 ), 
    .C1(\je/mult1_un80_sum1[6] ), .B1(\je/QNT_DU_ret_3_RNIA54O73 ), 
    .D0(\je/mult1_un80_sum0[6] ), .C0(\je/mult1_un73_sum1[8] ), 
    .B0(\je/mult1_un66_sum[8] ), .A0(\je/mult1_un73_sum0[8] ), 
    .F0(\je/QNT_DU_ret_3_RNIA54O73_1 ), .F1(\je/mult1_un80_sum[6] ));
  SLICE_3033 SLICE_3033( .D1(\je/mult1_un80_sum1[4] ), 
    .C1(\je/QNT_DU_ret_3_RNIRQEJ32 ), .A1(\je/QNT_DU_ret_3_RNIRQEJ32_1 ), 
    .D0(\je/mult1_un80_sum0[4] ), .C0(\je/mult1_un66_sum[8] ), 
    .B0(\je/mult1_un73_sum1[8] ), .A0(\je/mult1_un73_sum0[8] ), 
    .F0(\je/QNT_DU_ret_3_RNIRQEJ32_1 ), .F1(\je/mult1_un80_sum[4] ));
  SLICE_3035 SLICE_3035( .D1(\je/mult1_un80_sum1[5] ), 
    .C1(\je/QNT_DU_ret_3_RNIA54O73_2 ), .B1(\je/QNT_DU_ret_3_RNIA54O73_0 ), 
    .D0(\je/mult1_un80_sum0[5] ), .C0(\je/mult1_un73_sum0[8] ), 
    .B0(\je/mult1_un73_sum1[8] ), .A0(\je/mult1_un66_sum[8] ), 
    .F0(\je/QNT_DU_ret_3_RNIA54O73_2 ), .F1(\je/mult1_un80_sum[5] ));
  SLICE_3037 SLICE_3037( .D1(\je/mult1_un17_sum1[1] ), 
    .C1(\je/mult1_un2_temp_b[2] ), .B1(\je/mult1_un10_sum[8] ), 
    .A1(\je/mult1_un17_sum0[1] ), .D0(\je/mult1_un3_sum_ac0_13 ), 
    .C0(\je/mult1_un17_sum1[1] ), .B0(\je/mult1_un17_sum0[1] ), 
    .A0(\je/mult1_un10_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNI5FF2KJ ));
  SLICE_3038 SLICE_3038( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE ), 
    .C1(\je/mult1_un10_sum1[8] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_0 ), 
    .D0(\je/mult1_un3_sum_ac0_13 ), .C0(\je/mult1_un10_sum0[8] ), 
    .B0(\je/mult1_un17_sum0[1] ), .A0(\je/mult1_un17_sum1[1] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE ), 
    .F1(\je/mult1_un17_sum[1] ));
  SLICE_3039 SLICE_3039( .D1(\je/mult1_un73_sum[8] ), 
    .C1(\je/mult1_un80_sum1[8] ), .B1(\je/mult1_un80_sum0[8] ), 
    .A1(\je/mult1_un87_sum0[3] ), .D0(\je/mult1_un87_sum0[2] ), 
    .C0(\je/mult1_un73_sum[8] ), .B0(\je/mult1_un87_sum1[2] ), 
    .A0(\je/mult1_un80_sum0[8] ), .F0(\je/QNT_DU_ret_10_RNI2FGKFH_2 ), 
    .F1(\je/QNT_DU_ret_10_RNIR7RQ551_0 ));
  SLICE_3040 SLICE_3040( .C1(\je/QNT_DU_ret_10_RNI2FGKFH_1 ), 
    .B1(\je/QNT_DU_ret_10_RNI2FGKFH_2 ), .A1(\je/mult1_un80_sum1[8] ), 
    .D0(\je/mult1_un87_sum0[2] ), .C0(\je/mult1_un80_sum0[8] ), 
    .B0(\je/mult1_un87_sum1[2] ), .A0(\je/mult1_un73_sum[8] ), 
    .F0(\je/QNT_DU_ret_10_RNI2FGKFH_1 ), .F1(\je/mult1_un87_sum[2] ));
  SLICE_3041 SLICE_3041( .D1(\je/mult1_un2_temp_b[3] ), 
    .C1(\je/mult1_un10_sum[8] ), .B1(\je/mult1_un17_sum1[2] ), 
    .A1(\je/mult1_un17_sum0[2] ), .D0(\je/mult1_un17_sum0[2] ), 
    .C0(\je/mult1_un3_sum_ac0_13 ), .B0(\je/mult1_un10_sum0[8] ), 
    .A0(\je/mult1_un17_sum1[2] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNITFF2KJ ));
  SLICE_3042 SLICE_3042( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_2 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_1 ), 
    .B1(\je/mult1_un10_sum1[8] ), .D0(\je/mult1_un17_sum0[2] ), 
    .C0(\je/mult1_un10_sum0[8] ), .B0(\je/mult1_un3_sum_ac0_13 ), 
    .A0(\je/mult1_un17_sum1[2] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_1 ), 
    .F1(\je/mult1_un17_sum[2] ));
  SLICE_3043 SLICE_3043( .D1(\je/mult1_un87_sum[8] ), 
    .C1(\je/mult1_un94_sum0[8] ), .B1(\je/mult1_un101_sum0[2] ), 
    .A1(\je/mult1_un101_sum1[2] ), .D0(\je/mult1_un87_sum[8] ), 
    .C0(\je/mult1_un101_sum0[1] ), .B0(\je/mult1_un94_sum0[8] ), 
    .A0(\je/mult1_un101_sum1[1] ), .F0(\je/QNT_DU_ret_RNIECSM6P2_0 ), 
    .F1(\je/QNT_DU_ret_RNIECSM6P2_2 ));
  SLICE_3044 SLICE_3044( .C1(\je/QNT_DU_ret_RNIECSM6P2 ), 
    .B1(\je/QNT_DU_ret_RNIECSM6P2_0 ), .A1(\je/mult1_un94_sum1[8] ), 
    .D0(\je/mult1_un94_sum0[8] ), .C0(\je/mult1_un101_sum0[1] ), 
    .B0(\je/mult1_un87_sum[8] ), .A0(\je/mult1_un101_sum1[1] ), 
    .F0(\je/QNT_DU_ret_RNIECSM6P2 ), .F1(\je/mult1_un101_sum[1] ));
  SLICE_3045 SLICE_3045( .D1(\je/mult1_un115_sum1[2] ), 
    .C1(\je/mult1_un101_sum[8] ), .B1(\je/mult1_un115_sum0[2] ), 
    .A1(\je/mult1_un108_sum0[8] ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_un115_sum0[0] ), .B0(\je/mult1_un108_sum0[8] ), 
    .A0(\je/mult1_un115_sum1[0] ), .F0(\je/QNT_DU_ret_RNIUJTAM63_0 ), 
    .F1(\je/QNT_DU_ret_RNIE18CJP1_1 ));
  SLICE_3046 SLICE_3046( .D1(\je/mult1_un108_sum1[8] ), 
    .C1(\je/QNT_DU_ret_RNIUJTAM63 ), .A1(\je/QNT_DU_ret_RNIUJTAM63_0 ), 
    .D0(\je/mult1_un108_sum0[8] ), .C0(\je/mult1_un115_sum1[0] ), 
    .B0(\je/mult1_un101_sum[8] ), .A0(\je/mult1_un115_sum0[0] ), 
    .F0(\je/QNT_DU_ret_RNIUJTAM63 ), .F1(\je/mult1_un115_sum[0] ));
  SLICE_3047 SLICE_3047( .D1(\je/mult1_un115_sum1[8] ), 
    .C1(\je/QNT_DU_ret_RNI0FNIB52_0 ), .B1(\je/QNT_DU_ret_RNI0FNIB52 ), 
    .D0(\je/mult1_un115_sum0[8] ), .C0(\je/mult1_un108_sum1[8] ), 
    .B0(\je/mult1_un108_sum0[8] ), .A0(\je/mult1_un101_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNI0FNIB52_0 ), .F1(\je/mult1_un115_sum[8] ));
  SLICE_3049 SLICE_3049( .D1(\je/mult1_un87_sum1[8] ), 
    .C1(\je/mult1_un87_sum0[8] ), .B1(\je/mult1_un80_sum[8] ), 
    .A1(\je/mult1_un94_sum0[3] ), .D0(\je/mult1_un87_sum0[8] ), 
    .C0(\je/mult1_un80_sum[8] ), .B0(\je/mult1_un94_sum0[2] ), 
    .A0(\je/mult1_un87_sum1[8] ), .F0(\je/QNT_DU_ret_RNI6AVPCH2_0 ), 
    .F1(\je/QNT_DU_ret_RNIR5FP732_0 ));
  SLICE_3050 SLICE_3050( .D1(\je/mult1_un94_sum1[2] ), 
    .C1(\je/QNT_DU_ret_RNI6AVPCH2 ), .B1(\je/QNT_DU_ret_RNI6AVPCH2_0 ), 
    .D0(\je/mult1_un87_sum1[8] ), .C0(\je/mult1_un80_sum[8] ), 
    .B0(\je/mult1_un87_sum0[8] ), .A0(\je/mult1_un94_sum0[2] ), 
    .F0(\je/QNT_DU_ret_RNI6AVPCH2 ), .F1(\je/mult1_un94_sum[2] ));
  SLICE_3051 SLICE_3051( .D1(\je/mult1_un31_sum1[2] ), 
    .C1(\je/mult1_un2_temp_b[3] ), .B1(\je/mult1_un24_sum[8] ), 
    .A1(\je/mult1_un31_sum0[2] ), .D0(\je/mult1_un31_sum1[2] ), 
    .C0(\je/mult1_un17_sum[8] ), .B0(\je/mult1_un31_sum0[2] ), 
    .A0(\je/mult1_un24_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIV1D8VA1 ));
  SLICE_3052 SLICE_3052( .D1(\je/mult1_un24_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_1 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_2 ), 
    .D0(\je/mult1_un31_sum0[2] ), .C0(\je/mult1_un24_sum0[8] ), 
    .B0(\je/mult1_un31_sum1[2] ), .A0(\je/mult1_un17_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_1 ), 
    .F1(\je/mult1_un31_sum[2] ));
  SLICE_3054 SLICE_3054( .D1(\je/QNT_DU_ret_10_RNIR7RQ551 ), 
    .C1(\je/mult1_un87_sum1[3] ), .B1(\je/QNT_DU_ret_10_RNIR7RQ551_0 ), 
    .D0(\je/mult1_un87_sum0[3] ), .C0(\je/mult1_un80_sum1[8] ), 
    .B0(\je/mult1_un73_sum[8] ), .A0(\je/mult1_un80_sum0[8] ), 
    .F0(\je/QNT_DU_ret_10_RNIR7RQ551 ), .F1(\je/mult1_un87_sum[3] ));
  SLICE_3055 SLICE_3055( .D1(\je/mult1_un17_sum0[8] ), 
    .C1(\je/mult1_un24_sum0[4] ), .B1(\je/mult1_un17_sum1[8] ), 
    .A1(\je/mult1_un10_sum[8] ), .D0(\je/mult1_un10_sum[8] ), 
    .C0(\je/mult1_un17_sum0[8] ), .B0(\je/mult1_un24_sum0[2] ), 
    .A0(\je/mult1_un17_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_2 ));
  SLICE_3056 SLICE_3056( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC ), 
    .C1(\je/mult1_un24_sum1[2] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC_0 ), 
    .D0(\je/mult1_un10_sum[8] ), .C0(\je/mult1_un17_sum0[8] ), 
    .B0(\je/mult1_un24_sum0[2] ), .A0(\je/mult1_un17_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC ), 
    .F1(\je/mult1_un24_sum[2] ));
  SLICE_3058 SLICE_3058( .C1(\je/QNT_DU_ret_RNIECSM6P2_1 ), 
    .B1(\je/mult1_un94_sum1[8] ), .A1(\je/QNT_DU_ret_RNIECSM6P2_2 ), 
    .D0(\je/mult1_un101_sum1[2] ), .C0(\je/mult1_un101_sum0[2] ), 
    .B0(\je/mult1_un94_sum0[8] ), .A0(\je/mult1_un87_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNIECSM6P2_1 ), .F1(\je/mult1_un101_sum[2] ));
  SLICE_3059 SLICE_3059( .D1(\je/mult1_un108_sum0[8] ), 
    .C1(\je/mult1_un115_sum1[3] ), .B1(\je/mult1_un101_sum[8] ), 
    .A1(\je/mult1_un115_sum0[3] ), .D0(\je/mult1_un115_sum1[1] ), 
    .C0(\je/mult1_un108_sum0[8] ), .B0(\je/mult1_un115_sum0[1] ), 
    .A0(\je/mult1_un101_sum[8] ), .F0(\je/QNT_DU_ret_RNIE18CJP1_2 ), 
    .F1(\je/QNT_DU_ret_RNI86RJID1_0 ));
  SLICE_3060 SLICE_3060( .D1(\je/mult1_un108_sum1[8] ), 
    .C1(\je/QNT_DU_ret_RNIE18CJP1_0 ), .A1(\je/QNT_DU_ret_RNIE18CJP1_2 ), 
    .D0(\je/mult1_un115_sum1[1] ), .C0(\je/mult1_un101_sum[8] ), 
    .B0(\je/mult1_un115_sum0[1] ), .A0(\je/mult1_un108_sum0[8] ), 
    .F0(\je/QNT_DU_ret_RNIE18CJP1_0 ), .F1(\je/mult1_un115_sum[1] ));
  SLICE_3061 SLICE_3061( .D1(\je/mult1_un87_sum0[5] ), 
    .C1(\je/mult1_un73_sum[8] ), .B1(\je/mult1_un80_sum0[8] ), 
    .A1(\je/mult1_un80_sum1[8] ), .D0(\je/mult1_un73_sum[8] ), 
    .C0(\je/mult1_un80_sum0[8] ), .B0(\je/mult1_un80_sum1[8] ), 
    .A0(\je/mult1_un87_sum0[4] ), .F0(\je/QNT_DU_ret_10_RNIR7RQ551_2 ), 
    .F1(\je/QNT_DU_ret_3_RNI8S6RH92_2 ));
  SLICE_3062 SLICE_3062( .C1(\je/QNT_DU_ret_10_RNIR7RQ551_1 ), 
    .B1(\je/mult1_un87_sum1[4] ), .A1(\je/QNT_DU_ret_10_RNIR7RQ551_2 ), 
    .D0(\je/mult1_un73_sum[8] ), .C0(\je/mult1_un80_sum0[8] ), 
    .B0(\je/mult1_un87_sum0[4] ), .A0(\je/mult1_un80_sum1[8] ), 
    .F0(\je/QNT_DU_ret_10_RNIR7RQ551_1 ), .F1(\je/mult1_un87_sum[4] ));
  SLICE_3064 SLICE_3064( .D1(\je/QNT_DU_ret_RNIE18CJP1_1 ), 
    .C1(\je/QNT_DU_ret_RNIE18CJP1 ), .A1(\je/mult1_un108_sum1[8] ), 
    .D0(\je/mult1_un115_sum0[2] ), .C0(\je/mult1_un108_sum0[8] ), 
    .B0(\je/mult1_un101_sum[8] ), .A0(\je/mult1_un115_sum1[2] ), 
    .F0(\je/QNT_DU_ret_RNIE18CJP1 ), .F1(\je/mult1_un115_sum[2] ));
  SLICE_3065 SLICE_3065( .D1(\je/mult1_un101_sum0[4] ), 
    .C1(\je/mult1_un94_sum1[8] ), .B1(\je/mult1_un87_sum[8] ), 
    .A1(\je/mult1_un94_sum0[8] ), .D0(\je/mult1_un101_sum0[3] ), 
    .C0(\je/mult1_un101_sum1[3] ), .B0(\je/mult1_un94_sum0[8] ), 
    .A0(\je/mult1_un87_sum[8] ), .F0(\je/QNT_DU_ret_RNI8N8AQI1_0 ), 
    .F1(\je/QNT_DU_ret_RNIFC4MSD2_0 ));
  SLICE_3066 SLICE_3066( .C1(\je/QNT_DU_ret_RNI8N8AQI1 ), 
    .B1(\je/mult1_un94_sum1[8] ), .A1(\je/QNT_DU_ret_RNI8N8AQI1_0 ), 
    .D0(\je/mult1_un94_sum0[8] ), .C0(\je/mult1_un87_sum[8] ), 
    .B0(\je/mult1_un101_sum1[3] ), .A0(\je/mult1_un101_sum0[3] ), 
    .F0(\je/QNT_DU_ret_RNI8N8AQI1 ), .F1(\je/mult1_un101_sum[3] ));
  SLICE_3067 SLICE_3067( .D1(\je/mult1_un45_sum0[8] ), 
    .C1(\je/mult1_un31_sum[8] ), .B1(\je/mult1_un38_sum0[8] ), 
    .A1(\je/mult1_un38_sum1[8] ), .D0(\je/mult1_un31_sum[8] ), 
    .C0(\je/mult1_un38_sum0[8] ), .B0(\je/mult1_un38_sum1[8] ), 
    .A0(\je/mult1_un45_sum0[4] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0 ));
  SLICE_3068 SLICE_3068( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1 ), 
    .B1(\je/mult1_un45_sum1[4] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1_0 ), 
    .D0(\je/mult1_un38_sum1[8] ), .C0(\je/mult1_un38_sum0[8] ), 
    .B0(\je/mult1_un31_sum[8] ), .A0(\je/mult1_un45_sum0[4] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1 ), 
    .F1(\je/mult1_un45_sum[4] ));
  SLICE_3070 SLICE_3070( .D1(\je/mult1_un87_sum1[5] ), 
    .C1(\je/QNT_DU_ret_3_RNI8S6RH92_2 ), .B1(\je/QNT_DU_ret_3_RNI8S6RH92_0 ), 
    .D0(\je/mult1_un87_sum0[5] ), .C0(\je/mult1_un80_sum1[8] ), 
    .B0(\je/mult1_un73_sum[8] ), .A0(\je/mult1_un80_sum0[8] ), 
    .F0(\je/QNT_DU_ret_3_RNI8S6RH92_0 ), .F1(\je/mult1_un87_sum[5] ));
  SLICE_3071 SLICE_3071( .D1(\je/mult1_un2_temp_b[4] ), 
    .C1(\je/mult1_un10_sum[8] ), .B1(\je/mult1_un17_sum0[3] ), 
    .A1(\je/mult1_un17_sum1[3] ), .D0(\je/mult1_un10_sum0[8] ), 
    .C0(\je/mult1_un3_sum_ac0_13 ), .B0(\je/mult1_un17_sum1[3] ), 
    .A0(\je/mult1_un17_sum0[3] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIDHN9TB1 ));
  SLICE_3072 SLICE_3072( .D1(\je/mult1_un10_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_0 ), 
    .D0(\je/mult1_un17_sum1[3] ), .C0(\je/mult1_un3_sum_ac0_13 ), 
    .B0(\je/mult1_un10_sum0[8] ), .A0(\je/mult1_un17_sum0[3] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671 ), 
    .F1(\je/mult1_un17_sum[3] ));
  SLICE_3073 SLICE_3073( .D1(\je/mult1_un31_sum[8] ), 
    .C1(\je/mult1_un2_temp_b[3] ), .B1(\je/mult1_un38_sum1[2] ), 
    .A1(\je/mult1_un38_sum0[2] ), .D0(\je/mult1_un31_sum0[8] ), 
    .C0(\je/mult1_un38_sum0[2] ), .B0(\je/mult1_un24_sum[8] ), 
    .A0(\je/mult1_un38_sum1[2] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIDCUIT8 ));
  SLICE_3074 SLICE_3074( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_1 ), 
    .B1(\je/mult1_un31_sum1[8] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_2 ), 
    .D0(\je/mult1_un24_sum[8] ), .C0(\je/mult1_un38_sum0[2] ), 
    .B0(\je/mult1_un31_sum0[8] ), .A0(\je/mult1_un38_sum1[2] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_1 ), 
    .F1(\je/mult1_un38_sum[2] ));
  SLICE_3076 SLICE_3076( .D1(\je/mult1_un94_sum1[3] ), 
    .C1(\je/QNT_DU_ret_RNIR5FP732 ), .A1(\je/QNT_DU_ret_RNIR5FP732_0 ), 
    .D0(\je/mult1_un94_sum0[3] ), .C0(\je/mult1_un87_sum0[8] ), 
    .B0(\je/mult1_un87_sum1[8] ), .A0(\je/mult1_un80_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNIR5FP732 ), .F1(\je/mult1_un94_sum[3] ));
  SLICE_3078 SLICE_3078( .D1(\je/QNT_DU_ret_RNI86RJID1 ), 
    .C1(\je/QNT_DU_ret_RNI86RJID1_0 ), .B1(\je/mult1_un108_sum1[8] ), 
    .D0(\je/mult1_un115_sum1[3] ), .C0(\je/mult1_un115_sum0[3] ), 
    .B0(\je/mult1_un101_sum[8] ), .A0(\je/mult1_un108_sum0[8] ), 
    .F0(\je/QNT_DU_ret_RNI86RJID1 ), .F1(\je/mult1_un115_sum[3] ));
  SLICE_3079 SLICE_3079( .DI1(\je/mult1_un31_sum[8]$n27 ), 
    .D1(\je/mult1_un31_sum1[8] ), .C1(\je/mult1_un24_sum[8] ), 
    .A1(\je/mult1_un31_sum0[8] ), .D0(\je/mult1_un31_sum0[8] ), 
    .C0(\je/mult1_un38_sum0[3] ), .B0(\je/mult1_un24_sum[8] ), 
    .A0(\je/mult1_un31_sum1[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un31_sum_o[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0 ), 
    .F1(\je/mult1_un31_sum[8]$n27 ));
  SLICE_3080 SLICE_3080( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0 ), 
    .C1(\je/mult1_un38_sum1[3] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3 ), 
    .D0(\je/mult1_un24_sum[8] ), .C0(\je/mult1_un38_sum0[3] ), 
    .B0(\je/mult1_un31_sum0[8] ), .A0(\je/mult1_un31_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3 ), 
    .F1(\je/mult1_un38_sum[3] ));
  SLICE_3081 SLICE_3081( .D1(\je/mult1_un94_sum0[5] ), 
    .C1(\je/mult1_un80_sum[8] ), .B1(\je/mult1_un87_sum1[8] ), 
    .A1(\je/mult1_un87_sum0[8] ), .D0(\je/mult1_un87_sum0[8] ), 
    .C0(\je/mult1_un87_sum1[8] ), .B0(\je/mult1_un80_sum[8] ), 
    .A0(\je/mult1_un94_sum0[4] ), .F0(\je/QNT_DU_ret_RNIR5FP732_2 ), 
    .F1(\je/QNT_DU_ret_RNIGVG3I3_0 ));
  SLICE_3082 SLICE_3082( .C1(\je/QNT_DU_ret_RNIR5FP732_1 ), 
    .B1(\je/QNT_DU_ret_RNIR5FP732_2 ), .A1(\je/mult1_un94_sum1[4] ), 
    .D0(\je/mult1_un87_sum0[8] ), .C0(\je/mult1_un87_sum1[8] ), 
    .B0(\je/mult1_un80_sum[8] ), .A0(\je/mult1_un94_sum0[4] ), 
    .F0(\je/QNT_DU_ret_RNIR5FP732_1 ), .F1(\je/mult1_un94_sum[4] ));
  SLICE_3084 SLICE_3084( .D1(\je/QNT_DU_ret_RNIFC4MSD2_0 ), 
    .C1(\je/QNT_DU_ret_RNIFC4MSD2 ), .B1(\je/mult1_un101_sum1[4] ), 
    .D0(\je/mult1_un87_sum[8] ), .C0(\je/mult1_un94_sum1[8] ), 
    .B0(\je/mult1_un94_sum0[8] ), .A0(\je/mult1_un101_sum0[4] ), 
    .F0(\je/QNT_DU_ret_RNIFC4MSD2 ), .F1(\je/mult1_un101_sum[4] ));
  SLICE_3085 SLICE_3085( .D1(\je/mult1_un17_sum1[4] ), 
    .C1(\je/mult1_un10_sum[8] ), .B1(\je/mult1_un2_temp_b[5] ), 
    .A1(\je/mult1_un17_sum0[4] ), .D0(\je/mult1_un3_sum_ac0_13 ), 
    .C0(\je/mult1_un10_sum0[8] ), .B0(\je/mult1_un17_sum0[4] ), 
    .A0(\je/mult1_un17_sum1[4] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIEHN9TB1 ));
  SLICE_3086 SLICE_3086( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_1 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_2 ), 
    .A1(\je/mult1_un10_sum1[8] ), .D0(\je/mult1_un17_sum0[4] ), 
    .C0(\je/mult1_un10_sum0[8] ), .B0(\je/mult1_un3_sum_ac0_13 ), 
    .A0(\je/mult1_un17_sum1[4] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_1 ), 
    .F1(\je/mult1_un17_sum[4] ));
  SLICE_3087 SLICE_3087( .D1(\je/mult1_un31_sum0[8] ), 
    .C1(\je/mult1_un38_sum0[5] ), .B1(\je/mult1_un24_sum[8] ), 
    .A1(\je/mult1_un31_sum1[8] ), .D0(\je/mult1_un38_sum0[4] ), 
    .C0(\je/mult1_un31_sum0[8] ), .B0(\je/mult1_un31_sum1[8] ), 
    .A0(\je/mult1_un24_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2_0 ));
  SLICE_3088 SLICE_3088( .D1(\je/mult1_un38_sum1[4] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_2 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_1 ), 
    .D0(\je/mult1_un24_sum[8] ), .C0(\je/mult1_un31_sum1[8] ), 
    .B0(\je/mult1_un38_sum0[4] ), .A0(\je/mult1_un31_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_1 ), 
    .F1(\je/mult1_un38_sum[4] ));
  SLICE_3090 SLICE_3090( .C1(\je/mult1_un94_sum1[5] ), 
    .B1(\je/QNT_DU_ret_RNIGVG3I3 ), .A1(\je/QNT_DU_ret_RNIGVG3I3_0 ), 
    .D0(\je/mult1_un80_sum[8] ), .C0(\je/mult1_un94_sum0[5] ), 
    .B0(\je/mult1_un87_sum0[8] ), .A0(\je/mult1_un87_sum1[8] ), 
    .F0(\je/QNT_DU_ret_RNIGVG3I3 ), .F1(\je/mult1_un94_sum[5] ));
  SLICE_3091 SLICE_3091( .D1(\je/mult1_un94_sum1[8] ), 
    .C1(\je/mult1_un87_sum[8] ), .B1(\je/mult1_un101_sum0[6] ), 
    .A1(\je/mult1_un94_sum0[8] ), .D0(\je/mult1_un94_sum0[8] ), 
    .C0(\je/mult1_un101_sum0[5] ), .B0(\je/mult1_un87_sum[8] ), 
    .A0(\je/mult1_un94_sum1[8] ), .F0(\je/QNT_DU_ret_RNISQH0VB2_0 ), 
    .F1(\je/QNT_DU_ret_RNISQH0VB2_2 ));
  SLICE_3092 SLICE_3092( .D1(\je/QNT_DU_ret_RNISQH0VB2 ), 
    .C1(\je/QNT_DU_ret_RNISQH0VB2_0 ), .B1(\je/mult1_un101_sum1[5] ), 
    .D0(\je/mult1_un94_sum0[8] ), .C0(\je/mult1_un101_sum0[5] ), 
    .B0(\je/mult1_un94_sum1[8] ), .A0(\je/mult1_un87_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNISQH0VB2 ), .F1(\je/mult1_un101_sum[5] ));
  SLICE_3093 SLICE_3093( .D1(\je/mult1_un17_sum0[6] ), 
    .C1(\je/mult1_un10_sum0[8] ), .B1(\je/mult1_un3_sum_ac0_13 ), 
    .A1(\je/mult1_un10_sum1[8] ), .D0(\je/mult1_un10_sum0[8] ), 
    .C0(\je/mult1_un3_sum_ac0_13 ), .B0(\je/mult1_un10_sum1[8] ), 
    .A0(\je/mult1_un17_sum0[5] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0 ));
  SLICE_3094 SLICE_3094( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_2 ), 
    .B1(\je/mult1_un17_sum1[5] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_1 ), 
    .D0(\je/mult1_un3_sum_ac0_13 ), .C0(\je/mult1_un17_sum0[5] ), 
    .B0(\je/mult1_un10_sum0[8] ), .A0(\je/mult1_un10_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_1 ), 
    .F1(\je/mult1_un17_sum[5] ));
  SLICE_3096 SLICE_3096( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2 ), 
    .B1(\je/mult1_un38_sum1[5] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2_0 ), 
    .D0(\je/mult1_un31_sum1[8] ), .C0(\je/mult1_un24_sum[8] ), 
    .B0(\je/mult1_un38_sum0[5] ), .A0(\je/mult1_un31_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2 ), 
    .F1(\je/mult1_un38_sum[5] ));
  SLICE_3097 SLICE_3097( .D1(\je/mult1_un31_sum0[6] ), 
    .C1(\je/mult1_un24_sum0[8] ), .B1(\je/mult1_un24_sum1[8] ), 
    .A1(\je/mult1_un17_sum[8] ), .D0(\je/mult1_un17_sum[8] ), 
    .C0(\je/mult1_un31_sum0[3] ), .B0(\je/mult1_un24_sum0[8] ), 
    .A0(\je/mult1_un24_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_0 ));
  SLICE_3098 SLICE_3098( .D1(\je/mult1_un31_sum1[3] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_0 ), 
    .D0(\je/mult1_un31_sum0[3] ), .C0(\je/mult1_un24_sum0[8] ), 
    .B0(\je/mult1_un17_sum[8] ), .A0(\je/mult1_un24_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63 ), 
    .F1(\je/mult1_un31_sum[3] ));
  SLICE_3099 SLICE_3099( .D1(\je/mult1_un17_sum1[8] ), 
    .C1(\je/mult1_un24_sum0[5] ), .B1(\je/mult1_un17_sum0[8] ), 
    .A1(\je/mult1_un10_sum[8] ), .D0(\je/mult1_un10_sum[8] ), 
    .C0(\je/mult1_un17_sum1[8] ), .B0(\je/mult1_un24_sum0[3] ), 
    .A0(\je/mult1_un17_sum0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2_0 ));
  SLICE_3100 SLICE_3100( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_0 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2 ), 
    .A1(\je/mult1_un24_sum1[3] ), .D0(\je/mult1_un17_sum1[8] ), 
    .C0(\je/mult1_un24_sum0[3] ), .B0(\je/mult1_un17_sum0[8] ), 
    .A0(\je/mult1_un10_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2 ), 
    .F1(\je/mult1_un24_sum[3] ));
  SLICE_3102 SLICE_3102( .C1(\je/QNT_DU_ret_RNISQH0VB2_1 ), 
    .B1(\je/QNT_DU_ret_RNISQH0VB2_2 ), .A1(\je/mult1_un101_sum1[6] ), 
    .D0(\je/mult1_un94_sum1[8] ), .C0(\je/mult1_un87_sum[8] ), 
    .B0(\je/mult1_un94_sum0[8] ), .A0(\je/mult1_un101_sum0[6] ), 
    .F0(\je/QNT_DU_ret_RNISQH0VB2_1 ), .F1(\je/mult1_un101_sum[6] ));
  SLICE_3103 SLICE_3103( .D1(\je/mult1_un108_sum0[4] ), 
    .C1(\je/mult1_un101_sum1[8] ), .B1(\je/mult1_un94_sum[8] ), 
    .A1(\je/mult1_un101_sum0[8] ), .D0(\je/mult1_un101_sum1[8] ), 
    .C0(\je/mult1_un108_sum0[2] ), .B0(\je/mult1_un101_sum0[8] ), 
    .A0(\je/mult1_un94_sum[8] ), .F0(\je/QNT_DU_ret_RNI4922K22_0 ), 
    .F1(\je/QNT_DU_ret_RNIR28GRT1_1 ));
  SLICE_3104 SLICE_3104( .D1(\je/mult1_un108_sum1[2] ), 
    .C1(\je/QNT_DU_ret_RNI4922K22 ), .A1(\je/QNT_DU_ret_RNI4922K22_0 ), 
    .D0(\je/mult1_un101_sum0[8] ), .C0(\je/mult1_un108_sum0[2] ), 
    .B0(\je/mult1_un101_sum1[8] ), .A0(\je/mult1_un94_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNI4922K22 ), .F1(\je/mult1_un108_sum[2] ));
  SLICE_3105 SLICE_3105( .D1(\je/mult1_un24_sum1[8] ), 
    .C1(\je/mult1_un24_sum0[8] ), .B1(\je/mult1_un17_sum[8] ), 
    .A1(\je/mult1_un31_sum0[5] ), .D0(\je/mult1_un31_sum0[4] ), 
    .C0(\je/mult1_un17_sum[8] ), .B0(\je/mult1_un24_sum0[8] ), 
    .A0(\je/mult1_un24_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_2 ));
  SLICE_3106 SLICE_3106( .D1(\je/mult1_un31_sum1[4] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_1 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_2 ), 
    .D0(\je/mult1_un24_sum0[8] ), .C0(\je/mult1_un31_sum0[4] ), 
    .B0(\je/mult1_un24_sum1[8] ), .A0(\je/mult1_un17_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_1 ), 
    .F1(\je/mult1_un31_sum[4] ));
  SLICE_3108 SLICE_3108( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_2 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_1 ), 
    .A1(\je/mult1_un24_sum1[4] ), .D0(\je/mult1_un17_sum0[8] ), 
    .C0(\je/mult1_un24_sum0[4] ), .B0(\je/mult1_un17_sum1[8] ), 
    .A0(\je/mult1_un10_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_1 ), 
    .F1(\je/mult1_un24_sum[4] ));
  SLICE_3109 SLICE_3109( .D1(\je/mult1_un101_sum0[8] ), 
    .C1(\je/mult1_un94_sum[8] ), .B1(\je/mult1_un101_sum1[8] ), 
    .A1(\je/mult1_un108_sum0[5] ), .D0(\je/mult1_un94_sum[8] ), 
    .C0(\je/mult1_un101_sum0[8] ), .B0(\je/mult1_un108_sum0[3] ), 
    .A0(\je/mult1_un101_sum1[8] ), .F0(\je/QNT_DU_ret_RNIR28GRT1_2 ), 
    .F1(\je/QNT_DU_ret_RNIG8K10M2_0 ));
  SLICE_3110 SLICE_3110( .D1(\je/QNT_DU_ret_RNIR28GRT1_2 ), 
    .C1(\je/QNT_DU_ret_RNIR28GRT1_0 ), .B1(\je/mult1_un108_sum1[3] ), 
    .D0(\je/mult1_un101_sum0[8] ), .C0(\je/mult1_un101_sum1[8] ), 
    .B0(\je/mult1_un108_sum0[3] ), .A0(\je/mult1_un94_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNIR28GRT1_0 ), .F1(\je/mult1_un108_sum[3] ));
  SLICE_3112 SLICE_3112( .D1(\je/mult1_un24_sum1[5] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2_0 ), 
    .D0(\je/mult1_un24_sum0[5] ), .C0(\je/mult1_un17_sum0[8] ), 
    .B0(\je/mult1_un10_sum[8] ), .A0(\je/mult1_un17_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2 ), 
    .F1(\je/mult1_un24_sum[5] ));
  SLICE_3114 SLICE_3114( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_1 ), 
    .B1(\je/mult1_un31_sum1[5] ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_2 ), 
    .D0(\je/mult1_un31_sum0[5] ), .C0(\je/mult1_un17_sum[8] ), 
    .B0(\je/mult1_un24_sum0[8] ), .A0(\je/mult1_un24_sum1[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_1 ), 
    .F1(\je/mult1_un31_sum[5] ));
  SLICE_3116 SLICE_3116( .D1(\je/QNT_DU_ret_RNIR28GRT1_1 ), 
    .C1(\je/mult1_un108_sum1[4] ), .B1(\je/QNT_DU_ret_RNIR28GRT1 ), 
    .D0(\je/mult1_un101_sum1[8] ), .C0(\je/mult1_un94_sum[8] ), 
    .B0(\je/mult1_un101_sum0[8] ), .A0(\je/mult1_un108_sum0[4] ), 
    .F0(\je/QNT_DU_ret_RNIR28GRT1 ), .F1(\je/mult1_un108_sum[4] ));
  SLICE_3118 SLICE_3118( .D1(\je/mult1_un31_sum1[6] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_0 ), 
    .D0(\je/mult1_un24_sum0[8] ), .C0(\je/mult1_un24_sum1[8] ), 
    .B0(\je/mult1_un17_sum[8] ), .A0(\je/mult1_un31_sum0[6] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2 ), 
    .F1(\je/mult1_un31_sum[6] ));
  SLICE_3119 SLICE_3119( .D1(\je/mult1_un108_sum0[8] ), 
    .C1(\je/mult1_un101_sum[8] ), .B1(\je/mult1_un115_sum0[5] ), 
    .A1(\je/mult1_un108_sum1[8] ), .D0(\je/mult1_un101_sum[8] ), 
    .C0(\je/mult1_un108_sum0[8] ), .B0(\je/mult1_un108_sum1[8] ), 
    .A0(\je/mult1_un115_sum0[4] ), .F0(\je/QNT_DU_ret_RNIB5A4E41_0 ), 
    .F1(\je/QNT_DU_ret_RNI8HTOBP3_2 ));
  SLICE_3120 SLICE_3120( .D1(\je/mult1_un115_sum1[4] ), 
    .C1(\je/QNT_DU_ret_RNIB5A4E41 ), .B1(\je/QNT_DU_ret_RNIB5A4E41_0 ), 
    .D0(\je/mult1_un101_sum[8] ), .C0(\je/mult1_un115_sum0[4] ), 
    .B0(\je/mult1_un108_sum1[8] ), .A0(\je/mult1_un108_sum0[8] ), 
    .F0(\je/QNT_DU_ret_RNIB5A4E41 ), .F1(\je/mult1_un115_sum[4] ));
  SLICE_3121 SLICE_3121( .D1(\je/mult1_un31_sum[8] ), 
    .C1(\je/mult1_un38_sum1[8] ), .B1(\je/mult1_un38_sum0[8] ), 
    .A1(\je/mult1_un45_sum0[6] ), .D0(\je/mult1_un38_sum0[8] ), 
    .C0(\je/mult1_un45_sum0[5] ), .B0(\je/mult1_un38_sum1[8] ), 
    .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_0 ));
  SLICE_3122 SLICE_3122( .D1(\je/mult1_un45_sum1[5] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_2 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_1 ), 
    .D0(\je/mult1_un38_sum1[8] ), .C0(\je/mult1_un45_sum0[5] ), 
    .B0(\je/mult1_un38_sum0[8] ), .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_1 ), 
    .F1(\je/mult1_un45_sum[5] ));
  SLICE_3124 SLICE_3124( .C1(\je/QNT_DU_ret_RNI8HTOBP3_0 ), 
    .B1(\je/QNT_DU_ret_RNI8HTOBP3_2 ), .A1(\je/mult1_un115_sum1[5] ), 
    .D0(\je/mult1_un101_sum[8] ), .C0(\je/mult1_un108_sum0[8] ), 
    .B0(\je/mult1_un115_sum0[5] ), .A0(\je/mult1_un108_sum1[8] ), 
    .F0(\je/QNT_DU_ret_RNI8HTOBP3_0 ), .F1(\je/mult1_un115_sum[5] ));
  SLICE_3126 SLICE_3126( .D1(\je/mult1_un45_sum1[6] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_0 ), 
    .D0(\je/mult1_un45_sum0[6] ), .C0(\je/mult1_un38_sum0[8] ), 
    .B0(\je/mult1_un38_sum1[8] ), .A0(\je/mult1_un31_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U ), 
    .F1(\je/mult1_un45_sum[6] ));
  SLICE_3128 SLICE_3128( .D1(\je/mult1_un108_sum1[5] ), 
    .C1(\je/QNT_DU_ret_RNIG8K10M2 ), .B1(\je/QNT_DU_ret_RNIG8K10M2_0 ), 
    .D0(\je/mult1_un108_sum0[5] ), .C0(\je/mult1_un101_sum1[8] ), 
    .B0(\je/mult1_un94_sum[8] ), .A0(\je/mult1_un101_sum0[8] ), 
    .F0(\je/QNT_DU_ret_RNIG8K10M2 ), .F1(\je/mult1_un108_sum[5] ));
  SLICE_3129 SLICE_3129( .D1(\je/mult1_un108_sum0[8] ), 
    .C1(\je/mult1_un115_sum0[8] ), .B1(\je/mult1_un101_sum[8] ), 
    .A1(\je/mult1_un108_sum1[8] ), .D0(\je/mult1_un108_sum0[8] ), 
    .C0(\je/mult1_un101_sum[8] ), .B0(\je/mult1_un108_sum1[8] ), 
    .A0(\je/mult1_un115_sum0[6] ), .F0(\je/QNT_DU_ret_RNI8HTOBP3_1 ), 
    .F1(\je/QNT_DU_ret_RNI0FNIB52 ));
  SLICE_3130 SLICE_3130( .D1(\je/QNT_DU_ret_RNI8HTOBP3_1 ), 
    .C1(\je/mult1_un115_sum1[6] ), .B1(\je/QNT_DU_ret_RNI8HTOBP3 ), 
    .D0(\je/mult1_un108_sum0[8] ), .C0(\je/mult1_un101_sum[8] ), 
    .B0(\je/mult1_un108_sum1[8] ), .A0(\je/mult1_un115_sum0[6] ), 
    .F0(\je/QNT_DU_ret_RNI8HTOBP3 ), .F1(\je/mult1_un115_sum[6] ));
  SLICE_3131 SLICE_3131( .D1(\je/mult1_un80_sum1[8] ), 
    .B1(\je/mult1_un80_sum0[8] ), .A1(\je/mult1_un73_sum[8] ), 
    .D0(\je/mult1_un73_sum[8] ), .C0(\je/mult1_un80_sum1[8] ), 
    .B0(\je/mult1_un87_sum0[6] ), .A0(\je/mult1_un80_sum0[8] ), 
    .F0(\je/QNT_DU_ret_3_RNI8S6RH92_1 ), .F1(\je/QNT_DU_ret_3_RNI0KI3T8_0 ));
  SLICE_3132 SLICE_3132( .D1(\je/QNT_DU_ret_3_RNI8S6RH92 ), 
    .C1(\je/QNT_DU_ret_3_RNI8S6RH92_1 ), .A1(\je/mult1_un87_sum1[6] ), 
    .D0(\je/mult1_un73_sum[8] ), .C0(\je/mult1_un80_sum0[8] ), 
    .B0(\je/mult1_un87_sum0[6] ), .A0(\je/mult1_un80_sum1[8] ), 
    .F0(\je/QNT_DU_ret_3_RNI8S6RH92 ), .F1(\je/mult1_un87_sum[6] ));
  SLICE_3133 SLICE_3133( .C1(\je/mult1_un101_sum0[8] ), 
    .B1(\je/mult1_un101_sum1[8] ), .A1(\je/mult1_un94_sum[8] ), 
    .D0(\je/mult1_un101_sum0[8] ), .C0(\je/mult1_un101_sum1[8] ), 
    .B0(\je/mult1_un94_sum[8] ), .A0(\je/mult1_un108_sum0[6] ), 
    .F0(\je/QNT_DU_ret_RNIG8K10M2_2 ), .F1(\je/QNT_DU_ret_RNIKATM9C2_1 ));
  SLICE_3134 SLICE_3134( .D1(\je/QNT_DU_ret_RNIG8K10M2_1 ), 
    .C1(\je/mult1_un108_sum1[6] ), .B1(\je/QNT_DU_ret_RNIG8K10M2_2 ), 
    .D0(\je/mult1_un101_sum0[8] ), .C0(\je/mult1_un108_sum0[6] ), 
    .B0(\je/mult1_un101_sum1[8] ), .A0(\je/mult1_un94_sum[8] ), 
    .F0(\je/QNT_DU_ret_RNIG8K10M2_1 ), .F1(\je/mult1_un108_sum[6] ));
  SLICE_3135 SLICE_3135( .D1(\je/mult1_un87_sum0[8] ), 
    .C1(\je/mult1_un87_sum1[8] ), .A1(\je/mult1_un80_sum[8] ), 
    .D0(\je/mult1_un87_sum1[8] ), .C0(\je/mult1_un94_sum0[6] ), 
    .B0(\je/mult1_un80_sum[8] ), .A0(\je/mult1_un87_sum0[8] ), 
    .F0(\je/QNT_DU_ret_RNIGVG3I3_2 ), .F1(\je/QNT_DU_ret_3_RNISC32C92_0 ));
  SLICE_3136 SLICE_3136( .C1(\je/QNT_DU_ret_RNIGVG3I3_1 ), 
    .B1(\je/mult1_un94_sum1[6] ), .A1(\je/QNT_DU_ret_RNIGVG3I3_2 ), 
    .D0(\je/mult1_un94_sum0[6] ), .C0(\je/mult1_un87_sum0[8] ), 
    .B0(\je/mult1_un80_sum[8] ), .A0(\je/mult1_un87_sum1[8] ), 
    .F0(\je/QNT_DU_ret_RNIGVG3I3_1 ), .F1(\je/mult1_un94_sum[6] ));
  SLICE_3138 SLICE_3138( .D1(\je/mult1_un17_sum[8] ), 
    .C1(\je/mult1_un17_sum[6] ), .B1(\je/mult1_inf_abs0[7] ), 
    .A1(\je/mult1_un2_temp_b[7] ), .D0(\je/mult1_un17_sum1[6] ), 
    .C0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0 ), 
    .F0(\je/mult1_un17_sum[6] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0 ));
  SLICE_3139 SLICE_3139( .D1(\je/ram_rom/m123_bm ), .C1(\je/qz_cnt[5] ), 
    .A1(\je/ram_rom/m123_am ), .D0(\je/qz_cnt[1] ), .C0(\je/qz_cnt[0] ), 
    .B0(\je/qz_cnt[3] ), .A0(\je/qz_cnt[4] ), .F0(\je/ram_rom/m123_am ), 
    .F1(\je/ram_rom/i5_mux_1 ));
  SLICE_3142 SLICE_3142( .D1(\je/qz_cnt[0] ), .C1(\je/qz_cnt[4] ), 
    .B1(\je/qz_cnt[1] ), .A1(\je/qz_cnt[3] ), .D0(\je/qz_cnt[4] ), 
    .C0(\je/qz_cnt[0] ), .B0(\je/qz_cnt[3] ), .A0(\je/qz_cnt[1] ), 
    .F0(\je/ram_rom/N_151_mux ), .F1(\je/ram_rom/m129 ));
  SLICE_3143 SLICE_3143( .D1(\je/ram_rom/m1 ), .C1(\je/ram_rom/m126 ), 
    .B1(\je/ram_rom/N_123_i_1 ), .A1(\je/ram_rom/i5_mux_1 ), 
    .D0(\je/qz_cnt[5] ), .A0(\je/qz_cnt[2] ), .F0(\je/ram_rom/m126 ), 
    .F1(\je/ram_rom/i4_mux_5 ));
  SLICE_3144 SLICE_3144( 
    .DI1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[4]/sig_163/FeedThruLUT ), 
    .D1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[4] ), .D0(\je/qz_cnt[1] ), 
    .C0(\je/qz_cnt[0] ), .CE(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .CLK(pclk_c), .Q1(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[4] ), 
    .F0(\je/ram_rom/N_123_i_1 ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[4]/sig_163/FeedThruLUT ));
  SLICE_3145 SLICE_3145( .D1(\je/ram_rom/m56_am ), .C1(\je/qz_cnt[2] ), 
    .A1(\je/ram_rom/m56_bm ), .D0(\je/qz_cnt[0] ), .C0(\je/qz_cnt[3] ), 
    .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[4] ), .F0(\je/ram_rom/m56_am ), 
    .F1(\je/ram_rom/m56_ns ));
  SLICE_3147 SLICE_3147( .D1(\je/qz_cnt[1] ), .C1(\je/qz_cnt[4] ), 
    .B1(\je/qz_cnt[0] ), .A1(\je/qz_cnt[3] ), .D0(\je/qz_cnt[4] ), 
    .C0(\je/qz_cnt[0] ), .B0(\je/qz_cnt[3] ), .A0(\je/qz_cnt[1] ), 
    .F0(\je/ram_rom/m69_am ), .F1(\je/ram_rom/m137 ));
  SLICE_3149 SLICE_3149( .D1(\je/qz_cnt[3] ), .C1(\je/qz_cnt[1] ), 
    .B1(\je/qz_cnt[4] ), .A1(\je/qz_cnt[0] ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[3] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[4] ), 
    .F0(\je/ram_rom/m73_bm ), .F1(\je/ram_rom/m42_am ));
  SLICE_3150 SLICE_3150( .D1(\je/ram_rom/m73_am ), .C1(\je/qz_cnt[2] ), 
    .A1(\je/ram_rom/m73_bm ), .C0(\je/qz_cnt[4] ), .B0(\je/qz_cnt[1] ), 
    .A0(\je/qz_cnt[3] ), .F0(\je/ram_rom/m73_am ), .F1(\je/ram_rom/m73_ns ));
  SLICE_3151 SLICE_3151( .D1(\je/ram_rom/m96_bm ), .C1(\je/ram_rom/m96_am ), 
    .A1(\je/qz_cnt[1] ), .D0(\je/qz_cnt[3] ), .C0(\je/qz_cnt[0] ), 
    .B0(\je/qz_cnt[4] ), .A0(\je/qz_cnt[2] ), .F0(\je/ram_rom/m96_am ), 
    .F1(\je/ram_rom/i3_mux_5 ));
  SLICE_3154 SLICE_3154( .D1(\je/qz_cnt[1] ), .C1(\je/ram_rom/N_19_i ), 
    .B1(\je/qz_cnt[0] ), .A1(\je/ram_rom/m31 ), .C0(\je/qz_cnt[3] ), 
    .A0(\je/qz_cnt[4] ), .F0(\je/ram_rom/N_19_i ), .F1(\je/ram_rom/m111_bm ));
  SLICE_3155 SLICE_3155( .D1(\je/qz_cnt[4] ), .C1(\je/qz_cnt[1] ), 
    .B1(\je/qz_cnt[3] ), .A1(\je/qz_cnt[0] ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[4] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[3] ), 
    .F0(\je/ram_rom/m36_bm ), .F1(\je/ram_rom/m56_bm ));
  SLICE_3156 SLICE_3156( .D1(\je/qz_cnt[5] ), .C1(\je/ram_rom/m36_bm ), 
    .B1(\je/qz_cnt[2] ), .A1(\je/ram_rom/m36_am ), .D0(\je/qz_cnt[1] ), 
    .C0(\je/qz_cnt[3] ), .B0(\je/qz_cnt[0] ), .A0(\je/qz_cnt[4] ), 
    .F0(\je/ram_rom/m36_am ), .F1(\je/ram_rom/N_160_mux ));
  SLICE_3157 SLICE_3157( .D1(\je/ram_rom/m3 ), .C1(\je/ram_rom/m31 ), 
    .B1(\je/qz_cnt[0] ), .A1(\je/qz_cnt[1] ), .D0(\je/qz_cnt[4] ), 
    .B0(\je/qz_cnt[3] ), .F0(\je/ram_rom/m31 ), .F1(\je/ram_rom/m111_am ));
  SLICE_3158 SLICE_3158( .D1(\je/diff_DC17[8] ), .C1(\je/ram_rom/m111_ns ), 
    .B1(\je/qz_cnt[5] ), .A1(\je/ram_rom/i3_mux_6 ), .C0(\je/ram_rom/m111_bm ), 
    .B0(\je/qz_cnt[2] ), .A0(\je/ram_rom/m111_am ), .F0(\je/ram_rom/m111_ns ), 
    .F1(\je/ram_rom/m119_ns_1 ));
  SLICE_3161 SLICE_3161( .D1(\je/qz_cnt[2] ), .C1(\je/qz_cnt[5] ), 
    .B1(\je/ram_rom/m136 ), .A1(\je/ram_rom/m137 ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[4] ), .B0(\je/qz_cnt[3] ), .A0(\je/qz_cnt[1] ), 
    .F0(\je/ram_rom/m136 ), .F1(\je/ram_rom/m143_1 ));
  SLICE_3163 SLICE_3163( .C1(\je/qz_cnt[2] ), .B1(\je/ram_rom/m5_0 ), 
    .A1(\je/ram_rom/N_151_mux ), .D0(\je/qz_cnt[0] ), .C0(\je/qz_cnt[3] ), 
    .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[4] ), .F0(\je/ram_rom/m5_0 ), 
    .F1(\je/ram_rom/m12_ns_1 ));
  SLICE_3167 SLICE_3167( .D1(\je/dct/N_1134 ), 
    .C1(\je/dct/un1_tmp_du[4]_1_s_17_0_RNO_0 ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp21[15] ), .D0(\je/dct/tmp_du[4][17] ), 
    .C0(\je/dct/tmp22[17] ), .B0(\je/dct/N_21_0 ), .F0(\je/dct/N_1134 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_axb_17 ));
  SLICE_3168 SLICE_3168( .C1(\je/dct/N_141_0 ), .B1(\je/dct/tmp_du[6][0] ), 
    .A1(\je/dct/tmp13[0] ), .D0(\je/dct/c_state[2] ), .C0(\je/dct/c_state[1] ), 
    .B0(\je/dct/c_state[0] ), .A0(\je/dct/c_state[3] ), .F0(\je/dct/N_141_0 ), 
    .F1(\je/dct/N_1237 ));
  SLICE_3169 SLICE_3169( .D1(\je/dct/tmp21[14] ), .C1(\je/dct/N_141_0 ), 
    .A1(\je/dct/N_1133 ), .C0(\je/dct/tmp_du[4][16] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp22[16] ), .F0(\je/dct/N_1133 ), 
    .F1(\je/dct/tmp21_RNIV8GI3[14] ));
  SLICE_3170 SLICE_3170( .D1(\je/dct/tmp13[16] ), .C1(\je/dct/N_819 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp21_RNIV8GI3[14] ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp21[16] ), 
    .B0(\je/dct/tmp_du[3][16] ), .F0(\je/dct/N_819 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_15_0_RNO_0 ));
  SLICE_3171 SLICE_3171( .D1(\je/dct/tmp21[13] ), .C1(\je/dct/N_141_0 ), 
    .A1(\je/dct/N_1132 ), .D0(\je/dct/tmp_du[4][15] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp22[15] ), .F0(\je/dct/N_1132 ), 
    .F1(\je/dct/tmp21_RNIS5GI3[13] ));
  SLICE_3172 SLICE_3172( .D1(\je/dct/tmp21_RNIS5GI3[13] ), .C1(\je/dct/N_818 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp13[15] ), .D0(\je/dct/N_141_0 ), 
    .C0(\je/dct/tmp_du[3][15] ), .A0(\je/dct/tmp21[15] ), .F0(\je/dct/N_818 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_15_0_RNO ));
  SLICE_3173 SLICE_3173( .C1(\je/dct/N_1131 ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp21[12] ), .D0(\je/dct/tmp_du[4][14] ), 
    .C0(\je/dct/tmp22[14] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1131 ), 
    .F1(\je/dct/tmp21_RNIP2GI3[12] ));
  SLICE_3174 SLICE_3174( .D1(\je/dct/N_817 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp21_RNIP2GI3[12] ), .A1(\je/dct/tmp13[14] ), 
    .D0(\je/dct/N_141_0 ), .B0(\je/dct/tmp_du[3][14] ), 
    .A0(\je/dct/tmp21[14] ), .F0(\je/dct/N_817 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_13_0_RNO_0 ));
  SLICE_3175 SLICE_3175( .C1(\je/dct/N_1130 ), .B1(\je/dct/tmp21[11] ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[4][13] ), 
    .B0(\je/dct/tmp22[13] ), .F0(\je/dct/N_1130 ), 
    .F1(\je/dct/tmp21_RNIMVFI3[11] ));
  SLICE_3176 SLICE_3176( .D1(\je/dct/tmp13[13] ), .C1(\je/dct/N_816 ), 
    .B1(\je/dct/tmp21_RNIMVFI3[11] ), .A1(\je/dct/N_21_0 ), 
    .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp21[13] ), 
    .A0(\je/dct/tmp_du[3][13] ), .F0(\je/dct/N_816 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_13_0_RNO ));
  SLICE_3177 SLICE_3177( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1129 ), 
    .A1(\je/dct/tmp21[10] ), .D0(\je/dct/tmp22[12] ), 
    .C0(\je/dct/tmp_du[4][12] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1129 ), 
    .F1(\je/dct/tmp21_RNIJSFI3[10] ));
  SLICE_3178 SLICE_3178( .D1(\je/dct/N_815 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp13[12] ), .A1(\je/dct/tmp21_RNIJSFI3[10] ), 
    .D0(\je/dct/N_141_0 ), .B0(\je/dct/tmp_du[3][12] ), 
    .A0(\je/dct/tmp21[12] ), .F0(\je/dct/N_815 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_11_0_RNO_0 ));
  SLICE_3179 SLICE_3179( .D1(\je/dct/tmp21[9] ), .C1(\je/dct/N_1128 ), 
    .B1(\je/dct/N_141_0 ), .C0(\je/dct/tmp22[11] ), 
    .B0(\je/dct/tmp_du[4][11] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1128 ), 
    .F1(\je/dct/tmp21_RNI9BQT3[9] ));
  SLICE_3180 SLICE_3180( .D1(\je/dct/N_814 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp13[11] ), .A1(\je/dct/tmp21_RNI9BQT3[9] ), 
    .D0(\je/dct/tmp_du[3][11] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp21[11] ), .F0(\je/dct/N_814 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_11_0_RNO ));
  SLICE_3181 SLICE_3181( .C1(\je/dct/N_1127 ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp21[8] ), .D0(\je/dct/tmp_du[4][10] ), 
    .B0(\je/dct/tmp22[10] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1127 ), 
    .F1(\je/dct/tmp21_RNI68QT3[8] ));
  SLICE_3182 SLICE_3182( .D1(\je/dct/N_813 ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp21_RNI68QT3[8] ), .A1(\je/dct/tmp13[10] ), 
    .D0(\je/dct/tmp21[10] ), .B0(\je/dct/N_141_0 ), 
    .A0(\je/dct/tmp_du[3][10] ), .F0(\je/dct/N_813 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_9_0_RNO_0 ));
  SLICE_3183 SLICE_3183( .D1(\je/dct/tmp21[7] ), .C1(\je/dct/N_1126 ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp_du[4][9] ), .C0(\je/dct/tmp22[9] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1126 ), 
    .F1(\je/dct/tmp21_RNIL6554[7] ));
  SLICE_3184 SLICE_3184( .D1(\je/dct/tmp13[9] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/N_812 ), .A1(\je/dct/tmp21_RNIL6554[7] ), 
    .D0(\je/dct/tmp21[9] ), .C0(\je/dct/tmp_du[3][9] ), .B0(\je/dct/N_141_0 ), 
    .F0(\je/dct/N_812 ), .F1(\je/dct/un1_tmp_du[4]_1_cry_9_0_RNO ));
  SLICE_3185 SLICE_3185( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1125 ), 
    .A1(\je/dct/tmp21[6] ), .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp22[8] ), 
    .A0(\je/dct/tmp_du[4][8] ), .F0(\je/dct/N_1125 ), 
    .F1(\je/dct/tmp21_RNII3554[6] ));
  SLICE_3186 SLICE_3186( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_811 ), 
    .B1(\je/dct/tmp21_RNII3554[6] ), .A1(\je/dct/tmp13[8] ), 
    .D0(\je/dct/tmp21[8] ), .B0(\je/dct/tmp_du[3][8] ), .A0(\je/dct/N_141_0 ), 
    .F0(\je/dct/N_811 ), .F1(\je/dct/un1_tmp_du[4]_1_cry_7_0_RNO_0 ));
  SLICE_3187 SLICE_3187( .D1(\je/dct/tmp21[5] ), .C1(\je/dct/N_1124 ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp22[7] ), 
    .A0(\je/dct/tmp_du[4][7] ), .F0(\je/dct/N_1124 ), 
    .F1(\je/dct/tmp21_RNIF0554[5] ));
  SLICE_3188 SLICE_3188( .D1(\je/dct/tmp21_RNIF0554[5] ), .C1(\je/dct/N_810 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp13[7] ), .D0(\je/dct/N_141_0 ), 
    .C0(\je/dct/tmp_du[3][7] ), .A0(\je/dct/tmp21[7] ), .F0(\je/dct/N_810 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_7_0_RNO ));
  SLICE_3189 SLICE_3189( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1123 ), 
    .A1(\je/dct/tmp21[4] ), .C0(\je/dct/tmp_du[4][6] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp22[6] ), .F0(\je/dct/N_1123 ), 
    .F1(\je/dct/tmp21_RNICT454[4] ));
  SLICE_3190 SLICE_3190( .D1(\je/dct/tmp21_RNICT454[4] ), .C1(\je/dct/N_809 ), 
    .B1(\je/dct/tmp13[6] ), .A1(\je/dct/N_21_0 ), .C0(\je/dct/N_141_0 ), 
    .B0(\je/dct/tmp21[6] ), .A0(\je/dct/tmp_du[3][6] ), .F0(\je/dct/N_809 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_5_0_RNO_0 ));
  SLICE_3191 SLICE_3191( .C1(\je/dct/N_1122 ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp21[3] ), .D0(\je/dct/tmp22[5] ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp_du[4][5] ), .F0(\je/dct/N_1122 ), 
    .F1(\je/dct/tmp21_RNI9Q454[3] ));
  SLICE_3192 SLICE_3192( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_808 ), 
    .B1(\je/dct/tmp21_RNI9Q454[3] ), .A1(\je/dct/tmp13[5] ), 
    .D0(\je/dct/tmp_du[3][5] ), .C0(\je/dct/N_141_0 ), .A0(\je/dct/tmp21[5] ), 
    .F0(\je/dct/N_808 ), .F1(\je/dct/un1_tmp_du[4]_1_cry_5_0_RNO ));
  SLICE_3193 SLICE_3193( .C1(\je/dct/N_1121 ), .B1(\je/dct/N_141_0 ), 
    .A1(\je/dct/tmp21[2] ), .C0(\je/dct/tmp_du[4][4] ), .B0(\je/dct/tmp22[4] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1121 ), 
    .F1(\je/dct/tmp21_RNI6N454[2] ));
  SLICE_3194 SLICE_3194( .D1(\je/dct/tmp21_RNI6N454[2] ), .C1(\je/dct/N_807 ), 
    .B1(\je/dct/tmp13[4] ), .A1(\je/dct/N_21_0 ), .D0(\je/dct/tmp21[4] ), 
    .C0(\je/dct/tmp_du[3][4] ), .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_807 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_3_0_RNO_0 ));
  SLICE_3195 SLICE_3195( .D1(\je/dct/tmp21[1] ), .C1(\je/dct/N_1120 ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp22[3] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp_du[4][3] ), .F0(\je/dct/N_1120 ), 
    .F1(\je/dct/tmp21_RNI3K454[1] ));
  SLICE_3196 SLICE_3196( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_806 ), 
    .B1(\je/dct/tmp21_RNI3K454[1] ), .A1(\je/dct/tmp13[3] ), 
    .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp_du[3][3] ), .A0(\je/dct/tmp21[3] ), 
    .F0(\je/dct/N_806 ), .F1(\je/dct/un1_tmp_du[4]_1_cry_3_0_RNO ));
  SLICE_3197 SLICE_3197( .D1(\je/dct/N_141_0 ), .C1(\je/dct/N_1119 ), 
    .A1(\je/dct/tmp21[0] ), .D0(\je/dct/tmp_du[4][2] ), .B0(\je/dct/tmp22[2] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1119 ), 
    .F1(\je/dct/tmp21_RNI0H454[0] ));
  SLICE_3198 SLICE_3198( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_805 ), 
    .B1(\je/dct/tmp21_RNI0H454[0] ), .A1(\je/dct/tmp13[2] ), 
    .D0(\je/dct/tmp21[2] ), .C0(\je/dct/N_141_0 ), .A0(\je/dct/tmp_du[3][2] ), 
    .F0(\je/dct/N_805 ), .F1(\je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_0 ));
  SLICE_3199 SLICE_3199( .D1(\je/dct/tmp_du_w_idx[2] ), .C1(\je/dct/N_73 ), 
    .B1(\je/dct/tmp_du_w_idx[1] ), .A1(\je/dct/N_91 ), 
    .D0(\je/dct/c_state[2] ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/c_state[0] ), .A0(\je/dct/c_state[1] ), .F0(\je/dct/N_73 ), 
    .F1(\je/dct/un1_tmp_du[7]11_7_0 ));
  SLICE_3200 SLICE_3200( .D1(\je/dct/N_73 ), .C1(\je/dct/N_91 ), 
    .B1(\je/dct/tmp_du_w_idx[1] ), .A1(\je/dct/tmp_du_w_idx[2] ), 
    .D0(\je/dct/c_state[2] ), .C0(\je/dct/c_state[1] ), 
    .B0(\je/dct/tmp_du_w_idx[0] ), .A0(\je/dct/c_state[3] ), 
    .F0(\je/dct/N_91 ), .F1(\je/dct/un1_tmp_du[7]11_10_0 ));
  SLICE_3203 SLICE_3203( .D1(\je/dct/tmp_du_w_idx[1] ), .C1(\je/dct/N_94 ), 
    .B1(\je/dct/tmp_du_w_idx[2] ), .A1(\je/dct/N_89 ), 
    .D0(\je/dct/c_state[2] ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/c_state[0] ), .A0(\je/dct/c_state[1] ), .F0(\je/dct/N_94 ), 
    .F1(\je/dct/un1_tmp_du[7]11_6_0 ));
  SLICE_3204 SLICE_3204( .D1(\je/dct/tmp_du_w_idx[1] ), .C1(\je/dct/N_89 ), 
    .B1(\je/dct/tmp_du_w_idx[2] ), .A1(\je/dct/N_94 ), 
    .D0(\je/dct/tmp_du_w_idx[0] ), .C0(\je/dct/c_state[1] ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/c_state[2] ), .F0(\je/dct/N_89 ), 
    .F1(\je/dct/un1_tmp_du[7]11_13_0 ));
  SLICE_3207 SLICE_3207( .C1(\je/dct/tmp_du[4][0] ), .B1(\je/dct/tmp13[0] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp3[17] ), 
    .B0(\je/dct/tmp0[17] ), .A0(\je/dct/tmp12[17] ), 
    .F0(\je/dct/un1_tmp3_2_axb_17 ), .F1(\je/dct/N_1157 ));
  SLICE_3209 SLICE_3209( .D1(\je/dct/c_state[1] ), .C1(\je/dct/c_state[0] ), 
    .B1(\je/dct/c_state[3] ), .C0(\je/dct/N_97 ), .B0(\je/dct/c_state[0] ), 
    .A0(\je/dct/c_state[3] ), .F0(\je/dct/N_29_0_0 ), .F1(\je/dct/du_idx ));
  SLICE_3210 SLICE_3210( .D1(\je/dct/vertical_scan_fl ), 
    .C1(\je/dct/un1_vertical_scan12_1_0_i_a3_1_3 ), .B1(\je/du_ram_a_dct[0] ), 
    .A1(\je/du_ram_a_dct[3] ), .D0(\je/du_ram_a_dct[1] ), 
    .C0(\je/du_ram_a_dct[4] ), .B0(\je/du_ram_a_dct[5] ), 
    .A0(\je/du_ram_a_dct[2] ), .F0(\je/dct/un1_vertical_scan12_1_0_i_a3_1_3 ), 
    .F1(\je/dct/N_97 ));
  SLICE_3211 SLICE_3211( .D1(\je/dct/tmp_du_w_idx[2] ), .C1(\je/dct/N_75 ), 
    .B1(\je/dct/tmp_du_w_idx[1] ), .A1(\je/dct/N_89 ), 
    .D0(\je/dct/c_state[0] ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/c_state[2] ), .A0(\je/dct/c_state[1] ), .F0(\je/dct/N_75 ), 
    .F1(\je/dct/un1_tmp_du[7]11_8_0 ));
  SLICE_3213 SLICE_3213( .D1(\je/dct/tmp_du[3][2] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/tmp22[2] ), .D0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp22[2] ), .A0(\je/dct/tmp_du[3][2] ), .F0(\je/dct/N_1199 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_2 ));
  SLICE_3214 SLICE_3214( .D1(\je/dct/tmp22[1] ), .C1(\je/dct/N_1159 ), 
    .B1(\je/dct/N_141_0 ), .A1(\je/dct/N_1199 ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp13[2] ), .A0(\je/dct/tmp_du[4][2] ), .F0(\je/dct/N_1159 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_0 ));
  SLICE_3215 SLICE_3215( .D1(\je/dct/tmp21[17] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp20[17] ), .A1(\je/dct/un1_tmp_du[6]_1_axb_17_1 ), 
    .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[3][1] ), .B0(\je/dct/tmp22[1] ), 
    .F0(\je/dct/N_1198 ), .F1(\je/dct/un1_tmp_du[6]_1_axb_17 ));
  SLICE_3216 SLICE_3216( .D1(\je/dct/tmp22[0] ), .C1(\je/dct/N_1158 ), 
    .B1(\je/dct/N_1198 ), .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp13[1] ), 
    .C0(\je/dct/tmp_du[4][1] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1158 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_1_0_0_RNO ));
  SLICE_3217 SLICE_3217( .D1(\je/dct/N_1157 ), .C1(\je/dct/N_1197 ), 
    .A1(\je/dct/N_141_0 ), .D0(\je/dct/tmp_du[3][0] ), .B0(\je/dct/tmp22[0] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/N_1197 ), 
    .F1(\je/dct/un1_tmp_du[3]_2_cry_0_0_0_RNO ));
  SLICE_3219 SLICE_3219( .D1(\je/dct/N_21_0 ), .C1(\je/dct/N_804 ), 
    .A1(\je/dct/tmp13[1] ), .D0(\je/dct/N_141_0 ), .C0(\je/dct/tmp_du[3][1] ), 
    .B0(\je/dct/tmp21[1] ), .F0(\je/dct/N_804 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_1_0_0_RNO ));
  SLICE_3221 SLICE_3221( .D1(\je/dct/tmp13[0] ), .C1(\je/dct/N_803 ), 
    .B1(\je/dct/N_21_0 ), .C0(\je/dct/tmp_du[3][0] ), .B0(\je/dct/tmp21[0] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_803 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_0_0_0_RNO ));
  SLICE_3223 SLICE_3223( .D1(\je/dct/tmp13[17] ), .C1(\je/dct/N_21_0 ), 
    .A1(\je/dct/N_820 ), .D0(\je/dct/tmp_du[3][17] ), .C0(\je/dct/tmp21[17] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/N_820 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_s_17_0_RNO_0 ));
  SLICE_3225 SLICE_3225( .D1(\je/dct/c_state[0] ), .C1(\je/dct/m13_i_a3_0_0 ), 
    .B1(\je/dct/N_65 ), .A1(\je/dct/N_53_0 ), .D0(\je/dct/dctdu_w_idx[2] ), 
    .C0(\je/dct/dctdu_w_idx[0] ), .B0(\je/dct/dctdu_w_idx[1] ), 
    .A0(\je/dct/c_state[1] ), .F0(\je/dct/m13_i_a3_0_0 ), 
    .F1(\je/dct/m13_i_1 ));
  SLICE_3226 SLICE_3226( .B1(\je/dct/c_state[2] ), .D0(\je/dct/c_state[3] ), 
    .C0(\je/dct/c_state[2] ), .F0(\je/dct/N_53_0 ), .F1(\je/dct/c_state_0[2] ));
  SLICE_3227 SLICE_3227( .D1(\je/N_1655 ), .C1(\je/qz_cnt[0] ), 
    .B1(\je/N_312 ), .A1(\je/du_ram_a_dct[3] ), .D0(\je/c_state[3] ), 
    .C0(\je/c_state[4] ), .B0(\je/c_state[5] ), .A0(\je/c_state[0] ), 
    .F0(\je/N_1655 ), .F1(\je/dctdu_ram_ar[0] ));
  SLICE_3229 SLICE_3229( .D1(\je/du_ram_a_dct[0] ), 
    .C1(\je/dct/un1_vertical_scan12_1_0_i_a3_1_3 ), .B1(\je/dct/N_95 ), 
    .A1(\je/du_ram_a_dct[3] ), .D0(\je/dct/c_state[0] ), 
    .C0(\je/dct/c_state[1] ), .B0(\je/dct/c_state[2] ), 
    .A0(\je/dct/c_state[3] ), .F0(\je/dct/N_95 ), .F1(\je/dct/N_70 ));
  SLICE_3231 SLICE_3231( .D1(\je/du_ram_a_dct[0] ), .C1(\je/dct/N_82 ), 
    .B1(\je/du_ram_a_dct[2] ), .A1(\je/du_ram_a_dct[1] ), 
    .D0(\je/dct/c_state[2] ), .C0(\je/dct/c_state[1] ), 
    .A0(\je/dct/c_state[3] ), .F0(\je/dct/N_82 ), .F1(\je/dct/N_65 ));
  SLICE_3233 SLICE_3233( .D1(\je/dct/dctdu_w_d_RNO_4[17] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[17] ), .B1(\je/dct/dctdu_w_idx[1] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .D0(\je/dct/tmp_du[4][17] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/tmp_du[0][17] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[17] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[17] ));
  SLICE_3235 SLICE_3235( .D1(\je/dct/dctdu_w_idx[1] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[16] ), .B1(\je/dct/dctdu_w_d_RNO_4[16] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .C0(\je/dct/tmp_du[4][16] ), 
    .B0(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/tmp_du[0][16] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[16] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[16] ));
  SLICE_3237 SLICE_3237( .D1(\je/dct/dctdu_w_d_RNO_4[15] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[15] ), .B1(\je/dct/dctdu_w_idx[1] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .D0(\je/dct/dctdu_w_idx[2] ), 
    .B0(\je/dct/tmp_du[0][15] ), .A0(\je/dct/tmp_du[4][15] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[15] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[15] ));
  SLICE_3239 SLICE_3239( .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[14] ), .B1(\je/dct/dctdu_w_idx[1] ), 
    .A1(\je/dct/dctdu_w_d_RNO_4[14] ), .D0(\je/dct/tmp_du[0][14] ), 
    .B0(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/tmp_du[4][14] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[14] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[14] ));
  SLICE_3241 SLICE_3241( .D1(\je/dct/dctdu_w_idx[1] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[13] ), .B1(\je/dct/dctdu_w_idx[0] ), 
    .A1(\je/dct/dctdu_w_d_RNO_4[13] ), .D0(\je/dct/tmp_du[0][13] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[4][13] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[13] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[13] ));
  SLICE_3243 SLICE_3243( .D1(\je/dct/dctdu_w_d_RNO_4[12] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[12] ), .B1(\je/dct/dctdu_w_idx[1] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .D0(\je/dct/tmp_du[0][12] ), 
    .C0(\je/dct/tmp_du[4][12] ), .A0(\je/dct/dctdu_w_idx[2] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[12] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[12] ));
  SLICE_3245 SLICE_3245( .D1(\je/dct/dctdu_w_d_RNO_4[11] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[11] ), .B1(\je/dct/dctdu_w_idx[0] ), 
    .A1(\je/dct/dctdu_w_idx[1] ), .D0(\je/dct/tmp_du[4][11] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[0][11] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[11] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[11] ));
  SLICE_3247 SLICE_3247( .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[10] ), .B1(\je/dct/dctdu_w_d_RNO_4[10] ), 
    .A1(\je/dct/dctdu_w_idx[1] ), .D0(\je/dct/dctdu_w_idx[2] ), 
    .C0(\je/dct/tmp_du[0][10] ), .A0(\je/dct/tmp_du[4][10] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[10] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[10] ));
  SLICE_3249 SLICE_3249( .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_4[9] ), .B1(\je/dct/dctdu_w_idx[1] ), 
    .A1(\je/dct/dctdu_w_d_RNO_3[9] ), .D0(\je/dct/dctdu_w_idx[2] ), 
    .C0(\je/dct/tmp_du[0][9] ), .B0(\je/dct/tmp_du[4][9] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[9] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[9] ));
  SLICE_3251 SLICE_3251( .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[8] ), .B1(\je/dct/dctdu_w_idx[1] ), 
    .A1(\je/dct/dctdu_w_d_RNO_4[8] ), .C0(\je/dct/tmp_du[0][8] ), 
    .B0(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/tmp_du[4][8] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[8] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[8] ));
  SLICE_3253 SLICE_3253( .D1(\je/dct/dctdu_w_idx[1] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[7] ), .B1(\je/dct/dctdu_w_idx[0] ), 
    .A1(\je/dct/dctdu_w_d_RNO_4[7] ), .D0(\je/dct/dctdu_w_idx[2] ), 
    .C0(\je/dct/tmp_du[4][7] ), .A0(\je/dct/tmp_du[0][7] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[7] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[7] ));
  SLICE_3255 SLICE_3255( .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[6] ), .B1(\je/dct/dctdu_w_d_RNO_4[6] ), 
    .A1(\je/dct/dctdu_w_idx[1] ), .C0(\je/dct/tmp_du[0][6] ), 
    .B0(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/tmp_du[4][6] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[6] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[6] ));
  SLICE_3257 SLICE_3257( .D1(\je/dct/dctdu_w_idx[1] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[5] ), .B1(\je/dct/dctdu_w_d_RNO_4[5] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .D0(\je/dct/tmp_du[0][5] ), 
    .B0(\je/dct/tmp_du[4][5] ), .A0(\je/dct/dctdu_w_idx[2] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[5] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[5] ));
  SLICE_3259 SLICE_3259( .D1(\je/dct/dctdu_w_d_RNO_4[4] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[4] ), .B1(\je/dct/dctdu_w_idx[1] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .C0(\je/dct/tmp_du[4][4] ), 
    .B0(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/tmp_du[0][4] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[4] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[4] ));
  SLICE_3261 SLICE_3261( .D1(\je/dct/dctdu_w_idx[1] ), 
    .C1(\je/dct/dctdu_w_d_RNO_4[3] ), .B1(\je/dct/dctdu_w_idx[0] ), 
    .A1(\je/dct/dctdu_w_d_RNO_3[3] ), .D0(\je/dct/tmp_du[0][3] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[4][3] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[3] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[3] ));
  SLICE_3263 SLICE_3263( .D1(\je/dct/dctdu_w_idx[1] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[2] ), .B1(\je/dct/dctdu_w_d_RNO_4[2] ), 
    .A1(\je/dct/dctdu_w_idx[0] ), .D0(\je/dct/tmp_du[4][2] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .A0(\je/dct/tmp_du[0][2] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[2] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[2] ));
  SLICE_3265 SLICE_3265( .D1(\je/dct/dctdu_w_idx[1] ), 
    .C1(\je/dct/dctdu_w_d_RNO_3[1] ), .B1(\je/dct/dctdu_w_idx[0] ), 
    .A1(\je/dct/dctdu_w_d_RNO_4[1] ), .D0(\je/dct/dctdu_w_idx[2] ), 
    .B0(\je/dct/tmp_du[4][1] ), .A0(\je/dct/tmp_du[0][1] ), 
    .F0(\je/dct/dctdu_w_d_RNO_3[1] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[1] ));
  SLICE_3267 SLICE_3267( .D1(\je/dct/tmp_du[2][1] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[6][1] ), 
    .D0(\je/dct/dctdu_w_idx[2] ), .C0(\je/dct/tmp_du[4][0] ), 
    .B0(\je/dct/tmp_du[0][0] ), .F0(\je/dct/dctdu_w_d_RNO_3[0] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[1] ));
  SLICE_3268 SLICE_3268( .D1(\je/dct/dctdu_w_idx[0] ), 
    .C1(\je/dct/dctdu_w_d_RNO_4[0] ), .B1(\je/dct/dctdu_w_d_RNO_3[0] ), 
    .A1(\je/dct/dctdu_w_idx[1] ), .D0(\je/dct/tmp_du[6][0] ), 
    .B0(\je/dct/tmp_du[2][0] ), .A0(\je/dct/dctdu_w_idx[2] ), 
    .F0(\je/dct/dctdu_w_d_RNO_4[0] ), .F1(\je/dct/dctdu_w_d_2_7_ns_1[0] ));
  SLICE_3269 SLICE_3269( .D1(je_valid), .B1(\jedw/addr_lsb ), .A1(je_done), 
    .D0(je_done), .C0(\jedw/un1_col_idx13_1_0 ), .B0(\jedw/col_max ), 
    .F0(\jedw/col_idx_RNI818UN[6] ), .F1(\jedw/un1_je_done_3_0 ));
  SLICE_3270 SLICE_3270( .D1(\jedw/col_max_5 ), .C1(\jedw/col_max_4 ), 
    .B1(\jedw/col_idx[8] ), .A1(\jedw/col_idx[6] ), .D0(\jedw/col_idx[5] ), 
    .C0(\jedw/col_idx[7] ), .A0(\jedw/col_idx[4] ), .F0(\jedw/col_max_4 ), 
    .F1(\jedw/col_max ));
  SLICE_3271 SLICE_3271( .D1(\jedw/col_x[7] ), .C1(\jedw/col_idx15 ), 
    .B1(\jedw/un6_col_idx_cry_4_0_S0 ), .A1(\jedw/un1_chg_row_1 ), 
    .D0(\jedw/col_x[5] ), .C0(\jedw/un1_chg_row_1 ), .B0(\jedw/col_idx15 ), 
    .A0(\jedw/un6_col_idx_cry_2_0_S0 ), .F0(\jedw/col_idx_5_0[5] ), 
    .F1(\jedw/col_idx_5_0[7] ));
  SLICE_3273 SLICE_3273( .D1(\jedw/un6_row_idx_cry_1_0_S1 ), 
    .C1(\jedw/col_idx16 ), .B1(\jedw/col_idx15 ), .A1(\jedw/row_y[4] ), 
    .D0(je_done), .C0(\jedw/N_177 ), .B0(\jedw/col_max ), 
    .F0(\jedw/col_idx16 ), .F1(\jedw/row_idx_5_0[4] ));
  SLICE_3276 SLICE_3276( .D1(je_valid), .C1(\jedw/N_158_1 ), 
    .B1(\jedw/addr_lsb ), .D0(\jedw/col_cnt[1] ), .C0(\jedw/col_max ), 
    .B0(\jedw/col_cnt[0] ), .A0(\jedw/col_cnt[2] ), .F0(\jedw/N_158_1 ), 
    .F1(\jedw/chg_row ));
  SLICE_3277 SLICE_3277( .DI1(\jedw/row_cnt_3[2] ), .D1(\jedw/un1_row_cnt6_0 ), 
    .C1(\jedw/row_cnt[2] ), .B1(\jedw/row_cnt[1] ), .A1(\jedw/CO0 ), 
    .D0(je_done), .B0(\jedw/chg_row ), .A0(\jedw/row_max ), .CLK(pclk_c), 
    .Q1(\jedw/row_cnt[2] ), .F0(\jedw/un1_row_cnt6_0 ), 
    .F1(\jedw/row_cnt_3[2] ));
  SLICE_3278 SLICE_3278( .D1(\jedw/row_idx[6] ), .C1(\jedw/row_max_4 ), 
    .B1(\jedw/row_max_3 ), .A1(\jedw/row_idx[2] ), .D0(\jedw/row_idx[5] ), 
    .C0(\jedw/row_idx[4] ), .B0(\jedw/row_idx[7] ), .A0(\jedw/row_idx[3] ), 
    .F0(\jedw/row_max_4 ), .F1(\jedw/row_max ));
  SLICE_3279 SLICE_3279( .D1(\jedw/row_cnt[0] ), .C1(\jedw/row_cnt[1] ), 
    .B1(\jedw/row_cnt[2] ), .A1(\jedw/N_55_1 ), .D0(je_done), 
    .C0(\jedw/row_max ), .F0(\jedw/N_55_1 ), .F1(\jedw/N_159_0_i ));
  SLICE_3281 SLICE_3281( .D1(\jedw/row_max ), .C1(je_done), 
    .B1(\jedw/col_idx17_0 ), .A1(\jedw/chg_col ), .D0(\jedw/addr_lsb ), 
    .A0(je_valid), .F0(\jedw/chg_col ), .F1(\jedw/col_idxe_0_i ));
  SLICE_3283 SLICE_3283( .C1(\jed_fifo/full_4 ), .B1(\jed_fifo/full_5 ), 
    .D0(\jed_fifo/cnt[6] ), .C0(\jed_fifo/cnt[7] ), .B0(\jed_fifo/cnt[3] ), 
    .A0(\jed_fifo/cnt[5] ), .F0(\jed_fifo/full_4 ), .F1(\jed_fifo/full_i ));
  SLICE_3284 SLICE_3284( .C1(\jed_fifo/full_5 ), .B1(\jed_fifo/full_4 ), 
    .A1(jedw_wr), .D0(\jed_fifo/cnt[2] ), .C0(\jed_fifo/cnt[4] ), 
    .B0(\jed_fifo/cnt[0] ), .A0(\jed_fifo/cnt[1] ), .F0(\jed_fifo/full_5 ), 
    .F1(\jed_fifo/cnt_RNILUJK2[0] ));
  SLICE_3287 SLICE_3287( .D1(\jed_fifo/un1_empty_4 ), .C1(\jed_fifo/cnt[3] ), 
    .B1(\jed_fifo/un1_empty_3 ), .A1(\jed_fifo/cnt[2] ), 
    .D0(\jed_fifo/cnt[7] ), .C0(\jed_fifo/cnt[5] ), .B0(\jed_fifo/cnt[6] ), 
    .A0(\jed_fifo/cnt[4] ), .F0(\jed_fifo/un1_empty_4 ), 
    .F1(\jed_fifo.un1_empty_0 ));
  SLICE_3288 SLICE_3288( .D1(\yty/yuv_fifo/fifo_level[2] ), 
    .B1(\yty/yuv_fifo/fifo_level[3] ), .A1(\yty/yuv_fifo/fifo_level[1] ), 
    .C0(\jed_fifo/cnt[1] ), .A0(\jed_fifo/cnt[0] ), 
    .F0(\jed_fifo/un1_empty_3 ), .F1(\yty/yuv_fifo/un1_fifo_levellt8 ));
  SLICE_3289 SLICE_3289( .D1(\jdts/c_state[3] ), .C1(\jdts/col_x_0_sqmuxa ), 
    .B1(\jdts/col_max ), .D0(\jdts/col_idx19 ), .C0(\jdts/un1_chg_row_2 ), 
    .B0(\jdts/c_state[0] ), .A0(\jdts/eoi_reg_7_sn_N_6_mux ), 
    .F0(\jdts/col_x_0_sqmuxa ), .F1(\jdts/c_state_RNIVFPIF[3] ));
  SLICE_3291 SLICE_3291( .D1(\jdts/col_x[6] ), .C1(\jdts/col_idx16 ), 
    .B1(\jdts/un1_chg_row_2 ), .A1(\jdts/un7_col_idx_cry_2_0_S1 ), 
    .D0(\jdts/col_x[8] ), .C0(\jdts/un7_col_idx_cry_4_0_S1 ), 
    .B0(\jdts/col_idx16 ), .A0(\jdts/un1_chg_row_2 ), 
    .F0(\jdts/col_idx_6_0[8] ), .F1(\jdts/col_idx_6_0[6] ));
  SLICE_3294 SLICE_3294( .D1(\jdts/un6_row_idx_cry_1_0_S1_0 ), 
    .C1(\jdts/col_idx16 ), .B1(\jdts/row_y[4] ), .A1(\jdts/col_idx17 ), 
    .D0(\jdts/row_max ), .C0(\jdts/chg_row ), .B0(\jdts/col_max ), 
    .A0(\jdts/N_456_1 ), .F0(\jdts/col_idx17 ), .F1(\jdts/row_idx_6_0[4] ));
  SLICE_3295 SLICE_3295( .D1(\jdts/c_state[0] ), .C1(\jdts/row_max ), 
    .B1(\jdts/un1_c_state_7_0 ), .A1(\jdts/eoi_reg_7_sn_N_6_mux ), 
    .D0(\jdts/N_456_1 ), .C0(\jdts/chg_row ), .B0(\jdts/col_max ), 
    .A0(\jdts/c_state_20_d ), .F0(\jdts/un1_c_state_7_0 ), 
    .F1(\jdts/c_state_RNI4EJI8[0] ));
  SLICE_3296 SLICE_3296( .D1(\jdts/c_state[0] ), .C1(\jdts/c_state[3] ), 
    .B1(\jdts/c_state[2] ), .A1(\jdts/c_state[1] ), .D0(\jdts/c_state[1] ), 
    .C0(\jdts/c_state[2] ), .B0(\jdts/c_state[3] ), .A0(\jdts/c_state[0] ), 
    .F0(\jdts/c_state_20_d ), .F1(\jdts/m44_ns_1 ));
  SLICE_3297 SLICE_3297( .D1(\jdts/col_idx[0] ), .C1(\jdts/col_max_4 ), 
    .B1(\jdts/col_idx[6] ), .A1(\jdts/col_max_5 ), .D0(\jdts/col_idx[2] ), 
    .C0(\jdts/col_idx[1] ), .B0(\jdts/col_idx[3] ), .F0(\jdts/col_max_4 ), 
    .F1(\jdts/col_max ));
  SLICE_3298 SLICE_3298( .DI1(\jdts/col_idx_lm[8] ), .D1(\jdts/col_idx14 ), 
    .B1(\jdts/col_idx_s[8] ), .A1(\jdts/col_idx_6_0[8] ), 
    .D0(\jdts/col_idx[4] ), .C0(\jdts/col_idx[8] ), .B0(\jdts/col_idx[7] ), 
    .A0(\jdts/col_idx[5] ), .CE(\jdts/col_idxe_0_i ), .CLK(pclk_c), 
    .Q1(\jdts/col_idx[8] ), .F0(\jdts/col_max_5 ), .F1(\jdts/col_idx_lm[8] ));
  SLICE_3299 SLICE_3299( .D1(\jdts/m35_e_8 ), .C1(\jdts/m35_e_11 ), 
    .B1(\jdts/m35_e_9 ), .A1(\jdts/m35_e_10 ), .D0(\esp32_spi_data[1] ), 
    .C0(\esp32_spi_data[3] ), .B0(\esp32_spi_data[0] ), 
    .A0(\esp32_spi_data[2] ), .F0(\jdts/m35_e_11 ), .F1(\jdts/N_76 ));
  SLICE_3301 SLICE_3301( .D1(\jdts/row_max_4 ), .C1(\jdts/row_max_5 ), 
    .D0(\jdts/row_idx[3] ), .C0(\jdts/row_idx[4] ), .B0(\jdts/row_idx[7] ), 
    .A0(\jdts/row_idx[5] ), .F0(\jdts/row_max_5 ), .F1(\jdts/row_max ));
  SLICE_3303 SLICE_3303( .D1(\jdts/chg_col ), .C1(\jdts/row_max_4 ), 
    .B1(\jdts/un1_col_max_1_0 ), .A1(\jdts/row_max_5 ), .D0(\jdts/row_idx[0] ), 
    .C0(\jdts/row_idx[6] ), .B0(\jdts/row_idx[2] ), .A0(\jdts/row_idx[1] ), 
    .F0(\jdts/row_max_4 ), .F1(\jdts/col_idx14 ));
  SLICE_3305 SLICE_3305( .D1(esp32_spi_rd), .C1(\jdts/m5_0 ), .B1(je_done), 
    .A1(\jdts/c_state[1] ), .C0(\jdts/c_state[2] ), .A0(\jdts/c_state[0] ), 
    .F0(\jdts/m5_0 ), .F1(\jdts/m7_ns_1 ));
  SLICE_3307 SLICE_3307( .D1(\u_OV7670_Controller/LUT/address_ret ), 
    .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/m23 ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address_ret ), 
    .B0(\u_OV7670_Controller/LUT/m5 ), 
    .A0(\u_OV7670_Controller/LUT/address[2] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_10_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_4_RNO_1 ));
  SLICE_3309 SLICE_3309( .D1(\u_OV7670_Controller/LUT/address_ret ), 
    .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/address[2] ), 
    .A1(\u_OV7670_Controller/LUT/m23 ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/m23 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_11_RNO_0 ));
  SLICE_3311 SLICE_3311( .C1(\u_OV7670_Controller/LUT/sreg_ret_7_RNO_2 ), 
    .B1(\u_OV7670_Controller/LUT/address[4] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_7_RNO_1 ), 
    .C0(\u_OV7670_Controller/LUT/address[1] ), 
    .B0(\u_OV7670_Controller/LUT/address[0] ), 
    .A0(\u_OV7670_Controller/LUT/address[3] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_7_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/m42_ns_1 ));
  SLICE_3314 SLICE_3314( .D1(\u_OV7670_Controller/LUT/address[2] ), 
    .C1(\u_OV7670_Controller/LUT/m10 ), 
    .B1(\u_OV7670_Controller/LUT/address[1] ), 
    .A1(\u_OV7670_Controller/LUT/address[4] ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/m5 ), .B0(\u_OV7670_Controller/LUT/m10 ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/m119_ns_1 ), 
    .F1(\u_OV7670_Controller/LUT/m96_ns_1 ));
  SLICE_3315 SLICE_3315( .D1(\u_OV7670_Controller/LUT/m15_0 ), 
    .C1(\u_OV7670_Controller/LUT/m16_ns_1 ), 
    .B1(\u_OV7670_Controller/LUT/address[3] ), 
    .A1(\u_OV7670_Controller/LUT/address[4] ), 
    .B0(\u_OV7670_Controller/LUT/address[2] ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/m15_0 ), 
    .F1(\u_OV7670_Controller/LUT/m16_ns ));
  SLICE_3317 SLICE_3317( .DI1(\u_OV7670_Controller/I2C/busy_sr_en[0] ), 
    .C1(\u_OV7670_Controller/I2C/un1_N_8 ), 
    .A1(\u_OV7670_Controller/I2C/busy_sr[0] ), 
    .D0(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), 
    .C0(\u_OV7670_Controller/I2C/un1_N_8 ), 
    .LSR(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/I2C/busy_sr[0] ), 
    .F0(\u_OV7670_Controller/I2C/un1_N_8_0 ), 
    .F1(\u_OV7670_Controller/I2C/busy_sr_en[0] ));
  SLICE_3318 SLICE_3318( 
    .D1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3 ), 
    .C1(\u_OV7670_Controller/I2C/divider_RNIPTF01[1] ), 
    .B1(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .A1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6 ), 
    .D0(\u_OV7670_Controller/command[15] ), 
    .C0(\u_OV7670_Controller/command[14] ), 
    .A0(\u_OV7670_Controller/I2C/divider[1] ), 
    .F0(\u_OV7670_Controller/I2C/divider_RNIPTF01[1] ), 
    .F1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1 ));
  SLICE_3319 SLICE_3319( .C1(\u_OV7670_Controller/I2C/siod_temp4_0 ), 
    .B1(\u_OV7670_Controller/I2C/busy_sr[29] ), 
    .A1(\u_OV7670_Controller/I2C/busy_sr[28] ), 
    .D0(\u_OV7670_Controller/I2C/busy_sr[19] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[11] ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[20] ), 
    .A0(\u_OV7670_Controller/I2C/busy_sr[10] ), 
    .F0(\u_OV7670_Controller/I2C/siod_temp4_0 ), .F1(siod_temp5_i));
  SLICE_3321 SLICE_3321( .D1(\u_OV7670_Controller/I2C/busy_sr[1] ), 
    .C1(\u_OV7670_Controller/I2C/N_34_0 ), 
    .B1(\u_OV7670_Controller/I2C/divider[6] ), 
    .A1(\u_OV7670_Controller/I2C/divider[7] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[29] ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[30] ), 
    .A0(\u_OV7670_Controller/I2C/busy_sr[2] ), 
    .F0(\u_OV7670_Controller/I2C/N_34_0 ), .F1(\u_OV7670_Controller/I2C/N_35 ));
  SLICE_3323 SLICE_3323( .D1(\u_OV7670_Controller/I2C/busy_sr[29] ), 
    .C1(\u_OV7670_Controller/I2C/sioc_temp_9_0_a4_2 ), 
    .B1(\u_OV7670_Controller/I2C/busy_sr[1] ), 
    .D0(\u_OV7670_Controller/I2C/divider[7] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[30] ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[0] ), 
    .A0(\u_OV7670_Controller/I2C/busy_sr[2] ), 
    .F0(\u_OV7670_Controller/I2C/sioc_temp_9_0_a4_2 ), 
    .F1(\u_OV7670_Controller/I2C/N_36 ));
  SLICE_3325 SLICE_3325( .C1(\u_OV7670_Controller/I2C/divider[1] ), 
    .B1(\u_OV7670_Controller/I2C/divider[5] ), 
    .A1(\u_OV7670_Controller/I2C/un1_divider_2_ac0_7_out_0 ), 
    .D0(\u_OV7670_Controller/I2C/divider[2] ), 
    .C0(\u_OV7670_Controller/I2C/divider[3] ), 
    .A0(\u_OV7670_Controller/I2C/divider[4] ), 
    .F0(\u_OV7670_Controller/I2C/un1_divider_2_ac0_7_out_0 ), 
    .F1(\u_OV7670_Controller/I2C/un1_divider_2_ac0_9_1 ));
  SLICE_3327 SLICE_3327( .DI1(\u_OV7670_Controller/I2C/data_sr_8_0_i[31] ), 
    .C1(\u_OV7670_Controller/I2C/data_sr[30] ), 
    .B1(\u_OV7670_Controller/I2C/divider[0] ), 
    .C0(\u_OV7670_Controller/I2C/divider[0] ), 
    .B0(\u_OV7670_Controller/I2C/divider[5] ), 
    .A0(\u_OV7670_Controller/I2C/divider[6] ), 
    .CE(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), .Q1(\data_sr[31] ), 
    .F0(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6 ), 
    .F1(\u_OV7670_Controller/I2C/data_sr_8_0_i[31] ));
  SLICE_3328 SLICE_3328( 
    .D1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3 ), 
    .C1(\u_OV7670_Controller/I2C/un1_N_8 ), 
    .B1(\u_OV7670_Controller/I2C/busy_sr_ess_RNIGBR91[31] ), 
    .A1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6 ), 
    .D0(\u_OV7670_Controller/command[15] ), 
    .C0(\u_OV7670_Controller/command[14] ), 
    .B0(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .A0(\u_OV7670_Controller/I2C/divider[1] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr_ess_RNIGBR91[31] ), 
    .F1(\u_OV7670_Controller/I2C/un1_N_4 ));
  SLICE_3329 SLICE_3329( .D1(\u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_4 ), 
    .C1(\u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3 ), 
    .B1(\u_OV7670_Controller/I2C/divider[0] ), 
    .A1(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .D0(\u_OV7670_Controller/I2C/divider[4] ), 
    .C0(\u_OV7670_Controller/I2C/divider[7] ), 
    .A0(\u_OV7670_Controller/I2C/divider[5] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_3 ), 
    .F1(\u_OV7670_Controller/I2C/un1_N_8 ));
  SLICE_3332 SLICE_3332( .DI1(\je/col_cnt_3[2] ), .D1(\je/col_cnt[2] ), 
    .C1(\je/col_cnt[1] ), .B1(\je/img_col_p[1] ), .A1(\je/col_cnt[0] ), 
    .D0(\je/col_cnt[0] ), .C0(\je/img_col_p[1] ), .B0(\je/col_cnt[1] ), 
    .A0(\je/col_cnt[2] ), .CLK(pclk_c), .Q1(\je/col_cnt[2] ), .F0(\je/N_37 ), 
    .F1(\je/col_cnt_3[2] ));
  SLICE_3334 SLICE_3334( .D1(\yty/c_state[2] ), .C1(\yty/c_state[3] ), 
    .B1(\yty/c_state[1] ), .A1(\yty/c_state[0] ), .D0(\yty/c_state[0] ), 
    .C0(\yty/c_state[1] ), .B0(\yty/c_state[3] ), .A0(\yty/c_state[2] ), 
    .F0(\yty/c_state_RNI35SQ1[2] ), .F1(\yty/N_72_0 ));
  SLICE_3336 SLICE_3336( .D1(\yty/c_state[0] ), .C1(\yty/c_state[3] ), 
    .B1(\yty/c_state[2] ), .A1(\yty/c_state[1] ), .D0(\yty/c_state[1] ), 
    .C0(\yty/c_state[2] ), .B0(\yty/c_state[3] ), .A0(\yty/c_state[0] ), 
    .F0(\yty/N_72_0_0 ), .F1(\yty/c_state_18_d ));
  SLICE_3338 SLICE_3338( .DI1(\yty/eof_0 ), .D1(\yty/c_state[2] ), 
    .C1(\yty/last_blk ), .B1(\yty/N_67_0 ), .A1(\yty/eof ), 
    .D0(\yty/c_state[3] ), .C0(\yty/c_state[1] ), .B0(\yty/c_state[0] ), 
    .A0(\yty/c_state[2] ), .CLK(pclk_c), .Q1(\yty/eof ), .F0(\yty/N_67_0 ), 
    .F1(\yty/eof_0 ));
  SLICE_3339 SLICE_3339( .D1(\je/c_state[1] ), .C1(\je/c_state[2] ), 
    .B1(\je/N_242_mux ), .A1(\je/c_state[0] ), .D0(\je/c_state[0] ), 
    .C0(\je/b_state[1] ), .B0(\je/c_state[2] ), .A0(\je/c_state[1] ), 
    .F0(\je/m108_bm ), .F1(\je/N_190 ));
  SLICE_3340 SLICE_3340( .DI1(\je/N_281 ), .C1(\je/c_state[0] ), 
    .B1(\je/c_state[1] ), .A1(\je/c_state[3] ), .D0(\je/c_state[0] ), 
    .C0(\je/c_state[1] ), .B0(\je/c_state[2] ), .A0(\je/b_state[1] ), 
    .CE(\je/un1_c_state_31_0_0 ), .CLK(pclk_c), .Q1(\je/b_state[1] ), 
    .F0(\je/m101_bm ), .F1(\je/N_281 ));
  SLICE_3342 SLICE_3342( .DI1(\je/b_state_3 ), .D1(\je/b_state[4] ), 
    .C1(\je/c_state[5] ), .A1(\je/un1_c_state_31_0 ), .D0(\je/c_state[0] ), 
    .C0(\je/b_state[4] ), .B0(\je/c_state[2] ), .A0(\je/c_state[1] ), 
    .CLK(pclk_c), .Q1(\je/b_state[4] ), .F0(\je/m203_bm ), .F1(\je/b_state_3 ));
  SLICE_3346 SLICE_3346( .DI1(\je/b_state_scalar ), .D1(\je/c_state[0] ), 
    .C1(\je/c_state[2] ), .B1(\je/b_state[0] ), .A1(\je/un1_c_state_31_0 ), 
    .D0(\je/c_state[2] ), .C0(\je/c_state[1] ), .B0(\je/b_state[0] ), 
    .A0(\je/c_state[0] ), .CLK(pclk_c), .Q1(\je/b_state[0] ), .F0(\je/m18_bm ), 
    .F1(\je/b_state_scalar ));
  SLICE_3350 SLICE_3350( .D1(\je/c_state[4] ), .C1(\je/c_state[0] ), 
    .B1(\je/c_state[5] ), .A1(\je/N_4248_0 ), .D0(\je/N_97_0 ), 
    .C0(\je/c_state[4] ), .B0(\je/c_state[0] ), .A0(\je/c_state[5] ), 
    .F0(\je/N_1631 ), .F1(\je/N_207 ));
  SLICE_3351 SLICE_3351( .DI1(\je/mult1_un59_sum[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .A1(\je/mult1_un59_sum1[8] ), .D0(\je/mult1_un45_sum[8] ), 
    .C0(\je/mult1_un52_sum0[8] ), .B0(\je/mult1_un52_sum1[8] ), 
    .A0(\je/mult1_un59_sum0[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un59_sum_reto_5[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .F1(\je/mult1_un59_sum[8] ));
  SLICE_3352 SLICE_3352( .DI1(\je/mult1_un59_sum[8]$n19 ), 
    .D1(\je/mult1_un59_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .D0(\je/mult1_un45_sum[8] ), .C0(\je/mult1_un59_sum0[8] ), 
    .B0(\je/mult1_un52_sum1[8] ), .A0(\je/mult1_un52_sum0[8] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q1(\je/mult1_un59_sum_reto_0[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .F1(\je/mult1_un59_sum[8]$n19 ));
  SLICE_3354 SLICE_3354( .DI1(\je/mult1_un45_sum[8]$n29 ), 
    .D1(\je/mult1_un45_sum1[8] ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0 ), 
    .D0(\je/mult1_un45_sum0[8] ), .C0(\je/mult1_un31_sum[8] ), 
    .B0(\je/mult1_un38_sum0[8] ), .A0(\je/mult1_un38_sum1[8] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q1(\je/mult1_un45_sum_o[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401 ), 
    .F1(\je/mult1_un45_sum[8]$n29 ));
  SLICE_3355 SLICE_3355( .D1(\je/mult1_inf_abs0[7] ), 
    .C1(\je/mult1_un45_sum[6] ), .B1(\je/mult1_un45_sum[8] ), 
    .A1(\je/mult1_un2_temp_b[7] ), .D0(\je/mult1_un2_temp_b[7] ), 
    .C0(\je/mult1_un45_sum[8] ), .B0(\je/mult1_un45_sum[6] ), 
    .A0(\je/mult1_inf_abs0[7] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0 ));
  SLICE_3357 SLICE_3357( .D1(\je/mult1_un2_temp_b[7] ), 
    .C1(\je/mult1_un31_sum[6] ), .B1(\je/mult1_inf_abs0[7] ), 
    .A1(\je/mult1_un31_sum[8] ), .D0(\je/mult1_un31_sum[8] ), 
    .C0(\je/mult1_un31_sum[6] ), .B0(\je/mult1_un2_temp_b[7] ), 
    .A0(\je/mult1_inf_abs0[7] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2_0 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2 ));
  SLICE_3360 SLICE_3360( .D1(\je/mult1_un17_sum[8] ), 
    .C1(\je/mult1_un24_sum1[6] ), .B1(\je/mult1_un2_temp_b[7] ), 
    .A1(\je/mult1_un24_sum0[6] ), .D0(\je/mult1_un2_temp_b[7] ), 
    .C0(\je/mult1_un17_sum[8] ), .B0(\je/mult1_inf_abs0[7] ), 
    .A0(\je/mult1_un17_sum[6] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIS0UEPM3 ));
  SLICE_3362 SLICE_3362( .D1(\je/qz_cnt[4] ), .C1(\je/qz_cnt[1] ), 
    .B1(\je/qz_cnt[3] ), .A1(\je/qz_cnt[0] ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[3] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[4] ), 
    .F0(\je/ram_rom/m49_bm ), .F1(\je/ram_rom/i2_mux_1 ));
  SLICE_3366 SLICE_3366( .D1(\je/qz_cnt[3] ), .C1(\je/qz_cnt[0] ), 
    .B1(\je/qz_cnt[1] ), .A1(\je/qz_cnt[4] ), .D0(\je/qz_cnt[4] ), 
    .C0(\je/qz_cnt[1] ), .B0(\je/qz_cnt[0] ), .A0(\je/qz_cnt[3] ), 
    .F0(\je/ram_rom/m28_am ), .F1(\je/ram_rom/m133_bm ));
  SLICE_3369 SLICE_3369( .D1(\je/qz_cnt[4] ), .C1(\je/qz_cnt[1] ), 
    .B1(\je/qz_cnt[3] ), .A1(\je/qz_cnt[0] ), .D0(\je/qz_cnt[0] ), 
    .C0(\je/qz_cnt[3] ), .B0(\je/qz_cnt[1] ), .A0(\je/qz_cnt[4] ), 
    .F0(\je/ram_rom/m81_am ), .F1(\je/ram_rom/m20_am ));
  SLICE_3375 SLICE_3375( .D1(\je/dcht_bb_rom_a[1] ), 
    .C1(\je/dcht_bb_rom_a[4] ), .D0(\je/dcht_bb_rom_a[3] ), 
    .C0(\je/dcht_bb_rom_a[2] ), .B0(\je/dcht_bb_rom_a[4] ), 
    .A0(\je/dcht_bb_rom_a[1] ), .F0(\je/ram_rom/N_44_0 ), 
    .F1(\je/ram_rom/m11 ));
  SLICE_3376 SLICE_3376( .D1(\je/dcht_bb_rom_a[3] ), 
    .C1(\je/dcht_bb_rom_a[4] ), .B1(\je/dcht_bb_rom_a[1] ), 
    .A1(\je/dcht_bb_rom_a[2] ), .D0(\je/dcht_bb_rom_a[4] ), 
    .C0(\je/dcht_bb_rom_a[1] ), .B0(\je/dcht_bb_rom_a[2] ), 
    .A0(\je/dcht_bb_rom_a[3] ), .F0(\je/ram_rom/dcht_bb_rom_data_2[8] ), 
    .F1(\je/ram_rom/dcht_bb_rom_data_2[10] ));
  SLICE_3377 SLICE_3377( .DI1(\je/ram_rom/dcht_bb_rom_data_2[15] ), 
    .D1(\je/dcht_bb_rom_a[0] ), .C1(\je/ram_rom/N_68 ), 
    .D0(\je/dcht_bb_rom_a[4] ), .C0(\je/dcht_bb_rom_a[2] ), 
    .B0(\je/dcht_bb_rom_a[3] ), .A0(\je/dcht_bb_rom_a[1] ), .CLK(pclk_c), 
    .Q1(\je/dcht_bb_rom_d[10] ), .F0(\je/ram_rom/N_68 ), 
    .F1(\je/ram_rom/dcht_bb_rom_data_2[15] ));
  SLICE_3379 SLICE_3379( .D1(\je/dcht_bb_rom_a[2] ), 
    .C1(\je/dcht_bb_rom_a[4] ), .B1(\je/dcht_bb_rom_a[0] ), 
    .A1(\je/dcht_bb_rom_a[1] ), .D0(\je/dcht_bb_rom_a[4] ), 
    .C0(\je/dcht_bb_rom_a[0] ), .B0(\je/dcht_bb_rom_a[1] ), 
    .A0(\je/dcht_bb_rom_a[2] ), .F0(\je/ram_rom/m12_ns_1_0 ), 
    .F1(\je/ram_rom/m26_ns_1 ));
  SLICE_3383 SLICE_3383( .D1(\je/dct/N_73 ), .C1(\je/dct/tmp_du_w_idx[2] ), 
    .B1(\je/dct/tmp_du_w_idx[1] ), .A1(\je/dct/N_91 ), .D0(\je/dct/N_91 ), 
    .C0(\je/dct/tmp_du_w_idx[1] ), .B0(\je/dct/tmp_du_w_idx[2] ), 
    .A0(\je/dct/N_73 ), .F0(\je/dct/un1_tmp_du[7]11_9_0 ), 
    .F1(\je/dct/un1_tmp_du[7]11_12_0 ));
  SLICE_3385 SLICE_3385( .D1(\je/dct/c_state[0] ), .C1(\je/dct/c_state[1] ), 
    .B1(\je/dct/c_state[3] ), .A1(\je/dct/c_state[2] ), 
    .D0(\je/dct/c_state[2] ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/c_state[1] ), .A0(\je/dct/c_state[0] ), 
    .F0(\je/dct/dctdu_w_idx5_0_i ), .F1(\je/dct/N_23 ));
  SLICE_3387 SLICE_3387( .DI1(\je/dct/dctdu_w_idx5_0_i$n59 ), 
    .D1(\je/dct/c_state[3] ), .C1(\je/dct/c_state[1] ), 
    .B1(\je/dct/c_state[2] ), .A1(\je/dct/c_state[0] ), 
    .D0(\je/dct/c_state[1] ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/c_state[0] ), .A0(\je/dct/c_state[2] ), .CLK(pclk_c), 
    .Q1(\je/dctdu_ram_we ), .F0(\je/dct/N_126_0 ), 
    .F1(\je/dct/dctdu_w_idx5_0_i$n59 ));
  SLICE_3388 SLICE_3388( .D1(\je/dct/c_state[3] ), .C1(\je/dct/c_state[2] ), 
    .B1(\je/dct/c_state[0] ), .A1(\je/dct/c_state[1] ), 
    .D0(\je/dct/c_state[1] ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/c_state[2] ), .A0(\je/dct/c_state[0] ), .F0(\je/dct/N_101_0 ), 
    .F1(\je/dct/c_state_RNIAGJF1_7[0] ));
  SLICE_3391 SLICE_3391( .D1(\jdts/c_state[2] ), .C1(\jdts/c_state[3] ), 
    .D0(\jdts/c_state[3] ), .C0(\jdts/c_state[2] ), .B0(\jdts/c_state[1] ), 
    .A0(\jdts/c_state[0] ), .F0(\jdts/un1_col_idx22_1_0_i ), .F1(\jdts/N_74 ));
  SLICE_3394 SLICE_3394( .D1(\u_OV7670_Controller/LUT/address[1] ), 
    .C1(\u_OV7670_Controller/LUT/address[3] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address[3] ), 
    .C0(\u_OV7670_Controller/LUT/address[1] ), 
    .B0(\u_OV7670_Controller/LUT/address[2] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_14_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_8_RNO_1 ));
  SLICE_3396 SLICE_3396( .D1(\u_OV7670_Controller/LUT/address[0] ), 
    .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/address[3] ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[2] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_13_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_9_RNO_1 ));
  SLICE_3399 SLICE_3399( .D1(\u_OV7670_Controller/LUT/address[3] ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[2] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_2_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_12_RNO_1 ));
  SLICE_3401 SLICE_3401( .D1(\u_OV7670_Controller/LUT/address[2] ), 
    .C1(\u_OV7670_Controller/LUT/address[3] ), 
    .B1(\u_OV7670_Controller/LUT/address[1] ), 
    .A1(\u_OV7670_Controller/LUT/address[0] ), 
    .D0(\u_OV7670_Controller/LUT/address[0] ), 
    .C0(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_3_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_21_RNO_1 ));
  SLICE_3403 SLICE_3403( .D1(\u_OV7670_Controller/LUT/address[3] ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .D0(\u_OV7670_Controller/LUT/address[2] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_12_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_9_RNO_0 ));
  SLICE_3405 SLICE_3405( .D1(\u_OV7670_Controller/LUT/address[3] ), 
    .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address[2] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_13_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_6_RNO_1 ));
  SLICE_3407 SLICE_3407( .D1(\u_OV7670_Controller/LUT/address[1] ), 
    .C1(\u_OV7670_Controller/LUT/address[3] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address[2] ), 
    .C0(\u_OV7670_Controller/LUT/address[1] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_14_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_8_RNO_0 ));
  SLICE_3409 SLICE_3409( .D1(\u_OV7670_Controller/LUT/address[2] ), 
    .C1(\u_OV7670_Controller/LUT/address[3] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_11_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/m92_ns_1 ));
  SLICE_3411 SLICE_3411( .D1(\u_OV7670_Controller/LUT/address[1] ), 
    .C1(\u_OV7670_Controller/LUT/address[3] ), 
    .B1(\u_OV7670_Controller/LUT/address[2] ), 
    .A1(\u_OV7670_Controller/LUT/address[0] ), 
    .D0(\u_OV7670_Controller/LUT/address[0] ), 
    .C0(\u_OV7670_Controller/LUT/address[1] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[2] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_21_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/m144_ns_1 ));
  SLICE_3413 SLICE_3413( .D1(\u_OV7670_Controller/LUT/address[2] ), 
    .C1(\u_OV7670_Controller/LUT/address[0] ), 
    .B1(\u_OV7670_Controller/LUT/address[1] ), 
    .A1(\u_OV7670_Controller/LUT/address[3] ), 
    .D0(\u_OV7670_Controller/LUT/address[0] ), 
    .C0(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_23_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/m112_ns_1 ));
  SLICE_3415 SLICE_3415( .D1(\u_OV7670_Controller/LUT/address[0] ), 
    .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/address_ret ), 
    .A1(\u_OV7670_Controller/LUT/address[3] ), 
    .D0(\u_OV7670_Controller/LUT/address[3] ), 
    .C0(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address_ret ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_23_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_20_RNO_1 ));
  SLICE_3416 SLICE_3416( .D1(\u_OV7670_Controller/LUT/address[3] ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/address_ret ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .D0(\u_OV7670_Controller/LUT/address[2] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address_ret ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_5_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_1_RNO_1 ));
  SLICE_3417 SLICE_3417( .D1(\u_OV7670_Controller/LUT/address[3] ), 
    .C1(\u_OV7670_Controller/LUT/address[0] ), 
    .B1(\u_OV7670_Controller/LUT/address[2] ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .D0(\u_OV7670_Controller/LUT/address[0] ), 
    .C0(\u_OV7670_Controller/LUT/address[2] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[3] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_1_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_5_RNO_0 ));
  SLICE_3419 SLICE_3419( .D1(\u_OV7670_Controller/LUT/address[0] ), 
    .C1(\u_OV7670_Controller/LUT/address[3] ), 
    .B1(\u_OV7670_Controller/LUT/address[1] ), 
    .A1(\u_OV7670_Controller/LUT/address[4] ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/address[0] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[1] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_15_RNO_1 ), 
    .F1(\u_OV7670_Controller/LUT/m105_ns_1 ));
  SLICE_3421 SLICE_3421( .DI1(\u_OV7670_Controller/LUT/N_154 ), 
    .D1(\u_OV7670_Controller/LUT/m19 ), 
    .C1(\u_OV7670_Controller/LUT/address[4] ), 
    .B1(\u_OV7670_Controller/LUT/m153_ns_1 ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[0] ), 
    .B0(\u_OV7670_Controller/LUT/address[4] ), 
    .A0(\u_OV7670_Controller/LUT/address[3] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/LUT/sreg_ret ), 
    .F0(\u_OV7670_Controller/LUT/m153_ns_1 ), 
    .F1(\u_OV7670_Controller/LUT/N_154 ));
  SLICE_3422 SLICE_3422( .D1(\u_OV7670_Controller/LUT/address[0] ), 
    .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/address[3] ), 
    .A1(\u_OV7670_Controller/LUT/address[4] ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_15_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/m121_ns_1 ));
  SLICE_3425 SLICE_3425( .DI1(\yty/addr_lsb_0 ), .D1(\yty/addr_lsb ), 
    .C1(\yty/c_state[2] ), .B1(\yty/c_state[1] ), .A1(\yty/N_74_0 ), 
    .D0(\yty/c_state[2] ), .C0(\yty/c_state[1] ), .B0(\yty/c_state[0] ), 
    .A0(\yty/c_state[3] ), .CLK(pclk_c), .Q1(\yty/addr_lsb ), 
    .F0(\yty/N_74_0 ), .F1(\yty/addr_lsb_0 ));
  SLICE_3426 SLICE_3426( .D1(\yty/c_state[1] ), .B1(\yty/yuyv[23] ), 
    .A1(\yty/yuyv[7] ), .C0(\yty/c_state[1] ), .B0(\yty/c_state[3] ), 
    .A0(\yty/c_state[2] ), .F0(\yty/N_189_1 ), .F1(\yty/ff_din_esr_RNO_0[7] ));
  SLICE_3427 SLICE_3427( .D1(je_valid), .C1(\c_state[2] ), .B1(\c_state[1] ), 
    .A1(\c_state[0] ), .D0(\c_state[0] ), .C0(\c_state[1] ), .B0(\c_state[2] ), 
    .F0(je_en), .F1(jpeg_size_0_sqmuxa));
  SLICE_3429 SLICE_3429( .D1(\je/mult1_un52_sum0[5] ), 
    .C1(\je/mult1_un52_sum1[5] ), .B1(\je/mult1_un2_temp_b[6] ), 
    .A1(\je/mult1_un45_sum[8] ), .D0(\je/mult1_un52_sum1[5] ), 
    .C0(\je/mult1_un52_sum0[5] ), .B0(\je/mult1_un45_sum[8] ), 
    .F0(\je/mult1_un52_sum[5] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNI6NNTND ));
  SLICE_3431 SLICE_3431( .D1(\je/c_state[2] ), .C1(\je/c_state[1] ), 
    .B1(\je/c_state[0] ), .A1(\je/N_34 ), .D0(\je/c_state[1] ), 
    .C0(\je/c_state[0] ), .B0(\je/b_state[5] ), .A0(\je/c_state[2] ), 
    .F0(\je/m220_bm ), .F1(\je/m101_am ));
  SLICE_3432 SLICE_3432( .DI1(\je/dct/e_conv_reg ), .D1(\je/dct/c_state[1] ), 
    .C1(\je/dct/c_state[0] ), .B1(\je/dct/c_state[3] ), 
    .A1(\je/dct/c_state[2] ), .D0(\je/c_state[0] ), .C0(\je/c_state[1] ), 
    .B0(\je/dct_done ), .A0(\je/c_state[2] ), .CLK(pclk_c), .Q1(\je/dct_done ), 
    .F0(\je/m26_am ), .F1(\je/dct/e_conv_reg ));
  SLICE_3437 SLICE_3437( .D1(\je/du_ac0[3] ), .C1(\je/N_98_1 ), 
    .B1(\je/diff_DC[3] ), .A1(\je/du_ac0[14] ), .C0(\je/du_ac0[3] ), 
    .B0(\je/N_98_1 ), .A0(\je/diff_DC[3] ), .F0(\je/N_114 ), 
    .F1(\je/un1_du_ac0_2_cry_3_0_RNO ));
  SLICE_3439 SLICE_3439( .D1(\je/du_ac0[14] ), .C1(\je/N_98_1 ), 
    .B1(\je/diff_DC[2] ), .A1(\je/du_ac0[2] ), .D0(\je/N_98_1 ), 
    .B0(\je/du_ac0[2] ), .A0(\je/diff_DC[2] ), 
    .F0(\je/un1_du_ac0_2_cry_1_0_RNO_2 ), .F1(\je/un1_du_ac0_2_cry_1_0_RNO_0 ));
  SLICE_3441 SLICE_3441( .D1(\je/du_ac0[14] ), .C1(\je/diff_DC[1] ), 
    .B1(\je/du_ac0[1] ), .A1(\je/N_98_1 ), .D0(\je/N_98_1 ), 
    .B0(\je/diff_DC[1] ), .A0(\je/du_ac0[1] ), 
    .F0(\je/un1_du_ac0_2_cry_1_0_RNO_1 ), .F1(\je/un1_du_ac0_2_cry_1_0_RNO ));
  SLICE_3446 SLICE_3446( .D1(\je/wb_bc_tmp[3] ), .C1(\je/wb_bc_tmp[2] ), 
    .A1(\je/N_42_0 ), .D0(\je/wb_bc_tmp[2] ), .C0(\je/wb_bc_tmp[3] ), 
    .B0(\je/N_4413 ), .A0(\je/N_42_0 ), .F0(\je/wb_bb_tmp_9_11_647_i_1_0 ), 
    .F1(\je/N_4463 ));
  SLICE_3447 SLICE_3447( .D1(\je/cb_bb_tmp[1] ), .B1(\je/cb_bb_tmp[3] ), 
    .A1(\je/cb_bb_tmp[2] ), .D0(\je/cb_bb_tmp[2] ), .C0(\je/cb_bb_tmp[3] ), 
    .A0(\je/cb_bb_tmp[1] ), .F0(\je/cb_bit_cnt_RNO_3[0] ), 
    .F1(\je/cb_bit_cnt_RNO_2[1] ));
  SLICE_3450 SLICE_3450( .D1(\je/c_state[3] ), .C1(\je/c_state[1] ), 
    .B1(\je/c_state[2] ), .D0(\je/N_4262_i ), .C0(\je/c_state[3] ), 
    .B0(\je/c_state[1] ), .A0(\je/c_state[2] ), .F0(\je/N_1630 ), 
    .F1(\je/N_117 ));
  SLICE_3452 SLICE_3452( .D1(\je.dctdu_ram_do[17] ), .C1(\je.fdtbl_rom_d[0] ), 
    .B1(\je/mult1_inf_abs0[1] ), .A1(\je/mult1_inf_abs0[2] ), 
    .D0(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17] ), 
    .C0(\je/mult1_inf_abs0[1] ), .B0(\je/mult1_un2_temp_b[1] ), 
    .A0(\je.dctdu_ram_do[17] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI8K2J8 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_2_RNI6QRO ));
  SLICE_3453 SLICE_3453( .D1(\je/c_state[0] ), .C1(\je/diff_DC[14] ), 
    .B1(\je/c_state[1] ), .A1(\je/un1_du_ac0_2_cry_7_0_S1 ), 
    .D0(\je/diff_DC[14] ), .C0(\je/c_state[1] ), 
    .B0(\je/un1_du_ac0_2_cry_1_0_S0 ), .A0(\je/c_state[0] ), .F0(\je/N_4286 ), 
    .F1(\je/N_145 ));
  SLICE_3456 SLICE_3456( .D1(\je/diff_DC[14] ), .C1(\je/c_state[1] ), 
    .B1(\je/un1_du_ac0_2_cry_7_0_S0 ), .A1(\je/c_state[0] ), 
    .D0(\je/c_state[1] ), .C0(\je/un1_du_ac0_2_cry_9_0_S1 ), 
    .B0(\je/c_state[0] ), .A0(\je/diff_DC[14] ), .F0(\je/N_139 ), 
    .F1(\je/N_142 ));
  SLICE_3457 SLICE_3457( .D1(\je/diff_DC[14] ), .C1(\je/c_state[0] ), 
    .B1(\je/un1_du_ac0_2_cry_3_0_S1 ), .A1(\je/c_state[1] ), 
    .D0(\je/c_state[1] ), .C0(\je/diff_DC[14] ), .B0(\je/c_state[0] ), 
    .A0(\je/un1_du_ac0_2_cry_11_0_S1 ), .F0(\je/N_154 ), .F1(\je/N_148 ));
  SLICE_3459 SLICE_3459( .D1(\je/c_state[0] ), .C1(\je/c_state[1] ), 
    .B1(\je/un1_du_ac0_2_cry_0_0_S1 ), .A1(\je/diff_DC[14] ), 
    .D0(\je/diff_DC[14] ), .C0(\je/un1_du_ac0_2_cry_3_0_S0 ), 
    .B0(\je/c_state[1] ), .A0(\je/c_state[0] ), .F0(\je/N_4281 ), 
    .F1(\je/N_151 ));
  SLICE_3461 SLICE_3461( .D1(\je/diff_DC[14] ), .C1(\je/c_state[0] ), 
    .B1(\je/un1_du_ac0_2_cry_1_0_S1 ), .A1(\je/c_state[1] ), 
    .D0(\je/c_state[1] ), .C0(\je/un1_du_ac0_2_cry_11_0_S0 ), 
    .B0(\je/c_state[0] ), .A0(\je/diff_DC[14] ), .F0(\je/N_4280 ), 
    .F1(\je/N_4289 ));
  SLICE_3464 SLICE_3464( .D1(\je/c_state[0] ), .C1(\je/diff_DC[14] ), 
    .B1(\je/c_state[1] ), .A1(\je/un1_du_ac0_2_cry_5_0_S0 ), 
    .D0(\je/un1_du_ac0_2_cry_9_0_S0 ), .C0(\je/c_state[0] ), 
    .B0(\je/diff_DC[14] ), .A0(\je/c_state[1] ), .F0(\je/N_4277 ), 
    .F1(\je/N_134 ));
  SLICE_3467 SLICE_3467( .C1(\je/mult1_un66_sum[8] ), 
    .B1(\je/mult1_un73_sum0[7] ), .A1(\je/mult1_un73_sum1[7] ), 
    .D0(\je/mult1_un73_sum1[7] ), .C0(\je/mult1_un2_temp_b_o[8] ), 
    .B0(\je/mult1_un66_sum[8] ), .A0(\je/mult1_un73_sum0[7] ), 
    .F0(\je/mult1_un80_sum_0_axb_8 ), .F1(\je/mult1_un80_sum_1_axb_8 ));
  SLICE_3469 SLICE_3469( .DI1(\je/du_ram_we5_0_i ), 
    .D1(\je/load_du_done_fl[0] ), .C1(\je/c_state[1] ), .B1(\je/N_1655 ), 
    .A1(\je/c_state[2] ), .D0(\je/c_state[2] ), .C0(\je/c_state[3] ), 
    .B0(\je/c_state[1] ), .CLK(pclk_c), .Q1(\je/du_ram_we ), .F0(\je/N_1653 ), 
    .F1(\je/du_ram_we5_0_i ));
  SLICE_3471 SLICE_3471( .D1(\je/c_state[4] ), .C1(\je/c_state[3] ), 
    .B1(\je/c_state[0] ), .D0(\je/c_state[2] ), .C0(\je/c_state[0] ), 
    .B0(\je/c_state[3] ), .A0(\je/c_state[4] ), .F0(\je/fb_rd_regc_3 ), 
    .F1(\je/un1_c_state_31_0_a2_1_0 ));
  SLICE_3475 SLICE_3475( .C0(\je/mult1_inf_abs0_a_1_c4_reti ), 
    .B0(\je/N_3906_reti ), .A0(\je/b4 ), .F0(\je/mult1_inf_abs0_reti_Z[4] ));
  SLICE_3476 SLICE_3476( .DI1(\je/mult1_un3_sum_ac0_13_2_0_reti ), 
    .D1(\je/mult1_inf_abs0_a_1_c4_reti ), .C1(\je/m119_ns ), 
    .B1(\je/N_3906_reti ), .A1(\je/b4 ), .D0(\je/b4 ), .C0(\je/N_3906_reti ), 
    .B0(\je/m119_ns ), .A0(\je/mult1_inf_abs0_a_1_c4_reti ), .CLK(pclk_c), 
    .Q1(\je/mult1_un3_sum_ac0_13_2_0 ), .F0(\je/mult1_inf_abs0_reti_Z[5] ), 
    .F1(\je/mult1_un3_sum_ac0_13_2_0_reti ));
  SLICE_3479 SLICE_3479( .C1(\je/mult1_un73_sum0[8] ), 
    .B1(\je/mult1_un66_sum[8] ), .A1(\je/mult1_un73_sum1[8] ), 
    .D0(\je/mult1_un73_sum1[8] ), .C0(\je/mult1_un73_sum0[8] ), 
    .B0(\je/mult1_un80_sum0[2] ), .A0(\je/mult1_un66_sum[8] ), 
    .F0(\je/QNT_DU_ret_9_RNIQ963E1 ), .F1(\je/QNT_DU_ret_3_RNIKF7N11_0 ));
  SLICE_3481 SLICE_3481( .D1(\je/mult1_un73_sum1[8] ), 
    .C1(\je/mult1_un66_sum[8] ), .B1(\je/mult1_un80_sum0[4] ), 
    .A1(\je/mult1_un73_sum0[8] ), .D0(\je/mult1_un73_sum0[8] ), 
    .C0(\je/mult1_un80_sum0[3] ), .B0(\je/mult1_un66_sum[8] ), 
    .A0(\je/mult1_un73_sum1[8] ), .F0(\je/QNT_DU_ret_3_RNIRQEJ32_0 ), 
    .F1(\je/QNT_DU_ret_3_RNIRQEJ32 ));
  SLICE_3482 SLICE_3482( .D1(\je/mult1_un73_sum0[8] ), 
    .C1(\je/mult1_un73_sum1[8] ), .B1(\je/mult1_un66_sum[8] ), 
    .A1(\je/mult1_un80_sum0[6] ), .D0(\je/mult1_un80_sum0[5] ), 
    .C0(\je/mult1_un73_sum0[8] ), .B0(\je/mult1_un73_sum1[8] ), 
    .A0(\je/mult1_un66_sum[8] ), .F0(\je/QNT_DU_ret_3_RNIA54O73_0 ), 
    .F1(\je/QNT_DU_ret_3_RNIA54O73 ));
  SLICE_3521 SLICE_3521( .C1(\je/qz_cnt[3] ), .B1(\je/qz_cnt[4] ), 
    .D0(\je/qz_cnt[3] ), .C0(\je/qz_cnt[4] ), .B0(\je/qz_cnt[0] ), 
    .F0(\je/ram_rom/m60 ), .F1(\je/ram_rom/m1 ));
  SLICE_3525 SLICE_3525( .D1(\je/dct/c_state[0] ), .C1(\je/dct/c_state[3] ), 
    .B1(\je/dct/c_state[2] ), .D0(\je/dct/N_97 ), .C0(\je/dct/c_state[2] ), 
    .B0(\je/dct/c_state[3] ), .A0(\je/dct/c_state[0] ), .F0(\je/dct/N_26_0 ), 
    .F1(\je/dct/N_96 ));
  SLICE_3526 SLICE_3526( .C1(\je/dct/c_state[0] ), .B1(\je/dct/c_state[3] ), 
    .A1(\je/dct/c_state[2] ), .C0(\je/dct/c_state[3] ), 
    .B0(\je/dct/c_state[2] ), .A0(\je/dct/c_state[0] ), .F0(\je/dct/N_173_i ), 
    .F1(\je/dct/N_29_0 ));
  SLICE_3529 SLICE_3529( .D1(\je/dct/c_state[3] ), .C1(\je/dct/c_state[2] ), 
    .B1(\je/dct/c_state[1] ), .D0(\je/dct/c_state[2] ), 
    .C0(\je/dct/c_state[1] ), .A0(\je/dct/c_state[3] ), .F0(\je/dct/N_138_0 ), 
    .F1(\je/dct/m13_i_a3_1_0 ));
  SLICE_3531 SLICE_3531( .D1(\je/dct/vertical_scan ), 
    .C1(\je/dct/dctdu_w_idx_fl[5] ), .B1(\je/dct/dctdu_w_idx_fl[2] ), 
    .C0(\je/dct/dctdu_w_idx_fl[2] ), .B0(\je/dct/dctdu_w_idx_fl[5] ), 
    .A0(\je/dct/vertical_scan ), .F0(\je/dctdu_ram_aw[5] ), 
    .F1(\je/dctdu_ram_aw[2] ));
  SLICE_3533 SLICE_3533( .D1(\je/dct/dctdu_w_idx_fl[4] ), 
    .C1(\je/dct/vertical_scan ), .A1(\je/dct/dctdu_w_idx_fl[1] ), 
    .D0(\je/dct/vertical_scan ), .C0(\je/dct/dctdu_w_idx_fl[4] ), 
    .B0(\je/dct/dctdu_w_idx_fl[1] ), .F0(\je/dctdu_ram_aw[4] ), 
    .F1(\je/dctdu_ram_aw[1] ));
  SLICE_3535 SLICE_3535( .C1(\je/dct/dctdu_w_idx_fl[0] ), 
    .B1(\je/dct/vertical_scan ), .A1(\je/dct/dctdu_w_idx_fl[3] ), 
    .D0(\je/dct/dctdu_w_idx_fl[3] ), .B0(\je/dct/dctdu_w_idx_fl[0] ), 
    .A0(\je/dct/vertical_scan ), .F0(\je/dctdu_ram_aw[3] ), 
    .F1(\je/dctdu_ram_aw[0] ));
  SLICE_3538 SLICE_3538( .DI1(\jedw/addr_lsb_0 ), .D1(je_done), 
    .C1(\jedw/addr_lsb ), .A1(je_valid), .D0(je_valid), .C0(je_done), 
    .B0(\jedw/addr_lsb ), .A0(\jedw/col_max ), .CLK(pclk_c), 
    .Q1(\jedw/addr_lsb ), .F0(\jedw/un1_col_cnt8_0_0 ), .F1(\jedw/addr_lsb_0 ));
  SLICE_3539 SLICE_3539( .D1(ssel_c), .B1(\esp32_spi/sclk_reg[1] ), 
    .A1(\esp32_spi/sclk_reg[0] ), .C0(\esp32_spi/sclk_reg[1] ), 
    .B0(\esp32_spi/sclk_reg[0] ), .A0(ssel_c), .F0(\esp32_spi/N_18_0 ), 
    .F1(\esp32_spi/sclk_reg_RNIDL56[1] ));
  SLICE_3542 SLICE_3542( .D1(\u_OV7670_Controller/LUT/address[2] ), 
    .C1(\u_OV7670_Controller/LUT/m5 ), .B1(\u_OV7670_Controller/LUT/m23 ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[2] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_2_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_4_RNO_0 ));
  SLICE_3545 SLICE_3545( .D1(\u_OV7670_Controller/LUT/address[0] ), 
    .B1(\u_OV7670_Controller/LUT/address[3] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[3] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_20_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_16_RNO_0 ));
  SLICE_3547 SLICE_3547( .C1(\u_OV7670_Controller/LUT/address[1] ), 
    .B1(\u_OV7670_Controller/LUT/address[0] ), 
    .A1(\u_OV7670_Controller/LUT/address[3] ), 
    .D0(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[0] ), 
    .B0(\u_OV7670_Controller/LUT/address[3] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_19_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/sreg_ret_7_RNO_2 ));
  SLICE_3551 SLICE_3551( .DI1(\u_OV7670_Controller/I2C/divider_RNO[0] ), 
    .D1(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .C1(\u_OV7670_Controller/command[14] ), 
    .B1(\u_OV7670_Controller/command[15] ), 
    .A1(\u_OV7670_Controller/I2C/divider[0] ), 
    .D0(\u_OV7670_Controller/I2C/divider[0] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .B0(\u_OV7670_Controller/command[14] ), 
    .A0(\u_OV7670_Controller/command[15] ), 
    .LSR(\u_OV7670_Controller/I2C/un1_N_4 ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/I2C/divider[0] ), 
    .F0(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), 
    .F1(\u_OV7670_Controller/I2C/divider_RNO[0] ));
  SLICE_3553 SLICE_3553( .D1(\je/dct/tmp22[1] ), .C1(\je/dct/N_141_0 ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/tmp_du[4][1] ), .D0(\je/dct/N_141_0 ), 
    .C0(\je/dct/tmp22[1] ), .B0(\je/dct/tmp_du[3][1] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_1 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_1 ));
  SLICE_3555 SLICE_3555( .D1(\je/dct/tmp22[0] ), .C1(\je/dct/tmp_du[4][0] ), 
    .B1(\je/dct/N_21_0 ), .A1(\je/dct/N_141_0 ), .D0(\je/dct/N_141_0 ), 
    .C0(\je/dct/tmp22[0] ), .B0(\je/dct/tmp_du[3][0] ), .A0(\je/dct/N_21_0 ), 
    .F0(\je/dct/un1_tmp_du[3]_2_cry_0_0_RNO_0 ), 
    .F1(\je/dct/un1_tmp_du[4]_1_cry_0_0_RNO_0 ));
  SLICE_3560 SLICE_3560( .D1(\yty/un6_img_row_cry_2_0_S0 ), .C1(\yty/col_max ), 
    .B1(\yty/img_y[5] ), .D0(yty_ready), .C0(\yty/img_col14 ), 
    .F0(\yty/img_rowe_0_i ), .F1(\yty/N_217 ));
  SLICE_3561 SLICE_3561( .D0(\c_state[3] ), .B0(\c_state[0] ), .F0(img_rdy_c));
  SLICE_3562 SLICE_3562( .D1(\c_state[3] ), .C1(\esp32_spi_data[6] ), 
    .B1(\c_state[0] ), .A1(\mem_datar[6] ), .D0(\mem_datar[1] ), 
    .C0(\c_state[3] ), .B0(\esp32_spi_data[1] ), .A0(\c_state[0] ), 
    .F0(\spi_mem_data[1] ), .F1(\spi_mem_data[6] ));
  SLICE_3563 SLICE_3563( .D1(\c_state[3] ), .C1(\esp32_spi_data[3] ), 
    .B1(\c_state[0] ), .A1(\mem_datar[3] ), .C0(\c_state[0] ), 
    .A0(\c_state[3] ), .F0(raw_rd), .F1(\spi_mem_data[3] ));
  SLICE_3564 SLICE_3564( .D1(\c_state[3] ), .C1(\esp32_spi_data[4] ), 
    .B1(\c_state[0] ), .A1(\mem_datar[4] ), .D0(\mem_datar[2] ), 
    .C0(\c_state[3] ), .B0(\esp32_spi_data[2] ), .A0(\c_state[0] ), 
    .F0(\spi_mem_data[2] ), .F1(\spi_mem_data[4] ));
  SLICE_3567 SLICE_3567( .D1(\je/mult1_un2_temp_b[1] ), 
    .C1(\je/mult1_un10_sum0[0] ), .B1(\je/mult1_un3_sum_ac0_13 ), 
    .A1(\je/mult1_un10_sum1[0] ), .D0(\je/mult1_un10_sum1[0] ), 
    .C0(\je/mult1_un3_sum_c7 ), .B0(\je/mult1_un10_sum0[0] ), 
    .A0(\je/mult1_inf_abs0[7] ), .F0(\je/mult1_un10_sum[0] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI77JIQ ));
  SLICE_3569 SLICE_3569( .D1(\je/mult1_un10_sum0[1] ), 
    .C1(\je/mult1_un10_sum1[1] ), .B1(\je/mult1_un3_sum_ac0_13 ), 
    .A1(\je/mult1_un2_temp_b[2] ), .D0(\je/mult1_un10_sum1[1] ), 
    .C0(\je/mult1_un3_sum_c7 ), .B0(\je/mult1_inf_abs0[7] ), 
    .A0(\je/mult1_un10_sum0[1] ), .F0(\je/mult1_un10_sum[1] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_19_RNIT29FT1 ));
  SLICE_3571 SLICE_3571( .D1(\je/mult1_un10_sum0[2] ), 
    .C1(\je/mult1_un10_sum1[2] ), .B1(\je/mult1_un3_sum_ac0_13 ), 
    .A1(\je/mult1_un2_temp_b[3] ), .D0(\je/mult1_un3_sum_c7 ), 
    .C0(\je/mult1_inf_abs0[7] ), .B0(\je/mult1_un10_sum1[2] ), 
    .A0(\je/mult1_un10_sum0[2] ), .F0(\je/mult1_un10_sum[2] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIL39FT1 ));
  SLICE_3573 SLICE_3573( .D1(\je/mult1_un2_temp_b[4] ), 
    .C1(\je/mult1_un10_sum1[3] ), .B1(\je/mult1_un3_sum_ac0_13 ), 
    .A1(\je/mult1_un10_sum0[3] ), .D0(\je/mult1_un10_sum1[3] ), 
    .C0(\je/mult1_un3_sum_c7 ), .B0(\je/mult1_un10_sum0[3] ), 
    .A0(\je/mult1_inf_abs0[7] ), .F0(\je/mult1_un10_sum[3] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI8O9254 ));
  SLICE_3575 SLICE_3575( .D1(\je/mult1_un3_sum_ac0_13 ), 
    .C1(\je/mult1_un2_temp_b[5] ), .B1(\je/mult1_un10_sum0[4] ), 
    .A1(\je/mult1_un10_sum1[4] ), .D0(\je/mult1_un10_sum1[4] ), 
    .C0(\je/mult1_inf_abs0[7] ), .B0(\je/mult1_un3_sum_c7 ), 
    .A0(\je/mult1_un10_sum0[4] ), .F0(\je/mult1_un10_sum[4] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI9O9254 ));
  SLICE_3577 SLICE_3577( .D1(\je/mult1_un10_sum0[5] ), 
    .C1(\je/mult1_un10_sum1[5] ), .B1(\je/mult1_un2_temp_b[6] ), 
    .A1(\je/mult1_un3_sum_ac0_13 ), .D0(\je/mult1_un3_sum_c7 ), 
    .C0(\je/mult1_un10_sum0[5] ), .B0(\je/mult1_un10_sum1[5] ), 
    .A0(\je/mult1_inf_abs0[7] ), .F0(\je/mult1_un10_sum[5] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5 ));
  SLICE_3579 SLICE_3579( .D1(\je/mult1_un10_sum0[6] ), 
    .C1(\je/mult1_un3_sum_ac0_13 ), .B1(\je/mult1_un10_sum1[6] ), 
    .A1(\je/mult1_un2_temp_b[7] ), .D0(\je/mult1_un3_sum_c7 ), 
    .C0(\je/mult1_un10_sum1[6] ), .B0(\je/mult1_inf_abs0[7] ), 
    .A0(\je/mult1_un10_sum0[6] ), .F0(\je/mult1_un10_sum[6] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNI4L65S5 ));
  SLICE_3581 SLICE_3581( .DI1(\je/last_du_0 ), .D1(\je/un1_last_du11_i_0 ), 
    .C1(\je/last_du ), .B1(\je/c_state[1] ), .A1(\je/N_1638 ), 
    .D0(\je/last_du ), .C0(\je/c_state[2] ), .B0(\je/c_state[0] ), 
    .A0(\je/c_state[1] ), .CLK(pclk_c), .Q1(\je/last_du ), .F0(\je/m30_0_bm ), 
    .F1(\je/last_du_0 ));
  SLICE_3582 SLICE_3582( .DI1(\je/N_60$n24 ), .D1(\je/N_34 ), .B1(\je/N_45 ), 
    .A1(\je/N_54 ), .D0(\je/c_state[2] ), .B0(\je/c_state[1] ), 
    .A0(\je/last_du_p ), .CLK(pclk_c), .Q1(\je/last_du_p ), 
    .F0(\je/un1_last_du11_i_0 ), .F1(\je/N_60$n24 ));
  SLICE_3583 SLICE_3583( .D0(\je/wb_bc_tmp[4] ), .C0(\je/N_124_0 ), 
    .B0(\je/acht_bb_rom_d_i[9] ), .A0(\je/c_state[5] ), .F0(\je/N_127_0 ));
  SLICE_3585 SLICE_3585( .D0(\je/acht_bb_rom_d_i[10] ), .C0(\je/N_4430 ), 
    .B0(\je/c_state[5] ), .A0(\je/wb_bc_tmp[4] ), .F0(\je/N_4432 ));
  SLICE_3587 SLICE_3587( .D0(\je/wb_bc_tmp[4] ), .C0(\je/N_4443 ), 
    .B0(\je/c_state[5] ), .A0(\je/acht_bb_rom_d_i[13] ), .F0(\je/N_4445 ));
  SLICE_3588 SLICE_3588( .DI1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[20] ), 
    .C1(\je/ram_rom/acht_bb_rom_data_2_0_0_sr_en ), 
    .B1(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[4] ), 
    .A1(\je/ram_rom/acht_bb_rom_data_2_0_2_OLD[4] ), .D0(\je/wb_bc_tmp[4] ), 
    .C0(\je/N_4452 ), .B0(\je/c_state[5] ), .A0(\je/acht_bb_rom_d_i[15] ), 
    .CLK(pclk_c), .Q1(\je/acht_bb_rom_d_i[15] ), .F0(\je/N_4454 ), 
    .F1(\je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[20] ));
  SLICE_3591 SLICE_3591( .D1(\je/img_y[3] ), .C1(\je/N_54 ), .A1(\je/N_45 ), 
    .D0(\je/un5_img_row_cry_4_0_S0 ), .C0(\je/img_y[7] ), .B0(\je/N_54 ), 
    .A0(\je/N_45 ), .F0(\je/img_row_5[7] ), .F1(\je/img_row_5[3] ));
  SLICE_3593 SLICE_3593( .D1(\je/un5_img_row_cry_2_0_S0 ), .C1(\je/N_54 ), 
    .B1(\je/img_y[5] ), .A1(\je/N_45 ), .D0(\je/N_45 ), 
    .C0(\je/un5_img_row_cry_2_0_S1 ), .B0(\je/N_54 ), .A0(\je/img_y[6] ), 
    .F0(\je/img_row_5[6] ), .F1(\je/img_row_5[5] ));
  SLICE_3621 SLICE_3621( .D1(\je/N_178_sn ), .C1(\je/cb_bb_tmp[1] ), 
    .B1(\je/du_ac0[1] ), .C0(\je/N_178_sn ), .B0(\je/du_ac0[1] ), 
    .A0(\je/du_ac0[14] ), .F0(\je/N_4309 ), .F1(\je/un1_c_state_38_m_ns_1[0] ));
  SLICE_3625 SLICE_3625( .D1(\je/wb_bc_tmp[3] ), .C1(\je/N_162_0 ), 
    .B1(\je/N_135_0 ), .A1(\je/wb_bc_tmp[2] ), .D0(\je/wb_bc_tmp[2] ), 
    .C0(\je/N_4440 ), .B0(\je/N_4419 ), .A0(\je/wb_bc_tmp[3] ), 
    .F0(\je/wb_bb_tmp_9_1_882_i_a6_0_1 ), .F1(\je/wb_bb_tmp_9_0_906_i_a6_0_1 ));
  SLICE_3630 SLICE_3630( .D1(\je/fdtbl_rom_d_o[3] ), 
    .C1(\je/fdtbl_rom_d_o[4] ), .B1(\je/fdtbl_rom_d_o[6] ), 
    .A1(\je/fdtbl_rom_d_o[5] ), .D0(\je/fdtbl_rom_d_o[4] ), 
    .C0(\je/fdtbl_rom_d_o[2] ), .B0(\je/fdtbl_rom_d_o[3] ), 
    .A0(\je/fdtbl_rom_d_o[1] ), .F0(\je/I_0_4 ), .F1(\je/I_9_0_and ));
  SLICE_3631 SLICE_3631( .C1(\je/cb_bb_tmp[7] ), .A1(\je/cb_bb_tmp[6] ), 
    .D0(\je/cb_bb_tmp[10] ), .C0(\je/cb_bb_tmp[11] ), .B0(\je/cb_bb_tmp[9] ), 
    .A0(\je/cb_bb_tmp[12] ), .F0(\je/cb_bit_cnt_cnst_m10_0[0] ), 
    .F1(\je/cb_bb_mask_cnst_m9_0[6] ));
  SLICE_3633 SLICE_3633( .C1(\je/ac_idx[6] ), .B1(\je/c_state[5] ), 
    .A1(\je/c_state[0] ), .D0(\je/ac_idx[7] ), .B0(\je/c_state[0] ), 
    .A0(\je/c_state[5] ), .F0(\je/N_267 ), .F1(\je/N_2757_0 ));
  SLICE_3635 SLICE_3635( .C1(\je/c_state[0] ), .B1(\je/c_state[5] ), 
    .A1(\je/ac_idx[5] ), .D0(\je/ac_idx[4] ), .B0(\je/c_state[0] ), 
    .A0(\je/c_state[5] ), .F0(\je/N_266 ), .F1(\je/N_2747_0 ));
  SLICE_3641 SLICE_3641( .D1(\je/c_state[3] ), .B1(\je/c_state[1] ), 
    .A1(\je/ac_idx[1] ), .D0(\je/ac_idx[3] ), .C0(\je/c_state[1] ), 
    .A0(\je/c_state[3] ), .F0(\je/ac_idx_RNI40V6[3] ), 
    .F1(\je/ac_idx_RNI2UU6[1] ));
  SLICE_3642 SLICE_3642( .D1(\je/c_state[3] ), .B1(\je/c_state[1] ), 
    .A1(\je/ac_idx[2] ), .C0(\je/c_state[1] ), .B0(\je/ac_idx[0] ), 
    .A0(\je/c_state[3] ), .F0(\je/ac_idx_RNI1TU6[0] ), 
    .F1(\je/ac_idx_RNI3VU6[2] ));
  SLICE_3660 SLICE_3660( .D1(\je/mult1_un2_temp_b[3] ), 
    .C1(\je/mult1_un45_sum[8] ), .B1(\je/mult1_un52_sum1[2] ), 
    .A1(\je/mult1_un52_sum0[2] ), .D0(\je/mult1_un45_sum[8] ), 
    .C0(\je/mult1_un52_sum0[0] ), .B0(\je/mult1_un2_temp_b[1] ), 
    .A0(\je/mult1_un52_sum1[0] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_13_RNI4PHODE ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNIBR64H11 ));
  SLICE_3705 SLICE_3705( .C1(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .D0(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .A0(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_2 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_0 ));
  SLICE_3707 SLICE_3707( .D1(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .C0(\je/fdtbl_rom_data_2_0_dreg_ret_1 ), 
    .B0(\je/fdtbl_rom_data_2_0_dreg_ret_14 ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_1 ));
  SLICE_3711 SLICE_3711( .DI1(\je/m13$n48 ), .D1(\je/dct_comp_sel[1] ), 
    .C1(\je/ram_rom/m15_e ), .B1(\je/ram_rom/m12_ns ), 
    .A1(\je/dct_comp_sel[0] ), .C0(\je/qz_cnt[5] ), .B0(\je/qz_cnt[2] ), 
    .CLK(pclk_c), .Q1(\je.fdtbl_rom_d[0] ), .F0(\je/ram_rom/m15_e ), 
    .F1(\je/m13$n48 ));
  SLICE_3713 SLICE_3713( .D1(\je/dct/tmp12[11] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp3[11] ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp3[11] ), 
    .A0(\je/dct/tmp0[11] ), .F0(\je/dct/tmp0_RNIFE1C2[11] ), 
    .F1(\je/dct/un1_tmp3_2_cry_11_0_RNO ));
  SLICE_3715 SLICE_3715( .D1(\je/dct/tmp3[14] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp12[14] ), .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp0[14] ), 
    .A0(\je/dct/tmp3[14] ), .F0(\je/dct/tmp0_RNILK1C2[14] ), 
    .F1(\je/dct/un1_tmp3_2_cry_13_0_RNO_0 ));
  SLICE_3747 SLICE_3747( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp3[16] ), 
    .B1(\je/dct/tmp12[16] ), .D0(\je/dct/tmp3[16] ), .C0(\je/dct/tmp0[16] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp0_RNIPO1C2[16] ), 
    .F1(\je/dct/un1_tmp3_2_cry_15_0_RNO_0 ));
  SLICE_3749 SLICE_3749( .D1(\je/dct/N_21_0 ), .B1(\je/dct/tmp3[15] ), 
    .A1(\je/dct/tmp12[15] ), .D0(\je/dct/tmp0[15] ), .C0(\je/dct/tmp3[15] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp0_RNINM1C2[15] ), 
    .F1(\je/dct/un1_tmp3_2_cry_15_0_RNO ));
  SLICE_3751 SLICE_3751( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp12[13] ), 
    .A1(\je/dct/tmp3[13] ), .D0(\je/dct/tmp3[13] ), .C0(\je/dct/N_21_0 ), 
    .B0(\je/dct/tmp0[13] ), .F0(\je/dct/tmp0_RNIJI1C2[13] ), 
    .F1(\je/dct/un1_tmp3_2_cry_13_0_RNO ));
  SLICE_3753 SLICE_3753( .D1(\je/dct/tmp12[12] ), .C1(\je/dct/tmp3[12] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .B0(\je/dct/tmp3[12] ), 
    .A0(\je/dct/tmp0[12] ), .F0(\je/dct/tmp0_RNIHG1C2[12] ), 
    .F1(\je/dct/un1_tmp3_2_cry_11_0_RNO_0 ));
  SLICE_3755 SLICE_3755( .D1(\je/dct/tmp3[10] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp12[10] ), .C0(\je/dct/tmp0[10] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp3[10] ), .F0(\je/dct/tmp0_RNIDC1C2[10] ), 
    .F1(\je/dct/un1_tmp3_2_cry_9_0_RNO_0 ));
  SLICE_3757 SLICE_3757( .D1(\je/dct/tmp12[9] ), .C1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp3[9] ), .D0(\je/dct/tmp3[9] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp0[9] ), .F0(\je/dct/tmp0_RNITGKR1[9] ), 
    .F1(\je/dct/un1_tmp3_2_cry_9_0_RNO ));
  SLICE_3759 SLICE_3759( .D1(\je/dct/N_21_0 ), .C1(\je/dct/tmp12[8] ), 
    .B1(\je/dct/tmp3[8] ), .D0(\je/dct/tmp0[8] ), .C0(\je/dct/tmp3[8] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp0_RNIREKR1[8] ), 
    .F1(\je/dct/un1_tmp3_2_cry_7_0_RNO_0 ));
  SLICE_3761 SLICE_3761( .D1(\je/dct/tmp12[7] ), .C1(\je/dct/N_21_0 ), 
    .B1(\je/dct/tmp3[7] ), .C0(\je/dct/tmp3[7] ), .B0(\je/dct/N_21_0 ), 
    .A0(\je/dct/tmp0[7] ), .F0(\je/dct/tmp0_RNIPCKR1[7] ), 
    .F1(\je/dct/un1_tmp3_2_cry_7_0_RNO ));
  SLICE_3763 SLICE_3763( .D1(\je/dct/tmp3[6] ), .B1(\je/dct/N_21_0 ), 
    .A1(\je/dct/tmp12[6] ), .C0(\je/dct/tmp3[6] ), .B0(\je/dct/tmp0[6] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp0_RNINAKR1[6] ), 
    .F1(\je/dct/un1_tmp3_2_cry_5_0_RNO_0 ));
  SLICE_3765 SLICE_3765( .C1(\je/dct/N_21_0 ), .B1(\je/dct/tmp3[5] ), 
    .A1(\je/dct/tmp12[5] ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp0[5] ), 
    .A0(\je/dct/tmp3[5] ), .F0(\je/dct/tmp0_RNIL8KR1[5] ), 
    .F1(\je/dct/un1_tmp3_2_cry_5_0_RNO ));
  SLICE_3767 SLICE_3767( .C1(\je/dct/tmp12[4] ), .B1(\je/dct/tmp3[4] ), 
    .A1(\je/dct/N_21_0 ), .D0(\je/dct/N_21_0 ), .C0(\je/dct/tmp0[4] ), 
    .A0(\je/dct/tmp3[4] ), .F0(\je/dct/tmp0_RNIJ6KR1[4] ), 
    .F1(\je/dct/un1_tmp3_2_cry_3_0_RNO_0 ));
  SLICE_3769 SLICE_3769( .D1(\je/dct/tmp12[3] ), .C1(\je/dct/tmp3[3] ), 
    .B1(\je/dct/N_21_0 ), .D0(\je/dct/tmp0[3] ), .B0(\je/dct/tmp3[3] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp0_RNIH4KR1[3] ), 
    .F1(\je/dct/un1_tmp3_2_cry_3_0_RNO ));
  SLICE_3771 SLICE_3771( .D1(\je/dct/N_21_0 ), .B1(\je/dct/tmp12[2] ), 
    .A1(\je/dct/tmp3[2] ), .D0(\je/dct/tmp3[2] ), .B0(\je/dct/tmp0[2] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp0_RNIF2KR1[2] ), 
    .F1(\je/dct/un1_tmp3_2_cry_1_0_RNO_0 ));
  SLICE_3773 SLICE_3773( .D1(\je/dct/N_21_0 ), .B1(\je/dct/tmp12[1] ), 
    .A1(\je/dct/tmp3[1] ), .D0(\je/dct/tmp0[1] ), .B0(\je/dct/tmp3[1] ), 
    .A0(\je/dct/N_21_0 ), .F0(\je/dct/tmp0_RNID0KR1[1] ), 
    .F1(\je/dct/un1_tmp3_2_cry_1_0_RNO ));
  SLICE_3775 SLICE_3775( .D1(\je/dct/tmp11[8] ), .C0(\je/dct/tmp3[0] ), 
    .B0(\je/dct/tmp0[0] ), .A0(\je/dct/N_21_0 ), .F0(\je/dct/un1_tmp3_2 ), 
    .F1(\je/dct/tmp11_i[8] ));
  SLICE_3777 SLICE_3777( .D1(\je/N_312 ), .C1(\je/qz_cnt[2] ), 
    .B1(\je/N_1655 ), .A1(\je/du_ram_a_dct[5] ), .D0(\je/du_ram_a_dct[4] ), 
    .C0(\je/qz_cnt[1] ), .B0(\je/N_1655 ), .A0(\je/N_312 ), 
    .F0(\je/dctdu_ram_ar[1] ), .F1(\je/dctdu_ram_ar[2] ));
  SLICE_3778 SLICE_3778( .D1(\je/du_ram_a_dct[0] ), .C1(\je/N_1655 ), 
    .B1(\je/qz_cnt[3] ), .A1(\je/N_312 ), .D0(\je/N_312 ), .C0(\je/qz_cnt[5] ), 
    .B0(\je/N_1655 ), .A0(\je/du_ram_a_dct[2] ), .F0(\je/dctdu_ram_ar[5] ), 
    .F1(\je/dctdu_ram_ar[3] ));
  SLICE_3783 SLICE_3783( .D1(\je/du_ram_do[7] ), .C1(\je/dct/vertical_scan ), 
    .B1(\je/dctdu_ram_do[14] ), .D0(\je/dctdu_ram_do[11] ), 
    .C0(\je/du_ram_do[7] ), .B0(\je/dct/vertical_scan ), .F0(\je/dct/N_4693 ), 
    .F1(\je/dct/N_4636 ));
  SLICE_3784 SLICE_3784( .D1(\je/du_ram_do[7] ), .C1(\je/dct/vertical_scan ), 
    .A1(\je/dctdu_ram_do[7] ), .C0(\je/du_ram_do[7] ), 
    .B0(\je/dct/vertical_scan ), .A0(\je/dctdu_ram_do[8] ), 
    .F0(\je/dct/N_4248 ), .F1(\je/dct/N_4267 ));
  SLICE_3785 SLICE_3785( .D1(\je/du_ram_do[7] ), .C1(\je/dctdu_ram_do[15] ), 
    .A1(\je/dct/vertical_scan ), .D0(\je/dct/vertical_scan ), 
    .B0(\je/dctdu_ram_do[10] ), .A0(\je/du_ram_do[7] ), .F0(\je/dct/N_4712 ), 
    .F1(\je/dct/N_4617 ));
  SLICE_3786 SLICE_3786( .D1(\je/du_ram_do[7] ), .C1(\je.dctdu_ram_do[17] ), 
    .B1(\je/dct/vertical_scan ), .D0(\je/dctdu_ram_do[12] ), 
    .C0(\je/dct/vertical_scan ), .A0(\je/du_ram_do[7] ), .F0(\je/dct/N_4674 ), 
    .F1(\je/dct/N_4579 ));
  SLICE_3787 SLICE_3787( .C1(\je/dctdu_ram_do[16] ), .B1(\je/du_ram_do[7] ), 
    .A1(\je/dct/vertical_scan ), .D0(\je/dct/vertical_scan ), 
    .B0(\je/dctdu_ram_do[9] ), .A0(\je/du_ram_do[7] ), .F0(\je/dct/N_4229 ), 
    .F1(\je/dct/N_4598 ));
  SLICE_3793 SLICE_3793( .D1(\je/dct/tmp1[0] ), .B1(\je/dct/N_141_0 ), 
    .D0(\je/dct/tmp5[0] ), .C0(\je/dct/tmp1[0] ), .B0(\je/dct/tmp2[0] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/un1_tmp2_4_cry_0_0_0_RNO ), 
    .F1(\je/dct/un1_tmp2_4_cry_0_0_RNO_0 ));
  SLICE_3795 SLICE_3795( .D1(\je/dct/tmp0[0] ), .B1(\je/dct/N_141_0 ), 
    .D0(\je/dct/tmp3[0] ), .C0(\je/dct/tmp0[0] ), .B0(\je/dct/tmp1[0] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/un1_tmp3_3_cry_0_0_0_RNO ), 
    .F1(\je/dct/un1_tmp3_3_cry_0_0_RNO_0 ));
  SLICE_3797 SLICE_3797( .D1(\je/dct/N_141_0 ), .C1(\je/dct/tmp0[1] ), 
    .D0(\je/dct/tmp1[1] ), .C0(\je/dct/N_141_0 ), .B0(\je/dct/tmp0[1] ), 
    .A0(\je/dct/tmp3[1] ), .F0(\je/dct/un1_tmp3_3_cry_1_0_0_RNO ), 
    .F1(\je/dct/un1_tmp3_3_cry_1_0_RNO_1 ));
  SLICE_3799 SLICE_3799( .D1(\jedw/un6_row_idx_cry_2_0_S0 ), 
    .C1(\jedw/col_idx16 ), .B1(\jedw/row_y[5] ), .A1(\jedw/col_idx15 ), 
    .D0(\jedw/un6_col_idx_cry_1_0_S1 ), .C0(\jedw/col_x[4] ), 
    .B0(\jedw/col_idx15 ), .A0(\jedw/un1_chg_row_1 ), 
    .F0(\jedw/col_idx_5_0[4] ), .F1(\jedw/row_idx_5_0[5] ));
  SLICE_3800 SLICE_3800( .D1(\jedw/un1_chg_row_1 ), 
    .C1(\jedw/un6_col_idx_cry_2_0_S1 ), .B1(\jedw/col_idx15 ), 
    .A1(\jedw/col_x[6] ), .D0(\jedw/col_x[3] ), .C0(\jedw/col_idx15 ), 
    .A0(\jedw/un1_chg_row_1 ), .F0(\jedw/col_idx_5_0[3] ), 
    .F1(\jedw/col_idx_5_0[6] ));
  SLICE_3802 SLICE_3802( .DI1(\jedw/col_idx_lm[8] ), .D1(\jedw/N_158_1 ), 
    .C1(\jedw/col_idx_5_0[8] ), .B1(je_done), .A1(\jedw/col_idx_s[8] ), 
    .D0(\jedw/col_x[8] ), .C0(\jedw/un1_chg_row_1 ), 
    .B0(\jedw/un6_col_idx_cry_4_0_S1 ), .A0(\jedw/col_idx15 ), 
    .CE(\jedw/col_idxe_0_i ), .CLK(pclk_c), .Q1(\jedw/col_idx[8] ), 
    .F0(\jedw/col_idx_5_0[8] ), .F1(\jedw/col_idx_lm[8] ));
  SLICE_3804 SLICE_3804( .D1(\jedw/col_idx15 ), 
    .C1(\jedw/un6_row_idx_cry_2_0_S1 ), .B1(\jedw/col_idx16 ), 
    .A1(\jedw/row_y[6] ), .D0(\jedw/row_y[3] ), .C0(\jedw/col_idx16 ), 
    .A0(\jedw/col_idx15 ), .F0(\jedw/row_idx_5_0[3] ), 
    .F1(\jedw/row_idx_5_0[6] ));
  SLICE_3806 SLICE_3806( .DI1(\jedw/row_y_8 ), .D1(\jedw/un1_col_idx16_0 ), 
    .C1(\jedw/row_y[7] ), .B1(\jedw/un6_row_idx_s_4_0_S0 ), .A1(\jedw/N_55_1 ), 
    .D0(\jedw/un6_row_idx_s_4_0_S0 ), .C0(\jedw/col_idx15 ), 
    .B0(\jedw/row_y[7] ), .A0(\jedw/col_idx16 ), .CLK(pclk_c), 
    .Q1(\jedw/row_y[7] ), .F0(\jedw/row_idx_5_0[7] ), .F1(\jedw/row_y_8 ));
  SLICE_3808 SLICE_3808( .DI1(\je/img_valid_reg_2_0_i$n25 ), .D1(\je/N_97_0 ), 
    .C1(\je/N_1561 ), .B1(\je/N_1639 ), .A1(\je/N_1559 ), 
    .D0(\jedw/col_cnt[0] ), .C0(je_valid), .B0(\jedw/addr_lsb ), 
    .A0(\jedw/col_max ), .CLK(pclk_c), .Q1(je_valid), .F0(\jedw/CO0_0 ), 
    .F1(\je/img_valid_reg_2_0_i$n25 ));
  SLICE_3809 SLICE_3809( .C1(\jdts/col_x[3] ), .B1(\jdts/un1_chg_row_2 ), 
    .A1(\jdts/col_idx16 ), .D0(\jdts/col_idx16 ), .C0(\jdts/col_x[7] ), 
    .B0(\jdts/un7_col_idx_cry_4_0_S0 ), .A0(\jdts/un1_chg_row_2 ), 
    .F0(\jdts/col_idx_6_0[7] ), .F1(\jdts/col_idx_6_0[3] ));
  SLICE_3812 SLICE_3812( .D1(\jdts/un7_col_idx_cry_2_0_S0 ), 
    .C1(\jdts/un1_chg_row_2 ), .B1(\jdts/col_idx16 ), .A1(\jdts/col_x[5] ), 
    .D0(\jdts/un1_chg_row_2 ), .C0(\jdts/col_x[4] ), 
    .B0(\jdts/un7_col_idx_cry_1_0_S1 ), .A0(\jdts/col_idx16 ), 
    .F0(\jdts/col_idx_6_0[4] ), .F1(\jdts/col_idx_6_0[5] ));
  SLICE_3814 SLICE_3814( .D1(\jdts/col_idx16 ), .C1(\jdts/row_y[5] ), 
    .B1(\jdts/col_idx17 ), .A1(\jdts/un6_row_idx_cry_2_0_S0_0 ), 
    .C0(\jdts/col_idx16 ), .B0(\jdts/row_y[3] ), .A0(\jdts/col_idx17 ), 
    .F0(\jdts/row_idx_6_0[3] ), .F1(\jdts/row_idx_6_0[5] ));
  SLICE_3816 SLICE_3816( .DI1(\jdts/row_y_4 ), .D1(\jdts/c_state_RNI4EJI8[0] ), 
    .C1(\jdts/row_y[7] ), .B1(\jdts/un6_row_idx_s_4_0_S0_0 ), 
    .A1(\jdts/un1_c_state_7_0 ), .D0(\jdts/col_idx16 ), .C0(\jdts/row_y[7] ), 
    .B0(\jdts/col_idx17 ), .A0(\jdts/un6_row_idx_s_4_0_S0_0 ), .CLK(pclk_c), 
    .Q1(\jdts/row_y[7] ), .F0(\jdts/row_idx_6_0[7] ), .F1(\jdts/row_y_4 ));
  SLICE_3817 SLICE_3817( .C1(\jdts/c_state[1] ), .A1(\jdts/c_state[0] ), 
    .D0(\jdts/c_state[0] ), .C0(\jdts/N_67_mux ), .B0(\jdts/c_state[1] ), 
    .F0(\jdts/N_46 ), .F1(\jdts/c_state_d_1[7] ));
  SLICE_3821 SLICE_3821( .D1(\u_OV7670_Controller/LUT/address[0] ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/address[1] ), 
    .C0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address[0] ), 
    .F0(\u_OV7670_Controller/LUT/sreg_ret_17_RNO_0 ), 
    .F1(\u_OV7670_Controller/LUT/m16_ns_1 ));
  SLICE_3824 SLICE_3824( .DI1(\u_OV7670_Controller/LUT/N_2_reti ), 
    .C1(\u_OV7670_Controller/LUT/address_s[3] ), 
    .A1(\u_OV7670_Controller/LUT/address_s[0] ), 
    .D0(\u_OV7670_Controller/LUT/address[4] ), 
    .C0(\u_OV7670_Controller/LUT/m5 ), 
    .B0(\u_OV7670_Controller/LUT/address[1] ), 
    .A0(\u_OV7670_Controller/LUT/address_ret ), 
    .CE(\u_OV7670_Controller/taken ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/LUT/address_ret ), 
    .F0(\u_OV7670_Controller/LUT/m109_ns_1 ), 
    .F1(\u_OV7670_Controller/LUT/N_2_reti ));
  SLICE_3825 SLICE_3825( 
    .DI1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1$n60 ), 
    .D1(\u_OV7670_Controller/I2C/divider_RNIPTF01[1] ), 
    .C1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3 ), 
    .B1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6 ), 
    .A1(\u_OV7670_Controller/I2C/busy_sr[31] ), 
    .D0(\u_OV7670_Controller/I2C/divider[7] ), 
    .C0(\u_OV7670_Controller/I2C/divider[4] ), 
    .B0(\u_OV7670_Controller/I2C/divider[2] ), 
    .A0(\u_OV7670_Controller/I2C/divider[3] ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/taken ), 
    .F0(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3 ), 
    .F1(\u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1$n60 ));
  SLICE_3826 SLICE_3826( .D1(\u_OV7670_Controller/I2C/divider[1] ), 
    .C1(\u_OV7670_Controller/I2C/divider[2] ), 
    .D0(\u_OV7670_Controller/I2C/divider[6] ), 
    .C0(\u_OV7670_Controller/I2C/divider[1] ), 
    .B0(\u_OV7670_Controller/I2C/divider[2] ), 
    .A0(\u_OV7670_Controller/I2C/divider[3] ), 
    .F0(\u_OV7670_Controller/I2C/busy_sr_0_sqmuxa_4 ), 
    .F1(\u_OV7670_Controller/I2C/un1_divider_2_ac0_3_0 ));
  SLICE_3827 SLICE_3827( .D1(\mem_datar[5] ), .C1(\c_state[3] ), 
    .B1(\esp32_spi_data[5] ), .A1(\c_state[0] ), .D0(\c_state[0] ), 
    .C0(\mem_datar[7] ), .B0(\c_state[3] ), .A0(\esp32_spi_data[7] ), 
    .F0(\spi_mem_data[7] ), .F1(\spi_mem_data[5] ));
  SLICE_3831 SLICE_3831( .C1(\je/du_ac0[14] ), .B1(\je/N_98_1 ), 
    .B0(\je/du_ac0[14] ), .A0(\je/N_98_1 ), 
    .F0(\je/un1_du_ac0_2_cry_11_0_RNO ), .F1(\je/un1_du_ac0_2_cry_9_0_RNO_0 ));
  SLICE_3834 SLICE_3834( .D1(\je/du_ac0[14] ), .B1(\je/N_98_1 ), 
    .C0(\je/du_ac0[14] ), .A0(\je/N_98_1 ), 
    .F0(\je/un1_du_ac0_2_cry_3_0_RNO_0 ), .F1(\je/un1_du_ac0_2_cry_7_0_RNO_0 ));
  SLICE_3835 SLICE_3835( .C1(\je/du_ac0[14] ), .B1(\je/N_98_1 ), 
    .B0(\je/du_ac0[14] ), .A0(\je/N_98_1 ), .F0(\je/un1_du_ac0_2_cry_9_0_RNO ), 
    .F1(\je/un1_du_ac0_2_cry_5_0_RNO_0 ));
  SLICE_3836 SLICE_3836( .C1(\je/du_ac0[14] ), .B1(\je/N_98_1 ), 
    .C0(\je/N_98_1 ), .B0(\je/du_ac0[14] ), .F0(\je/un1_du_ac0_2_cry_5_0_RNO ), 
    .F1(\je/un1_du_ac0_2_cry_7_0_RNO ));
  SLICE_3839 SLICE_3839( .C1(\cam_buf/ram_rdata2[9] ), .B1(\mem_addrr[0] ), 
    .A1(\cam_buf/ram_rdata2[1] ), .D0(\cam_buf/ram_rdata1[0] ), 
    .C0(\mem_addrr[0] ), .B0(\cam_buf/ram_rdata1[8] ), 
    .F0(\cam_buf/rd_data_reg_RNO_4[0] ), .F1(\cam_buf/rd_data_reg_RNO_0[1] ));
  SLICE_3840 SLICE_3840( .D1(\cam_buf/ram_rdata1[12] ), .C1(\mem_addrr[0] ), 
    .A1(\cam_buf/ram_rdata1[4] ), .D0(\mem_addrw[0] ), .B0(\mem_addrr[0] ), 
    .A0(mem_wr), .F0(\cam_buf/w_addr_1_i[0] ), 
    .F1(\cam_buf/rd_data_reg_RNO_4[4] ));
  SLICE_3841 SLICE_3841( .D1(\mem_addrr[0] ), .C1(\cam_buf/ram_rdata2[13] ), 
    .A1(\cam_buf/ram_rdata2[5] ), .D0(\cam_buf/ram_rdata1[9] ), 
    .C0(\cam_buf/ram_rdata1[1] ), .A0(\mem_addrr[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_4[1] ), .F1(\cam_buf/rd_data_reg_RNO_0[5] ));
  SLICE_3843 SLICE_3843( .D1(\cam_buf/ram_rdata3[11] ), 
    .C1(\cam_buf/ram_rdata3[3] ), .B1(\mem_addrr[0] ), 
    .D0(\cam_buf/ram_rdata1[2] ), .C0(\mem_addrr[0] ), 
    .B0(\cam_buf/ram_rdata1[10] ), .F0(\cam_buf/rd_data_reg_RNO_4[2] ), 
    .F1(\cam_buf/rd_data_reg_RNO_1[3] ));
  SLICE_3844 SLICE_3844( .D1(\cam_buf/ram_rdata2[11] ), .B1(\mem_addrr[0] ), 
    .A1(\cam_buf/ram_rdata2[3] ), .C0(\cam_buf/ram_rdata3[7] ), 
    .B0(\cam_buf/ram_rdata3[15] ), .A0(\mem_addrr[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_1[7] ), .F1(\cam_buf/rd_data_reg_RNO_0[3] ));
  SLICE_3845 SLICE_3845( .D1(\mem_addrr[0] ), .B1(\cam_buf/ram_rdata2[10] ), 
    .A1(\cam_buf/ram_rdata2[2] ), .D0(\cam_buf/ram_rdata1[3] ), 
    .C0(\cam_buf/ram_rdata1[11] ), .A0(\mem_addrr[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_4[3] ), .F1(\cam_buf/rd_data_reg_RNO_0[2] ));
  SLICE_3846 SLICE_3846( .D1(\mem_addrr[0] ), .C1(\cam_buf/ram_rdata3[1] ), 
    .B1(\cam_buf/ram_rdata3[9] ), .D0(\cam_buf/ram_rdata2[15] ), 
    .C0(\cam_buf/ram_rdata2[7] ), .A0(\mem_addrr[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_0[7] ), .F1(\cam_buf/rd_data_reg_RNO_1[1] ));
  SLICE_3848 SLICE_3848( .D1(\mem_addrr[0] ), .C1(\cam_buf/ram_rdata3[5] ), 
    .B1(\cam_buf/ram_rdata3[13] ), .C0(\cam_buf/ram_rdata3[14] ), 
    .B0(\cam_buf/ram_rdata3[6] ), .A0(\mem_addrr[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_1[6] ), .F1(\cam_buf/rd_data_reg_RNO_1[5] ));
  SLICE_3849 SLICE_3849( .D1(\cam_buf/ram_rdata3[10] ), .B1(\mem_addrr[0] ), 
    .A1(\cam_buf/ram_rdata3[2] ), .D0(\cam_buf/ram_rdata1[5] ), 
    .C0(\cam_buf/ram_rdata1[13] ), .A0(\mem_addrr[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_4[5] ), .F1(\cam_buf/rd_data_reg_RNO_1[2] ));
  SLICE_3850 SLICE_3850( .C1(\cam_buf/ram_rdata3[4] ), .B1(\mem_addrr[0] ), 
    .A1(\cam_buf/ram_rdata3[12] ), .D0(\cam_buf/ram_rdata2[6] ), 
    .C0(\mem_addrr[0] ), .A0(\cam_buf/ram_rdata2[14] ), 
    .F0(\cam_buf/rd_data_reg_RNO_0[6] ), .F1(\cam_buf/rd_data_reg_RNO_1[4] ));
  SLICE_3851 SLICE_3851( .D1(\mem_addrr[0] ), .B1(\cam_buf/ram_rdata3[8] ), 
    .A1(\cam_buf/ram_rdata3[0] ), .C0(\mem_addrr[0] ), 
    .B0(\cam_buf/ram_rdata1[6] ), .A0(\cam_buf/ram_rdata1[14] ), 
    .F0(\cam_buf/rd_data_reg_RNO_4[6] ), .F1(\cam_buf/rd_data_reg_RNO_1[0] ));
  SLICE_3853 SLICE_3853( .C1(\cam_buf/ram_rdata2[12] ), .B1(\mem_addrr[0] ), 
    .A1(\cam_buf/ram_rdata2[4] ), .D0(\cam_buf/ram_rdata2[8] ), 
    .C0(\mem_addrr[0] ), .B0(\cam_buf/ram_rdata2[0] ), 
    .F0(\cam_buf/rd_data_reg_RNO_0[0] ), .F1(\cam_buf/rd_data_reg_RNO_0[4] ));
  SLICE_3866 SLICE_3866( .C1(\yty/img_col14 ), .B1(\yty/img_x[7] ), 
    .A1(\yty/un6_img_col_cry_4_0_S0 ), .D0(\yty/img_col14 ), 
    .A0(\yty/img_x[3] ), .F0(\yty/N_200 ), .F1(\yty/N_204 ));
  SLICE_3867 SLICE_3867( .D1(\yty/un6_img_col_cry_4_0_S1 ), 
    .C1(\yty/img_x[8] ), .A1(\yty/img_col14 ), .D0(\yty/img_col14 ), 
    .C0(\yty/img_x[6] ), .B0(\yty/un6_img_col_cry_2_0_S1 ), .F0(\yty/N_203 ), 
    .F1(\yty/N_205 ));
  SLICE_3870 SLICE_3870( .C1(yty_ready), .B1(\yty/col_max ), 
    .C0(\yty/img_y[3] ), .A0(\yty/col_max ), .F0(\yty/N_215 ), 
    .F1(\yty/img_col16_1 ));
  SLICE_3873 SLICE_3873( .D1(\yty/yuyv[12] ), .B1(\yty/ff_din_6_sn_N_3 ), 
    .A1(\yty/yuyv[28] ), .C0(\yty/yuyv[16] ), .B0(\yty/c_state[1] ), 
    .A0(\yty/yuyv[0] ), .F0(\yty/ff_din_esr_RNO_0[0] ), 
    .F1(\yty/ff_din_esr_RNO_1[4] ));
  SLICE_3875 SLICE_3875( .D1(\yty/yuyv[20] ), .B1(\yty/yuyv[4] ), 
    .A1(\yty/c_state[1] ), .C0(\yty/yuyv[18] ), .B0(\yty/c_state[1] ), 
    .A0(\yty/yuyv[2] ), .F0(\yty/ff_din_esr_RNO_0[2] ), 
    .F1(\yty/ff_din_esr_RNO_0[4] ));
  SLICE_3876 SLICE_3876( .C1(\yty/c_state[1] ), .B1(\yty/yuyv[6] ), 
    .A1(\yty/yuyv[22] ), .D0(\yty/yuyv[17] ), .C0(\yty/yuyv[1] ), 
    .B0(\yty/c_state[1] ), .F0(\yty/ff_din_esr_RNO_0[1] ), 
    .F1(\yty/ff_din_esr_RNO_0[6] ));
  SLICE_3878 SLICE_3878( .C1(\yty/ff_din_6_sn_N_3 ), .B1(\yty/yuyv[29] ), 
    .A1(\yty/yuyv[13] ), .D0(\yty/yuyv[9] ), .C0(\yty/yuyv[25] ), 
    .B0(\yty/ff_din_6_sn_N_3 ), .F0(\yty/ff_din_esr_RNO_1[1] ), 
    .F1(\yty/ff_din_esr_RNO_1[5] ));
  SLICE_3880 SLICE_3880( .D1(\yty/c_state[1] ), .B1(\yty/yuyv[5] ), 
    .A1(\yty/yuyv[21] ), .D0(\yty/yuyv[19] ), .B0(\yty/yuyv[3] ), 
    .A0(\yty/c_state[1] ), .F0(\yty/ff_din_esr_RNO_0[3] ), 
    .F1(\yty/ff_din_esr_RNO_0[5] ));
  SLICE_3886 SLICE_3886( .DI1(\yty/yuyv_en[31] ), .D1(\mem_datar[7] ), 
    .B1(\yty/yuyv[31] ), .A1(\yty/N_72_0 ), .C0(\yty/yuyv[15] ), 
    .B0(\yty/yuyv[31] ), .A0(\yty/ff_din_6_sn_N_3 ), 
    .LSR(\yty/c_state_RNI35SQ1[2] ), .CLK(pclk_c), .Q1(\yty/yuyv[31] ), 
    .F0(\yty/ff_din_esr_RNO_1[7] ), .F1(\yty/yuyv_en[31] ));
  SLICE_3887 SLICE_3887( .C1(je_wr), .B1(\q_pdata[2] ), .A1(\jedf_do[2] ), 
    .D0(\jedf_do[0] ), .B0(je_wr), .A0(\q_pdata[0] ), .F0(\mem_dataw[0] ), 
    .F1(\mem_dataw[2] ));
  SLICE_3888 SLICE_3888( .C1(\q_pdata[3] ), .B1(\jedf_do[3] ), .A1(je_wr), 
    .D0(je_wr), .C0(\jedf_do[7] ), .B0(\q_pdata[7] ), .F0(\mem_dataw[7] ), 
    .F1(\mem_dataw[3] ));
  SLICE_3889 SLICE_3889( .D1(\q_pdata[6] ), .C1(\jedf_do[6] ), .B1(je_wr), 
    .D0(\jedf_do[1] ), .C0(\q_pdata[1] ), .A0(je_wr), .F0(\mem_dataw[1] ), 
    .F1(\mem_dataw[6] ));
  SLICE_3892 SLICE_3892( .D1(\jedf_do[4] ), .C1(\q_pdata[4] ), .A1(je_wr), 
    .D0(je_wr), .C0(\q_pdata[5] ), .A0(\jedf_do[5] ), .F0(\mem_dataw[5] ), 
    .F1(\mem_dataw[4] ));
  SLICE_3895 SLICE_3895( .D1(\yty/yuv_fifo/fifo_level[5] ), 
    .C1(\yty/yuv_fifo/fifo_level[7] ), .B1(\yty/yuv_fifo/fifo_level[4] ), 
    .A1(\yty/yuv_fifo/fifo_level[6] ), .D0(jedf_mem_wr), .B0(jedw_wr), 
    .F0(G_11), .F1(\yty/yuv_fifo/un1_empty_4 ));
  SLICE_3896 SLICE_3896( .DI1(\je_valid/sig_185/FeedThruLUT ), .B1(je_valid), 
    .A0(jedw_wr), .CLK(pclk_c), .Q1(jedw_wr), .F0(jedw_wr_i), 
    .F1(\je_valid/sig_185/FeedThruLUT ));
  SLICE_3897 SLICE_3897( .DI1(\je/fb_rd_reg ), .D1(\je/c_state[5] ), 
    .C1(\je/fb_rd_regc_3 ), .B1(\je/c_state[1] ), .B0(\yty/ff_wr ), .A0(je_rd), 
    .CLK(pclk_c), .Q1(je_rd), .F0(\yty/ff_wr_RNI79NE ), .F1(\je/fb_rd_reg ));
  SLICE_3898 SLICE_3898( .DI1(\yty/ff_wr_2 ), .D1(\yty/c_state[3] ), 
    .B1(\yty/c_state[1] ), .A1(\yty/c_state[2] ), .B0(\yty/ff_wr ), 
    .CLK(pclk_c), .Q1(\yty/ff_wr ), .F0(\yty/ff_wr_i ), .F1(\yty/ff_wr_2 ));
  SLICE_3902 SLICE_3902( .C0(\je/dct/vertical_scan ), 
    .B0(\je/dctdu_ram_do[0] ), .A0(\je/du_ram_do[0] ), .F0(\je/dct/N_5272 ));
  SLICE_3903 SLICE_3903( .D1(\je/dctdu_ram_do[15] ), .C0(\je/dctdu_ram_do[1] ), 
    .F0(\je/dctdu_ram_do_i[1] ), .F1(\je/dctdu_ram_do_i[15] ));
  SLICE_3904 SLICE_3904( .C1(\je/du_ram_do[4] ), .B1(\je/dctdu_ram_do[4] ), 
    .A1(\je/dct/vertical_scan ), .C0(\je/du_ram_do[1] ), 
    .B0(\je/dctdu_ram_do[1] ), .A0(\je/dct/vertical_scan ), 
    .F0(\je/dct/N_5271 ), .F1(\je/dct/N_5268 ));
  SLICE_3905 SLICE_3905( .D1(\je/dctdu_ram_do[2] ), 
    .C1(\je/dct/vertical_scan ), .B1(\je/du_ram_do[2] ), 
    .A0(\je/dctdu_ram_do[2] ), .F0(\je/dctdu_ram_do_i[2] ), 
    .F1(\je/dct/N_5270 ));
  SLICE_3907 SLICE_3907( .A0(\je/dctdu_ram_do[3] ), 
    .F0(\je/dctdu_ram_do_i[3] ));
  SLICE_3908 SLICE_3908( .DI1(\je/dct/vertical_scan/sig_168/FeedThruLUT ), 
    .B1(\je/dct/vertical_scan ), .D0(\je/du_ram_do[3] ), 
    .C0(\je/dct/vertical_scan ), .A0(\je/dctdu_ram_do[3] ), .CLK(pclk_c), 
    .Q1(\je/dct/vertical_scan_fl ), .F0(\je/dct/N_5269 ), 
    .F1(\je/dct/vertical_scan/sig_168/FeedThruLUT ));
  SLICE_3909 SLICE_3909( .A0(\je/dctdu_ram_do[4] ), 
    .F0(\je/dctdu_ram_do_i[4] ));
  SLICE_3911 SLICE_3911( .DI1(\je/mult1_inf_abs1_reti[5] ), 
    .D1(\je/dctdu_ram_do[5] ), .B1(\je/mult1_inf_abs1_a_0[5] ), 
    .A1(\je.dctdu_ram_do[17] ), .A0(\je/dctdu_ram_do[5] ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q1(\je/mult1_un87_sum_0 ), .F0(\je/dctdu_ram_do_i[5] ), 
    .F1(\je/mult1_inf_abs1_reti[5] ));
  SLICE_3912 SLICE_3912( .D1(\je/du_ram_do[6] ), .C1(\je/dctdu_ram_do[6] ), 
    .B1(\je/dct/vertical_scan ), .D0(\je/dct/vertical_scan ), 
    .C0(\je/du_ram_do[5] ), .A0(\je/dctdu_ram_do[5] ), .F0(\je/dct/N_5267 ), 
    .F1(\je/dct/N_5266 ));
  SLICE_3913 SLICE_3913( .DI1(\je/mult1_inf_abs1_reti[6] ), 
    .C1(\je/mult1_inf_abs1_a_0[6] ), .B1(\je/dctdu_ram_do[6] ), 
    .A1(\je.dctdu_ram_do[17] ), .A0(\je/dctdu_ram_do[6] ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q1(\je/mult1_un80_sum_0 ), .F0(\je/dctdu_ram_do_i[6] ), 
    .F1(\je/mult1_inf_abs1_reti[6] ));
  SLICE_3915 SLICE_3915( .C1(\je/dctdu_ram_do[8] ), .A0(\je/dctdu_ram_do[9] ), 
    .F0(\je/dctdu_ram_do_i[9] ), .F1(\je/dctdu_ram_do_i[8] ));
  SLICE_3916 SLICE_3916( .D1(\je.dctdu_ram_do[17] ), 
    .B1(\je/mult1_inf_abs1_a_0[15] ), .A1(\je/dctdu_ram_do[15] ), 
    .D0(\je/mult1_inf_abs1_a_0[9] ), .C0(\je.dctdu_ram_do[17] ), 
    .A0(\je/dctdu_ram_do[9] ), .F0(\je/mult1_un59_sum_0 ), 
    .F1(\je/mult1_un17_sum_0 ));
  SLICE_3917 SLICE_3917( .A0(\je/dctdu_ram_do[10] ), 
    .F0(\je/dctdu_ram_do_i[10] ));
  SLICE_3918 SLICE_3918( .D1(\je/mult1_inf_abs1_a_0[11] ), 
    .C1(\je/dctdu_ram_do[11] ), .B1(\je.dctdu_ram_do[17] ), 
    .C0(\je/dctdu_ram_do[10] ), .B0(\je/mult1_inf_abs1_a_0[10] ), 
    .A0(\je.dctdu_ram_do[17] ), .F0(\je/mult1_un52_sum_0 ), 
    .F1(\je/mult1_un45_sum_0 ));
  SLICE_3919 SLICE_3919( .D0(\je/dctdu_ram_do[11] ), 
    .F0(\je/dctdu_ram_do_i[11] ));
  SLICE_3921 SLICE_3921( .C0(\je/dctdu_ram_do[12] ), 
    .F0(\je/dctdu_ram_do_i[12] ));
  SLICE_3922 SLICE_3922( .C1(\je/dctdu_ram_do[14] ), 
    .B1(\je/mult1_inf_abs1_a_0[14] ), .A1(\je.dctdu_ram_do[17] ), 
    .D0(\je.dctdu_ram_do[17] ), .C0(\je/mult1_inf_abs1_a_0[12] ), 
    .B0(\je/dctdu_ram_do[12] ), .F0(\je/mult1_un38_sum_0 ), 
    .F1(\je/mult1_un24_sum_0 ));
  SLICE_3923 SLICE_3923( .A0(\je/dctdu_ram_do[13] ), 
    .F0(\je/dctdu_ram_do_i[13] ));
  SLICE_3924 SLICE_3924( .DI1(\je/dct/vertical_scan_0 ), 
    .D1(\je/dct/vertical_scan ), .C1(\je/dct/c_state[1] ), .B1(\je/dct/N_70 ), 
    .A1(\je/dct/N_96 ), .D0(\je/dct/vertical_scan ), .C0(\je/du_ram_do[7] ), 
    .A0(\je/dctdu_ram_do[13] ), .CLK(pclk_c), .Q1(\je/dct/vertical_scan ), 
    .F0(\je/dct/N_4655 ), .F1(\je/dct/vertical_scan_0 ));
  SLICE_3925 SLICE_3925( .D0(\je/dctdu_ram_do[14] ), 
    .F0(\je/dctdu_ram_do_i[14] ));
  SLICE_3929 SLICE_3929( .B0(\je/dctdu_ram_do[16] ), 
    .F0(\je/dctdu_ram_do_i[16] ));
  SLICE_3930 SLICE_3930( .DI1(\je/mult1_inf_abs1_reti[4] ), 
    .D1(\je.dctdu_ram_do[17] ), .C1(\je/dctdu_ram_do[4] ), 
    .A1(\je/mult1_inf_abs1_a_0[4] ), .D0(\je/mult1_inf_abs1_a_0[16] ), 
    .C0(\je/dctdu_ram_do[16] ), .A0(\je.dctdu_ram_do[17] ), .CE(\je/N_101_0 ), 
    .CLK(pclk_c), .Q1(\je/mult1_un94_sum_0 ), .F0(\je/mult1_un10_sum_0 ), 
    .F1(\je/mult1_inf_abs1_reti[4] ));
  SLICE_3932 SLICE_3932( .D1(\je/img_col_p[1] ), .B1(\je/N_36 ), 
    .A1(\je/N_35 ), .B0(\je/c_state[5] ), .A0(\je/img_col_p[1] ), 
    .F0(\je/img_col_pc_3 ), .F1(\je/N_34_0 ));
  SLICE_3934 SLICE_3934( .D1(\je/mult1_un45_sum[8] ), 
    .C1(\je/mult1_un52_sum1[4] ), .B1(\je/mult1_un52_sum0[4] ), 
    .A1(\je/mult1_un2_temp_b[5] ), .D0(\je/mult1_un2_temp_b[7] ), 
    .C0(\je/mult1_un52_sum0[6] ), .B0(\je/mult1_un52_sum1[6] ), 
    .A0(\je/mult1_un45_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIAMNTND ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIU2VIMB1 ));
  SLICE_3938 SLICE_3938( .D1(\je/mult1_un17_sum0[5] ), 
    .C1(\je/mult1_un10_sum[8] ), .B1(\je/mult1_un17_sum1[5] ), 
    .A1(\je/mult1_un2_temp_b[6] ), .D0(\je/mult1_un38_sum[8] ), 
    .C0(\je/mult1_un45_sum0[5] ), .B0(\je/mult1_un45_sum1[5] ), 
    .A0(\je/mult1_un2_temp_b[6] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNIIBK5V93 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNI8SL81K2 ));
  SLICE_3940 SLICE_3940( .DI1(\je/mult1_un2_temp_b[7]/sig_078/FeedThruLUT ), 
    .A1(\je/mult1_un2_temp_b[7] ), .D0(\je/mult1_un38_sum0[6] ), 
    .C0(\je/mult1_un38_sum1[6] ), .B0(\je/mult1_un31_sum[8] ), 
    .A0(\je/mult1_un2_temp_b[7] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un2_temp_b_reto[7] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIGO2DJR2 ), 
    .F1(\je/mult1_un2_temp_b[7]/sig_078/FeedThruLUT ));
  SLICE_3942 SLICE_3942( .D1(\je/mult1_un31_sum[8] ), 
    .C1(\je/mult1_un2_temp_b[6] ), .B1(\je/mult1_un38_sum1[5] ), 
    .A1(\je/mult1_un38_sum0[5] ), .D0(\je/mult1_un2_temp_b[6] ), 
    .C0(\je/mult1_un31_sum1[5] ), .B0(\je/mult1_un24_sum[8] ), 
    .A0(\je/mult1_un31_sum0[5] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNIQD0N1M ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2 ));
  SLICE_3947 SLICE_3947( .DI1(\je/mult1_inf_abs0_reti_Z[7]$n10 ), 
    .D1(\je/mult1_inf_abs0_a_1_c4_reti ), .C1(\je/m135_ns ), 
    .B1(\je/if_m2_0_a2_0_reti ), .A1(\je/N_3906_reti ), 
    .D0(\je/mult1_un2_temp_b_ac0_13 ), .C0(\je/mult1_inf_abs0[7] ), 
    .A0(\je/mult1_un3_sum_c7 ), .CLK(pclk_c), .Q1(\je/mult1_inf_abs0[7] ), 
    .F0(\je/mult1_un10_sum_0_axb_8 ), .F1(\je/mult1_inf_abs0_reti_Z[7]$n10 ));
  SLICE_3948 SLICE_3948( .DI1(\je/mult1_temp_b_2_a0_5_reti[7] ), 
    .C1(\je/mult1_inf_abs0_reti_Z[5] ), .A1(\je/mult1_inf_abs0_reti_Z[6] ), 
    .D0(\je/mult1_inf_abs0[7] ), .C0(\je/mult1_temp_b_2_a0_4[7] ), 
    .B0(\je/mult1_temp_b_2_a0_5[7] ), .A0(\je/mult1_un3_sum[6] ), .CLK(pclk_c), 
    .Q1(\je/mult1_temp_b_2_a0_5[7] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II ), 
    .F1(\je/mult1_temp_b_2_a0_5_reti[7] ));
  SLICE_3949 SLICE_3949( .DI1(\je/wb_bc_tmp_3 ), .D1(\je/wb_bc_tmp[4] ), 
    .C1(\je/N_1653 ), .B1(\je/N_1635 ), .A1(\je/un1_wb_bc_tmp_cry_3_0_S1 ), 
    .D0(\je/acht_bb_rom_d_i[14] ), .C0(\je/N_4447 ), .B0(\je/wb_bc_tmp[4] ), 
    .A0(\je/c_state[5] ), .CLK(pclk_c), .Q1(\je/wb_bc_tmp[4] ), 
    .F0(\je/N_4449 ), .F1(\je/wb_bc_tmp_3 ));
  SLICE_3950 SLICE_3950( .DI1(\je/zzdu_ram_we_0 ), .D1(\je/c_state[4] ), 
    .C1(\je/c_state[1] ), .B1(\je/c_state[0] ), .A1(\je/zzdu_ram_wec_1 ), 
    .D0(\je/c_state[5] ), .C0(\je/c_state[2] ), .B0(\je/c_state[3] ), 
    .CLK(pclk_c), .Q1(\je/zzdu_ram_we ), .F0(\je/zzdu_ram_wec_1 ), 
    .F1(\je/zzdu_ram_we_0 ));
  SLICE_3951 SLICE_3951( .D1(\je/du_ac0[9] ), .C1(\je/diff_DC[9] ), 
    .A1(\je/N_98_1 ), .D0(\je/diff_DC[11] ), .B0(\je/N_98_1 ), 
    .A0(\je/du_ac0[11] ), .F0(\je/du_ac0_RNIHCGJ[11] ), 
    .F1(\je/du_ac0_RNIVQC41[9] ));
  SLICE_3953 SLICE_3953( .D1(\je/N_98_1 ), .C1(\je/diff_DC[0] ), 
    .A1(\je/du_ac0[0] ), .C0(\je/du_ac0[10] ), .B0(\je/diff_DC[10] ), 
    .A0(\je/N_98_1 ), .F0(\je/du_ac0_RNIFAGJ[10] ), .F1(\je/un1_du_ac0_2 ));
  SLICE_3954 SLICE_3954( .DI1(\je/diff_DC_en[14] ), .C1(\je/diff_DC[14] ), 
    .B1(\je/un1_diff_DC26_1_0_a3 ), .A1(\je/un1_zzdu_ram_do_s_14_0_S0 ), 
    .D0(\je/diff_DC[14] ), .C0(\je/diff_DC[10] ), .B0(\je/diff_DC[11] ), 
    .A0(\je/diff_DC[8] ), .LSR(\je/c_state_RNID7KG[3] ), .CLK(pclk_c), 
    .Q1(\je/diff_DC[14] ), .F0(\je/m181_e_8 ), .F1(\je/diff_DC_en[14] ));
  SLICE_3957 SLICE_3957( .D1(\je/du_ac0[7] ), .C1(\je/N_98_1 ), 
    .B1(\je/diff_DC[7] ), .D0(\je/N_98_1 ), .B0(\je/diff_DC[8] ), 
    .A0(\je/du_ac0[8] ), .F0(\je/du_ac0_RNITOC41[8] ), 
    .F1(\je/du_ac0_RNIRMC41[7] ));
  SLICE_3961 SLICE_3961( .C1(\je/du_ac0[5] ), .B1(\je/diff_DC[5] ), 
    .A1(\je/N_98_1 ), .C0(\je/du_ac0[6] ), .B0(\je/N_98_1 ), 
    .A0(\je/diff_DC[6] ), .F0(\je/du_ac0_RNIPKC41[6] ), 
    .F1(\je/du_ac0_RNINIC41[5] ));
  SLICE_3963 SLICE_3963( .D1(\je/mult1_un3_sum[2] ), 
    .C1(\je/mult1_inf_abs0[2] ), .B1(\je/mult1_un3_sum_c2 ), 
    .A1(\je/mult1_inf_abs0[3] ), 
    .D0(\je.un5_QNT_DU.if_generate_plus.mult1_un3_sum_c3 ), 
    .C0(\je/mult1_inf_abs0[5] ), .B0(\je/mult1_inf_abs0[3] ), 
    .A0(\je/mult1_inf_abs0[4] ), .F0(\je/mult1_un3_sum[5] ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_6_RNITQ98H ));
  SLICE_3967 SLICE_3967( .D1(\je/img_x[7] ), .C1(\je/un5_img_col_cry_4_0_S0 ), 
    .B1(\je/N_100 ), .C0(\je/un5_img_col_cry_2_0_S1 ), .B0(\je/img_x[6] ), 
    .A0(\je/N_100 ), .F0(\je/N_1998 ), .F1(\je/N_1999 ));
  SLICE_3968 SLICE_3968( .DI1(\je/img_x_esr_RNI5472[3]$n46 ), 
    .A1(\je/img_x[3] ), .D0(\je/img_x[3] ), .B0(\je/N_100 ), .CE(\je/N_34_0 ), 
    .LSR(\je/N_44_1 ), .CLK(pclk_c), .Q1(\je/img_x[3] ), .F0(\je/N_1995 ), 
    .F1(\je/img_x_esr_RNI5472[3]$n46 ));
  SLICE_3969 SLICE_3969( .D0(\je/N_100 ), .C0(\je/img_x[5] ), 
    .B0(\je/un5_img_col_cry_2_0_S0 ), .F0(\je/N_1997 ));
  SLICE_3970 SLICE_3970( .D1(\je/un5_img_col_cry_4_0_S1 ), .B1(\je/N_100 ), 
    .A1(\je/img_x[8] ), .D0(\je/img_x[9] ), .C0(\je/N_100 ), 
    .A0(\je/un5_img_col_cry_6_0_S0 ), .F0(\je/N_2001 ), .F1(\je/N_2000 ));
  SLICE_3974 SLICE_3974( .DI1(\je/N_2394_0 ), .D1(\je/cb_bb_tmp[12] ), 
    .B1(\je/c_state[1] ), .D0(\je/wb_bit_buf[18] ), .B0(\je/wb_bb_tmp[18] ), 
    .A0(\je/c_state[1] ), .CE(\je/un1_c_state_17_0_i ), .CLK(pclk_c), 
    .Q1(\je/cb_bb_mask[12] ), .F0(\je/N_3494 ), .F1(\je/N_2394_0 ));
  SLICE_3978 SLICE_3978( .D1(\je/dctdu_ram_do_o[2] ), 
    .C1(\je/mult1_inf_abs1_a_0_o[2] ), .A1(\je/dctdu_ram_do_o[17] ), 
    .D0(\je/dctdu_ram_do_o[17] ), .B0(\je/mult1_inf_abs1_a_0_o[0] ), 
    .A0(\je/dctdu_ram_do_o[0] ), .F0(\je/mult1_inf_abs1[0] ), 
    .F1(\je/mult1_inf_abs1[2] ));
  SLICE_3982 SLICE_3982( .D0(\je/wb_bc_tmp[2] ), .C0(\je/N_4421 ), 
    .F0(\je/m20_2_03_3_1 ));
  SLICE_3986 SLICE_3986( .D0(\je/mult1_un73_sum[8] ), 
    .B0(\je/mult1_un80_sum1[1] ), .A0(\je/mult1_un80_sum0[1] ), 
    .F0(\je/mult1_un80_sum[1] ));
  SLICE_3987 SLICE_3987( .D0(\je/wb_bit_buf[13] ), .B0(\je/wb_bb_tmp[13] ), 
    .A0(\je/c_state[3] ), .F0(\je/N_4456 ));
  SLICE_3988 SLICE_3988( .D1(\je/wb_bit_buf[14] ), .B1(\je/c_state[3] ), 
    .A1(\je/wb_bb_tmp[14] ), .D0(\je/N_4265_0 ), .C0(\je/c_state[3] ), 
    .B0(\je/N_312 ), .A0(\je/c_state[0] ), .F0(\je/c_state_d[36] ), 
    .F1(\je/N_4458 ));
  SLICE_3992 SLICE_3992( .C1(\je/wb_bit_buf[17] ), .B1(\je/c_state[1] ), 
    .A1(\je/wb_bb_tmp[17] ), .D0(\je/wb_bc_tmp[1] ), .C0(\je/wb_bb_tmp[17] ), 
    .B0(\je/wb_bb_tmp[15] ), .F0(\je/N_4461 ), .F1(\je/N_3481 ));
  SLICE_3994 SLICE_3994( .D1(\je/dctdu_ram_do_o[5] ), 
    .C1(\je/dctdu_ram_do_o[3] ), .B1(\je/dctdu_ram_do_o[4] ), 
    .A1(\je/dctdu_ram_do_o[6] ), .D0(\je/mult1_inf_abs1_a_0_o[3] ), 
    .B0(\je/dctdu_ram_do_o[17] ), .A0(\je/dctdu_ram_do_o[3] ), 
    .F0(\je/mult1_inf_abs1[3] ), .F1(\je/I_9_2_and ));
  SLICE_3995 SLICE_3995( .D1(\je/dctdu_ram_do_o[1] ), 
    .C1(\je/dctdu_ram_do_o[17] ), .A1(\je/mult1_inf_abs1_a_0_o[1] ), 
    .D0(\je/dctdu_ram_do_o[0] ), .C0(\je/dctdu_ram_do_o[1] ), 
    .B0(\je/fdtbl_rom_d_o[7] ), .A0(\je/dctdu_ram_do_o[2] ), 
    .F0(\je/I_9_1_and ), .F1(\je/mult1_inf_abs1[1] ));
  SLICE_3997 SLICE_3997( .D1(\je/cb_bit_buf[7] ), .C1(\je/cb_bb_mask[7] ), 
    .B1(\je/c_state[2] ), .C0(\je/cb_bit_buf[3] ), .B0(\je/cb_bb_mask[3] ), 
    .A0(\je/c_state[2] ), .F0(\je/N_4282 ), .F1(\je/N_143 ));
  SLICE_3998 SLICE_3998( .DI1(\je/c_state[5]/sig_146/FeedThruLUT ), 
    .B1(\je/c_state[5] ), .D0(\je/b_state[5] ), .C0(\je/c_state[2] ), 
    .CE(\je/un1_c_state_31_0_0 ), .CLK(pclk_c), .Q1(\je/b_state[5] ), 
    .F0(\je/N_245 ), .F1(\je/c_state[5]/sig_146/FeedThruLUT ));
  SLICE_3999 SLICE_3999( .DI1(\je/N_55 ), .D1(\je/N_155 ), 
    .C1(\je/diff_DC[12] ), .B1(\je/N_187 ), .A1(\je/N_154 ), 
    .C0(\je/cb_bb_mask[12] ), .B0(\je/c_state[2] ), .A0(\je/cb_bit_buf[12] ), 
    .CE(\je/un1_c_state_21_0_i ), .CLK(pclk_c), .Q1(\je/cb_bit_buf[12] ), 
    .F0(\je/N_155 ), .F1(\je/N_55 ));
  SLICE_4000 SLICE_4000( .C1(\je/c_state[2] ), .B1(\je/cb_bb_mask[9] ), 
    .A1(\je/cb_bit_buf[9] ), .D0(\je/cb_bb_mask[0] ), .B0(\je/c_state[2] ), 
    .A0(\je/cb_bit_buf[0] ), .F0(\je/N_152 ), .F1(\je/N_4278 ));
  SLICE_4001 SLICE_4001( .C1(\je/cb_bit_buf[1] ), .B1(\je/cb_bb_mask[1] ), 
    .A1(\je/c_state[2] ), .D0(\je/c_state[2] ), .C0(\je/cb_bb_mask[8] ), 
    .B0(\je/cb_bit_buf[8] ), .F0(\je/N_146 ), .F1(\je/N_4287 ));
  SLICE_4002 SLICE_4002( .C1(\je/c_state[2] ), .B1(\je/cb_bb_mask[10] ), 
    .A1(\je/cb_bit_buf[10] ), .D0(\je/c_state[2] ), .B0(\je/cb_bb_mask[4] ), 
    .A0(\je/cb_bit_buf[4] ), .F0(\je/N_149 ), .F1(\je/N_140 ));
  SLICE_4006 SLICE_4006( .C1(\je/cb_bb_mask[5] ), .B1(\je/c_state[2] ), 
    .A1(\je/cb_bit_buf[5] ), .D0(\je/cb_bit_buf[2] ), .C0(\je/cb_bb_mask[2] ), 
    .A0(\je/c_state[2] ), .F0(\je/N_4290 ), .F1(\je/N_4284 ));
  SLICE_4012 SLICE_4012( .DI1(\je/N_3098_0$n31 ), .D1(\je/c_state[1] ), 
    .B1(\je/zzdu_ram_do[14] ), .D0(\je/wb_bb_tmp[12] ), 
    .B0(\je/wb_bit_buf[12] ), .A0(\je/c_state[1] ), .CE(\je/un1_DCY13_5_0_i ), 
    .CLK(pclk_c), .Q1(\je/DCU[14] ), .F0(\je/N_3416 ), .F1(\je/N_3098_0$n31 ));
  SLICE_4014 SLICE_4014( .D1(\je/mult1_un73_sum0[5] ), 
    .B1(\je/mult1_un73_sum1[5] ), .A1(\je/mult1_un66_sum[8] ), 
    .D0(\je/mult1_un66_sum[8] ), .C0(\je/mult1_un80_sum0[0] ), 
    .B0(\je/mult1_un73_sum0[8] ), .A0(\je/mult1_un80_sum1[0] ), 
    .F0(\je/QNT_DU_ret_9_RNI01GFJ ), .F1(\je/mult1_un73_sum[5] ));
  SLICE_4015 SLICE_4015( .D0(\je/mult1_un73_sum0[1] ), 
    .B0(\je/mult1_un66_sum[8] ), .A0(\je/mult1_un73_sum1[1] ), 
    .F0(\je/mult1_un73_sum[1] ));
  SLICE_4016 SLICE_4016( .D1(\je/mult1_un73_sum1[3] ), 
    .C1(\je/mult1_un66_sum[8] ), .A1(\je/mult1_un73_sum0[3] ), 
    .D0(\je/mult1_un73_sum1[6] ), .C0(\je/mult1_un73_sum0[6] ), 
    .B0(\je/mult1_un66_sum[8] ), .F0(\je/mult1_un73_sum[6] ), 
    .F1(\je/mult1_un73_sum[3] ));
  SLICE_4017 SLICE_4017( .D1(\je/mult1_un73_sum1[4] ), 
    .C1(\je/mult1_un73_sum0[4] ), .B1(\je/mult1_un66_sum[8] ), 
    .C0(\je/mult1_un73_sum1[2] ), .B0(\je/mult1_un73_sum0[2] ), 
    .A0(\je/mult1_un66_sum[8] ), .F0(\je/mult1_un73_sum[2] ), 
    .F1(\je/mult1_un73_sum[4] ));
  SLICE_4022 SLICE_4022( .D1(\je/mult1_un2_temp_b[5] ), 
    .C1(\je/mult1_un24_sum[8] ), .B1(\je/mult1_un31_sum1[4] ), 
    .A1(\je/mult1_un31_sum0[4] ), .D0(\je/mult1_un45_sum1[4] ), 
    .C0(\je/mult1_un2_temp_b[5] ), .B0(\je/mult1_un45_sum0[4] ), 
    .A0(\je/mult1_un38_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI68DP751 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNI6VPCB22 ));
  SLICE_4027 SLICE_4027( .D1(\je/mult1_un24_sum1[4] ), 
    .C1(\je/mult1_un2_temp_b[5] ), .B1(\je/mult1_un17_sum[8] ), 
    .A1(\je/mult1_un24_sum0[4] ), .D0(\je/mult1_un24_sum0[2] ), 
    .C0(\je/mult1_un24_sum1[2] ), .B0(\je/mult1_un2_temp_b[3] ), 
    .A0(\je/mult1_un17_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_20_RNILD1KF7 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIC2NRSH3 ));
  SLICE_4029 SLICE_4029( .D1(\je/mult1_un38_sum0[3] ), 
    .C1(\je/mult1_un2_temp_b[4] ), .B1(\je/mult1_un38_sum1[3] ), 
    .A1(\je/mult1_un31_sum[8] ), .D0(\je/mult1_un24_sum0[3] ), 
    .C0(\je/mult1_un24_sum1[3] ), .B0(\je/mult1_un2_temp_b[4] ), 
    .A0(\je/mult1_un17_sum[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIB2NRSH3 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIF1PB6E ));
  SLICE_4030 SLICE_4030( .D1(\je/mult1_un2_temp_b[4] ), 
    .C1(\je/mult1_un52_sum0[3] ), .B1(\je/mult1_un45_sum[8] ), 
    .A1(\je/mult1_un52_sum1[3] ), .D0(\je/mult1_un24_sum[8] ), 
    .C0(\je/mult1_un31_sum0[3] ), .B0(\je/mult1_un31_sum1[3] ), 
    .A0(\je/mult1_un2_temp_b[4] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNI5VPCB22 ), 
    .F1(\je/fdtbl_rom_data_2_0_dreg_ret_21_RNIT2VIMB1 ));
  SLICE_4032 SLICE_4032( .DI1(\je/mult1_un38_sum[8]$n28 ), 
    .C1(\je/mult1_un38_sum1[8] ), .B1(\je/mult1_un31_sum[8] ), 
    .A1(\je/mult1_un38_sum0[8] ), .D0(\je/mult1_un2_temp_b[5] ), 
    .C0(\je/mult1_un38_sum1[4] ), .B0(\je/mult1_un38_sum0[4] ), 
    .A0(\je/mult1_un31_sum[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un38_sum_o[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_22_RNIG1PB6E ), 
    .F1(\je/mult1_un38_sum[8]$n28 ));
  SLICE_4038 SLICE_4038( .DI1(\je/dcht_bb_rom_a_3 ), .D1(\je/dct_comp_sel[1] ), 
    .C1(\je/N_94_1 ), .B1(\je/dct_comp_sel[0] ), .A1(\je/dcht_bb_rom_a[4] ), 
    .D0(\je/dcht_bb_rom_a[4] ), .C0(\je/dcht_bb_rom_a[0] ), 
    .A0(\je/dcht_bb_rom_a[2] ), .CLK(pclk_c), .Q1(\je/dcht_bb_rom_a[4] ), 
    .F0(\je/ram_rom/m23_ns_1 ), .F1(\je/dcht_bb_rom_a_3 ));
  SLICE_4041 SLICE_4041( .A1(\je/dct/tmp11[9] ), .B0(\je/dct/tmp_du[6][0] ), 
    .F0(\je/dct/tmp_du[6]_i[0] ), .F1(\je/dct/tmp11_i[9] ));
  SLICE_4043 SLICE_4043( .B1(\je/dct/tmp11[15] ), .A0(\je/dct/tmp_du[6][1] ), 
    .F0(\je/dct/tmp_du[6]_i[1] ), .F1(\je/dct/tmp11_i[15] ));
  SLICE_4045 SLICE_4045( .C1(\je/dct/tmp_du[6][12] ), 
    .C0(\je/dct/tmp_du[6][2] ), .F0(\je/dct/tmp_du[6]_i[2] ), 
    .F1(\je/dct/tmp_du[6]_i[12] ));
  SLICE_4047 SLICE_4047( .D1(\je/dct/tmp_du[6][3] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[2][3] ), 
    .A0(\je/dct/tmp_du[6][3] ), .F0(\je/dct/tmp_du[6]_i[3] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[3] ));
  SLICE_4049 SLICE_4049( .D1(\je/dct/tmp_du[6][7] ), 
    .C0(\je/dct/tmp_du[6][4] ), .F0(\je/dct/tmp_du[6]_i[4] ), 
    .F1(\je/dct/tmp_du[6]_i[7] ));
  SLICE_4051 SLICE_4051( .B0(\je/dct/tmp_du[6][5] ), 
    .F0(\je/dct/tmp_du[6]_i[5] ));
  SLICE_4053 SLICE_4053( .A1(\je/dct/tmp_du[6][17] ), 
    .A0(\je/dct/tmp_du[6][6] ), .F0(\je/dct/tmp_du[6]_i[6] ), 
    .F1(\je/dct/tmp_du[6]_i[17] ));
  SLICE_4057 SLICE_4057( .C0(\je/dct/tmp_du[6][8] ), 
    .F0(\je/dct/tmp_du[6]_i[8] ));
  SLICE_4059 SLICE_4059( .B1(\je/dct/tmp_du[6][15] ), 
    .B0(\je/dct/tmp_du[6][9] ), .F0(\je/dct/tmp_du[6]_i[9] ), 
    .F1(\je/dct/tmp_du[6]_i[15] ));
  SLICE_4061 SLICE_4061( .B0(\je/dct/tmp_du[6][10] ), 
    .F0(\je/dct/tmp_du[6]_i[10] ));
  SLICE_4063 SLICE_4063( .A1(\je/dct/tmp_du[6][13] ), 
    .D0(\je/dct/tmp_du[6][11] ), .F0(\je/dct/tmp_du[6]_i[11] ), 
    .F1(\je/dct/tmp_du[6]_i[13] ));
  SLICE_4069 SLICE_4069( .C1(\je/dct/tmp_du[6][16] ), 
    .B0(\je/dct/tmp_du[6][14] ), .F0(\je/dct/tmp_du[6]_i[14] ), 
    .F1(\je/dct/tmp_du[6]_i[16] ));
  SLICE_4076 SLICE_4076( .D1(\je/dct/tmp_du[2][8] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[6][8] ), 
    .D0(\je/dct/tmp_du[6][17] ), .C0(\je/dct/dctdu_w_idx[2] ), 
    .B0(\je/dct/tmp_du[2][17] ), .F0(\je/dct/dctdu_w_d_RNO_4[17] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[8] ));
  SLICE_4095 SLICE_4095( .DI1(\je/dct/tmp_du[1]_RNO[17] ), 
    .D1(\je/dct/tmp3[17] ), .B1(\je/dct/c_state[3] ), .A1(\je/dct/N_4579 ), 
    .D0(\je/dct/dctdu_w_idx[2] ), .C0(\je/dct/tmp_du[1][17] ), 
    .B0(\je/dct/tmp_du[5][17] ), .CE(\je/dct/un1_tmp_du[7]11_12_0 ), 
    .CLK(pclk_c), .Q1(\je/dct/tmp_du[1][17] ), 
    .F0(\je/dct/dctdu_w_d_RNO_0[17] ), .F1(\je/dct/tmp_du[1]_RNO[17] ));
  SLICE_4097 SLICE_4097( .D1(\je/dct/tmp_du[6][2] ), 
    .B1(\je/dct/tmp_du[2][2] ), .A1(\je/dct/dctdu_w_idx[2] ), 
    .C0(\je/dct/tmp_du[3][17] ), .B0(\je/dct/tmp_du[7][17] ), 
    .A0(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_d_RNO_1[17] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[2] ));
  SLICE_4099 SLICE_4099( .C1(\je/dct/tmp_du[7][15] ), 
    .B1(\je/dct/tmp_du[3][15] ), .A1(\je/dct/dctdu_w_idx[2] ), 
    .D0(\je/dct/dctdu_w_idx[2] ), .C0(\je/dct/tmp_du[1][16] ), 
    .B0(\je/dct/tmp_du[5][16] ), .F0(\je/dct/dctdu_w_d_RNO_0[16] ), 
    .F1(\je/dct/dctdu_w_d_RNO_1[15] ));
  SLICE_4101 SLICE_4101( .D1(\je/dct/tmp_du[2][6] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[6][6] ), 
    .D0(\je/dct/tmp_du[3][16] ), .B0(\je/dct/dctdu_w_idx[2] ), 
    .A0(\je/dct/tmp_du[7][16] ), .F0(\je/dct/dctdu_w_d_RNO_1[16] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[6] ));
  SLICE_4103 SLICE_4103( .C1(\je/dct/dctdu_w_idx[2] ), 
    .B1(\je/dct/tmp_du[1][9] ), .A1(\je/dct/tmp_du[5][9] ), 
    .D0(\je/dct/tmp_du[5][15] ), .C0(\je/dct/tmp_du[1][15] ), 
    .B0(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_d_RNO_0[15] ), 
    .F1(\je/dct/dctdu_w_d_RNO_0[9] ));
  SLICE_4107 SLICE_4107( .D1(\je/dct/tmp_du[7][14] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[3][14] ), 
    .D0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[1][14] ), 
    .A0(\je/dct/tmp_du[5][14] ), .F0(\je/dct/dctdu_w_d_RNO_0[14] ), 
    .F1(\je/dct/dctdu_w_d_RNO_1[14] ));
  SLICE_4111 SLICE_4111( .D1(\je/dct/dctdu_w_idx[2] ), 
    .B1(\je/dct/tmp_du[1][12] ), .A1(\je/dct/tmp_du[5][12] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[5][13] ), 
    .A0(\je/dct/tmp_du[1][13] ), .F0(\je/dct/dctdu_w_d_RNO_0[13] ), 
    .F1(\je/dct/dctdu_w_d_RNO_0[12] ));
  SLICE_4113 SLICE_4113( .D1(\je/dct/tmp_du[1][10] ), 
    .B1(\je/dct/tmp_du[5][10] ), .A1(\je/dct/dctdu_w_idx[2] ), 
    .C0(\je/dct/tmp_du[3][13] ), .B0(\je/dct/dctdu_w_idx[2] ), 
    .A0(\je/dct/tmp_du[7][13] ), .F0(\je/dct/dctdu_w_d_RNO_1[13] ), 
    .F1(\je/dct/dctdu_w_d_RNO_0[10] ));
  SLICE_4117 SLICE_4117( .C1(\je/dct/tmp_du[7][10] ), 
    .B1(\je/dct/dctdu_w_idx[2] ), .A1(\je/dct/tmp_du[3][10] ), 
    .D0(\je/dct/tmp_du[7][12] ), .B0(\je/dct/tmp_du[3][12] ), 
    .A0(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_d_RNO_1[12] ), 
    .F1(\je/dct/dctdu_w_d_RNO_1[10] ));
  SLICE_4119 SLICE_4119( .C1(\je/dct/tmp_du[3][11] ), 
    .B1(\je/dct/dctdu_w_idx[2] ), .A1(\je/dct/tmp_du[7][11] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[1][11] ), 
    .A0(\je/dct/tmp_du[5][11] ), .F0(\je/dct/dctdu_w_d_RNO_0[11] ), 
    .F1(\je/dct/dctdu_w_d_RNO_1[11] ));
  SLICE_4129 SLICE_4129( .D1(\je/dct/un1_tmp6 ), .C1(\je/dct/dctdu_w_idx[2] ), 
    .A1(\je/dct/tmp_du[5][0] ), .D0(\je/dct/dctdu_w_idx[2] ), 
    .C0(\je/dct/tmp_du[3][9] ), .A0(\je/dct/tmp_du[7][9] ), 
    .F0(\je/dct/dctdu_w_d_RNO_1[9] ), .F1(\je/dct/dctdu_w_d_RNO_0[0] ));
  SLICE_4131 SLICE_4131( .D1(\je/dct/tmp_du[3][8] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[7][8] ), 
    .D0(\je/dct/tmp_du[1][8] ), .B0(\je/dct/tmp_du[5][8] ), 
    .A0(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_d_RNO_0[8] ), 
    .F1(\je/dct/dctdu_w_d_RNO_1[8] ));
  SLICE_4135 SLICE_4135( .D1(\je/dct/tmp_du[7][1] ), 
    .B1(\je/dct/tmp_du[3][1] ), .A1(\je/dct/dctdu_w_idx[2] ), 
    .D0(\je/dct/dctdu_w_idx[2] ), .C0(\je/dct/tmp_du[1][7] ), 
    .A0(\je/dct/tmp_du[5][7] ), .F0(\je/dct/dctdu_w_d_RNO_0[7] ), 
    .F1(\je/dct/dctdu_w_d_RNO_1[1] ));
  SLICE_4137 SLICE_4137( .C1(\je/dct/tmp_du[5][1] ), 
    .B1(\je/dct/dctdu_w_idx[2] ), .A1(\je/dct/tmp_du[1][1] ), 
    .C0(\je/dct/tmp_du[7][7] ), .B0(\je/dct/dctdu_w_idx[2] ), 
    .A0(\je/dct/tmp_du[3][7] ), .F0(\je/dct/dctdu_w_d_RNO_1[7] ), 
    .F1(\je/dct/dctdu_w_d_RNO_0[1] ));
  SLICE_4139 SLICE_4139( .D1(\je/dct/dctdu_w_idx[2] ), 
    .C1(\je/dct/tmp_du[7][0] ), .A1(\je/dct/tmp_du[3][0] ), 
    .C0(\je/dct/tmp_du[5][6] ), .B0(\je/dct/tmp_du[1][6] ), 
    .A0(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_d_RNO_0[6] ), 
    .F1(\je/dct/dctdu_w_d_RNO_1[0] ));
  SLICE_4141 SLICE_4141( .C1(\je/dct/tmp_du[6][14] ), 
    .B1(\je/dct/dctdu_w_idx[2] ), .A1(\je/dct/tmp_du[2][14] ), 
    .C0(\je/dct/tmp_du[7][6] ), .B0(\je/dct/dctdu_w_idx[2] ), 
    .A0(\je/dct/tmp_du[3][6] ), .F0(\je/dct/dctdu_w_d_RNO_1[6] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[14] ));
  SLICE_4143 SLICE_4143( .D1(\je/dct/dctdu_w_idx[2] ), 
    .B1(\je/dct/tmp_du[6][5] ), .A1(\je/dct/tmp_du[2][5] ), 
    .C0(\je/dct/tmp_du[5][5] ), .B0(\je/dct/dctdu_w_idx[2] ), 
    .A0(\je/dct/tmp_du[1][5] ), .F0(\je/dct/dctdu_w_d_RNO_0[5] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[5] ));
  SLICE_4145 SLICE_4145( .D1(\je/dct/dctdu_w_idx[2] ), 
    .B1(\je/dct/tmp_du[6][13] ), .A1(\je/dct/tmp_du[2][13] ), 
    .C0(\je/dct/tmp_du[7][5] ), .B0(\je/dct/tmp_du[3][5] ), 
    .A0(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_d_RNO_1[5] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[13] ));
  SLICE_4147 SLICE_4147( .D1(\je/dct/dctdu_w_idx[2] ), 
    .B1(\je/dct/tmp_du[6][12] ), .A1(\je/dct/tmp_du[2][12] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[5][4] ), 
    .A0(\je/dct/tmp_du[1][4] ), .F0(\je/dct/dctdu_w_d_RNO_0[4] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[12] ));
  SLICE_4149 SLICE_4149( .D1(\je/dct/tmp_du[2][11] ), 
    .C1(\je/dct/tmp_du[6][11] ), .A1(\je/dct/dctdu_w_idx[2] ), 
    .D0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[3][4] ), 
    .A0(\je/dct/tmp_du[7][4] ), .F0(\je/dct/dctdu_w_d_RNO_1[4] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[11] ));
  SLICE_4151 SLICE_4151( .D1(\je/dct/dctdu_w_idx[2] ), 
    .C1(\je/dct/tmp_du[6][10] ), .A1(\je/dct/tmp_du[2][10] ), 
    .C0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[5][3] ), 
    .A0(\je/dct/tmp_du[1][3] ), .F0(\je/dct/dctdu_w_d_RNO_0[3] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[10] ));
  SLICE_4153 SLICE_4153( .C1(\je/dct/tmp_du[2][9] ), 
    .B1(\je/dct/dctdu_w_idx[2] ), .A1(\je/dct/tmp_du[6][9] ), 
    .D0(\je/dct/tmp_du[3][3] ), .C0(\je/dct/dctdu_w_idx[2] ), 
    .B0(\je/dct/tmp_du[7][3] ), .F0(\je/dct/dctdu_w_d_RNO_1[3] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[9] ));
  SLICE_4155 SLICE_4155( .D1(\je/dct/tmp_du[2][7] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[6][7] ), 
    .C0(\je/dct/tmp_du[1][2] ), .B0(\je/dct/dctdu_w_idx[2] ), 
    .A0(\je/dct/tmp_du[5][2] ), .F0(\je/dct/dctdu_w_d_RNO_0[2] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[7] ));
  SLICE_4157 SLICE_4157( .D1(\je/dct/tmp_du[2][15] ), 
    .C1(\je/dct/dctdu_w_idx[2] ), .B1(\je/dct/tmp_du[6][15] ), 
    .D0(\je/dct/tmp_du[7][2] ), .B0(\je/dct/tmp_du[3][2] ), 
    .A0(\je/dct/dctdu_w_idx[2] ), .F0(\je/dct/dctdu_w_d_RNO_1[2] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[15] ));
  SLICE_4164 SLICE_4164( .DI1(\je/dct/tmp_du[1]_RNO[0] ), .D1(\je/dct/N_5272 ), 
    .C1(\je/dct/tmp3[3] ), .B1(\je/dct/c_state[3] ), .C0(\je/dct/tmp12[0] ), 
    .B0(\je/dct/un1_tmp6 ), .A0(\je/dct/N_141_0 ), 
    .CE(\je/dct/un1_tmp_du[7]11_12_0 ), .CLK(pclk_c), .Q1(\je/dct/un1_tmp6 ), 
    .F0(\je/dct/N_1077 ), .F1(\je/dct/tmp_du[1]_RNO[0] ));
  SLICE_4167 SLICE_4167( .C1(\je/dct/tmp_du[2][4] ), 
    .B1(\je/dct/tmp_du[6][4] ), .A1(\je/dct/dctdu_w_idx[2] ), 
    .D0(\je/dct/dctdu_w_idx[2] ), .B0(\je/dct/tmp_du[6][16] ), 
    .A0(\je/dct/tmp_du[2][16] ), .F0(\je/dct/dctdu_w_d_RNO_4[16] ), 
    .F1(\je/dct/dctdu_w_d_RNO_4[4] ));
  SLICE_4182 SLICE_4182( .DI1(\jdts/addr_lsb_0 ), .D1(\jdts/addr_lsb ), 
    .C1(\jdts/c_state[0] ), .B1(\jdts/c_state[3] ), 
    .A1(\jdts/un1_c_state_5_i_0 ), .C0(\jdts/c_state[2] ), 
    .A0(\jdts/c_state[1] ), .CLK(pclk_c), .Q1(\jdts/addr_lsb ), 
    .F0(\jdts/un1_c_state_5_i_0 ), .F1(\jdts/addr_lsb_0 ));
  SLICE_4187 SLICE_4187( .DI1(\jdts/row_cnt_3[2] ), .D1(\jdts/un1_row_cnt6_0 ), 
    .C1(\jdts/CO0 ), .B1(\jdts/row_cnt[2] ), .A1(\jdts/row_cnt[1] ), 
    .C0(\jdts/chg_col ), .B0(\jdts/un1_col_max_1_0 ), .A0(\jdts/row_cnt[0] ), 
    .CLK(pclk_c), .Q1(\jdts/row_cnt[2] ), .F0(\jdts/CO0 ), 
    .F1(\jdts/row_cnt_3[2] ));
  SLICE_4188 SLICE_4188( .DI1(\jdts/col_cnt_3[2] ), .D1(\jdts/col_cnt[2] ), 
    .C1(\jdts/un1_col_cnt8_0 ), .B1(\jdts/col_cnt[1] ), .A1(\jdts/CO0_0 ), 
    .D0(\jdts/col_cnt[0] ), .C0(\jdts/chg_col ), 
    .B0(\jdts/eoi_reg_7_sn_N_6_mux ), .A0(\jdts/c_state[0] ), .CLK(pclk_c), 
    .Q1(\jdts/col_cnt[2] ), .F0(\jdts/CO0_0 ), .F1(\jdts/col_cnt_3[2] ));
  SLICE_4189 SLICE_4189( .D0(\jdts/eoi_reg[15] ), .C0(\jdts/eoi_reg[12] ), 
    .B0(\jdts/eoi_reg[11] ), .A0(\jdts/eoi_reg[10] ), .F0(\jdts/m35_e_9 ));
  SLICE_4190 SLICE_4190( .D1(\jdts/eoi_reg[8] ), .C1(\jdts/eoi_reg[14] ), 
    .B1(\jdts/eoi_reg[9] ), .A1(\jdts/eoi_reg[13] ), .D0(\esp32_spi_data[5] ), 
    .C0(\esp32_spi_data[4] ), .B0(\esp32_spi_data[6] ), 
    .A0(\esp32_spi_data[7] ), .F0(\jdts/m35_e_10 ), .F1(\jdts/m35_e_8 ));
  SLICE_4191 SLICE_4191( .B0(\je/img_col[6] ), .A0(\je/img_col[10] ), 
    .F0(\je/col_max_0 ));
  SLICE_4193 SLICE_4193( .DI1(\esp32_spi/addr_data_flag_0 ), .D1(ssel_c), 
    .C1(\esp32_spi/byte_received ), .B1(\esp32_spi/addr_data_flag ), 
    .D0(ssel_c), .C0(\esp32_spi/bit_cnt[2] ), .B0(\esp32_spi/bit_cnt[1] ), 
    .A0(\esp32_spi/bit_cnt[0] ), .CLK(pclk_c), .Q1(\esp32_spi/addr_data_flag ), 
    .F0(\esp32_spi/N_139_0 ), .F1(\esp32_spi/addr_data_flag_0 ));
  SLICE_4194 SLICE_4194( .D1(\spi_mem_addr[7] ), .C1(\spi_mem_addr[1] ), 
    .B1(\spi_mem_addr[9] ), .A1(\spi_mem_addr[4] ), 
    .B0(\esp32_spi/sclk_reg[0] ), .A0(\esp32_spi/sclk_reg[1] ), 
    .F0(\esp32_spi/N_19_0 ), .F1(\yty.raw_rd_done_9 ));
  SLICE_4195 SLICE_4195( .DI1(\yty/row_cnt_3[2] ), .D1(\yty/row_cnt[2] ), 
    .C1(\yty/row_chg ), .B1(\yty/row_cnt[1] ), .A1(\yty/row_cnt[0] ), 
    .C0(\yty/row_cnt[2] ), .B0(\yty/row_cnt[0] ), .A0(\yty/row_cnt[1] ), 
    .CLK(pclk_c), .Q1(\yty/row_cnt[2] ), .F0(\yty/un1_row_cnt ), 
    .F1(\yty/row_cnt_3[2] ));
  SLICE_4197 SLICE_4197( .DI1(\yty/img_col_lm[8] ), .D1(\yty/img_col16_1 ), 
    .C1(\yty/un1_col_cnt ), .B1(\yty/N_205 ), .A1(\yty/img_col_s[8] ), 
    .D0(\yty/img_col[7] ), .C0(\yty/img_col[5] ), .B0(\yty/img_col[4] ), 
    .A0(\yty/img_col[8] ), .CE(\yty/img_cole_0_i ), .CLK(pclk_c), 
    .Q1(\yty/img_col[8] ), .F0(\yty/col_max_5 ), .F1(\yty/img_col_lm[8] ));
  SLICE_4198 SLICE_4198( .DI1(\yty/img_y_4 ), .D1(\yty/img_col16_1 ), 
    .C1(\yty/un6_img_row_s_4_0_S0 ), .B1(\yty/img_col17 ), .A1(\yty/img_y[7] ), 
    .D0(\yty/un6_img_row_s_4_0_S0 ), .C0(\yty/img_y[7] ), .B0(\yty/col_max ), 
    .CLK(pclk_c), .Q1(\yty/img_y[7] ), .F0(\yty/N_219 ), .F1(\yty/img_y_4 ));
  SLICE_4200 SLICE_4200( .DI1(\je/img_done_reg ), .D1(\je/N_1639 ), 
    .C1(\je/c_state[1] ), .B1(\je/c_state[2] ), .A1(\je/c_state[3] ), 
    .D0(\jedw/N_177 ), .C0(\jedw/col_max ), .B0(\jedw/col_idx17_0 ), 
    .A0(je_done), .CLK(pclk_c), .Q1(je_done), .F0(\jedw/un1_col_idx16_0 ), 
    .F1(\je/img_done_reg ));
  SLICE_4201 SLICE_4201( .C1(\je/wb_bit_buf[16] ), .A1(\je/wb_bb_tmp[16] ), 
    .D0(\je/wb_bit_buf[8] ), .B0(\je/wb_bb_tmp[8] ), .F0(\je/N_315 ), 
    .F1(\je/N_3468_1 ));
  SLICE_4203 SLICE_4203( .B0(\je/wb_bb_tmp[9] ), .A0(\je/wb_bit_buf[9] ), 
    .F0(\je/N_309 ));
  SLICE_4204 SLICE_4204( .B1(\je/wb_bit_buf[10] ), .A1(\je/wb_bb_tmp[10] ), 
    .C0(\je/wb_bit_buf[11] ), .A0(\je/wb_bb_tmp[11] ), .F0(\je/N_308 ), 
    .F1(\je/N_311 ));
  SLICE_4207 SLICE_4207( .DI1(\mem_datar[6]/sig_031/FeedThruLUT ), 
    .C1(\mem_datar[6] ), .C0(\yty/ff_din_6_sn_N_3 ), .B0(\yty/yuyv[30] ), 
    .A0(\yty/yuyv[14] ), .CE(\yty/N_72_0_0 ), .LSR(\yty/c_state_RNI35SQ1[2] ), 
    .CLK(pclk_c), .Q1(\yty/yuyv[30] ), .F0(\yty/ff_din_esr_RNO_1[6] ), 
    .F1(\mem_datar[6]/sig_031/FeedThruLUT ));
  SLICE_4210 SLICE_4210( .D0(\je/zzdu_ram_do[5] ), .C0(\je/zzdu_ram_do[3] ), 
    .B0(\je/zzdu_ram_do[2] ), .A0(\je/zzdu_ram_do[4] ), .F0(\je/m62_e_9 ));
  SLICE_4213 SLICE_4213( .D0(\je/dct/tmp22[14] ), 
    .C0(\je/dct/un1_tmp_du[3]_2_axb_17_1 ), .B0(\je/dct/tmp22[16] ), 
    .A0(\je/dct/N_141_0 ), .F0(\je/dct/un1_tmp_du[3]_2_axb_17 ));
  SLICE_4216 SLICE_4216( .DI1(\je/dct/tmp_du_w_idx_1 ), 
    .D1(\je/du_ram_a_dct[2] ), .C1(\je/dct/du_idx ), .B1(\je/dct/c_state[2] ), 
    .A1(\je/dct/tmp_du_w_idx[2] ), .D0(\je/dct/tmp_du_w_idx[2] ), 
    .C0(\je/dct/tmp_du_w_idx[1] ), .B0(\je/dct/N_89 ), .A0(\je/dct/N_75 ), 
    .CLK(pclk_c), .Q1(\je/dct/tmp_du_w_idx[2] ), 
    .F0(\je/dct/un1_tmp_du[7]11_11_0 ), .F1(\je/dct/tmp_du_w_idx_1 ));
  SLICE_4222 SLICE_4222( .DI1(\je/mult1_inf_abs1[8] ), 
    .D1(\je/dctdu_ram_do[8] ), .B1(\je.dctdu_ram_do[17] ), 
    .A1(\je/mult1_inf_abs1_a_0[8] ), .C0(\je.dctdu_ram_do[17] ), 
    .B0(\je/dctdu_ram_do[13] ), .A0(\je/mult1_inf_abs1_a_0[13] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q1(\je/mult1_un66_sum_scalar ), 
    .F0(\je/mult1_un31_sum_0 ), .F1(\je/mult1_inf_abs1[8] ));
  SLICE_4223 SLICE_4223( .C1(\je/wb_bit_cnt[2] ), .C0(\je/wb_bit_cnt[1] ), 
    .F0(\je/wb_bit_cnt_i[1] ), .F1(\je/wb_bit_cnt_i[2] ));
  SLICE_4225 SLICE_4225( .A0(href_c), .F0(href_c_i));
  SLICE_4226 SLICE_4226( .DI1(q_href_2), .D1(\pix_per_line[13] ), 
    .C1(q_href_2_2), .B1(\pix_per_line[12] ), .A1(q_href_2_5), 
    .C0(\pix_per_line[15] ), .A0(\pix_per_line[14] ), .CLK(pclk_c), 
    .Q1(q_href), .F0(q_href_2_2), .F1(q_href_2));
  SLICE_4230 SLICE_4230( .D0(\spi_mem_addr[2] ), .C0(\spi_mem_addr[6] ), 
    .B0(\spi_mem_addr[11] ), .F0(\yty/raw_rd_done_8 ));
  SLICE_4232 SLICE_4232( .DI1(\esp32_spi/rd_addr_reg_lm[16] ), 
    .C1(\esp32_spi/addr_data_flag ), .B1(\esp32_spi/rd_addr_reg_s[16] ), 
    .D0(\spi_mem_addr[16] ), .C0(\spi_mem_addr[3] ), .B0(\spi_mem_addr[8] ), 
    .A0(\spi_mem_addr[5] ), .CE(\esp32_spi/byte_received ), .CLK(pclk_c), 
    .Q1(\spi_mem_addr[16] ), .F0(\yty.raw_rd_done_10 ), 
    .F1(\esp32_spi/rd_addr_reg_lm[16] ));
  SLICE_4236 SLICE_4236( .C1(\je/dctdu_ram_do_o[16] ), 
    .A1(\je/dctdu_ram_do_o[15] ), .A0(\je/dctdu_ram_do[7] ), 
    .F0(\je/dctdu_ram_do_i[7] ), .F1(\je/I_9_6_and_lofx ));
  SLICE_4237 SLICE_4237( .DI1(\jedw/col_cnt_3[2] ), .D1(\jedw/col_cnt[2] ), 
    .C1(\jedw/CO0_0 ), .B1(\jedw/un1_col_cnt8_0_0 ), .A1(\jedw/col_cnt[1] ), 
    .D0(\je/dctdu_ram_do_o[12] ), .C0(\je/dctdu_ram_do_o[13] ), 
    .B0(\je/dctdu_ram_do_o[11] ), .A0(\je/dctdu_ram_do_o[14] ), .CLK(pclk_c), 
    .Q1(\jedw/col_cnt[2] ), .F0(\je/I_9_4_and ), .F1(\jedw/col_cnt_3[2] ));
  SLICE_4238 SLICE_4238( .D1(\jedw/col_idx[1] ), .C1(\jedw/col_idx[3] ), 
    .B1(\jedw/col_idx[2] ), .A1(\jedw/col_idx[0] ), 
    .D0(\je/dctdu_ram_do_o[7] ), .C0(\je/dctdu_ram_do_o[9] ), 
    .B0(\je/dctdu_ram_do_o[8] ), .A0(\je/dctdu_ram_do_o[10] ), 
    .F0(\je/I_9_3_and ), .F1(\jedw/col_max_5 ));
  SLICE_4240 SLICE_4240( .D0(\je/zzdu_ram_do[0] ), .C0(\je/zzdu_ram_do[6] ), 
    .B0(\je/zzdu_ram_do[9] ), .A0(\je/zzdu_ram_do[7] ), .F0(\je/m62_e_8 ));
  SLICE_4241 SLICE_4241( .D0(\je/img_row[4] ), .C0(\je/img_row[9] ), 
    .B0(\je/img_row[3] ), .A0(\je/img_row[8] ), .F0(\je/row_max_5 ));
  SLICE_4243 SLICE_4243( .D0(\je/img_col[5] ), .C0(\je/img_col[2] ), 
    .B0(\je/img_col[3] ), .A0(\je/img_col[4] ), .F0(\je/col_max_6 ));
  SLICE_4245 SLICE_4245( .D0(\je/diff_DC[3] ), .C0(\je/diff_DC[12] ), 
    .B0(\je/diff_DC[1] ), .A0(\je/diff_DC[2] ), .F0(\je/m181_e_9 ), 
    .F1(\je/un1_wb_bc_tmp_cry_3_0_RNO ));
  SLICE_4247 SLICE_4247( .D0(\je/wb_bit_buf[21] ), .A0(\je/wb_bb_tmp[21] ), 
    .F0(\je/N_307 ));
  SLICE_4248 SLICE_4248( .C0(\je/wb_bit_buf[23] ), .A0(\je/wb_bb_tmp[23] ), 
    .F0(\je/N_3559_1 ));
  SLICE_4249 SLICE_4249( .D0(\je/wb_bb_tmp[22] ), .B0(\je/wb_bit_buf[22] ), 
    .F0(\je/N_305 ));
  SLICE_4252 SLICE_4252( .B0(\je/ac0_cnt[4] ), .A0(\je/ac0_cnt[5] ), 
    .F0(\je/N_1507_i ));
  SLICE_4253 SLICE_4253( .A0(\je/wb_bit_cnt[3] ), .F0(\je/wb_bit_cnt_i[3] ));
  SLICE_4254 SLICE_4254( .DI1(\je/g0_3_reti ), 
    .D1(\je.un5_QNT_DU.if_generate_plus.mult1_inf_abs0_reti[1] ), 
    .C1(\je/mult1_inf_abs0_reti_Z[3] ), 
    .B1(\je/mult1_un3_sum_ac0_13_2_0_0_reti ), .D0(\je/m75_ns ), 
    .B0(\je/mult1_un2_temp_b_c3_reti ), .A0(\je/N_3906_reti ), .CLK(pclk_c), 
    .Q1(\je/g0_3 ), .F0(\je/mult1_inf_abs0_reti_Z[3] ), .F1(\je/g0_3_reti ));
  SLICE_4256 SLICE_4256( .DI1(\je/mult1_un59_sum[8]$n23 ), 
    .D1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .A1(\je/mult1_un59_sum1[8] ), .D0(\je/mult1_inf_abs0_reto[2] ), 
    .C0(\je/mult1_un59_sum_o[1] ), .B0(\je/mult1_un2_temp_b_reto[2] ), 
    .A0(\je/mult1_un59_sum_reto_4[8] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un59_sum_reto_4[8] ), .F0(\je/mult1_un66_sum_axb_2_lofx ), 
    .F1(\je/mult1_un59_sum[8]$n23 ));
  SLICE_4257 SLICE_4257( .DI1(\je/mult1_un59_sum[8]$n22 ), 
    .C1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .A1(\je/mult1_un59_sum1[8] ), .D0(\je/mult1_un59_sum_reto_3[8] ), 
    .C0(\je/mult1_inf_abs0_reto[3] ), .B0(\je/mult1_un59_sum_o[2] ), 
    .A0(\je/mult1_un2_temp_b_c3_reto ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un59_sum_reto_3[8] ), .F0(\je/mult1_un66_sum_axb_3_lofx ), 
    .F1(\je/mult1_un59_sum[8]$n22 ));
  SLICE_4258 SLICE_4258( .DI1(\je/mult1_un59_sum[8]$n18 ), 
    .C1(\je/mult1_un59_sum1[8] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .A1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .D0(\je/mult1_un59_sum_o[3] ), .C0(\je/mult1_un59_sum_reto[8] ), 
    .B0(\je/mult1_inf_abs0_reto[4] ), .A0(\je/mult1_un2_temp_b_reto[4] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q1(\je/mult1_un59_sum_reto[8] ), 
    .F0(\je/QNT_DU_ret_1_RNIR9I5 ), .F1(\je/mult1_un59_sum[8]$n18 ));
  SLICE_4259 SLICE_4259( .DI1(\je/mult1_un59_sum[8]$n21 ), 
    .D1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .C1(\je/mult1_un59_sum1[8] ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .D0(\je/mult1_un59_sum_o[4] ), .C0(\je/mult1_un2_temp_b_reto[5] ), 
    .B0(\je/mult1_inf_abs0_reto[5] ), .A0(\je/mult1_un59_sum_reto_2[8] ), 
    .CE(\je/N_101_0 ), .CLK(pclk_c), .Q1(\je/mult1_un59_sum_reto_2[8] ), 
    .F0(\je/QNT_DU_ret_7_RNI9BI5 ), .F1(\je/mult1_un59_sum[8]$n21 ));
  SLICE_4260 SLICE_4260( .DI1(\je/mult1_un59_sum[8]$n20 ), 
    .D1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ), 
    .B1(\je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ), 
    .A1(\je/mult1_un59_sum1[8] ), .D0(\je/mult1_un2_temp_b_reto[6] ), 
    .C0(\je/mult1_un59_sum_reto_1[8] ), .B0(\je/mult1_un59_sum_o[5] ), 
    .A0(\je/mult1_inf_abs0_reto[6] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un59_sum_reto_1[8] ), .F0(\je/QNT_DU_ret_5_RNIUCI5 ), 
    .F1(\je/mult1_un59_sum[8]$n20 ));
  SLICE_4261 SLICE_4261( .DI1(\je/mult1_inf_abs0[7]/sig_079/FeedThruLUT ), 
    .A1(\je/mult1_inf_abs0[7] ), .D0(\je/mult1_un59_sum_reto_0[8] ), 
    .C0(\je/mult1_inf_abs0_reto[7] ), .B0(\je/mult1_un59_sum_o[6] ), 
    .A0(\je/mult1_un2_temp_b_reto[7] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_inf_abs0_reto[7] ), .F0(\je/QNT_DU_ret_3_RNISDI5 ), 
    .F1(\je/mult1_inf_abs0[7]/sig_079/FeedThruLUT ));
  SLICE_4262 SLICE_4262( .DI1(\je/mult1_un24_sum[8]$n26 ), 
    .D1(\je/mult1_un24_sum1[8] ), .C1(\je/mult1_un24_sum0[8] ), 
    .A1(\je/mult1_un17_sum[8] ), .D0(\je/mult1_un24_sum1[5] ), 
    .C0(\je/mult1_un24_sum0[5] ), .B0(\je/mult1_un17_sum[8] ), 
    .A0(\je/mult1_un2_temp_b[6] ), .CE(\je/N_101_0 ), .CLK(pclk_c), 
    .Q1(\je/mult1_un24_sum_o[8] ), 
    .F0(\je/fdtbl_rom_data_2_0_dreg_ret_23_RNIO1UEPM3 ), 
    .F1(\je/mult1_un24_sum[8]$n26 ));
  SLICE_4263 SLICE_4263( .B0(\je/wb_bit_cnt[0] ), 
    .F0(\je/un1_wb_bc_tmp_cry_0_0_RNO ));
  SLICE_4266 SLICE_4266( .B0(\je/dct/tmp11[0] ), .F0(\je/dct/tmp11_i[0] ));
  SLICE_4267 SLICE_4267( .B0(\je/dct/tmp11[1] ), .F0(\je/dct/tmp11_i[1] ));
  SLICE_4268 SLICE_4268( .D1(\je/dct/tmp11[3] ), .A0(\je/dct/tmp11[2] ), 
    .F0(\je/dct/tmp11_i[2] ), .F1(\je/dct/tmp11_i[3] ));
  SLICE_4270 SLICE_4270( .A1(\je/dct/tmp11[16] ), .B0(\je/dct/tmp11[4] ), 
    .F0(\je/dct/tmp11_i[4] ), .F1(\je/dct/tmp11_i[16] ));
  SLICE_4271 SLICE_4271( .C1(\je/dct/tmp2[10] ), .B0(\je/dct/tmp11[5] ), 
    .F0(\je/dct/tmp11_i[5] ), .F1(\je/dct/tmp2_i[10] ));
  SLICE_4273 SLICE_4273( .D0(\je/dct/tmp11[7] ), .F0(\je/dct/tmp11_i[7] ));
  SLICE_4276 SLICE_4276( .A0(\je/dct/tmp11[10] ), .F0(\je/dct/tmp11_i[10] ));
  SLICE_4277 SLICE_4277( .C1(\je/dct/tmp11[17] ), .B0(\je/dct/tmp11[11] ), 
    .F0(\je/dct/tmp11_i[11] ), .F1(\je/dct/tmp11_i[17] ));
  SLICE_4278 SLICE_4278( .A0(\je/dct/tmp11[12] ), .F0(\je/dct/tmp11_i[12] ));
  SLICE_4279 SLICE_4279( .A0(\je/dct/tmp11[13] ), .F0(\je/dct/tmp11_i[13] ));
  SLICE_4280 SLICE_4280( .B1(\je/dct/tmp2[3] ), .C0(\je/dct/tmp11[14] ), 
    .F0(\je/dct/tmp11_i[14] ), .F1(\je/dct/tmp2_i[3] ));
  SLICE_4284 SLICE_4284( .D1(\je/dct/tmp2[12] ), .D0(\je/dct/tmp2[0] ), 
    .F0(\je/dct/tmp2_i[0] ), .F1(\je/dct/tmp2_i[12] ));
  SLICE_4285 SLICE_4285( .D1(\je/dct/tmp2[14] ), .A0(\je/dct/tmp2[1] ), 
    .F0(\je/dct/tmp2_i[1] ), .F1(\je/dct/tmp2_i[14] ));
  SLICE_4286 SLICE_4286( .B1(\je/dct/tmp2[6] ), .A0(\je/dct/tmp2[2] ), 
    .F0(\je/dct/tmp2_i[2] ), .F1(\je/dct/tmp2_i[6] ));
  SLICE_4288 SLICE_4288( .B0(\je/dct/tmp2[4] ), .F0(\je/dct/tmp2_i[4] ));
  SLICE_4289 SLICE_4289( .A1(\je/dct/tmp2[7] ), .B0(\je/dct/tmp2[5] ), 
    .F0(\je/dct/tmp2_i[5] ), .F1(\je/dct/tmp2_i[7] ));
  SLICE_4292 SLICE_4292( .C1(\je/dct/tmp2[13] ), .D0(\je/dct/tmp2[8] ), 
    .F0(\je/dct/tmp2_i[8] ), .F1(\je/dct/tmp2_i[13] ));
  SLICE_4293 SLICE_4293( .D1(\je/dct/tmp2[15] ), .D0(\je/dct/tmp2[9] ), 
    .F0(\je/dct/tmp2_i[9] ), .F1(\je/dct/tmp2_i[15] ));
  SLICE_4295 SLICE_4295( .A0(\je/dct/tmp2[11] ), .F0(\je/dct/tmp2_i[11] ));
  SLICE_4300 SLICE_4300( .C1(\je/dct/tmp2[17] ), .D0(\je/dct/tmp2[16] ), 
    .F0(\je/dct/tmp2_i[16] ), .F1(\je/dct/tmp2_i[17] ));
  SLICE_4305 SLICE_4305( .D0(\jedw/row_idx[0] ), .A0(\jedw/row_idx[1] ), 
    .F0(\jedw/row_max_3 ));
  SLICE_4310 SLICE_4310( .C1(\hd_addr[4] ), .A1(\hd_addr[5] ), 
    .D0(\hd_addr[7] ), .C0(\hd_addr[6] ), .B0(\hd_addr[8] ), .A0(\hd_addr[9] ), 
    .F0(\jdts/m19_e_6 ), .F1(\jdts/m19_e_4 ));
  SLICE_4314 SLICE_4314( .D1(\u_OV7670_Controller/LUT/address_reto_7[7] ), 
    .C1(\u_OV7670_Controller/LUT/address_reto_7[5] ), 
    .B1(\u_OV7670_Controller/LUT/sreg_ret_16 ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_17 ), 
    .D0(\u_OV7670_Controller/LUT/sreg_ret_10 ), 
    .C0(\u_OV7670_Controller/LUT/address_reto_4[7] ), 
    .B0(\u_OV7670_Controller/LUT/address_reto_4[5] ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret_11 ), 
    .F0(\u_OV7670_Controller/command[3] ), 
    .F1(\u_OV7670_Controller/command[4] ));
  SLICE_4315 SLICE_4315( .D0(\u_OV7670_Controller/LUT/address_reto_9[7] ), 
    .C0(\u_OV7670_Controller/LUT/address_reto_9[5] ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_20 ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret_21 ), 
    .F0(\u_OV7670_Controller/command[2] ));
  SLICE_4316 SLICE_4316( .D0(\u_OV7670_Controller/LUT/address_reto_10[7] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_23 ), 
    .B0(\u_OV7670_Controller/LUT/address_reto_10[5] ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret_22 ), 
    .F0(\u_OV7670_Controller/command[1] ));
  SLICE_4317 SLICE_4317( .D0(\u_OV7670_Controller/LUT/address_reto[5] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_1 ), 
    .B0(\u_OV7670_Controller/LUT/address_reto[7] ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret ), 
    .F0(\u_OV7670_Controller/command[0] ));
  SLICE_4318 SLICE_4318( .DI1(\u_OV7670_Controller/LUT/i3_mux_3 ), 
    .D1(\u_OV7670_Controller/LUT/m23 ), 
    .C1(\u_OV7670_Controller/LUT/address[2] ), 
    .B1(\u_OV7670_Controller/LUT/m42_ns_1 ), 
    .A1(\u_OV7670_Controller/LUT/address[1] ), 
    .D0(\u_OV7670_Controller/LUT/i3_mux_3_reto ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_6 ), 
    .B0(\u_OV7670_Controller/LUT/address_reto_2[7] ), 
    .A0(\u_OV7670_Controller/LUT/address_reto_2[5] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/LUT/i3_mux_3_reto ), 
    .F0(\u_OV7670_Controller/command[12] ), 
    .F1(\u_OV7670_Controller/LUT/i3_mux_3 ));
  SLICE_4319 SLICE_4319( .D0(\u_OV7670_Controller/LUT/sreg_ret_9 ), 
    .C0(\u_OV7670_Controller/LUT/address_reto_3[5] ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_8 ), 
    .A0(\u_OV7670_Controller/LUT/address_reto_3[7] ), 
    .F0(\u_OV7670_Controller/command[11] ));
  SLICE_4320 SLICE_4320( .D0(\u_OV7670_Controller/LUT/sreg_ret_2 ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_3 ), 
    .B0(\u_OV7670_Controller/LUT/address_reto_0[7] ), 
    .A0(\u_OV7670_Controller/LUT/address_reto_0[5] ), 
    .F0(\u_OV7670_Controller/command[10] ));
  SLICE_4321 SLICE_4321( .D0(\u_OV7670_Controller/LUT/sreg_ret_13 ), 
    .C0(\u_OV7670_Controller/LUT/address_reto_5[7] ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_12 ), 
    .A0(\u_OV7670_Controller/LUT/address_reto_5[5] ), 
    .F0(\u_OV7670_Controller/command[9] ));
  SLICE_4322 SLICE_4322( .DI1(\u_OV7670_Controller/LUT/i3_mux_4 ), 
    .D1(\u_OV7670_Controller/LUT/address[2] ), 
    .C1(\u_OV7670_Controller/LUT/sreg_ret_15_RNO_0 ), 
    .B1(\u_OV7670_Controller/LUT/sreg_ret_15_RNO_1 ), 
    .D0(\u_OV7670_Controller/LUT/sreg_ret_14 ), 
    .C0(\u_OV7670_Controller/LUT/address_reto_6[7] ), 
    .B0(\u_OV7670_Controller/LUT/i3_mux_4_reto ), 
    .A0(\u_OV7670_Controller/LUT/address_reto_6[5] ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/LUT/i3_mux_4_reto ), 
    .F0(\u_OV7670_Controller/command[8] ), 
    .F1(\u_OV7670_Controller/LUT/i3_mux_4 ));
  SLICE_4323 SLICE_4323( .D1(\u_OV7670_Controller/LUT/sreg_ret_5 ), 
    .C1(\u_OV7670_Controller/LUT/address_reto_1[7] ), 
    .B1(\u_OV7670_Controller/LUT/address_reto_1[5] ), 
    .A1(\u_OV7670_Controller/LUT/sreg_ret_4 ), 
    .D0(\u_OV7670_Controller/LUT/address_reto_8[5] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_18 ), 
    .B0(\u_OV7670_Controller/LUT/address_reto_8[7] ), 
    .A0(\u_OV7670_Controller/LUT/sreg_ret_19 ), 
    .F0(\u_OV7670_Controller/command[7] ), 
    .F1(\u_OV7670_Controller/command[13] ));
  SLICE_4324 SLICE_4324( .D0(\u_OV7670_Controller/LUT/address_reto_12[5] ), 
    .C0(\u_OV7670_Controller/LUT/sreg_ret_27 ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_26 ), 
    .A0(\u_OV7670_Controller/LUT/address_reto_12[7] ), 
    .F0(\u_OV7670_Controller/command[5] ));
  SLICE_4327 SLICE_4327( .DI1(\u_OV7670_Controller/LUT/i3_mux_5 ), 
    .D1(\u_OV7670_Controller/LUT/m19 ), 
    .C1(\u_OV7670_Controller/LUT/address[4] ), 
    .B1(\u_OV7670_Controller/LUT/sreg_ret_25_RNO_0 ), 
    .A1(\u_OV7670_Controller/LUT/address[2] ), 
    .D0(\u_OV7670_Controller/LUT/address_reto_11[5] ), 
    .C0(\u_OV7670_Controller/LUT/address_reto_11[7] ), 
    .B0(\u_OV7670_Controller/LUT/sreg_ret_24 ), 
    .A0(\u_OV7670_Controller/LUT/i3_mux_5_reto ), 
    .LSR(\u_OV7670_Controller/LUT/address[6] ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/LUT/i3_mux_5_reto ), 
    .F0(\u_OV7670_Controller/command[6] ), 
    .F1(\u_OV7670_Controller/LUT/i3_mux_5 ));
  SLICE_4328 SLICE_4328( .DI1(\u_OV7670_Controller/I2C/divider_RNO[7] ), 
    .D1(\u_OV7670_Controller/I2C/un1_divider_2_ac0_9_1 ), 
    .C1(\u_OV7670_Controller/I2C/divider[6] ), 
    .B1(\u_OV7670_Controller/I2C/un1_divider_2_c1 ), 
    .A1(\u_OV7670_Controller/I2C/divider[7] ), 
    .D0(\u_OV7670_Controller/I2C/divider[7] ), 
    .C0(\u_OV7670_Controller/I2C/busy_sr[0] ), 
    .B0(\u_OV7670_Controller/I2C/divider[6] ), .CLK(clk_24m), 
    .Q1(\u_OV7670_Controller/I2C/divider[7] ), 
    .F0(\u_OV7670_Controller/I2C/N_37 ), 
    .F1(\u_OV7670_Controller/I2C/divider_RNO[7] ));
  SLICE_4329 SLICE_4329( .F0(GND));
  SLICE_4330 SLICE_4330( .F0(VCC));
  cam_buf_u_spram0_vfb_b_inst \cam_buf.u_spram0.vfb_b_inst ( 
    .ADDRESS13(\cam_buf/w_addr_1[16] ), .ADDRESS12(\cam_buf/w_addr_1[15] ), 
    .ADDRESS11(\cam_buf/w_addr_1[14] ), .ADDRESS10(\cam_buf/w_addr_1[13] ), 
    .ADDRESS9(\cam_buf/w_addr_1[12] ), .ADDRESS8(\cam_buf/w_addr_1[11] ), 
    .ADDRESS7(\cam_buf/w_addr_1[10] ), .ADDRESS6(\cam_buf/w_addr_1[9] ), 
    .ADDRESS5(\cam_buf/w_addr_1[8] ), .ADDRESS4(\cam_buf/w_addr_1[7] ), 
    .ADDRESS3(\cam_buf/w_addr_1[6] ), .ADDRESS2(\cam_buf/w_addr_1[5] ), 
    .ADDRESS1(\cam_buf/w_addr_1[4] ), .ADDRESS0(\cam_buf/w_addr_1[3] ), 
    .DATAIN15(\mem_dataw[7] ), .DATAIN14(\mem_dataw[6] ), 
    .DATAIN13(\mem_dataw[5] ), .DATAIN12(\mem_dataw[4] ), 
    .DATAIN11(\mem_dataw[3] ), .DATAIN10(\mem_dataw[2] ), 
    .DATAIN9(\mem_dataw[1] ), .DATAIN8(\mem_dataw[0] ), 
    .DATAIN7(\mem_dataw[7] ), .DATAIN6(\mem_dataw[6] ), 
    .DATAIN5(\mem_dataw[5] ), .DATAIN4(\mem_dataw[4] ), 
    .DATAIN3(\mem_dataw[3] ), .DATAIN2(\mem_dataw[2] ), 
    .DATAIN1(\mem_dataw[1] ), .DATAIN0(\mem_dataw[0] ), 
    .MASKWREN3(\cam_buf/w_addr_1dup[0] ), .MASKWREN2(\cam_buf/w_addr_1dup[0] ), 
    .MASKWREN1(\cam_buf/w_addr_1_i[0] ), .MASKWREN0(\cam_buf/w_addr_1_i[0] ), 
    .WREN(\cam_buf/wr_ram[0] ), .CHIPSELECT(VCC), .CLOCK(pclk_c), 
    .POWEROFF_N(VCC), .DATAOUT15(\cam_buf/ram_rdata0[15] ), 
    .DATAOUT14(\cam_buf/ram_rdata0[14] ), .DATAOUT13(\cam_buf/ram_rdata0[13] ), 
    .DATAOUT12(\cam_buf/ram_rdata0[12] ), .DATAOUT11(\cam_buf/ram_rdata0[11] ), 
    .DATAOUT10(\cam_buf/ram_rdata0[10] ), .DATAOUT9(\cam_buf/ram_rdata0[9] ), 
    .DATAOUT8(\cam_buf/ram_rdata0[8] ), .DATAOUT7(\cam_buf/ram_rdata0[7] ), 
    .DATAOUT6(\cam_buf/ram_rdata0[6] ), .DATAOUT5(\cam_buf/ram_rdata0[5] ), 
    .DATAOUT4(\cam_buf/ram_rdata0[4] ), .DATAOUT3(\cam_buf/ram_rdata0[3] ), 
    .DATAOUT2(\cam_buf/ram_rdata0[2] ), .DATAOUT1(\cam_buf/ram_rdata0[1] ), 
    .DATAOUT0(\cam_buf/ram_rdata0[0] ));
  cam_buf_u_spram1_vfb_b_inst \cam_buf.u_spram1.vfb_b_inst ( 
    .ADDRESS13(\cam_buf/w_addr_1[16] ), .ADDRESS12(\cam_buf/w_addr_1[15] ), 
    .ADDRESS11(\cam_buf/w_addr_1[14] ), .ADDRESS10(\cam_buf/w_addr_1[13] ), 
    .ADDRESS9(\cam_buf/w_addr_1[12] ), .ADDRESS8(\cam_buf/w_addr_1[11] ), 
    .ADDRESS7(\cam_buf/w_addr_1[10] ), .ADDRESS6(\cam_buf/w_addr_1[9] ), 
    .ADDRESS5(\cam_buf/w_addr_1[8] ), .ADDRESS4(\cam_buf/w_addr_1[7] ), 
    .ADDRESS3(\cam_buf/w_addr_1[6] ), .ADDRESS2(\cam_buf/w_addr_1[5] ), 
    .ADDRESS1(\cam_buf/w_addr_1[4] ), .ADDRESS0(\cam_buf/w_addr_1[3] ), 
    .DATAIN15(\mem_dataw[7] ), .DATAIN14(\mem_dataw[6] ), 
    .DATAIN13(\mem_dataw[5] ), .DATAIN12(\mem_dataw[4] ), 
    .DATAIN11(\mem_dataw[3] ), .DATAIN10(\mem_dataw[2] ), 
    .DATAIN9(\mem_dataw[1] ), .DATAIN8(\mem_dataw[0] ), 
    .DATAIN7(\mem_dataw[7] ), .DATAIN6(\mem_dataw[6] ), 
    .DATAIN5(\mem_dataw[5] ), .DATAIN4(\mem_dataw[4] ), 
    .DATAIN3(\mem_dataw[3] ), .DATAIN2(\mem_dataw[2] ), 
    .DATAIN1(\mem_dataw[1] ), .DATAIN0(\mem_dataw[0] ), 
    .MASKWREN3(\cam_buf/w_addr_1dup[0] ), .MASKWREN2(\cam_buf/w_addr_1dup[0] ), 
    .MASKWREN1(\cam_buf/w_addr_1_i[0] ), .MASKWREN0(\cam_buf/w_addr_1_i[0] ), 
    .WREN(\cam_buf/wr_ram[1] ), .CHIPSELECT(VCC), .CLOCK(pclk_c), 
    .POWEROFF_N(VCC), .DATAOUT15(\cam_buf/ram_rdata1[15] ), 
    .DATAOUT14(\cam_buf/ram_rdata1[14] ), .DATAOUT13(\cam_buf/ram_rdata1[13] ), 
    .DATAOUT12(\cam_buf/ram_rdata1[12] ), .DATAOUT11(\cam_buf/ram_rdata1[11] ), 
    .DATAOUT10(\cam_buf/ram_rdata1[10] ), .DATAOUT9(\cam_buf/ram_rdata1[9] ), 
    .DATAOUT8(\cam_buf/ram_rdata1[8] ), .DATAOUT7(\cam_buf/ram_rdata1[7] ), 
    .DATAOUT6(\cam_buf/ram_rdata1[6] ), .DATAOUT5(\cam_buf/ram_rdata1[5] ), 
    .DATAOUT4(\cam_buf/ram_rdata1[4] ), .DATAOUT3(\cam_buf/ram_rdata1[3] ), 
    .DATAOUT2(\cam_buf/ram_rdata1[2] ), .DATAOUT1(\cam_buf/ram_rdata1[1] ), 
    .DATAOUT0(\cam_buf/ram_rdata1[0] ));
  cam_buf_u_spram2_vfb_b_inst \cam_buf.u_spram2.vfb_b_inst ( 
    .ADDRESS13(\cam_buf/w_addr_1[16] ), .ADDRESS12(\cam_buf/w_addr_1[15] ), 
    .ADDRESS11(\cam_buf/w_addr_1[14] ), .ADDRESS10(\cam_buf/w_addr_1[13] ), 
    .ADDRESS9(\cam_buf/w_addr_1[12] ), .ADDRESS8(\cam_buf/w_addr_1[11] ), 
    .ADDRESS7(\cam_buf/w_addr_1[10] ), .ADDRESS6(\cam_buf/w_addr_1[9] ), 
    .ADDRESS5(\cam_buf/w_addr_1[8] ), .ADDRESS4(\cam_buf/w_addr_1[7] ), 
    .ADDRESS3(\cam_buf/w_addr_1[6] ), .ADDRESS2(\cam_buf/w_addr_1[5] ), 
    .ADDRESS1(\cam_buf/w_addr_1[4] ), .ADDRESS0(\cam_buf/w_addr_1[3] ), 
    .DATAIN15(\mem_dataw[7] ), .DATAIN14(\mem_dataw[6] ), 
    .DATAIN13(\mem_dataw[5] ), .DATAIN12(\mem_dataw[4] ), 
    .DATAIN11(\mem_dataw[3] ), .DATAIN10(\mem_dataw[2] ), 
    .DATAIN9(\mem_dataw[1] ), .DATAIN8(\mem_dataw[0] ), 
    .DATAIN7(\mem_dataw[7] ), .DATAIN6(\mem_dataw[6] ), 
    .DATAIN5(\mem_dataw[5] ), .DATAIN4(\mem_dataw[4] ), 
    .DATAIN3(\mem_dataw[3] ), .DATAIN2(\mem_dataw[2] ), 
    .DATAIN1(\mem_dataw[1] ), .DATAIN0(\mem_dataw[0] ), 
    .MASKWREN3(\cam_buf/w_addr_1dup[0] ), .MASKWREN2(\cam_buf/w_addr_1dup[0] ), 
    .MASKWREN1(\cam_buf/w_addr_1_i[0] ), .MASKWREN0(\cam_buf/w_addr_1_i[0] ), 
    .WREN(\cam_buf/wr_ram[2] ), .CHIPSELECT(VCC), .CLOCK(pclk_c), 
    .POWEROFF_N(VCC), .DATAOUT15(\cam_buf/ram_rdata2[15] ), 
    .DATAOUT14(\cam_buf/ram_rdata2[14] ), .DATAOUT13(\cam_buf/ram_rdata2[13] ), 
    .DATAOUT12(\cam_buf/ram_rdata2[12] ), .DATAOUT11(\cam_buf/ram_rdata2[11] ), 
    .DATAOUT10(\cam_buf/ram_rdata2[10] ), .DATAOUT9(\cam_buf/ram_rdata2[9] ), 
    .DATAOUT8(\cam_buf/ram_rdata2[8] ), .DATAOUT7(\cam_buf/ram_rdata2[7] ), 
    .DATAOUT6(\cam_buf/ram_rdata2[6] ), .DATAOUT5(\cam_buf/ram_rdata2[5] ), 
    .DATAOUT4(\cam_buf/ram_rdata2[4] ), .DATAOUT3(\cam_buf/ram_rdata2[3] ), 
    .DATAOUT2(\cam_buf/ram_rdata2[2] ), .DATAOUT1(\cam_buf/ram_rdata2[1] ), 
    .DATAOUT0(\cam_buf/ram_rdata2[0] ));
  cam_buf_u_spram3_vfb_b_inst \cam_buf.u_spram3.vfb_b_inst ( 
    .ADDRESS13(\cam_buf/w_addr_1[16] ), .ADDRESS12(\cam_buf/w_addr_1[15] ), 
    .ADDRESS11(\cam_buf/w_addr_1[14] ), .ADDRESS10(\cam_buf/w_addr_1[13] ), 
    .ADDRESS9(\cam_buf/w_addr_1[12] ), .ADDRESS8(\cam_buf/w_addr_1[11] ), 
    .ADDRESS7(\cam_buf/w_addr_1[10] ), .ADDRESS6(\cam_buf/w_addr_1[9] ), 
    .ADDRESS5(\cam_buf/w_addr_1[8] ), .ADDRESS4(\cam_buf/w_addr_1[7] ), 
    .ADDRESS3(\cam_buf/w_addr_1[6] ), .ADDRESS2(\cam_buf/w_addr_1[5] ), 
    .ADDRESS1(\cam_buf/w_addr_1[4] ), .ADDRESS0(\cam_buf/w_addr_1[3] ), 
    .DATAIN15(\mem_dataw[7] ), .DATAIN14(\mem_dataw[6] ), 
    .DATAIN13(\mem_dataw[5] ), .DATAIN12(\mem_dataw[4] ), 
    .DATAIN11(\mem_dataw[3] ), .DATAIN10(\mem_dataw[2] ), 
    .DATAIN9(\mem_dataw[1] ), .DATAIN8(\mem_dataw[0] ), 
    .DATAIN7(\mem_dataw[7] ), .DATAIN6(\mem_dataw[6] ), 
    .DATAIN5(\mem_dataw[5] ), .DATAIN4(\mem_dataw[4] ), 
    .DATAIN3(\mem_dataw[3] ), .DATAIN2(\mem_dataw[2] ), 
    .DATAIN1(\mem_dataw[1] ), .DATAIN0(\mem_dataw[0] ), 
    .MASKWREN3(\cam_buf/w_addr_1dup[0] ), .MASKWREN2(\cam_buf/w_addr_1dup[0] ), 
    .MASKWREN1(\cam_buf/w_addr_1_i[0] ), .MASKWREN0(\cam_buf/w_addr_1_i[0] ), 
    .WREN(\cam_buf/wr_ram[3] ), .CHIPSELECT(VCC), .CLOCK(pclk_c), 
    .POWEROFF_N(VCC), .DATAOUT15(\cam_buf/ram_rdata3[15] ), 
    .DATAOUT14(\cam_buf/ram_rdata3[14] ), .DATAOUT13(\cam_buf/ram_rdata3[13] ), 
    .DATAOUT12(\cam_buf/ram_rdata3[12] ), .DATAOUT11(\cam_buf/ram_rdata3[11] ), 
    .DATAOUT10(\cam_buf/ram_rdata3[10] ), .DATAOUT9(\cam_buf/ram_rdata3[9] ), 
    .DATAOUT8(\cam_buf/ram_rdata3[8] ), .DATAOUT7(\cam_buf/ram_rdata3[7] ), 
    .DATAOUT6(\cam_buf/ram_rdata3[6] ), .DATAOUT5(\cam_buf/ram_rdata3[5] ), 
    .DATAOUT4(\cam_buf/ram_rdata3[4] ), .DATAOUT3(\cam_buf/ram_rdata3[3] ), 
    .DATAOUT2(\cam_buf/ram_rdata3[2] ), .DATAOUT1(\cam_buf/ram_rdata3[1] ), 
    .DATAOUT0(\cam_buf/ram_rdata3[0] ));
  yty_un4_addr_reg_muladd_0_9_0_ \yty.un4_addr_reg_muladd_0[9:0] ( .CE(VCC), 
    .A7(\yty/img_row[7] ), .A6(\yty/img_row[6] ), .A5(\yty/img_row[5] ), 
    .A4(\yty/img_row[4] ), .A3(\yty/img_row[3] ), .A2(\yty/img_row[2] ), 
    .A1(\yty/img_row[1] ), .A0(\yty/img_row[0] ), .B2(VCC), .B0(VCC), 
    .D2(\yty/img_col[8] ), .D1(\yty/img_col[7] ), .D0(\yty/img_col[6] ), 
    .AHOLD(VCC), .BHOLD(VCC), .CHOLD(VCC), .DHOLD(VCC), 
    .O9(\yty/un4_addr_reg_muladd_0_O9 ), .O8(\yty/un4_addr_reg_muladd_0_O8 ), 
    .O7(\yty/un4_addr_reg_muladd_0_O7 ), .O6(\yty/un4_addr_reg_muladd_0_O6 ), 
    .O5(\yty/un4_addr_reg_muladd_0_O5 ), .O4(\yty/un4_addr_reg_muladd_0_O4 ), 
    .O3(\yty/un4_addr_reg_muladd_0_O3 ), .O2(\yty/un4_addr_reg_muladd_0_O2 ), 
    .O1(\yty/un4_addr_reg_muladd_0_O1 ), .O0(\yty/un4_addr_reg_muladd_0_O0 ));
  yty_yuv_fifo_fifo_fifo_0_0_cZ_ebr_inst 
    \yty.yuv_fifo.fifo_fifo_0_0_cZ.ebr_inst ( 
    .RADDR8(\yty/yuv_fifo/read_pointer[8] ), 
    .RADDR7(\yty/yuv_fifo/read_pointer[7] ), 
    .RADDR6(\yty/yuv_fifo/read_pointer[6] ), 
    .RADDR5(\yty/yuv_fifo/read_pointer[5] ), 
    .RADDR4(\yty/yuv_fifo/read_pointer[4] ), 
    .RADDR3(\yty/yuv_fifo/read_pointer[3] ), 
    .RADDR2(\yty/yuv_fifo/read_pointer[2] ), 
    .RADDR1(\yty/yuv_fifo/read_pointer[1] ), 
    .RADDR0(\yty/yuv_fifo/read_pointer[0] ), 
    .WADDR8(\yty/yuv_fifo/write_pointer[8] ), 
    .WADDR7(\yty/yuv_fifo/write_pointer[7] ), 
    .WADDR6(\yty/yuv_fifo/write_pointer[6] ), 
    .WADDR5(\yty/yuv_fifo/write_pointer[5] ), 
    .WADDR4(\yty/yuv_fifo/write_pointer[4] ), 
    .WADDR3(\yty/yuv_fifo/write_pointer[3] ), 
    .WADDR2(\yty/yuv_fifo/write_pointer[2] ), 
    .WADDR1(\yty/yuv_fifo/write_pointer[1] ), 
    .WADDR0(\yty/yuv_fifo/write_pointer[0] ), .WDATA14(\yty/ff_din[7] ), 
    .WDATA12(\yty/ff_din[6] ), .WDATA10(\yty/ff_din[5] ), 
    .WDATA8(\yty/ff_din[4] ), .WDATA6(\yty/ff_din[3] ), 
    .WDATA4(\yty/ff_din[2] ), .WDATA2(\yty/ff_din[1] ), 
    .WDATA0(\yty/ff_din[0] ), .RCLKE(VCC), .RCLK(pclk_c), .RE(VCC), 
    .WCLKE(\yty/yuv_fifo/cnt_RNIHBEN[0] ), .WCLK(pclk_c), 
    .WE(\yty/yuv_fifo/cnt_RNIHBEN[0] ), .RDATA14(\yty_data[7] ), 
    .RDATA12(\yty_data[6] ), .RDATA10(\yty_data[5] ), .RDATA8(\yty_data[4] ), 
    .RDATA6(\yty_data[3] ), .RDATA4(\yty_data[2] ), .RDATA2(\yty_data[1] ), 
    .RDATA0(\yty_data[0] ));
  je_ram_rom_header_rom_data_2_0_0_cZ_ebr_inst 
    \je.ram_rom.header_rom_data_2_0_0_cZ.ebr_inst ( .RADDR9(\hd_addr[9] ), 
    .RADDR8(\hd_addr[8] ), .RADDR7(\hd_addr[7] ), .RADDR6(\hd_addr[6] ), 
    .RADDR5(\hd_addr[5] ), .RADDR4(\hd_addr[4] ), .RADDR3(\hd_addr[3] ), 
    .RADDR2(\hd_addr[2] ), .RADDR1(\hd_addr[1] ), .RADDR0(\hd_addr[0] ), 
    .RCLKE(VCC), .RCLK(pclk_c), .RE(VCC), .RDATA13(\hd_data[3] ), 
    .RDATA9(\hd_data[2] ), .RDATA5(\hd_data[1] ), .RDATA1(\hd_data[0] ));
  je_ram_rom_header_rom_data_2_0_1_cZ_ebr_inst 
    \je.ram_rom.header_rom_data_2_0_1_cZ.ebr_inst ( .RADDR9(\hd_addr[9] ), 
    .RADDR8(\hd_addr[8] ), .RADDR7(\hd_addr[7] ), .RADDR6(\hd_addr[6] ), 
    .RADDR5(\hd_addr[5] ), .RADDR4(\hd_addr[4] ), .RADDR3(\hd_addr[3] ), 
    .RADDR2(\hd_addr[2] ), .RADDR1(\hd_addr[1] ), .RADDR0(\hd_addr[0] ), 
    .RCLKE(VCC), .RCLK(pclk_c), .RE(VCC), .RDATA13(\hd_data[7] ), 
    .RDATA9(\hd_data[6] ), .RDATA5(\hd_data[5] ), .RDATA1(\hd_data[4] ));
  je_ram_rom_acht_bb_rom_data_2_0_0_cZ_ebr_inst 
    \je.ram_rom.acht_bb_rom_data_2_0_0_cZ.ebr_inst ( 
    .RADDR8(\je/diff_DC17[8] ), .RADDR7(\je/N_267 ), .RADDR6(\je/N_2757_0 ), 
    .RADDR5(\je/N_2747_0 ), .RADDR4(\je/N_266 ), 
    .RADDR3(\je/ac_idx_RNI40V6[3] ), .RADDR2(\je/ac_idx_RNI3VU6[2] ), 
    .RADDR1(\je/ac_idx_RNI2UU6[1] ), .RADDR0(\je/ac_idx_RNI1TU6[0] ), 
    .RCLKE(\je/un1_c_state_25_0_i ), .RCLK(pclk_c), 
    .RE(\je/un1_c_state_25_0_i ), 
    .RDATA14(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[7] ), 
    .RDATA12(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[6] ), 
    .RDATA10(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[5] ), 
    .RDATA8(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[4] ), 
    .RDATA6(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[3] ), 
    .RDATA4(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[2] ), 
    .RDATA2(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[1] ), 
    .RDATA0(\je/ram_rom/acht_bb_rom_data_2_0_0_NEW[0] ));
  je_ram_rom_acht_bb_rom_data_2_0_1_cZ_ebr_inst 
    \je.ram_rom.acht_bb_rom_data_2_0_1_cZ.ebr_inst ( 
    .RADDR8(\je/diff_DC17[8] ), .RADDR7(\je/N_267 ), .RADDR6(\je/N_2757_0 ), 
    .RADDR5(\je/N_2747_0 ), .RADDR4(\je/N_266 ), 
    .RADDR3(\je/ac_idx_RNI40V6[3] ), .RADDR2(\je/ac_idx_RNI3VU6[2] ), 
    .RADDR1(\je/ac_idx_RNI2UU6[1] ), .RADDR0(\je/ac_idx_RNI1TU6[0] ), 
    .RCLKE(\je/un1_c_state_25_0_i ), .RCLK(pclk_c), 
    .RE(\je/un1_c_state_25_0_i ), 
    .RDATA14(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[7] ), 
    .RDATA12(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[6] ), 
    .RDATA10(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[5] ), 
    .RDATA8(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[4] ), 
    .RDATA6(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[3] ), 
    .RDATA4(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[2] ), 
    .RDATA2(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[1] ), 
    .RDATA0(\je/ram_rom/acht_bb_rom_data_2_0_1_NEW[0] ));
  je_ram_rom_acht_bb_rom_data_2_0_2_cZ_ebr_inst 
    \je.ram_rom.acht_bb_rom_data_2_0_2_cZ.ebr_inst ( 
    .RADDR8(\je/diff_DC17[8] ), .RADDR7(\je/N_267 ), .RADDR6(\je/N_2757_0 ), 
    .RADDR5(\je/N_2747_0 ), .RADDR4(\je/N_266 ), 
    .RADDR3(\je/ac_idx_RNI40V6[3] ), .RADDR2(\je/ac_idx_RNI3VU6[2] ), 
    .RADDR1(\je/ac_idx_RNI2UU6[1] ), .RADDR0(\je/ac_idx_RNI1TU6[0] ), 
    .RCLKE(\je/un1_c_state_25_0_i ), .RCLK(pclk_c), 
    .RE(\je/un1_c_state_25_0_i ), 
    .RDATA8(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[4] ), 
    .RDATA6(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[3] ), 
    .RDATA4(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[2] ), 
    .RDATA2(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[1] ), 
    .RDATA0(\je/ram_rom/acht_bb_rom_data_2_0_2_NEW[0] ));
  je_ram_rom_zzidx_rom_data_2_0_0_ebr_inst 
    \je.ram_rom.zzidx_rom_data_2_0_0.ebr_inst ( .RADDR5(\je/qz_cnt[5] ), 
    .RADDR4(\je/qz_cnt[4] ), .RADDR3(\je/qz_cnt[3] ), .RADDR2(\je/qz_cnt[2] ), 
    .RADDR1(\je/qz_cnt[1] ), .RADDR0(\je/qz_cnt[0] ), .RCLKE(VCC), 
    .RCLK(pclk_c), .RE(VCC), .RDATA5(\je/ram_rom/zzidx_rom_d[5] ), 
    .RDATA4(\je/ram_rom/zzidx_rom_d[4] ), .RDATA3(\je/ram_rom/zzidx_rom_d[3] ), 
    .RDATA2(\je/ram_rom/zzidx_rom_d[2] ), .RDATA1(\je/ram_rom/zzidx_rom_d[1] ), 
    .RDATA0(\je/ram_rom/zzidx_rom_d[0] ));
  je_ram_rom_du_ram_du_ram_0_0_ebr_inst 
    \je.ram_rom.du_ram_du_ram_0_0.ebr_inst ( .RADDR7(\je/dct_comp_sel[1] ), 
    .RADDR6(\je/dct_comp_sel[0] ), .RADDR5(\je/du_ram_a_dct[5] ), 
    .RADDR4(\je/du_ram_a_dct[4] ), .RADDR3(\je/du_ram_a_dct[3] ), 
    .RADDR2(\je/du_ram_a_dct[2] ), .RADDR1(\je/du_ram_a_dct[1] ), 
    .RADDR0(\je/du_ram_a_dct[0] ), .WADDR7(\je/img_col_p_fl2[1] ), 
    .WADDR6(\je/img_col_p_fl2[0] ), .WADDR5(\je/row_cnt_fl2[2] ), 
    .WADDR4(\je/row_cnt_fl2[1] ), .WADDR3(\je/row_cnt_fl2[0] ), 
    .WADDR2(\je/col_cnt_fl2[2] ), .WADDR1(\je/col_cnt_fl2[1] ), 
    .WADDR0(\je/col_cnt_fl2[0] ), .WDATA7(\yty_data[7] ), 
    .WDATA6(\yty_data[6] ), .WDATA5(\yty_data[5] ), .WDATA4(\yty_data[4] ), 
    .WDATA3(\yty_data[3] ), .WDATA2(\yty_data[2] ), .WDATA1(\yty_data[1] ), 
    .WDATA0(\yty_data[0] ), .RCLKE(VCC), .RCLK(pclk_c), .RE(VCC), 
    .WCLKE(\je/du_ram_we ), .WCLK(pclk_c), .WE(\je/du_ram_we ), 
    .RDATA7(\je/du_ram_do[7] ), .RDATA6(\je/du_ram_do[6] ), 
    .RDATA5(\je/du_ram_do[5] ), .RDATA4(\je/du_ram_do[4] ), 
    .RDATA3(\je/du_ram_do[3] ), .RDATA2(\je/du_ram_do[2] ), 
    .RDATA1(\je/du_ram_do[1] ), .RDATA0(\je/du_ram_do[0] ));
  je_ram_rom_zzdu_ram_zzdu_ram_0_0_ebr_inst 
    \je.ram_rom.zzdu_ram_zzdu_ram_0_0.ebr_inst ( .RADDR5(\je/zzdu_ram_ar[5] ), 
    .RADDR4(\je/zzdu_ram_ar[4] ), .RADDR3(\je/zzdu_ram_ar[3] ), 
    .RADDR2(\je/zzdu_ram_ar[2] ), .RADDR1(\je/zzdu_ram_ar[1] ), 
    .RADDR0(\je/zzdu_ram_ar[0] ), .WADDR5(\je/ram_rom/zzidx_rom_d[5] ), 
    .WADDR4(\je/ram_rom/zzidx_rom_d[4] ), .WADDR3(\je/ram_rom/zzidx_rom_d[3] ), 
    .WADDR2(\je/ram_rom/zzidx_rom_d[2] ), .WADDR1(\je/ram_rom/zzidx_rom_d[1] ), 
    .WADDR0(\je/ram_rom/zzidx_rom_d[0] ), .WDATA14(\je/DIVIDE_0_i[14] ), 
    .WDATA13(\je/DIVIDE_0_i[13] ), .WDATA12(\je/DIVIDE_0_i[12] ), 
    .WDATA11(\je/DIVIDE_0_i[11] ), .WDATA10(\je/DIVIDE_0_i[10] ), 
    .WDATA9(\je/DIVIDE_0_i[9] ), .WDATA8(\je/DIVIDE_0_i[8] ), 
    .WDATA7(\je/DIVIDE_0_i[7] ), .WDATA6(\je/DIVIDE_0_i[6] ), 
    .WDATA5(\je/DIVIDE_0_i[5] ), .WDATA4(\je/DIVIDE_0_i[4] ), 
    .WDATA3(\je/DIVIDE_0_i[3] ), .WDATA2(\je/DIVIDE_0_i[2] ), 
    .WDATA1(\je/DIVIDE_0_i[1] ), .WDATA0(\je/QNT_DU[0] ), .RCLKE(VCC), 
    .RCLK(pclk_c), .RE(VCC), .WCLKE(\je/zzdu_ram_we ), .WCLK(pclk_c), 
    .WE(\je/zzdu_ram_we ), .RDATA14(\je/zzdu_ram_do[14] ), 
    .RDATA13(\je/zzdu_ram_do[13] ), .RDATA12(\je/zzdu_ram_do[12] ), 
    .RDATA11(\je/zzdu_ram_do[11] ), .RDATA10(\je/zzdu_ram_do[10] ), 
    .RDATA9(\je/zzdu_ram_do[9] ), .RDATA8(\je/zzdu_ram_do[8] ), 
    .RDATA7(\je/zzdu_ram_do[7] ), .RDATA6(\je/zzdu_ram_do[6] ), 
    .RDATA5(\je/zzdu_ram_do[5] ), .RDATA4(\je/zzdu_ram_do[4] ), 
    .RDATA3(\je/zzdu_ram_do[3] ), .RDATA2(\je/zzdu_ram_do[2] ), 
    .RDATA1(\je/zzdu_ram_do[1] ), .RDATA0(\je/zzdu_ram_do[0] ));
  je_ram_rom_dctdu_ram_dctdu_ram_0_0_ebr_inst 
    \je.ram_rom.dctdu_ram_dctdu_ram_0_0.ebr_inst ( 
    .RADDR5(\je/dctdu_ram_ar[5] ), .RADDR4(\je/dctdu_ram_ar[4] ), 
    .RADDR3(\je/dctdu_ram_ar[3] ), .RADDR2(\je/dctdu_ram_ar[2] ), 
    .RADDR1(\je/dctdu_ram_ar[1] ), .RADDR0(\je/dctdu_ram_ar[0] ), 
    .WADDR5(\je/dctdu_ram_aw[5] ), .WADDR4(\je/dctdu_ram_aw[4] ), 
    .WADDR3(\je/dctdu_ram_aw[3] ), .WADDR2(\je/dctdu_ram_aw[2] ), 
    .WADDR1(\je/dctdu_ram_aw[1] ), .WADDR0(\je/dctdu_ram_aw[0] ), 
    .WDATA15(\je/dctdu_ram_di[15] ), .WDATA14(\je/dctdu_ram_di[14] ), 
    .WDATA13(\je/dctdu_ram_di[13] ), .WDATA12(\je/dctdu_ram_di[12] ), 
    .WDATA11(\je/dctdu_ram_di[11] ), .WDATA10(\je/dctdu_ram_di[10] ), 
    .WDATA9(\je/dctdu_ram_di[9] ), .WDATA8(\je/dctdu_ram_di[8] ), 
    .WDATA7(\je/dctdu_ram_di[7] ), .WDATA6(\je/dctdu_ram_di[6] ), 
    .WDATA5(\je/dctdu_ram_di[5] ), .WDATA4(\je/dctdu_ram_di[4] ), 
    .WDATA3(\je/dctdu_ram_di[3] ), .WDATA2(\je/dctdu_ram_di[2] ), 
    .WDATA1(\je/dctdu_ram_di[1] ), .WDATA0(\je/dctdu_ram_di[0] ), .RCLKE(VCC), 
    .RCLK(pclk_c), .RE(VCC), .WCLKE(\je/dctdu_ram_we ), .WCLK(pclk_c), 
    .WE(\je/dctdu_ram_we ), .RDATA15(\je/dctdu_ram_do[15] ), 
    .RDATA14(\je/dctdu_ram_do[14] ), .RDATA13(\je/dctdu_ram_do[13] ), 
    .RDATA12(\je/dctdu_ram_do[12] ), .RDATA11(\je/dctdu_ram_do[11] ), 
    .RDATA10(\je/dctdu_ram_do[10] ), .RDATA9(\je/dctdu_ram_do[9] ), 
    .RDATA8(\je/dctdu_ram_do[8] ), .RDATA7(\je/dctdu_ram_do[7] ), 
    .RDATA6(\je/dctdu_ram_do[6] ), .RDATA5(\je/dctdu_ram_do[5] ), 
    .RDATA4(\je/dctdu_ram_do[4] ), .RDATA3(\je/dctdu_ram_do[3] ), 
    .RDATA2(\je/dctdu_ram_do[2] ), .RDATA1(\je/dctdu_ram_do[1] ), 
    .RDATA0(\je/dctdu_ram_do[0] ));
  je_ram_rom_dctdu_ram_dctdu_ram_0_1_ebr_inst 
    \je.ram_rom.dctdu_ram_dctdu_ram_0_1.ebr_inst ( 
    .RADDR5(\je/dctdu_ram_ar[5] ), .RADDR4(\je/dctdu_ram_ar[4] ), 
    .RADDR3(\je/dctdu_ram_ar[3] ), .RADDR2(\je/dctdu_ram_ar[2] ), 
    .RADDR1(\je/dctdu_ram_ar[1] ), .RADDR0(\je/dctdu_ram_ar[0] ), 
    .WADDR5(\je/dctdu_ram_aw[5] ), .WADDR4(\je/dctdu_ram_aw[4] ), 
    .WADDR3(\je/dctdu_ram_aw[3] ), .WADDR2(\je/dctdu_ram_aw[2] ), 
    .WADDR1(\je/dctdu_ram_aw[1] ), .WADDR0(\je/dctdu_ram_aw[0] ), 
    .WDATA1(\je/dctdu_ram_di[17] ), .WDATA0(\je/dctdu_ram_di[16] ), 
    .RCLKE(VCC), .RCLK(pclk_c), .RE(VCC), .WCLKE(\je/dctdu_ram_we ), 
    .WCLK(pclk_c), .WE(\je/dctdu_ram_we ), .RDATA1(\je.dctdu_ram_do[17] ), 
    .RDATA0(\je/dctdu_ram_do[16] ));
  jedw_un4_addr_reg_muladd_0_9_0_ \jedw.un4_addr_reg_muladd_0[9:0] ( .CE(VCC), 
    .A7(\jedw/row_idx[7] ), .A6(\jedw/row_idx[6] ), .A5(\jedw/row_idx[5] ), 
    .A4(\jedw/row_idx[4] ), .A3(\jedw/row_idx[3] ), .A2(\jedw/row_idx[2] ), 
    .A1(\jedw/row_idx[1] ), .A0(\jedw/row_idx[0] ), .B2(VCC), .B0(VCC), 
    .D2(\jedw/col_idx[8] ), .D1(\jedw/col_idx[7] ), .D0(\jedw/col_idx[6] ), 
    .AHOLD(VCC), .BHOLD(VCC), .CHOLD(VCC), .DHOLD(VCC), 
    .O9(\jedw/un4_addr_reg_muladd_0_O9_0 ), 
    .O8(\jedw/un4_addr_reg_muladd_0_O8_0 ), 
    .O7(\jedw/un4_addr_reg_muladd_0_O7_0 ), 
    .O6(\jedw/un4_addr_reg_muladd_0_O6_0 ), 
    .O5(\jedw/un4_addr_reg_muladd_0_O5_0 ), 
    .O4(\jedw/un4_addr_reg_muladd_0_O4_0 ), 
    .O3(\jedw/un4_addr_reg_muladd_0_O3_0 ), 
    .O2(\jedw/un4_addr_reg_muladd_0_O2_0 ), 
    .O1(\jedw/un4_addr_reg_muladd_0_O1_0 ), 
    .O0(\jedw/un4_addr_reg_muladd_0_O0_0 ));
  jed_fifo_fifo_fifo_0_0_ebr_inst \jed_fifo.fifo_fifo_0_0.ebr_inst ( 
    .RADDR6(\jed_fifo/read_pointer[6] ), .RADDR5(\jed_fifo/read_pointer[5] ), 
    .RADDR4(\jed_fifo/read_pointer[4] ), .RADDR3(\jed_fifo/read_pointer[3] ), 
    .RADDR2(\jed_fifo/read_pointer[2] ), .RADDR1(\jed_fifo/read_pointer[1] ), 
    .RADDR0(\jed_fifo/read_pointer[0] ), .WADDR6(\jed_fifo/write_pointer[6] ), 
    .WADDR5(\jed_fifo/write_pointer[5] ), .WADDR4(\jed_fifo/write_pointer[4] ), 
    .WADDR3(\jed_fifo/write_pointer[3] ), .WADDR2(\jed_fifo/write_pointer[2] ), 
    .WADDR1(\jed_fifo/write_pointer[1] ), .WADDR0(\jed_fifo/write_pointer[0] ), 
    .WDATA15(\jedw_addr[7] ), .WDATA14(\jedw_addr[6] ), 
    .WDATA13(\jedw_addr[5] ), .WDATA12(\jedw_addr[4] ), 
    .WDATA11(\jedw_addr[3] ), .WDATA10(\jedw_addr[2] ), 
    .WDATA9(\jedw_addr[1] ), .WDATA8(\jedw_addr[0] ), .WDATA7(\jedw_data[7] ), 
    .WDATA6(\jedw_data[6] ), .WDATA5(\jedw_data[5] ), .WDATA4(\jedw_data[4] ), 
    .WDATA3(\jedw_data[3] ), .WDATA2(\jedw_data[2] ), .WDATA1(\jedw_data[1] ), 
    .WDATA0(\jedw_data[0] ), .RCLKE(VCC), .RCLK(pclk_c), .RE(VCC), 
    .WCLKE(\jed_fifo/cnt_RNILUJK2[0] ), .WCLK(pclk_c), 
    .WE(\jed_fifo/cnt_RNILUJK2[0] ), .RDATA15(\jedf_do[15] ), 
    .RDATA14(\jedf_do[14] ), .RDATA13(\jedf_do[13] ), .RDATA12(\jedf_do[12] ), 
    .RDATA11(\jedf_do[11] ), .RDATA10(\jedf_do[10] ), .RDATA9(\jedf_do[9] ), 
    .RDATA8(\jedf_do[8] ), .RDATA7(\jedf_do[7] ), .RDATA6(\jedf_do[6] ), 
    .RDATA5(\jedf_do[5] ), .RDATA4(\jedf_do[4] ), .RDATA3(\jedf_do[3] ), 
    .RDATA2(\jedf_do[2] ), .RDATA1(\jedf_do[1] ), .RDATA0(\jedf_do[0] ));
  jed_fifo_fifo_fifo_0_1_ebr_inst \jed_fifo.fifo_fifo_0_1.ebr_inst ( 
    .RADDR6(\jed_fifo/read_pointer[6] ), .RADDR5(\jed_fifo/read_pointer[5] ), 
    .RADDR4(\jed_fifo/read_pointer[4] ), .RADDR3(\jed_fifo/read_pointer[3] ), 
    .RADDR2(\jed_fifo/read_pointer[2] ), .RADDR1(\jed_fifo/read_pointer[1] ), 
    .RADDR0(\jed_fifo/read_pointer[0] ), .WADDR6(\jed_fifo/write_pointer[6] ), 
    .WADDR5(\jed_fifo/write_pointer[5] ), .WADDR4(\jed_fifo/write_pointer[4] ), 
    .WADDR3(\jed_fifo/write_pointer[3] ), .WADDR2(\jed_fifo/write_pointer[2] ), 
    .WADDR1(\jed_fifo/write_pointer[1] ), .WADDR0(\jed_fifo/write_pointer[0] ), 
    .WDATA8(\jedw_addr[16] ), .WDATA7(\jedw_addr[15] ), 
    .WDATA6(\jedw_addr[14] ), .WDATA5(\jedw_addr[13] ), 
    .WDATA4(\jedw_addr[12] ), .WDATA3(\jedw_addr[11] ), 
    .WDATA2(\jedw_addr[10] ), .WDATA1(\jedw_addr[9] ), .WDATA0(\jedw_addr[8] ), 
    .RCLKE(VCC), .RCLK(pclk_c), .RE(VCC), .WCLKE(\jed_fifo/cnt_RNILUJK2[0] ), 
    .WCLK(pclk_c), .WE(\jed_fifo/cnt_RNILUJK2[0] ), .RDATA8(\jedf_do[24] ), 
    .RDATA7(\jedf_do[23] ), .RDATA6(\jedf_do[22] ), .RDATA5(\jedf_do[21] ), 
    .RDATA4(\jedf_do[20] ), .RDATA3(\jedf_do[19] ), .RDATA2(\jedf_do[18] ), 
    .RDATA1(\jedf_do[17] ), .RDATA0(\jedf_do[16] ));
  jdts_un4_je_addr_reg_muladd_0_9_0_ \jdts.un4_je_addr_reg_muladd_0[9:0] ( 
    .CE(VCC), .A7(\jdts/row_idx[7] ), .A6(\jdts/row_idx[6] ), 
    .A5(\jdts/row_idx[5] ), .A4(\jdts/row_idx[4] ), .A3(\jdts/row_idx[3] ), 
    .A2(\jdts/row_idx[2] ), .A1(\jdts/row_idx[1] ), .A0(\jdts/row_idx[0] ), 
    .B2(VCC), .B0(VCC), .D2(\jdts/col_idx[8] ), .D1(\jdts/col_idx[7] ), 
    .D0(\jdts/col_idx[6] ), .AHOLD(VCC), .BHOLD(VCC), .CHOLD(VCC), .DHOLD(VCC), 
    .O9(\jdts/un4_je_addr_reg_muladd_0_O9 ), 
    .O8(\jdts/un4_je_addr_reg_muladd_0_O8 ), 
    .O7(\jdts/un4_je_addr_reg_muladd_0_O7 ), 
    .O6(\jdts/un4_je_addr_reg_muladd_0_O6 ), 
    .O5(\jdts/un4_je_addr_reg_muladd_0_O5 ), 
    .O4(\jdts/un4_je_addr_reg_muladd_0_O4 ), 
    .O3(\jdts/un4_je_addr_reg_muladd_0_O3 ), 
    .O2(\jdts/un4_je_addr_reg_muladd_0_O2 ), 
    .O1(\jdts/un4_je_addr_reg_muladd_0_O1 ), 
    .O0(\jdts/un4_je_addr_reg_muladd_0_O0 ));
  u_HSOSC_osc_inst \u_HSOSC.osc_inst ( .CLKHFPU(VCC), .CLKHFEN(VCC), 
    .CLKHF(clk_24m));
  miso miso_I( .PADDO(miso_c), .miso(miso));
  img_rdy img_rdy_I( .PADDO(img_rdy_c), .img_rdy(img_rdy));
  siod siod_I( .PADDT(siod_temp5_i), .PADDO(\data_sr[31] ), .siod(siod));
  sioc sioc_I( .PADDO(sioc_c), .sioc(sioc));
  cam_pwrdn cam_pwrdn_I( .PADDO(GND), .cam_pwrdn(cam_pwrdn));
  cam_reset_n cam_reset_n_I( .PADDO(VCC), .cam_reset_n(cam_reset_n));
  xclk xclk_I( .PADDO(clk_24m), .xclk(xclk));
  ssel ssel_I( .PADDI(ssel_c), .ssel(ssel));
  mosi mosi_I( .PADDI(mosi_c), .mosi(mosi));
  sclk sclk_I( .PADDI(sclk_c), .sclk(sclk));
  img_req img_req_I( .PADDI(img_req_c), .img_req(img_req));
  pdata_7_ \pdata[7]_I ( .PADDI(\pdata_c[7] ), .pdata7(pdata[7]));
  pdata_6_ \pdata[6]_I ( .PADDI(\pdata_c[6] ), .pdata6(pdata[6]));
  pdata_5_ \pdata[5]_I ( .PADDI(\pdata_c[5] ), .pdata5(pdata[5]));
  pdata_4_ \pdata[4]_I ( .PADDI(\pdata_c[4] ), .pdata4(pdata[4]));
  pdata_3_ \pdata[3]_I ( .PADDI(\pdata_c[3] ), .pdata3(pdata[3]));
  pdata_2_ \pdata[2]_I ( .PADDI(\pdata_c[2] ), .pdata2(pdata[2]));
  pdata_1_ \pdata[1]_I ( .PADDI(\pdata_c[1] ), .pdata1(pdata[1]));
  pdata_0_ \pdata[0]_I ( .PADDI(\pdata_c[0] ), .pdata0(pdata[0]));
  href href_I( .PADDI(href_c), .href(href));
  vsync vsync_I( .PADDI(vsync_c), .vsync(vsync));
  pclk pclk_I( .PADDI(pclk_c), .pclk(pclk));
endmodule

module SLICE_0 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_14_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[14].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[15].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xC33C";
  defparam inst1.INIT1 = "0xC33C";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_12_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[12].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[13].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_10_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[10].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[11].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_8_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[8].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[9].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[6].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[7].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[4].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[5].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, D1, B1, C0, B0, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \un1_pix_per_line_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pix_per_line_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[15].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[16].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jpeg_size_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, D1, B1, C0, B0, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \un1_jpeg_size_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jpeg_size_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[15].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[16].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pixel_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, D1, B1, C0, B0, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \un1_pixel_cnt_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pixel_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \yty/un6_img_col_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/un6_img_col_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \yty/un6_img_col_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_29 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \yty/un6_img_row_s_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_30 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/un6_img_row_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_31 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \yty/un6_img_row_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \yty/img_row_s_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/img_row_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/img_row_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/img_row_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \yty/img_row_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \yty/img_col_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/img_col_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/img_col_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_40 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \yty/img_col_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/write_pointer_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[7].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[8].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module SLICE_42 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/write_pointer_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[5].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/write_pointer_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_44 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/write_pointer_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, D1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \yty/yuv_fifo/write_pointer_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/yuv_fifo/write_pointer_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_46 ( input DI0, D1, D0, C0, B0, CE, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \yty/yuv_fifo/cnt_s_0[9].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/cnt_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_47 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/cnt_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/cnt_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/cnt_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_48 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/cnt_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/cnt_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/cnt_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_49 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/cnt_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/cnt_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/cnt_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_50 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/cnt_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_51 ( input DI1, D1, C1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \yty/yuv_fifo/cnt_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/yuv_fifo/cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_52 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/read_pointer_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[7].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[8].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_53 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/read_pointer_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[5].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_54 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/read_pointer_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_55 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \yty/yuv_fifo/read_pointer_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_56 ( input DI1, D1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \yty/yuv_fifo/read_pointer_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/yuv_fifo/read_pointer_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_57 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \yty/img_col_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, D0, B0, CIN0, CIN1, output F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.I_9_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input D1, B1, D0, B0, CIN0, CIN1, output COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.I_9_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_60 ( input D1, B1, D0, B0, CIN0, CIN1, output COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.I_9_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D1, B1, B0, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.I_9_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNITG05M4.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNILN7OH3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_64 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI3R6FD2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI7I6CP.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_67 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIO1OJ5L1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_68 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIOER05Q1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI1QK1RP3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNISA0D08.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIJ32H.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIO4N6803.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNI88KNK02.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNIRJ8N8S.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNIM38T76.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9_0.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNI4KPN603.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNIC42NJ02.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_79 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNITKH18S.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNI8HCI76.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_10_RNIJUB9.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIGAKDU3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNIMLS062.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNI7B7S11.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_85 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNI6QUBC.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_86 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54_0.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNISPMUS3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_88 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNIQHA052.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_89 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNI9CG611.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_90 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNIO731C.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_91 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_9_RNIBB54.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_92 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIVLVUF.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_93 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_1_RNI4E0U9.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_94 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_12_RNIH7BE5.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_95 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_12_RNIVMU82.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_96 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_12_RNI268F.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIA52GE.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_98 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_1_RNI7AET8.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_99 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_11_RNII8KO4.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_100 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_11_RNIG43U1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_101 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_11_RNI168F.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_102 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI9NSN3R.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_103 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIBIG43S2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_104 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQJRQ3S2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_105 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIP1DNHS.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_106 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_107 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_108 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIUEQUHA1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_109 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI4E8LK51.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_110 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIGB1HPQ3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_111 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un24_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_112 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_113 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIOOI7963.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_114 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITQGCRD.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_115 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2920G01.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_116 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_117 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOF82BD1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIF8VPV7.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_119 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIFENJ0J.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9BB73R3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_121 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un38_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIHK45661.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUFREUM.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIHR1CAC2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_126 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_127 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_128 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICL96HP2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_129 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIO5QHN6.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_130 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIKIR5672.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_131 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un52_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNIQDUS53.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_133 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI1TH412.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_134 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_135 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI7GLQQ.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_136 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un10_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNI30IFKI3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_138 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNISNDEKI3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_139 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNI1C5BKI3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_140 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIFSO5KI3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_141 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIGOB6FH3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_142 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIKNL06V.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI0C7H3V.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_144 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI0EGADR.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_145 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIOSM1O92.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_146 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIJ3NG713.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_147 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNISBSBDV1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_148 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_149 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNICTIRBR.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_150 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNISO41N92.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_151 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIL40R613.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_152 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIEP01DV1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_153 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un122_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_154 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI82DHC42.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_155 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIG4JNCO3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_156 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIJOV2F31.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_157 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIUFO9F93.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_158 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_159 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIKHF2B42.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_160 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIK01NBO3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_161 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNILP8DE31.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_162 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIGTSUE93.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_163 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un115_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_164 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIC9LCBQ.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_165 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNISTMAM9.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_166 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI7OAPHH3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_167 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIGU4BAM3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_168 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_169 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIOONT9Q.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_170 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI0Q4AL9.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_171 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI9PJ3HH3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_172 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI2C90AM3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_173 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un108_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_174 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI4TK69C.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_175 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNISP086O.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_176 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIFBJT3Q.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_177 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIQFFU9D1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_178 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_179 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIGCNN7C.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_180 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNI0ME75O.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_181 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIHCS73Q.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_182 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNICTJJ9D1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_183 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un101_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_184 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNICIL27L1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_185 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIKID16Q1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_186 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIVOBNRP3.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_187 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIATRN08.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_188 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_RNIJ32H_0.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_189 ( input DI0, D1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, F0, F1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_18_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_190 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI2169TM1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_191 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3M71ET3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_192 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI47QI5G1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_193 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_194 ( input DI0, D1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, output 
    Q0, F0, F1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_20_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_195 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI9H681N3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_196 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIHRCRSS.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_197 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIB097SN1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_198 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un59_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_199 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_200 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNINRPTSN3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_201 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI0GMD2E.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_202 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIDHNNTM3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_203 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_204 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3IOBMD2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_205 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICGHUNB2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_206 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOOD2RG3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_207 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIOA4H38.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_208 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un45_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_209 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI0NC3462.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_210 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNICBOUFQ2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_211 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDMRSOH3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_212 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIMLRLBO3.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_213 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_214 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_215 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIBE5EN62.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_216 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNINKR5OR2.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_217 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI9OE8PT1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_218 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un31_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_219 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNII7LN711.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_220 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIORES5J.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_221 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKSMT39.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_222 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0GSK03.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_223 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_224 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_225 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_226 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIQKK1KQ.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_227 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIVV63E8.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_228 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_229 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_230 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_231 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_232 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_233 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_234 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_235 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_236 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_77_Z[2].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/QNT_DU_ret_77_Z[3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_237 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/QNT_DU_ret_77_Z[0].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/QNT_DU_ret_77_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_238 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/un1_zzdu_ram_do_s_14_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_239 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_zzdu_ram_do_cry_12_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_240 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_zzdu_ram_do_cry_10_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_241 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_zzdu_ram_do_cry_8_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_242 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_zzdu_ram_do_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_243 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_zzdu_ram_do_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_244 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_zzdu_ram_do_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_245 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un1_zzdu_ram_do_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_246 ( input DI1, DI0, D1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \je/un1_c_state_38_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_tmp_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/cb_bb_tmp_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_247 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \je/un1_c_state_38_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_tmp_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/cb_bb_tmp_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_248 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \je/un1_c_state_38_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_tmp_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/cb_bb_tmp_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_249 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \je/un1_c_state_38_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_tmp_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/cb_bb_tmp_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_250 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \je/un1_c_state_38_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_tmp_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/cb_bb_tmp_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_251 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \je/un1_c_state_38_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_tmp_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/cb_bb_tmp_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_252 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un1_c_state_38_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_253 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_wb_bit_cnt_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_254 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_wb_bit_cnt_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_255 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un1_wb_bit_cnt_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_256 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_3_RNIBK583.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_257 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_5_RNI0RT62.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_258 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_1_RNI8IRM1.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_259 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_415_RNIH1LS.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_260 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_QNT_DU.QNT_DU_ret_415_RNIPG5B.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_261 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/un5_img_row_s_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_262 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_img_row_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_263 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_img_row_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_264 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_img_row_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_265 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_wb_bc_tmp_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_266 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un1_wb_bc_tmp_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_267 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un1_wb_bc_tmp_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_268 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un5_img_col_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_269 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_img_col_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_270 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/un5_img_col_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_271 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un5_img_col_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_272 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_du_ac0_2_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_273 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_du_ac0_2_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_274 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_du_ac0_2_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_275 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_du_ac0_2_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_276 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_du_ac0_2_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_277 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/un1_du_ac0_2_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_278 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/un1_du_ac0_2_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_279 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/ac0_idx_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_280 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/ac0_idx_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_281 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/ac0_idx_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_282 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/ac0_idx_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_283 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/img_row_s_0[9].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_284 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_row_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_285 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_row_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_286 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_row_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_287 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_row_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_288 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/img_row_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_289 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/ac0_cnt_s_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_290 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/ac0_cnt_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_291 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/ac0_cnt_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_292 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/ac0_cnt_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_293 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \je/img_col_cry_0[9].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_294 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_col_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_295 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_col_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_296 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_col_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_297 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/img_col_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_298 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/img_col_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_299 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/end0pos_s_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_300 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/end0pos_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_301 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/end0pos_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_302 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/end0pos_cry_0[0].fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_303 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/qz_cnt_s_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_304 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/qz_cnt_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_305 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/qz_cnt_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_306 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/qz_cnt_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_307 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_308 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_309 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_310 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_311 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_312 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_313 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_314 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_315 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_1_0_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp4_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp4_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_316 ( input DI1, D1, C1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[3]_2_cry_0_0_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp4_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_317 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_16_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_318 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_14_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_319 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_12_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_320 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_10_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_321 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_8_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_322 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_323 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_324 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp12_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_325 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/dct/un1_tmp12_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_326 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_327 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_328 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_329 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_330 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_331 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_332 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_333 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_334 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp0_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp0_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_335 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un3_tmp6_2_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp0_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_336 ( input DI1, DI0, D1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_16_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[16].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[17].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_337 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_14_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[14].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[15].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_338 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_12_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[12].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[13].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_339 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_10_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[10].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[11].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_340 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_8_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[8].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[9].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_341 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[7].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_342 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[4].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[5].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_343 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp5_Z[2].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_344 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[2]_1_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp5_Z[0].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp5_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_345 ( input DI1, DI0, D1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_16_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[16].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[17].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_346 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_14_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[14].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[15].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_347 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_12_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[12].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[13].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_348 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_10_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[10].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[11].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_349 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_8_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[8].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[9].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_350 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[7].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_351 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[4].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[5].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_352 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp7_Z[2].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_353 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp7_1_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp7_Z[0].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp7_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_354 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_355 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_356 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_357 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_358 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_359 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_360 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_361 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_362 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp21_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp21_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_363 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_3_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp21_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_364 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_365 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_366 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_367 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_368 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_369 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_370 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_371 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_372 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp22_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp22_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_373 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp4_2_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp22_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_374 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_375 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_376 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_377 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_378 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_379 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_380 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_381 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_382 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp13_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp13_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_383 ( input DI1, D1, C1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_2_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp13_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_384 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_385 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_386 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_387 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_388 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_389 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_390 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_391 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_392 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp20_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp20_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_393 ( input DI1, D1, C1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp13_1_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp20_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_394 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_395 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_396 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_397 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_398 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_399 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_400 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_401 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_402 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_1_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp10_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp10_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_403 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp3_3_cry_0_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp10_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_404 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_405 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_406 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_407 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_408 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_409 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_410 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_411 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_412 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp11_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp11_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_413 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp2_4_cry_0_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp11_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_414 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_415 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_416 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_417 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_418 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_419 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_420 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_421 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_422 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp2_5_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_423 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/dct/un1_tmp2_5_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_424 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_425 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_426 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_427 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_428 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_429 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_430 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_431 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_432 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp1_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp1_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_433 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[6]_1_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp1_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_434 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_435 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_436 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_437 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_438 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_439 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_440 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_441 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_442 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_1_0_0.fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp3_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/tmp3_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_443 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/un1_tmp_du[4]_1_cry_0_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/tmp3_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_444 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_16_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_445 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_14_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_446 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_12_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_447 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_10_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_448 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_8_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_449 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_450 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_451 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un1_tmp6_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_452 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/dct/un1_tmp6_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_453 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_16_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_454 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_14_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_455 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_12_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_456 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_10_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_457 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_8_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_458 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_6_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_459 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_460 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un81_tmp_du_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_461 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/dct/un81_tmp_du_cry_0_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_462 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_s_17_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_463 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_15_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_464 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_13_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_465 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_11_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_466 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_9_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_467 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_7_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_468 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_5_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_469 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_3_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_470 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \je/dct/un78_tmp_du_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_471 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \je/dct/un78_tmp_du_cry_0_0.fa22_inst ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_472 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/dctdu_w_idx_s_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_idx_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_473 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/dctdu_w_idx_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_idx_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/dctdu_w_idx_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_474 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/dctdu_w_idx_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/dctdu_w_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_475 ( input DI1, D1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/dctdu_w_idx_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/dctdu_w_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_476 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \je/dct/du_idx_s_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/du_idx_e_0_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_477 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/du_idx_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/du_idx_e_0_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/du_idx_e_0_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_478 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \je/dct/du_idx_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/du_idx_e_0_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \je/dct/du_idx_e_0_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_479 ( input DI1, D1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \je/dct/du_idx_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/du_idx_e_0_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_480 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \jedw/un6_col_idx_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_481 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/un6_col_idx_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_482 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jedw/un6_col_idx_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_483 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \jedw/un6_row_idx_s_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_484 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/un6_row_idx_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_485 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jedw/un6_row_idx_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_486 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \jedw/row_idx_s_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_487 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/row_idx_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_488 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/row_idx_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_489 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/row_idx_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_490 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jedw/row_idx_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_491 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \jedw/col_idx_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_492 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/col_idx_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_493 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/col_idx_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_494 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jedw/col_idx_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_495 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jedw/col_idx_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_496 ( input DI0, D1, D0, C0, B0, CE, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \jed_fifo/cnt_s_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/cnt_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_497 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \jed_fifo/cnt_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/cnt_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \jed_fifo/cnt_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_498 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \jed_fifo/cnt_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/cnt_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \jed_fifo/cnt_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_499 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \jed_fifo/cnt_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \jed_fifo/cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_500 ( input DI1, D1, C1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \jed_fifo/cnt_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jed_fifo/cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_501 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \jed_fifo/write_pointer_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/write_pointer_e_0_Z[5].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \jed_fifo/write_pointer_e_0_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_502 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \jed_fifo/write_pointer_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/write_pointer_e_0_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \jed_fifo/write_pointer_e_0_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_503 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \jed_fifo/write_pointer_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/write_pointer_e_0_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \jed_fifo/write_pointer_e_0_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_504 ( input DI1, D1, B1, C0, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \jed_fifo/write_pointer_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jed_fifo/write_pointer_e_0_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_505 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \jed_fifo/read_pointer_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_506 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jed_fifo/read_pointer_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_507 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jed_fifo/read_pointer_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_508 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jed_fifo/read_pointer_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_509 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \jdts/un7_col_idx_cry_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_510 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/un7_col_idx_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_511 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jdts/un7_col_idx_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_512 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \jdts/un6_row_idx_s_4_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_513 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/un6_row_idx_cry_2_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_514 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jdts/un6_row_idx_cry_1_0.fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_515 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \jdts/row_idx_s_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_516 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/row_idx_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_517 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/row_idx_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_518 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/row_idx_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_519 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jdts/row_idx_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_520 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \jdts/col_idx_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_521 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/col_idx_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_522 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/col_idx_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_523 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/col_idx_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_524 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jdts/col_idx_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_525 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \jdts/hd_addr_reg_s_0[9].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_526 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/hd_addr_reg_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_527 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/hd_addr_reg_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_528 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/hd_addr_reg_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_529 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \jdts/hd_addr_reg_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_530 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jdts/hd_addr_reg_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_531 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[15].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_532 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[13].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_533 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[11].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_534 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[9].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_535 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[7].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_536 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_537 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_538 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_539 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \esp32_spi/rd_addr_reg_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_540 ( input DI0, D1, D0, B0, CE, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \u_OV7670_Controller/LUT/address_s_0[7].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[7].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_541 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \u_OV7670_Controller/LUT/address_cry_0[5].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[5].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_542 ( input DI1, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, output Q1, 
    F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  fa2 \u_OV7670_Controller/LUT/address_cry_0[3].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_543 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \u_OV7670_Controller/LUT/address_cry_0[1].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_544 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \u_OV7670_Controller/LUT/address_cry_0[0].fa22_inst ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_547 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \jed_fifo/read_pointer_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \yty/ff_wr_RNID9NA4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jed_fifo/read_pointer_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedf_mem_wr_Z.ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_548 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40003 SLICE_548_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \q_vsync_Z.ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_549 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_549_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_549_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \q_pdata_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \q_pdata_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_550 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \c_state_RNO[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \n_state_3_0_.N_20_i_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \c_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \c_state_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_552 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \n_state_3_0_.N_9_i_cZ ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \n_state_3_0_.m12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \c_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \c_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x0434") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_554 ( input DI0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40010 SLICE_554_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je_done_fl_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_555 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_555_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_555_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je_done_fl_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je_done_fl_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_557 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_557_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_557_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \q_pdata_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \q_pdata_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_559 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_559_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_559_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \q_pdata_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \q_pdata_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_561 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_561_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_561_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \q_pdata_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \q_pdata_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_564 ( input DI0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40012 \pix_per_line_RNO_cZ[0] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pix_per_line_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_566 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \cam_buf/rd_data_reg_RNO[3] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \cam_buf/rd_data_reg_RNO[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \cam_buf/rd_data_reg_Z[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cam_buf/rd_data_reg_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xD951") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_567 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \cam_buf/rd_data_reg_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \cam_buf/rd_data_reg_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \cam_buf/rd_data_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cam_buf/rd_data_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x88F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xE233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_569 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \cam_buf/rd_data_reg_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \cam_buf/rd_data_reg_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \cam_buf/rd_data_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cam_buf/rd_data_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xD855") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x88F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_571 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \cam_buf/rd_data_reg_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \cam_buf/rd_data_reg_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \cam_buf/rd_data_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cam_buf/rd_data_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \yty/img_x_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \yty.img_x_RNO[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_x_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/img_x_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x5522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_576 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \yty/img_x_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \yty/img_x_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_x_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_x_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_578 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \yty/img_x_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \yty/img_x_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_x_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_x_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x3A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x2E22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_580 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 \yty/img_y_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \yty.img_y_RNO[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_y_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/img_y_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x005A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_582 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 \yty/img_y_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \yty/img_y_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_y_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_y_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_586 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \yty/img_col_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \yty/img_col_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_col_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_col_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_588 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \yty/img_col_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \yty/img_col_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_col_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_col_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_590 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40033 \yty.img_col_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \yty/img_col_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_col_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_col_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x2F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_592 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40035 \yty.img_col_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \yty.img_col_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_col_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_col_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_594 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40037 \yty/img_row_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \yty/img_row_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_row_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_row_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_596 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40039 \yty/img_row_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \yty/img_row_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_row_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_row_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x2F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_598 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40041 \yty.img_row_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \yty/img_row_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_row_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_row_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_600 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40043 \yty.img_row_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \yty.img_row_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_row_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_row_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_603 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40045 SLICE_603_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/addr_reg_Z[16].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_604 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_604_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_604_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[15].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_606 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_606_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_606_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_608 ( input DI1, DI0, B1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_608_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_608_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_610 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_610_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_610_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_612 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_612_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_612_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_615 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40048 \yty/c_state_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \yty/c_state_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/c_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/c_state_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x1FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_617 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40050 \yty/c_state_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \yty/c_state_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/c_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/c_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0103") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_619 ( input DI1, DI0, D1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_619_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_619_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_621 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_621_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_621_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_623 ( input DI1, DI0, A1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_623_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_623_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \yty/addr_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/addr_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_626 ( input DI1, DI0, C1, A1, D0, C0, B0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40052 \yty/row_cnt_RNO[0] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \yty/row_cnt_RNO[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/row_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/row_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_628 ( input DI1, DI0, C1, A1, D0, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40052 \yty/col_cnt_RNO[0] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \yty/col_cnt_RNO[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \yty/col_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/col_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_630 ( input DI1, DI0, C1, B1, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40055 \yty/img_req_reg_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_630_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \yty/img_req_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \yty/img_req_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_636 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40056 \yty/ff_din_esr_RNO[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \yty/ff_din_esr_RNO[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \yty/ff_din_esr_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/ff_din_esr_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_638 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40058 \yty/ff_din_esr_RNO[6] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \yty/ff_din_esr_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \yty/ff_din_esr_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/ff_din_esr_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_640 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40060 \yty/ff_din_esr_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \yty/ff_din_esr_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \yty/ff_din_esr_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/ff_din_esr_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_642 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40061 \yty/ff_din_esr_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \yty/ff_din_esr_RNO[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \yty/ff_din_esr_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/ff_din_esr_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_645 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_645_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_645_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[28].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[29].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_647 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_647_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_647_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[26].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[27].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_649 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_649_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_649_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[24].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[25].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_651 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_651_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_651_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[22].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[23].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_653 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_653_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_653_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[20].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[21].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_655 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 SLICE_655_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_655_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[18].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[19].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_657 ( input DI1, DI0, B1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_657_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_657_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_659 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_659_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_659_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_661 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_661_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_661_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_663 ( input DI1, DI0, A1, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 SLICE_663_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_663_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_665 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_665_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_665_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_667 ( input DI1, DI0, B1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_667_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_667_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_669 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_669_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_669_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_671 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_671_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_671_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_673 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_673_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_673_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \yty/yuyv_esr_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_675 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 SLICE_675_K1( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[7] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_11_Z.ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_12_Z.ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_677 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_677_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_677_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_9_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_116_fast_Z[0].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_679 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_679_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_679_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_680 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_680_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_680_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[17].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_0_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_681 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40065 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40066 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x5565") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF807") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_682 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 SLICE_682_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 SLICE_682_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_1_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x2D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_686 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40069 SLICE_686_K1( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 SLICE_686_K0( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xBB44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xA5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_688 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 SLICE_688_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 SLICE_688_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x95AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x785A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_690 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40073 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNO ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCC99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x6363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_692 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40075 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x9A9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_702 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40077 SLICE_702_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 SLICE_702_K0( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x56AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_704 ( input DI0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40079 SLICE_704_K0( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_416_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_705 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40005 SLICE_705_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_17_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_706 ( input DI0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40010 SLICE_706_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_16_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_707 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40080 SLICE_707_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 SLICE_707_K0( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_15_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_14_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_708 ( input DI0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40003 SLICE_708_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_13_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_710 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_710_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_710_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_5_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_10_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_713 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_713_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_713_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_1_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_6_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_716 ( input DI0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40010 SLICE_716_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_2_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_717 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_717_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_717_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_428_Z.ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_722 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_722_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_722_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_5_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_7_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_723 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_723_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_723_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_430_Z.ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_429_Z.ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_733 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40082 \je.wb_bit_cnt_RNO[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \je.wb_bit_cnt_RNO[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_cnt_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_cnt_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_735 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40084 \je.wb_bit_cnt_RNO[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \je.wb_bit_cnt_RNO[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_cnt_Z[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_cnt_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_739 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40085 \je.img_y_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \je.img_y_RNO[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_y_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/img_y_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x4F40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x11AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_741 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40087 \je.img_y_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \je.img_y_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_y_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_y_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x5C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x3A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_743 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40085 \je.img_y_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \je.img_y_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_y_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_y_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_745 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40090 \je/img_col_p_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \je/img_col_p_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_p_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_col_p_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_750 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40092 \je/qz_cnt_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \je/qz_cnt_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/qz_cnt_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/qz_cnt_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_752 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40094 \je/qz_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \je/qz_cnt_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/qz_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/qz_cnt_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_754 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40096 \je/qz_cnt_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \je/qz_cnt_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/qz_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/qz_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_756 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40098 \je.end0pos_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \je.end0pos_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/end0pos_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/end0pos_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xF3D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_758 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40100 \je.end0pos_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \je.end0pos_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/end0pos_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/end0pos_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_760 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40098 \je.end0pos_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \je.end0pos_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/end0pos_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/end0pos_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xACAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_763 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40103 \je/img_col_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \je/img_col_RNO[9] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_col_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_765 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40105 \je/img_col_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \je/img_col_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_col_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x5C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_767 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40107 \je/img_col_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \je/img_col_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_col_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_769 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40109 \je.img_col_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \je/img_col_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_col_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_771 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40110 \je.img_col_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \je.img_col_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_col_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_773 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40112 \je/img_row_RNO[8] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \je/img_row_RNO[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/img_row_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_row_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_775 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40114 \je/img_row_RNO[6] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \je/img_row_RNO[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/img_row_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_row_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_777 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40116 \je/img_row_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \je/img_row_RNO[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_row_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_row_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_779 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40118 \je.img_row_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \je/img_row_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_row_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_row_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_781 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40120 \je.img_row_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \je.img_row_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_row_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/img_row_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_784 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40122 \je.ac0_idx_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \je.ac0_idx_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ac0_idx_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ac0_idx_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_786 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40124 \je.ac0_idx_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \je.ac0_idx_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ac0_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ac0_idx_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_788 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40125 \je.ac0_idx_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \je.ac0_idx_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ac0_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ac0_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_790 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_790_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_790_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_12_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_116_Z[0].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_791 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40127 \je/diff_DC_RNO[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \je/diff_DC_RNO[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/diff_DC_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/diff_DC_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_793 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40129 \je/diff_DC_RNO[8] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 \je/diff_DC_RNO[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \je/diff_DC_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/diff_DC_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_795 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40129 \je/diff_DC_RNO[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \je/diff_DC_RNO[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/diff_DC_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/diff_DC_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_797 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40127 \je/diff_DC_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \je/diff_DC_RNO[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/diff_DC_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/diff_DC_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_799 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 \je/diff_DC_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \je/diff_DC_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \je/diff_DC_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/diff_DC_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_801 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40133 \je/diff_DC_RNO[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \je/diff_DC_RNO[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/diff_DC_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/diff_DC_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_804 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40127 \je/diff_DC_RNO[12] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \je/diff_DC_RNO[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \je/diff_DC_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/diff_DC_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_807 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40135 \je/img_x_RNO[8] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \je/img_x_RNO[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \je/img_x_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/img_x_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_809 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 \je/img_x_RNO[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \je/img_x_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \je/img_x_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/img_x_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_811 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40127 \je/img_x_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \je/img_x_RNO[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \je/img_x_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/img_x_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_814 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40139 \je/DCV_RNO[12] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \je/DCV_RNO[13] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \je/DCV_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/DCV_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_816 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40056 \je/DCV_RNO[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \je/DCV_RNO[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \je/DCV_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/DCV_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_818 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40141 \je/DCV_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \je/DCV_RNO[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/DCV_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/DCV_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_820 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40127 \je/DCV_RNO[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \je/DCV_RNO[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/DCV_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/DCV_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_822 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 \je/DCV_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \je/DCV_RNO[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \je/DCV_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/DCV_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_824 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40143 \je/DCV_RNO[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \je/DCV_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \je/DCV_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/DCV_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_826 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40144 \je/DCV_RNO[0] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \je/DCV_RNO[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \je/DCV_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \je/DCV_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_831 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40146 \je/c_state_ns_5_0_.m41_0_ns ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \je/c_state_ns_5_0_.m192_ns ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/c_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/c_state_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_833 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40147 \je/c_state_ns_5_0_.m95 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \je/c_state_ns_5_0_.m132_ns ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/c_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/c_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_835 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40148 \je/c_state_ns_5_0_.m213 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \je/c_state_ns_5_0_.m229_ns ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/c_state_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/c_state_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x820F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_842 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40150 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2_0 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 SLICE_842_K0( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_416_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_19_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_843 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40152 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_10_2294_i_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40153 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_11_2276_i_i ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bit_buf_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_buf_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_845 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40154 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_8_2330_i_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40155 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_9_2312_i_i ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bit_buf_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_buf_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_847 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40156 \je/c_state_ns_5_0_.N_3948_0_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_7_2348_i_i ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bit_buf_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_buf_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xD555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_849 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40158 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_4_2402_i_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40159 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_5_2384_i_i ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bit_buf_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_buf_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_851 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40160 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_2_2438_i_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40161 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_3_2420_i_i ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bit_buf_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_buf_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_853 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40162 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_0_2474_i_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40163 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_1_2456_i_i ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bit_buf_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_buf_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_856 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40164 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIU32S8E ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI95JVI61 ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_416_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_416_Z[0].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_857 ( input DI0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40003 SLICE_857_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_116_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_858 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_858_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_858_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_116_Z[5].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_116_Z[6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_860 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_860_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_860_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_116_Z[3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_116_Z[4].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_862 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 SLICE_862_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_862_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_116_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_116_Z[2].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_865 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40166 \je/wb_bc_tmp_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \je/wb_bc_tmp_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bc_tmp_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bc_tmp_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_867 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40168 \je/wb_bc_tmp_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \je/wb_bc_tmp_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bc_tmp_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bc_tmp_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_870 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40170 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3EJUH02_0 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2 ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_416_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_416_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_872 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40171 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIU32S8E_0 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3EJUH02 ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_416_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_416_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_875 ( input DI1, DI0, D1, D0, C0, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_875_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \je/c_state_ns_5_0_.SUM2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/row_cnt_fl1_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/row_cnt_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_876 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40174 \je.c_state_ns_5_0_.SUM0 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \je.c_state_ns_5_0_.SUM1 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/row_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/row_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x7878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_878 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_878_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_878_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/img_col_p_fl1_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/img_col_p_fl1_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_880 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40176 \je/c_state_ns_5_0_.zzdu_ram_ar_4_0_i[3] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \je/c_state_ns_5_0_.zzdu_ram_ar_4_0_i[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/zzdu_ram_ar_Z[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/zzdu_ram_ar_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_881 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40178 \je/c_state_ns_5_0_.zzdu_ram_ar_4_0_i[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \je/c_state_ns_5_0_.zzdu_ram_ar_4_0_i[1] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/zzdu_ram_ar_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/zzdu_ram_ar_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_883 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40180 \je/c_state_ns_5_0_.dct_comp_sel_3_0_i[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40181 \je/c_state_ns_5_0_.dct_comp_sel_3_0_i[1] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/dct_comp_sel_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct_comp_sel_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x7B80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xEFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_885 ( input DI1, DI0, D1, C1, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40182 SLICE_885_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_885_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/load_du_done_fl_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/load_du_done_fl_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_887 ( input DI1, DI0, A1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_887_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_887_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/col_cnt_fl2_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/col_cnt_fl1_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_888 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_888_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_888_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/col_cnt_fl1_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/col_cnt_fl1_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_891 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_891_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_891_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/row_cnt_fl1_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/row_cnt_fl1_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_893 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40003 SLICE_893_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/row_cnt_fl2_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_894 ( input DI1, DI0, B1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_894_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_894_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/row_cnt_fl2_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/row_cnt_fl2_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_897 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_897_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_897_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/col_cnt_fl2_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/col_cnt_fl2_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_899 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_899_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_899_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_p_fl2_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/img_col_p_fl2_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_901 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40183 \je/c_state_ns_5_0_.zzdu_ram_ar_4_0_i[4] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40184 \je/c_state_ns_5_0_.zzdu_ram_ar_4_0_i[5] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/zzdu_ram_ar_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/zzdu_ram_ar_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_905 ( input DI1, DI0, C1, A1, D0, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40052 \je/c_state_ns_5_0_.SUM0_3 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \je/c_state_ns_5_0_.SUM1_3 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/col_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/col_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_907 ( input DI1, DI0, C1, A1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40186 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_26 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_0 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/du_ac0_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/du_ac0_Z[14].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_909 ( input DI1, DI0, C1, A1, D0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40186 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_22 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_24 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/du_ac0_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/du_ac0_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_911 ( input DI1, DI0, C1, A1, D0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40186 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_18 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_20 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/du_ac0_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/du_ac0_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_913 ( input DI1, DI0, C1, B1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40189 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_14 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_16 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/du_ac0_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/du_ac0_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_915 ( input DI1, DI0, C1, A1, B0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40186 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_10 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_12 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/du_ac0_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/du_ac0_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_917 ( input DI1, DI0, C1, B1, D0, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40191 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_6 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_8 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/du_ac0_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/du_ac0_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_919 ( input DI1, DI0, D1, B1, C0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40193 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_2 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_4 ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/du_ac0_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/du_ac0_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_922 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40195 \je/dcht_bb_rom_a_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \je/dcht_bb_rom_a_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dcht_bb_rom_a_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dcht_bb_rom_a_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xF404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_924 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40197 \je/dcht_bb_rom_a_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \je/dcht_bb_rom_a_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dcht_bb_rom_a_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dcht_bb_rom_a_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xAA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_926 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_926_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_926_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ac_idx_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ac_idx_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_928 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_928_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_928_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ac_idx_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ac_idx_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_930 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_930_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_930_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ac_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ac_idx_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_932 ( input DI1, DI0, A1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_932_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_932_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ac_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ac_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_935 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40198 \je/c_state_ns_5_0_.m72 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \je/c_state_ns_5_0_.m75 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[22].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[23].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xA022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x8D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_937 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40200 \je/c_state_ns_5_0_.m79 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \je/c_state_ns_5_0_.m83_1 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[20].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[21].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x880C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xB010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_939 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40202 \je/wb_bit_buf_RNO[18] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 \je/wb_bit_buf_RNO[19] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[18].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[19].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x4404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x2030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_941 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40204 \je/wb_bit_buf_RNO[16] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \je/wb_bit_buf_RNO[17] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xA030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x00C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_943 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40206 \je/c_state_ns_5_0_.m185_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \je/c_state_ns_5_0_.m188_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x80D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_945 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40208 \je/wb_bit_buf_RNO[12] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \je/c_state_ns_5_0_.m182_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x4044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xA303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_947 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40210 \je/c_state_ns_5_0_.m192_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \je/c_state_ns_5_0_.m87 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x808C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xA030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_949 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40198 \je/c_state_ns_5_0_.m271 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \je/c_state_ns_5_0_.m91_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x80C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_951 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40213 \je/c_state_ns_5_0_.m201 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \je/c_state_ns_5_0_.m297 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_953 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40215 \je.c_state_ns_5_0_.m195 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \je/c_state_ns_5_0_.m198 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_955 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40217 \je/c_state_ns_5_0_.m274 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \je/c_state_ns_5_0_.m294 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_957 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40219 \je/c_state_ns_5_0_.m277 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \je/c_state_ns_5_0_.m291 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bit_buf_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_buf_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_960 ( input DI1, DI0, D1, C1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40221 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_27 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCY_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCY_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_962 ( input DI1, DI0, C1, B1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40223 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_23 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_25 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCY_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCY_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_964 ( input DI1, DI0, C1, A1, B0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_19 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_21 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCY_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCY_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_966 ( input DI1, DI0, C1, B1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40223 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_15 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_17 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCY_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCY_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_968 ( input DI1, DI0, C1, A1, B0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_11 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_13 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCY_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCY_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_970 ( input DI1, DI0, D1, A1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40227 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_7 ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_9 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/DCY_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCY_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_972 ( input DI1, DI0, B1, A1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40229 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_3 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_5 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCY_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCY_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_975 ( input DI1, DI0, B1, A1, D0, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40230 SLICE_975_K1( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 SLICE_975_K0( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/DCU_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCU_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_977 ( input DI1, DI0, B1, A1, D0, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40230 SLICE_977_K1( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 SLICE_977_K0( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/DCU_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCU_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_979 ( input DI1, DI0, D1, B1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40232 SLICE_979_K1( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 SLICE_979_K0( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCU_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCU_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_981 ( input DI1, DI0, C1, B1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40233 SLICE_981_K1( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 SLICE_981_K0( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/DCU_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCU_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_983 ( input DI1, DI0, D1, B1, D0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40232 SLICE_983_K1( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 SLICE_983_K0( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/DCU_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCU_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_985 ( input DI1, DI0, C1, B1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40223 SLICE_985_K1( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 SLICE_985_K0( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/DCU_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCU_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_987 ( input DI1, DI0, C1, A1, D0, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 SLICE_987_K1( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 SLICE_987_K0( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/DCU_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/DCU_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_989 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40235 \je/wb_bb_tmp_RNO[22] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \je/wb_bb_tmp_RNO[23] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[22].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[23].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_991 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40237 \je/wb_bb_tmp_RNO[20] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40238 \je/wb_bb_tmp_RNO[21] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[20].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[21].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x4044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xF070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_993 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40239 \je/c_state_ns_5_0_.m214 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \je/c_state_ns_5_0_.m226_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[18].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[19].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x808A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xA030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_995 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40241 \je/c_state_ns_5_0_.m235 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 \je/c_state_ns_5_0_.m242 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xC044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xC404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_997 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40243 \je.c_state_ns_5_0_.m169 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \je.c_state_ns_5_0_.m177 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/wb_bb_tmp_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_999 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40245 \je/c_state_ns_5_0_.wb_bb_tmp_9_10_685_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40246 \je.c_state_ns_5_0_.m160_0 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/wb_bb_tmp_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x2F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1001 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40247 \je/c_state_ns_5_0_.N_4437_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40248 \je/c_state_ns_5_0_.wb_bb_tmp_9_11_647_i ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x2722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1003 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40249 \je/c_state_ns_5_0_.N_122_i ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \je/c_state_ns_5_0_.N_4429_i ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/wb_bb_tmp_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x5533") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x04F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1005 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40251 \je.wb_bb_tmp_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \je.wb_bb_tmp_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1007 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40253 \je.wb_bb_tmp_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \je.wb_bb_tmp_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1009 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40255 \je.wb_bb_tmp_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \je.wb_bb_tmp_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bb_tmp_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1011 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40251 \je.wb_bb_tmp_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \je/c_state_ns_5_0_.N_4420_i ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bb_tmp_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/wb_bb_tmp_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1013 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40258 \je/c_state_ns_5_0_.N_2452_0_i ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40259 \je/img_out_reg_RNO[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_out_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_out_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1015 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40260 \je/c_state_ns_5_0_.N_2433_0_i ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 \je/c_state_ns_5_0_.m66 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_out_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_out_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1017 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40262 \je/img_out_reg_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40263 \je/img_out_reg_RNO[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/img_out_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_out_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1019 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40264 \je/img_out_reg_RNO[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \je/img_out_reg_RNO[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_out_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/img_out_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xAF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1022 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40266 \je/cb_bit_cnt_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \je/cb_bit_cnt_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bit_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x880C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1025 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40268 \je.cb_bb_mask_RNO[10] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \je.cb_bb_mask_RNO[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_mask_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/cb_bb_mask_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1027 ( input DI1, DI0, C1, A1, D0, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40270 \je/cb_bb_mask_RNO[8] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \je/cb_bb_mask_RNO[9] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bb_mask_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/cb_bb_mask_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1029 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40272 \je.cb_bb_mask_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \je.cb_bb_mask_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bb_mask_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_mask_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x1D55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x80DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1031 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40274 \je/cb_bb_mask_RNO[4] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \je/cb_bb_mask_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bb_mask_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/cb_bb_mask_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x7700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1033 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40276 \je/cb_bb_mask_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \je.cb_bb_mask_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bb_mask_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bb_mask_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x88F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1035 ( input DI1, DI0, B1, D0, C0, B0, A0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_1035_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \je/cb_bb_mask_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bb_mask_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/cb_bb_mask_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xC5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1038 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40279 \je/b_state_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \je/b_state_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/b_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/b_state_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFE0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1041 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1041_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1041_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_12_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_12_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1043 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 SLICE_1043_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1043_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_12_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_12_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1045 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1045_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1045_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_12_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_12_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1049 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_1049_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1049_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[15].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[16].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1051 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 SLICE_1051_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1051_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[13].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[14].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1053 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_1053_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1053_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[11].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[12].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1055 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 SLICE_1055_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1055_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[9].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[10].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1057 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 SLICE_1057_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1057_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[7].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[8].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1060 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1060_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1060_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[4].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1062 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1062_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1062_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_73_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_73_Z[2].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1064 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1064_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1064_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_133_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_101_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1065 ( input DI1, DI0, D1, C1, B1, A1, A0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40281 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_0_RNI5BRM ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 SLICE_1065_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/QNT_DU_ret_126_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_104_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1068 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1068_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1068_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_139_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_136_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1070 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_1070_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1070_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_145_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/QNT_DU_ret_142_Z.ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1072 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40282 \je.ac0_cnt_e_0_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 \je.ac0_cnt_e_0_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ac0_cnt_e_0_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ac0_cnt_e_0_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1074 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40284 \je.ac0_cnt_e_0_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40285 \je.ac0_cnt_e_0_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ac0_cnt_e_0_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ac0_cnt_e_0_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1076 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40286 \je.ac0_cnt_e_0_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40287 \je.ac0_cnt_e_0_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ac0_cnt_e_0_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ac0_cnt_e_0_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1081 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40288 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.b4$r51 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40289 SLICE_1081_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/fdtbl_rom_data_2_0_dreg_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/fdtbl_rom_data_2_0_dreg_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x3335") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xE545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1083 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40288 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.b2$r50 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 SLICE_1083_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/fdtbl_rom_data_2_0_dreg_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/fdtbl_rom_data_2_0_dreg_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1086 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40291 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m135_ns$r58 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40292 SLICE_1086_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/fdtbl_rom_data_2_0_dreg_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/fdtbl_rom_data_2_0_dreg_Z[5].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x05EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1087 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40293 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[4] ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[3] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1088 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40295 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[17] ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[2] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[17].ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[2].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1089 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40293 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[0] ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[1] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1091 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40298 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[19] ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[18] ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[19].ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[18].ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1093 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40299 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[12] ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[16] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[12].ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[16].ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1094 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40301 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[14] ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[15] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[14].ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[15].ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1096 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40302 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[6] ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[13] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[13].ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1098 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40304 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[10] ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[11] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[10].ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[11].ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1100 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40306 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[8] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[9] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[8].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[9].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1102 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40308 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[5] ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[7] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[5].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[7].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1109 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40310 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m23_ns ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40311 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m26_ns ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[1].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[0].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x5B1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x00D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1111 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40312 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m12_ns ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40313 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/dcht_bc_rom_data_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/dcht_bc_rom_data_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xC70C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x7117") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1114 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40116 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m28 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 SLICE_1114_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[8].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[9].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1116 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40315 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m31 ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40316 SLICE_1116_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[7].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1118 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40317 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m33 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 SLICE_1118_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[5].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x08F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1120 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40319 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m34 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40320 SLICE_1120_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x7666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x54AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1123 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1123_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1123_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[6].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[7].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1125 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 SLICE_1125_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1125_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[4].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[5].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1127 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_1127_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1127_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[2].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[3].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1129 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_1129_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1129_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[0].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[1].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1131 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1131_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1131_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[6].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[7].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1133 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 SLICE_1133_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1133_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[4].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[5].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1135 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_1135_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1135_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[2].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[3].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1137 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1137_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1137_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[0].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[1].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1140 ( input DI1, DI0, C1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1140_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1140_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[2].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[3].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1142 ( input DI1, DI0, B1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_1142_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1142_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[0].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[1].ff_inst ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1147 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40321 \je/dct/c_state_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40322 \je/dct/c_state_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/c_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/c_state_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x7F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1149 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40323 \je/dct/c_state_ns_3_0_.m13_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40324 \je/dct/c_state_ns_3_0_.m23_0_i ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/c_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/c_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x80F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x4A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1151 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40308 \je/dct/tmp_du[4]_RNO_cZ[13] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \je/dct/tmp_du[4]_RNO_cZ[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][13].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][12].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1152 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40326 \je/dct/tmp_du[4]_RNO_cZ[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 \je/dct/tmp_du[4]_RNO[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1154 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40328 \je/dct/tmp_du[4]_RNO_cZ[8] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40329 \je/dct/tmp_du[4]_RNO_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1156 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40330 \je/dct/tmp_du[4]_RNO_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40329 \je/dct/tmp_du[4]_RNO_cZ[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1158 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40331 \je/dct/tmp_du[4]_RNO_cZ[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40332 \je/dct/tmp_du[4]_RNO_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1160 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40326 \je/dct/tmp_du[4]_RNO_cZ[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \je/dct/tmp_du[4]_RNO_cZ[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1162 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40331 \je/dct/tmp_du[4]_RNO_cZ[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \je/dct/tmp_du[4]_RNO_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1164 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40333 \je/dct/tmp_du[0]_RNO_cZ[8] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \je/dct/tmp_du[0]_RNO_cZ[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1166 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40335 \je/dct/tmp_du[0]_RNO_cZ[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp_du[0]_RNO_cZ[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1168 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40337 \je/dct/tmp_du[0]_RNO_cZ[4] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 \je/dct/tmp_du[0]_RNO_cZ[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1170 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40339 \je/dct/tmp_du[0]_RNO_cZ[2] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 \je/dct/tmp_du[0]_RNO_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1172 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \je/dct/tmp_du[0]_RNO_cZ[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \je/dct/tmp_du[0]_RNO_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1174 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40341 \je/dct/tmp_du[4]_RNO_cZ[16] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40342 \je/dct/tmp_du[4]_RNO_cZ[17] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1176 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40326 \je/dct/tmp_du[4]_RNO_cZ[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40343 \je/dct/tmp_du[4]_RNO_cZ[15] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[4][14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[4][15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1179 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40344 \je/dct/tmp12_RNO_cZ[7] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40345 \je/dct/tmp12_RNO_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[7].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1180 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40346 \je/dct/tmp12_RNO_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 \je/dct/tmp12_RNO_cZ[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1182 ( input DI1, DI0, D1, C1, C0, B0, A0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40348 \je/dct/tmp12_RNO_cZ[2] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40345 \je/dct/tmp12_RNO_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1184 ( input DI1, DI0, C1, B1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40349 \je/dct/tmp12_RNO_cZ[0] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \je/dct/tmp12_RNO_cZ[1] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1186 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40351 \je/dct/tmp_du[0]_RNO_cZ[16] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \je/dct/tmp_du[0]_RNO_cZ[17] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1188 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40353 \je/dct/tmp_du[0]_RNO_cZ[14] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \je/dct/tmp_du[0]_RNO_cZ[15] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1190 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40333 \je/dct/tmp_du[0]_RNO_cZ[12] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \je/dct/tmp_du[0]_RNO_cZ[13] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1192 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40356 \je/dct/tmp_du[0]_RNO_cZ[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \je/dct/tmp_du[0]_RNO[11] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[0][10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[0][11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1194 ( input DI1, DI0, C1, B1, D0, C0, B0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40349 \je/dct/tmp6_RNO_cZ[2] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \je/dct/tmp6_RNO_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1196 ( input DI1, DI0, C1, A1, B0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40270 \je/dct/tmp6_RNO_cZ[0] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40358 \je/dct/tmp6_RNO_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1198 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40356 \je/dct/tmp12_RNO_cZ[16] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \je/dct/tmp12_RNO_cZ[17] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1200 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40351 \je/dct/tmp12_RNO_cZ[14] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 \je/dct/tmp12_RNO_cZ[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1202 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40359 \je/dct/tmp12_RNO_cZ[12] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \je/dct/tmp12_RNO_cZ[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1204 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40359 \je/dct/tmp12_RNO_cZ[10] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp12_RNO_cZ[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1206 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40361 \je/dct/tmp12_RNO_cZ[8] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp12_RNO_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp12_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp12_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1209 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40362 \je/dct/tmp6_RNO_cZ[16] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40363 \je/dct/tmp6_RNO_cZ[17] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1211 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40364 \je/dct/tmp6_RNO_cZ[14] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \je/dct/tmp6_RNO_cZ[15] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1213 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40366 \je/dct/tmp6_RNO_cZ[12] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/dct/tmp6_RNO_cZ[13] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1215 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \je/dct/tmp6_RNO_cZ[10] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \je/dct/tmp6_RNO_cZ[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1217 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40344 \je/dct/tmp6_RNO_cZ[8] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40368 \je/dct/tmp6_RNO_cZ[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1219 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40362 \je/dct/tmp6_RNO_cZ[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \je/dct/tmp6_RNO_cZ[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1221 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40369 \je/dct/tmp6_RNO_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 \je/dct/tmp6_RNO_cZ[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp6_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp6_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1223 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40366 \je/dct/tmp2_RNO_cZ[7] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \je/dct/tmp2_RNO_cZ[6] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[7].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1224 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40370 \je/dct/tmp2_RNO_cZ[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \je/dct/tmp2_RNO_cZ[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1226 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40359 \je/dct/tmp2_RNO_cZ[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp2_RNO_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1228 ( input DI1, DI0, C1, A1, C0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40270 \je/dct/tmp2_RNO_cZ[0] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \je/dct/tmp2_RNO_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1230 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \je/dct/tmp2_RNO_cZ[16] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp2_RNO_cZ[17] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1232 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40335 \je/dct/tmp2_RNO_cZ[14] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \je/dct/tmp2_RNO_cZ[15] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1234 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40356 \je/dct/tmp2_RNO_cZ[12] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \je/dct/tmp2_RNO_cZ[13] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1236 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \je/dct/tmp2_RNO_cZ[10] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp2_RNO_cZ[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1238 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40364 \je/dct/tmp2_RNO_cZ[8] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/dct/tmp2_RNO_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/dct/tmp2_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp2_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1241 ( input DI1, DI0, C1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1241_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1241_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_idx_fl_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/dctdu_w_idx_fl_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1243 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_1243_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1243_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_idx_fl_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/dctdu_w_idx_fl_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1245 ( input DI1, DI0, A1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1245_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1245_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_idx_fl_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \je/dct/dctdu_w_idx_fl_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1248 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40372 \je/dct/tmp_du[1]_RNO_cZ[15] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \je/dct/tmp_du[1]_RNO_cZ[16] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][15].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][16].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1250 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40337 \je/dct/tmp_du[1]_RNO_cZ[13] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40373 \je/dct/tmp_du[1]_RNO[14] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][13].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][14].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1252 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40063 \je/dct/tmp_du[1]_RNO[11] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/dct/tmp_du[1]_RNO_cZ[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][11].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][12].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1254 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40361 \je/dct/tmp_du[1]_RNO_cZ[9] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40368 \je/dct/tmp_du[1]_RNO_cZ[10] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][9].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][10].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1256 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40361 \je/dct/tmp_du[1]_RNO_cZ[7] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40345 \je/dct/tmp_du[1]_RNO[8] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][7].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][8].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1258 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40369 \je/dct/tmp_du[1]_RNO_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \je/dct/tmp_du[1]_RNO_cZ[6] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][5].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][6].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1260 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40359 \je/dct/tmp_du[1]_RNO_cZ[3] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \je/dct/tmp_du[1]_RNO_cZ[4] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][4].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1262 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40335 \je/dct/tmp_du[1]_RNO_cZ[1] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/dct/tmp_du[1]_RNO_cZ[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[1][2].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1265 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \je/dct/dctdu_w_d_RNO[16] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \je/dct/dctdu_w_d_RNO[17] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xE323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1267 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40376 \je/dct/dctdu_w_d_RNO[14] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40377 \je/dct/dctdu_w_d_RNO[15] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xE545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xB833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1269 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40378 \je/dct/dctdu_w_d_RNO[12] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40379 \je/dct/dctdu_w_d_RNO[13] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xE233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xCB0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1271 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40380 \je/dct/dctdu_w_d_RNO[10] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \je/dct/dctdu_w_d_RNO[11] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xD591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1273 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \je/dct/dctdu_w_d_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \je/dct/dctdu_w_d_RNO[9] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1275 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40381 \je/dct/dctdu_w_d_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 \je/dct/dctdu_w_d_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xE545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1277 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40383 \je/dct/dctdu_w_d_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40384 \je/dct/dctdu_w_d_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0x88F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1279 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40385 \je/dct/dctdu_w_d_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40386 \je/dct/dctdu_w_d_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xB833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xB391") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1281 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40387 \je/dct/dctdu_w_d_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40388 \je/dct/dctdu_w_d_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/dctdu_w_d_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/dctdu_w_d_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xAD0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xD591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1285 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40389 \je/dct/tmp_du_w_idx_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40390 \je/dct/tmp_du_w_idx_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_w_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/tmp_du_w_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1287 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40391 \je/dct/tmp_du[2]_RNO[16] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \je/dct/tmp_du[2]_RNO_cZ[17] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1289 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40393 \je/dct/tmp_du[2]_RNO[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 \je/dct/tmp_du[2]_RNO[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1291 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40395 \je/dct/tmp_du[2]_RNO_cZ[12] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \je/dct/tmp_du[2]_RNO_cZ[13] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1293 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40397 \je/dct/tmp_du[2]_RNO_cZ[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \je/dct/tmp_du[2]_RNO[11] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1295 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40399 \je/dct/tmp_du[2]_RNO_cZ[8] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \je/dct/tmp_du[2]_RNO_cZ[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1297 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40393 \je/dct/tmp_du[2]_RNO_cZ[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \je/dct/tmp_du[2]_RNO_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1299 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40401 \je/dct/tmp_du[2]_RNO_cZ[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \je/dct/tmp_du[2]_RNO_cZ[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1301 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40403 \je/dct/tmp_du[2]_RNO_cZ[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 \je/dct/tmp_du[2]_RNO_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1303 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40405 \je/dct/tmp_du[2]_RNO_cZ[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \je/dct/tmp_du[2]_RNO_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[2][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[2][1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1305 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40333 \je/dct/tmp_du[3]_RNO_cZ[16] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \je/dct/tmp_du[3]_RNO_cZ[17] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1307 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40353 \je/dct/tmp_du[3]_RNO_cZ[14] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40407 \je/dct/tmp_du[3]_RNO_cZ[15] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1309 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40344 \je/dct/tmp_du[3]_RNO_cZ[12] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \je/dct/tmp_du[3]_RNO_cZ[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1311 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40344 \je/dct/tmp_du[3]_RNO_cZ[10] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \je/dct/tmp_du[3]_RNO_cZ[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1313 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40333 \je/dct/tmp_du[3]_RNO_cZ[8] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 \je/dct/tmp_du[3]_RNO_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1315 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40346 \je/dct/tmp_du[3]_RNO_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40408 \je/dct/tmp_du[3]_RNO_cZ[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1317 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40364 \je/dct/tmp_du[3]_RNO_cZ[4] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \je/dct/tmp_du[3]_RNO_cZ[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1319 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40362 \je/dct/tmp_du[3]_RNO_cZ[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/dct/tmp_du[3]_RNO_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1321 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40361 \je/dct/tmp_du[3]_RNO_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/dct/tmp_du[3]_RNO_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[3][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[3][1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1323 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40353 \je/dct/tmp_du[5]_RNO_cZ[16] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40407 \je/dct/tmp_du[5]_RNO_cZ[17] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1325 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40333 \je/dct/tmp_du[5]_RNO_cZ[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \je/dct/tmp_du[5]_RNO_cZ[15] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1327 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40409 \je/dct/tmp_du[5]_RNO_cZ[12] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \je/dct/tmp_du[5]_RNO_cZ[13] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1329 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40333 \je/dct/tmp_du[5]_RNO_cZ[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \je/dct/tmp_du[5]_RNO_cZ[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1331 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40353 \je/dct/tmp_du[5]_RNO_cZ[8] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40373 \je/dct/tmp_du[5]_RNO_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1333 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40339 \je/dct/tmp_du[5]_RNO_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \je/dct/tmp_du[5]_RNO_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1335 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40410 \je/dct/tmp_du[5]_RNO_cZ[4] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \je/dct/tmp_du[5]_RNO_cZ[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1337 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40372 \je/dct/tmp_du[5]_RNO_cZ[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40411 \je/dct/tmp_du[5]_RNO_cZ[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1339 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40369 \je/dct/tmp_du[5]_RNO_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \je/dct/tmp_du[5]_RNO_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[5][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[5][1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1341 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40412 \je/dct/tmp_du[6]_RNO_cZ[16] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 \je/dct/tmp_du[6]_RNO_cZ[17] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1343 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40414 \je/dct/tmp_du[6]_RNO_cZ[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 \je/dct/tmp_du[6]_RNO_cZ[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1345 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40399 \je/dct/tmp_du[6]_RNO_cZ[12] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40415 \je/dct/tmp_du[6]_RNO_cZ[13] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1347 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40416 \je/dct/tmp_du[6]_RNO_cZ[10] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40417 \je/dct/tmp_du[6]_RNO[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1349 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40418 \je/dct/tmp_du[6]_RNO_cZ[8] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40419 \je/dct/tmp_du[6]_RNO_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1351 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40412 \je/dct/tmp_du[6]_RNO_cZ[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40420 \je/dct/tmp_du[6]_RNO_cZ[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1353 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40393 \je/dct/tmp_du[6]_RNO_cZ[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 \je/dct/tmp_du[6]_RNO_cZ[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1355 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40397 \je/dct/tmp_du[6]_RNO_cZ[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \je/dct/tmp_du[6]_RNO_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1357 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40418 \je/dct/tmp_du[6]_RNO_cZ[0] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40421 \je/dct/tmp_du[6]_RNO_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[6][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[6][1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1359 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40335 \je/dct/tmp_du[7]_RNO_cZ[16] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 \je/dct/tmp_du[7]_RNO_cZ[17] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][17].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1361 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40344 \je/dct/tmp_du[7]_RNO_cZ[14] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp_du[7]_RNO_cZ[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1363 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40369 \je/dct/tmp_du[7]_RNO_cZ[12] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp_du[7]_RNO_cZ[13] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1365 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40346 \je/dct/tmp_du[7]_RNO_cZ[10] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 \je/dct/tmp_du[7]_RNO[11] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1367 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40335 \je/dct/tmp_du[7]_RNO_cZ[8] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40345 \je/dct/tmp_du[7]_RNO_cZ[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1369 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40364 \je/dct/tmp_du[7]_RNO_cZ[6] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 \je/dct/tmp_du[7]_RNO_cZ[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1371 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40344 \je/dct/tmp_du[7]_RNO_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \je/dct/tmp_du[7]_RNO_cZ[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1373 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40335 \je/dct/tmp_du[7]_RNO_cZ[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/dct/tmp_du[7]_RNO_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1375 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40422 \je/dct/tmp_du[7]_RNO_cZ[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \je/dct/tmp_du[7]_RNO_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[7][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \je/dct/tmp_du_Z[7][1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1378 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40423 \jedw/row_y_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \jedw.row_y_RNO[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/row_y_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/row_y_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1380 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40425 \jedw/row_y_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40426 \jedw/row_y_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/row_y_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/row_y_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1382 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40427 \jedw/col_x_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40428 \jedw.col_x_RNO[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/col_x_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/col_x_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x0D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x0066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1384 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40429 \jedw/col_x_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 \jedw/col_x_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_x_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/col_x_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x5404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1386 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40431 \jedw/col_x_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \jedw/col_x_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_x_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/col_x_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1389 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40433 \jedw.col_idx_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40434 \jedw.col_idx_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_idx_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/col_idx_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x55D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x7545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1391 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40435 \jedw.col_idx_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40436 \jedw.col_idx_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_idx_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/col_idx_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x3B31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0x3A33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1393 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40437 \jedw.col_idx_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40438 \jedw.col_idx_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jedw/col_idx_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x3B31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1395 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40439 \jedw.col_idx_RNO[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40440 \jedw.col_idx_RNO[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jedw/col_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1397 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40441 \jedw/row_idx_RNO[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40442 \jedw/row_idx_RNO[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/row_idx_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jedw/row_idx_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1399 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40443 \jedw/row_idx_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40442 \jedw/row_idx_RNO[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/row_idx_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jedw/row_idx_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1401 ( input DI1, DI0, C1, B1, D0, C0, B0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40444 \jedw/row_idx_RNO[2] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40445 \jedw/row_idx_RNO[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/row_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jedw/row_idx_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1403 ( input DI1, DI0, C1, A1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40446 \jedw/row_idx_RNO[0] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40447 \jedw/row_idx_RNO[1] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/row_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jedw/row_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1405 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_1405_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1405_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[9].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[8].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1406 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1406_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1406_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1407 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1407_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1407_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[16].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[16].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1408 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1408_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1408_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[15].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1410 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1410_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1410_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1412 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_1412_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1412_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1417 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1417_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1417_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1419 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1419_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1419_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1421 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_1421_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1421_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/addr_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/addr_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1424 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40448 \jedw/col_cnt_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40449 \jedw/col_cnt_RNO[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/col_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/col_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0x0414") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x2288") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1426 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_1426_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1426_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jedw/data_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/data_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1428 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_1428_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1428_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/data_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/data_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1430 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1430_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1430_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/data_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/data_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1433 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40450 \jedw/row_cnt_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40451 \jedw/row_cnt_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/row_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/row_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x0510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x0606") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1435 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1435_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1435_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jedw/data_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jedw/data_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1439 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40452 \jed_fifo/read_pointer_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40453 \jed_fifo/read_pointer_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \jed_fifo/read_pointer_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/read_pointer_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1441 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40454 \jed_fifo/read_pointer_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40455 \jed_fifo/read_pointer_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \jed_fifo/read_pointer_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/read_pointer_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1443 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40452 \jed_fifo/read_pointer_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40456 \jed_fifo/read_pointer_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \jed_fifo/read_pointer_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jed_fifo/read_pointer_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1446 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40457 \jdts.col_x_RNO[3] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40458 \jdts/col_x_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_x_Z[3].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/col_x_Z[4].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x3003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0x5404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1447 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40459 \jdts/col_x_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40460 \jdts/col_x_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_x_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/col_x_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x2320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1449 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40461 \jdts/col_x_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40462 \jdts/col_x_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_x_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/col_x_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1451 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40463 \jdts/row_y_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40464 \jdts.row_y_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/row_y_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/row_y_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x0909") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1453 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40465 \jdts/row_y_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40466 \jdts/row_y_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/row_y_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/row_y_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0x3202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1456 ( input DI1, DI0, D1, A1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40467 \jdts.hd_addr_reg_RNO[8] ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \jdts.hd_addr_reg_RNO[9] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \jdts/hd_addr_reg_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/hd_addr_reg_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1458 ( input DI1, DI0, C1, A1, D0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \jdts.hd_addr_reg_RNO[6] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \jdts.hd_addr_reg_RNO[7] ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \jdts/hd_addr_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/hd_addr_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1460 ( input DI1, DI0, D1, C1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40468 \jdts.hd_addr_reg_RNO[4] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \jdts.hd_addr_reg_RNO[5] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \jdts/hd_addr_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/hd_addr_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1462 ( input DI1, DI0, C1, A1, B0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \jdts.hd_addr_reg_RNO[2] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40469 \jdts.hd_addr_reg_RNO[3] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20001 \jdts/hd_addr_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/hd_addr_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1464 ( input DI1, DI0, C1, A1, D0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \jdts.hd_addr_reg_RNO[0] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \jdts.hd_addr_reg_RNO[1] ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \jdts/hd_addr_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/hd_addr_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1467 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40470 \jdts.col_idx_RNO[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40471 \jdts.col_idx_RNO[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_idx_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/col_idx_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1469 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40472 \jdts.col_idx_RNO[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40473 \jdts.col_idx_RNO[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_idx_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/col_idx_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1471 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40474 \jdts.col_idx_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40475 \jdts.col_idx_RNO[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/col_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/col_idx_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1473 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40476 \jdts.col_idx_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40477 \jdts.col_idx_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/col_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1475 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40478 \jdts.row_idx_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40479 \jdts.row_idx_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/row_idx_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/row_idx_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x80BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xD515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1477 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40478 \jdts.row_idx_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40480 \jdts.row_idx_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/row_idx_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/row_idx_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x80F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1479 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40481 \jdts.row_idx_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40482 \jdts.row_idx_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/row_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/row_idx_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xD155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1481 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40483 \jdts.row_idx_RNO[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \jdts.row_idx_RNO[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jdts/row_idx_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/row_idx_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1483 ( input DI1, DI0, D1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_1483_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1483_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[12].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[13].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1485 ( input DI1, DI0, D1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_1485_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1485_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[11].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1487 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_1487_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1487_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[8].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[9].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1489 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1489_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1489_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1491 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_1491_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1491_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[15].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1493 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40485 \jdts/c_state_ns_3_0_.m44_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40486 \jdts.c_state_ns_3_0_.m48 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/c_state_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/c_state_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0x8F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0x0AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1495 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40487 \jdts/c_state_ns_3_0_.m7_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40488 \jdts/c_state_ns_3_0_.m38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/c_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/c_state_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0x149C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0x51EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1498 ( input DI1, DI0, A1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 SLICE_1498_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1498_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1500 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 SLICE_1500_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1500_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1502 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 SLICE_1502_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1502_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jdts/je_addr_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/je_addr_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_1505 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40489 \jdts/col_cnt_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40490 \jdts/col_cnt_RNO[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/col_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jdts/col_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0x110C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x1122") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1508 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40491 \jdts.row_cnt_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 \jdts.row_cnt_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/row_cnt_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/row_cnt_Z[1].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0x110C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x006C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1511 ( input DI1, DI0, C1, A1, D0, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \jdts/eoi_reg_RNO[14] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40493 \jdts/eoi_reg_RNO[15] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/eoi_reg_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1513 ( input DI1, DI0, C1, A1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \jdts/eoi_reg_RNO[12] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \jdts/eoi_reg_RNO[13] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/eoi_reg_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1515 ( input DI1, DI0, D1, C1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40221 \jdts/eoi_reg_RNO[10] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \jdts/eoi_reg_RNO[11] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/eoi_reg_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1517 ( input DI1, DI0, D1, B1, B0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40232 \jdts/eoi_reg_RNO[8] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \jdts/eoi_reg_RNO[9] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \jdts/eoi_reg_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1519 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40494 \jdts.eoi_reg_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40495 \jdts.eoi_reg_RNO[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/eoi_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1521 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40496 \jdts.eoi_reg_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40497 \jdts.eoi_reg_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/eoi_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1523 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40498 \jdts.eoi_reg_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40499 \jdts.eoi_reg_RNO[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/eoi_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1525 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40500 \jdts/eoi_reg_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 \jdts.eoi_reg_RNO[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/eoi_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/eoi_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1528 ( input DI1, DI0, A1, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1528_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1528_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \esp32_spi/sclk_reg_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \esp32_spi/sclk_reg_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1530 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40502 \esp32_spi.bit_cnt_RNO[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40503 \esp32_spi.bit_cnt_RNO[0] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \esp32_spi/bit_cnt_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \esp32_spi/bit_cnt_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xCC6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xF30C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1532 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40504 \esp32_spi/byte_received_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40505 \esp32_spi/bit_cnt_RNO[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \esp32_spi/byte_received_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \esp32_spi/bit_cnt_Z[2].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1534 ( input DI1, DI0, C1, A1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40225 \esp32_spi.rd_addr_reg_RNO[14] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40506 \esp32_spi.rd_addr_reg_RNO[15] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[15].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1536 ( input DI1, DI0, D1, A1, C0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40467 \esp32_spi.rd_addr_reg_RNO[12] ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \esp32_spi.rd_addr_reg_RNO[13] ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[13].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1538 ( input DI1, DI0, C1, B1, D0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40223 \esp32_spi.rd_addr_reg_RNO[10] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \esp32_spi.rd_addr_reg_RNO[11] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[11].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1540 ( input DI1, DI0, C1, B1, C0, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40223 \esp32_spi.rd_addr_reg_RNO[8] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \esp32_spi.rd_addr_reg_RNO[9] ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[9].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1542 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40508 \esp32_spi.rd_addr_reg_RNO[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40509 \esp32_spi.rd_addr_reg_RNO[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1544 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40510 \esp32_spi.rd_addr_reg_RNO[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40511 \esp32_spi.rd_addr_reg_RNO[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1546 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40512 \esp32_spi.rd_addr_reg_RNO[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40509 \esp32_spi.rd_addr_reg_RNO[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1548 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40513 \esp32_spi.rd_addr_reg_RNO[0] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40511 \esp32_spi.rd_addr_reg_RNO[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1550 ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 SLICE_1550_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1550_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \esp32_spi/mosi_reg_Z[1].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \esp32_spi/mosi_reg_Z[0].ff_inst ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1554 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40299 \esp32_spi/data_to_send_buf_RNO[6] ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40514 \esp32_spi/data_to_send_buf_RNO[7] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[6].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[7].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1556 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40515 \esp32_spi/data_to_send_buf_RNO[4] ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \esp32_spi/data_to_send_buf_RNO[5] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[4].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[5].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1558 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40516 \esp32_spi/data_to_send_buf_RNO[2] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40517 \esp32_spi/data_to_send_buf_RNO[3] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1560 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40518 \esp32_spi/data_to_send_buf_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40519 \esp32_spi/data_to_send_buf_RNO[1] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \esp32_spi/data_to_send_buf_Z[1].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0x00D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1562 ( input DI1, DI0, B1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_1562_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1562_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \esp32_spi/data_received_esr_Z[6].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \esp32_spi/data_received_esr_Z[7].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1564 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_1564_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1564_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \esp32_spi/data_received_esr_Z[4].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \esp32_spi/data_received_esr_Z[5].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1566 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_1566_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1566_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \esp32_spi/data_received_esr_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \esp32_spi/data_received_esr_Z[3].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1568 ( input DI1, DI0, C1, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1568_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1568_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \esp32_spi/data_received_esr_Z[0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \esp32_spi/data_received_esr_Z[1].ff_inst ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1571 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40520 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_26_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_27_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_26_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_27_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0x7490") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x4F7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20522 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1573 ( input DI1, DI0, B1, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40046 SLICE_1573_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1573_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_26_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_27_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1576 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40129 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_23_RNO ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40523 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_24_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_23_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_24_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0xD3FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1577 ( input DI1, DI0, C1, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 SLICE_1577_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1577_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_24_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_25_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1580 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40524 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_21_RNO ( .A(A1), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40525 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_22_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_21_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_22_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xC838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1581 ( input DI1, DI0, A1, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1581_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1581_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_22_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_23_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1584 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40526 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_19_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40527 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_20_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_19_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_20_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0xD0DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0xD855") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1585 ( input DI1, DI0, A1, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1585_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1585_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_20_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_21_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1588 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40528 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_17_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40529 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_18_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_17_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_18_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xC3F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1589 ( input DI1, DI0, A1, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1589_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1589_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_18_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_19_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1592 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_14_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_16_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_14_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_16_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xFD56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1593 ( input DI1, DI0, A1, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1593_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1593_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_16_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_17_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1597 ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 SLICE_1597_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1597_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_14_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_15_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1599 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40129 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_12_RNO ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40531 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_13_RNO ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_12_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_13_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1601 ( input DI1, DI0, A1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1601_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1601_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_12_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_13_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1603 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40139 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_10_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_11_RNO ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_10_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_11_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1605 ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40047 SLICE_1605_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1605_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_10_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_11_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1607 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40056 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_8_RNO ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_9_RNO ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_8_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_9_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1609 ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 SLICE_1609_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1609_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_8_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_9_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1612 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40532 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_5_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40533 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_6_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_5_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_6_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1613 ( input DI1, DI0, B1, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40046 SLICE_1613_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1613_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_6_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_7_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1616 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40129 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_3_RNO ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40534 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_4_RNO ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_3_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_4_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1617 ( input DI1, DI0, A1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1617_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1617_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_4_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_5_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1620 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40141 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_1_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_2_RNO ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_1_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_2_Z.ff_inst ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1621 ( input DI1, DI0, A1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1621_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1621_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_2_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_3_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1625 ( input DI1, DI0, A1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 SLICE_1625_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1625_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \u_OV7670_Controller/LUT/sreg_ret_1_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1627 ( input DI1, DI0, C1, A1, D0, C0, B0, A0, LSR, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40536 \u_OV7670_Controller/LUT/sreg_RNO[15] ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40537 \u_OV7670_Controller/LUT/sreg_RNO[14] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_Z[15].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_Z[14].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0xDCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1629 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40011 SLICE_1629_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1629_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/LUT/address_Z[3].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1632 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40538 \u_OV7670_Controller/I2C/sioc_temp_RNO ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/sioc_temp_Z.ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1635 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40539 \u_OV7670_Controller/I2C/divider_RNO_cZ[5] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40540 \u_OV7670_Controller/I2C/divider_RNO_cZ[6] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_OV7670_Controller/I2C/divider_Z[5].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_OV7670_Controller/I2C/divider_Z[6].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1637 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40541 \u_OV7670_Controller.I2C.divider_RNO_cZ[3] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40542 \u_OV7670_Controller/I2C/divider_RNO_cZ[4] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/divider_Z[3].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_OV7670_Controller/I2C/divider_Z[4].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1639 ( input DI1, DI0, D1, C1, C0, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40543 \u_OV7670_Controller/I2C/divider_RNO_cZ[1] ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40544 \u_OV7670_Controller/I2C/divider_RNO_cZ[2] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/divider_Z[1].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \u_OV7670_Controller/I2C/divider_Z[2].ff_inst ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1643 ( input DI1, DI0, B1, A1, B0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40229 \u_OV7670_Controller/I2C/data_sr_RNO[29] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40469 \u_OV7670_Controller/I2C/data_sr_RNO[30] ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[29].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[30].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1645 ( input DI1, DI0, D1, A1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40545 \u_OV7670_Controller/I2C/data_sr_RNO[27] ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \u_OV7670_Controller/I2C/data_sr_RNO[28] ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[27].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[28].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1647 ( input DI1, DI0, D1, B1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40232 \u_OV7670_Controller/I2C/data_sr_RNO[25] ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \u_OV7670_Controller/I2C/data_sr_RNO[26] ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[25].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[26].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1649 ( input DI1, DI0, D1, B1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40232 \u_OV7670_Controller/I2C/data_sr_RNO[23] ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \u_OV7670_Controller/I2C/data_sr_RNO[24] ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[23].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[24].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1651 ( input DI1, DI0, B1, A1, C0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40230 \u_OV7670_Controller/I2C/data_sr_RNO[21] ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40546 \u_OV7670_Controller/I2C/data_sr_RNO[22] ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[21].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[22].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1653 ( input DI1, DI0, C1, B1, A1, C0, B0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40547 \u_OV7670_Controller/I2C/data_sr_RNO[19] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \u_OV7670_Controller/I2C/data_sr_RNO[20] ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[19].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[20].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1655 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40397 \u_OV7670_Controller/I2C/data_sr_RNO[17] ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40417 \u_OV7670_Controller/I2C/data_sr_RNO[18] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[17].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[18].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1657 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40397 \u_OV7670_Controller/I2C/data_sr_RNO[15] ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \u_OV7670_Controller/I2C/data_sr_RNO[16] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[15].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[16].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1659 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40401 \u_OV7670_Controller/I2C/data_sr_RNO[13] ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40549 \u_OV7670_Controller/I2C/data_sr_RNO[14] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[14].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1661 ( input DI1, DI0, D1, A1, D0, B0, A0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40227 \u_OV7670_Controller/I2C/data_sr_RNO[11] ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \u_OV7670_Controller/I2C/data_sr_RNO[12] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[11].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[12].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1663 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40397 \u_OV7670_Controller/I2C/data_sr_RNO[9] ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \u_OV7670_Controller/I2C/data_sr_RNO[10] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[9].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[10].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1665 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40399 \u_OV7670_Controller/I2C/data_sr_RNO[7] ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \u_OV7670_Controller/I2C/data_sr_RNO[8] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[7].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[8].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1667 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40416 \u_OV7670_Controller/I2C/data_sr_RNO[5] ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \u_OV7670_Controller/I2C/data_sr_RNO[6] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[5].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[6].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1669 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40405 \u_OV7670_Controller/I2C/data_sr_RNO[3] ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 \u_OV7670_Controller/I2C/data_sr_RNO[4] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[3].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[4].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1671 ( input DI1, DI0, B1, D0, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 SLICE_1671_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40493 \u_OV7670_Controller/I2C/data_sr_RNO[2] ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[1].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_1673 ( input DI0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40045 SLICE_1673_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[31].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1674 ( input DI1, DI0, B1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_1674_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1674_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[29].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[30].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1676 ( input DI1, DI0, B1, D0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_1676_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1676_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[28].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1678 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1678_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1678_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[25].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1680 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_1680_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1680_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1682 ( input DI1, DI0, B1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 SLICE_1682_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1682_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[22].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1684 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1684_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_1684_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1686 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1686_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1686_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[17].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[18].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1688 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_1688_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1688_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1690 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1690_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1690_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1692 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_1692_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1692_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[11].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[12].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1694 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1694_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1694_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1696 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1696_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1696_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[7].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1698 ( input DI1, DI0, C1, B0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1698_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_1698_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[6].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1700 ( input DI1, DI0, D1, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 SLICE_1700_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_1700_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1702 ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 SLICE_1702_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 SLICE_1702_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[1].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_ess_Z[2].ff_inst ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40550 \je/wb_bb_tmp_RNO_3[20] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 \je/wb_bb_tmp_RNO_6[20] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0x3331") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1707 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40552 \je.c_state_ns_5_0_.m129 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40553 \je/c_state_ns_5_0_.m128 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1709 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40554 \je/wb_bb_tmp_RNO_0[21] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40555 \je/wb_bb_tmp_RNO_4[21] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xB0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1710 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40556 \je/wb_bb_tmp_RNO_5[21] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40557 \je/wb_bb_tmp_RNO_6[21] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0x11DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1711 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40558 \je/c_state_ns_5_0_.un1_c_state_22_0_o2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40559 \je/c_state_ns_5_0_.un1_c_state_22_0_a2_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0x0D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1713 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40560 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_11_2276_i_a3_0 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40561 \je/c_state_ns_5_0_.m165_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x3550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1714 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40562 \je/c_state_ns_5_0_.m165_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40350 \je/c_state_ns_5_0_.m2 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x51F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1715 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m91_ns ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40564 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m91_ns_1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x1361") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1717 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 \jedw/addr_lsb_RNIMETQL ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 \jedw/addr_lsb_RNIV45H8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x4055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0x6E7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1718 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 \jedw/row_cnt_RNIGU9Q3[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40568 \jedw.addr_lsb_RNIFDS1F ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0x0F4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1719 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40569 \jdts.c_state_RNIBOQ5[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 \jdts/c_state_RNIG3G2[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1721 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40571 \cam_buf/w_addr_1_am_cZ[9] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40572 \yty/addr_reg_RNI5RDF1[9] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1723 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40573 \cam_buf/w_addr_1_am_cZ[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \yty/addr_reg_RNI3PDF1[8] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1725 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40574 \cam_buf/w_addr_1_am_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40329 \yty/addr_reg_RNIVKDF1[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1727 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40575 \cam_buf/w_addr_1_am_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40572 \yty/addr_reg_RNITIDF1[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1729 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40576 \cam_buf/w_addr_1_am_cZ[15] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40329 \yty/addr_reg_RNIVE921[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1731 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \cam_buf/w_addr_1_am_cZ[14] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40296 \yty/addr_reg_RNITC921[14] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1733 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40577 \cam_buf/w_addr_1_am_cZ[11] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40578 \yty/addr_reg_RNIN6921[11] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1735 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \cam_buf/w_addr_1_am_cZ[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \yty/addr_reg_RNIPEDF1[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1737 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40579 \cam_buf/w_addr_1_am_cZ[13] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40580 \yty/addr_reg_RNIRA921[13] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1739 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40571 \cam_buf/w_addr_1_am_cZ[10] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40329 \yty/addr_reg_RNIL4921[10] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1741 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40581 \cam_buf/w_addr_1_am_cZ[12] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40582 \yty/addr_reg_RNIP8921[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1743 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \cam_buf/w_addr_1_am_cZ[16] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \yty/addr_reg_RNI1H921[16] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1745 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40577 \cam_buf/w_addr_1_am_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 \yty/addr_reg_RNIRGDF1[4] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1747 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40583 \cam_buf/w_addr_1_am_cZ[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 \yty/addr_reg_RNI1NDF1[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1749 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40584 \yty/addr_reg_RNI737N2[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40580 \yty/addr_reg_RNINCDF1[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1751 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40574 \yty/addr_reg_RNI407N2[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40585 \yty/addr_reg_RNILADF1[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1753 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40586 \cam_buf/rd_data_reg_RNO_3_cZ[7] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 \yty/addr_reg_RNI1T6N2[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1754 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40588 \yty/un1_raw_rd_1_17 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40572 \yty/addr_reg_RNIJ8DF1[0] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1755 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \je/c_state_ns_5_0_.c_state_s52_0_a3_0 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40589 \je/c_state_ns_5_0_.m132_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1756 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \je/c_state_ns_5_0_.m126_ns ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40590 \je/c_state_ns_5_0_.m126_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0x5591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1757 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40591 \je/c_state_ns_5_0_.m192_bm ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \je/c_state_ns_5_0_.m184_ns ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x220F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1759 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40592 \je/c_state_ns_5_0_.m41_0_bm ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40593 \je/c_state_ns_5_0_.m38_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1760 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40594 \je/c_state_ns_5_0_.m36_0_ns ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \je/c_state_ns_5_0_.m36_0_am ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0x5E55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIJFOC2T2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIVUASG11 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0x1ED2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0x5A66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1763 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIDEUK1S1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40599 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIR1VIMB1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0x2D78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0x656A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIEEUK1S1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40600 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIS1VIMB1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0x1EB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIUDIIRU3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI47DP751 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI058J4I3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI4FOTU93 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0x663C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40602 \je.c_state_ns_5_0_.m36_0_bm ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40603 \je/c_state_ns_5_0_.m126_am ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x4FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0xB38C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40604 \je/c_state_ns_5_0_.m30_0_am ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40605 \je/c_state_ns_5_0_.m120_ns ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1773 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40606 \je/c_state_ns_5_0_.m227_bm ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40607 \je/c_state_ns_5_0_.m187 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0x1BA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0x31FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40608 \je/c_state_ns_5_0_.m211_bm ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40609 \je/c_state_ns_5_0_.m82 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNI44COHN ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40611 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNID0PB6E ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0x1EB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x2D78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI54COHN ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIE0PB6E ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0x596A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1781 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIBM5EPA ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40613 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIUS65JR2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0x636C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40614 \je/un5_QNT_DU.QNT_DU_ret_RNITLC29J3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40615 \je.un5_QNT_DU.QNT_DU_ret_RNITDUS041 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0x3A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1785 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40616 \je/un5_QNT_DU.QNT_DU_ret_RNIHCDU371 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40617 \je/un5_QNT_DU.I_15_1 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0x3003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1786 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40618 \je/un5_QNT_DU.QNT_DU_ret_RNID7JVU51 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40619 \je/un5_QNT_DU.QNT_DU_ret_RNI0R1ER5 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1787 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40620 \je/un5_QNT_DU.QNT_DU_ret_RNITJ1PRT1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40621 \je/un5_QNT_DU.QNT_DU_ret_3_RNITGK4CH3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40616 \je/un5_QNT_DU.QNT_DU_ret_RNIL09SPC ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40622 \je/un5_QNT_DU.QNT_DU_ret_RNI9786RO2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40623 \je/un5_QNT_DU.QNT_DU_ret_3_RNI9P3L9A ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40624 \je/un5_QNT_DU.QNT_DU_ret_3_RNI1KGLN02 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 \je/un5_QNT_DU.QNT_DU_ret_3_RNIH72OB9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40622 \je/un5_QNT_DU.QNT_DU_ret_3_RNI5RVM8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40626 \je/un5_QNT_DU.QNT_DU_ret_3_RNIO2PUPQ3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40627 \je/un5_QNT_DU.QNT_DU_ret_3_RNIOQ1AIP3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40628 \je/un5_QNT_DU.QNT_DU_ret_3_RNI6CL0TO3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40621 \je/un5_QNT_DU.QNT_DU_ret_3_RNIFVVQJO3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40629 \je/un5_QNT_DU.QNT_DU_ret_3_RNIO23RMO3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40630 \je/un5_QNT_DU.QNT_DU_ret_3_RNIH2TQGO3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40628 \je/un5_QNT_DU.QNT_DU_ret_3_RNIG23RMO3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40621 \je/un5_QNT_DU.QNT_DU_ret_3_RNID2TQGO3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40628 \je/un5_QNT_DU.QNT_DU_ret_3_RNI3EBUMO3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40631 \je/un5_QNT_DU.QNT_DU_ret_3_RNI4E5UGO3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40628 \je/un5_QNT_DU.QNT_DU_ret_3_RNID73QMO3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40624 \je/un5_QNT_DU.QNT_DU_ret_3_RNIPA1SGO3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1807 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40614 \je/un5_QNT_DU.QNT_DU_ret_3_RNIEF7RMO3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40632 \je/un5_QNT_DU.QNT_DU_ret_3_RNITI5TGO3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xC0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40629 \je/un5_QNT_DU.QNT_DU_ret_3_RNI8F7RMO3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40633 \je/un5_QNT_DU.QNT_DU_ret_3_RNIQI5TGO3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1811 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIUMA99B3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNI3UPCB22 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0x5A3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIVMA99B3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI4UPCB22 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x3C5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0x1BE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIPDONCR3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNICH4F1M ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1817 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40637 \je/c_state_ns_5_0_.m184_bm ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40638 \je/c_state_ns_5_0_.m4_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1819 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIDGVBKR ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI9H5CF7 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0x27D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1821 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNI37L61G1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNI91NRSH3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0x1ED2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI47L61G1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIA1NRSH3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0x4B78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1825 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI09SEPP1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIA527PM3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIV63PC32 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQVP01K2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1829 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_RNIJ1EG7K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40642 \je/un5_QNT_DU.QNT_DU_ret_RNI8TGQS72 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0x1DE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1831 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNI3GO1RS2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40599 \je/un5_QNT_DU.QNT_DU_ret_RNIVCSONH3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1833 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_RNI6GO1RS2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.QNT_DU_ret_RNI2DSONH3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1835 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_RNI1D0B7K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40643 \je/un5_QNT_DU.QNT_DU_ret_RNIM83LS72 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x3C66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_RNINVASQS2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40599 \je/un5_QNT_DU.QNT_DU_ret_RNIJSEJNH3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1839 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40644 \je.un5_QNT_DU.QNT_DU_ret_RNIO0BSQS2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.QNT_DU_ret_RNIKTEJNH3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0x56A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1841 ( input D0, C0, B0, A0, output F0 );

  lut40645 \je/c_state_ns_5_0_.m121_0_am ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0xBF37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1842 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40646 \je/c_state_ns_5_0_.m104_1_am ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40647 \je/c_state_ns_5_0_.wb_bb_tmp_9_sn_m5 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0xA03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0x5FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1843 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNIUHNFGK1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40648 \je/un5_QNT_DU.QNT_DU_ret_RNIKJ9BUO1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x47B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_RNIEPT0LS ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.QNT_DU_ret_RNIFQPSCF1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1847 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNIBPT0LS ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \je/un5_QNT_DU.QNT_DU_ret_RNICQPSCF1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1849 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_RNIJ842BL ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40649 \je/un5_QNT_DU.QNT_DU_ret_RNIJTMKLV2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0x5A3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNIM842BL ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.QNT_DU_ret_RNIMTMKLV2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40650 \je.un5_QNT_DU.QNT_DU_ret_RNI4R9AGK1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40613 \je/un5_QNT_DU.QNT_DU_ret_RNIQSR5UO1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0x663C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1855 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_RNIO3GRKS ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40649 \je/un5_QNT_DU.QNT_DU_ret_RNIP4CNCF1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1857 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40651 \je.un5_QNT_DU.QNT_DU_ret_RNIP4GRKS ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40652 \je/un5_QNT_DU.QNT_DU_ret_RNIQ5CNCF1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0x396C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0x569A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1859 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_RNI7OMSAL ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40649 \je/un5_QNT_DU.QNT_DU_ret_RNI7D9FLV2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNI8PMSAL ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_RNI8E9FLV2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0x3C5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1863 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_RNINS3RST ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_RNI8NU6083 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1865 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNINNGP7K ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40643 \je/un5_QNT_DU.QNT_DU_ret_RNIVBUG443 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1867 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNIQNGP7K ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40612 \je/un5_QNT_DU.QNT_DU_ret_RNI2CUG443 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1869 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_RNI58MLST ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40642 \je/un5_QNT_DU.QNT_DU_ret_RNIM2H1083 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1871 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNIB73K7K ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40643 \je/un5_QNT_DU.QNT_DU_ret_RNIJRGB443 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1873 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40654 \je.un5_QNT_DU.QNT_DU_ret_RNIC83K7K ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40612 \je/un5_QNT_DU.QNT_DU_ret_RNIKSGB443 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0x27D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1875 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40655 \je/c_state_ns_5_0_.m5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40656 \je/c_state_ns_5_0_.m44 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1877 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40657 \je/c_state_ns_5_0_.un84s2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40658 \je/c_state_ns_5_0_.un84_sn_N_8_mux_1_i_0_i ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x0405") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1878 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40659 \je/un1_c_state_38_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40660 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[0] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1879 ( input D0, C0, B0, A0, output F0 );

  lut40661 \je/wb_bb_tmp_RNO_1[20] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1880 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40662 \je/wb_bb_tmp_RNO_2[20] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40663 \je/wb_bb_tmp_RNO_5[20] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x0031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1881 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40664 \je/cb_bit_cnt_RNO_1_cZ[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40665 \je/cb_bb_tmp_RNIA2NA[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40666 \je.un5_QNT_DU.QNT_DU_ret_RNIOISG74 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40642 \je/un5_QNT_DU.QNT_DU_ret_RNIGJTFDP2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x5A66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNIU3LODT1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40667 \je/un5_QNT_DU.QNT_DU_ret_RNI7U143T1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x665A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNIR3LODT1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40642 \je/un5_QNT_DU.QNT_DU_ret_RNI4U143T1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_RNI3N7L0V3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40648 \je/un5_QNT_DU.QNT_DU_ret_RNIB9ADNT1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNI6N7L0V3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40668 \je/un5_QNT_DU.QNT_DU_ret_RNIE9ADNT1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x53AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_RNIUREB74 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.QNT_DU_ret_RNIMSFADP2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1895 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNI8E7JDT1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40669 \je/un5_QNT_DU.QNT_DU_ret_RNIH8KU2T1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0x4B78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1897 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNI9F7JDT1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.QNT_DU_ret_RNII9KU2T1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40654 \je.un5_QNT_DU.QNT_DU_ret_RNIN6QF0V3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.QNT_DU_ret_RNIVOS7NT1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1901 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNIO7QF0V3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40668 \je/un5_QNT_DU.QNT_DU_ret_RNI0QS7NT1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1904 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40670 \je/c_state_ns_5_0_.c_state_546_d_i_i_a3_0_a3 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \je/c_state_ns_5_0_.c_state_s0_0_a2_0_a2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1905 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40672 \je/c_state_ns_5_0_.m123_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \je/c_state_ns_5_0_.m122_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0x220F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1907 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40673 \je/un1_wb_bit_cnt_cry_3_0_RNO_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40674 \je.c_state_ns_5_0_.un1_dcht_bc_rom_d_0_a3_0[4] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0x1E5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1909 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40675 \je/c_state_ns_5_0_.m94_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40676 \je/c_state_ns_5_0_.m91 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x5C55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0x77AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1911 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_10_RNI0A5N181 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40611 \je/un5_QNT_DU.QNT_DU_ret_10_RNID5TVD12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40677 \je.un5_QNT_DU.QNT_DU_ret_10_RNI1B5N181 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40668 \je/un5_QNT_DU.QNT_DU_ret_10_RNIE6TVD12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0x665A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_10_RNI7893TT2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40612 \je/un5_QNT_DU.QNT_DU_ret_10_RNIBBPL5A ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1917 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40678 \je.un5_QNT_DU.QNT_DU_ret_10_RNI8993TT2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.QNT_DU_ret_10_RNICCPL5A ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0x36C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1919 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_10_RNIMVIS181 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \je/un5_QNT_DU.QNT_DU_ret_10_RNI3RA5E12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1921 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_10_RNIJVIS181 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40636 \je/un5_QNT_DU.QNT_DU_ret_10_RNI0RA5E12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1923 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_10_RNIJOM8TT2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40669 \je/un5_QNT_DU.QNT_DU_ret_10_RNINR6R5A ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1925 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_10_RNIMOM8TT2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_10_RNIQR6R5A ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1927 ( input D1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40679 \je/un5_QNT_DU.I_1 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40680 \je/un5_QNT_DU.I_14 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0x1414") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1928 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40681 \je/un5_QNT_DU.I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40682 \je/un5_QNT_DU.I_0_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40683 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_1_0[3] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40684 \je.c_state_ns_5_0_.un1_c_state_12_0_i_a2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1930 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40685 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_i_0[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40686 \je.c_state_ns_5_0_.un1_c_state_14_0_a3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0x002A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1931 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40687 \je/c_state_ns_5_0_.m139 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \je/c_state_ns_5_0_.m135 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0x220F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1933 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40688 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_10_2294_i_a2_0 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 \je/c_state_ns_5_0_.m18_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x7477") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1934 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40690 \je.un1_du_ac0_2_cry_0_0_RNO_cZ ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40691 \je/c_state_ns_5_0_.m16 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1935 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40692 \je.un5_QNT_DU.QNT_DU_ret_9_RNICBNK25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40693 \je/un5_QNT_DU.QNT_DU_ret_9_RNI0G7DQ1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x569A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0x36C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1937 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_9_RNIE7BGD8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40639 \je/un5_QNT_DU.QNT_DU_ret_9_RNIF5T253 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1939 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40651 \je.un5_QNT_DU.QNT_DU_ret_9_RNIB7BGD8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.QNT_DU_ret_9_RNIC5T253 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1941 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_3_RNILEVH1E ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40669 \je/un5_QNT_DU.QNT_DU_ret_3_RNI7IC1D5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1943 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_3_RNIOEVH1E ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \je/un5_QNT_DU.QNT_DU_ret_3_RNIAIC1D5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1945 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_9_RNIIK9F25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40693 \je/un5_QNT_DU.QNT_DU_ret_9_RNI6PP7Q1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1947 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_9_RNIOHTAD8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40694 \je/un5_QNT_DU.QNT_DU_ret_9_RNIPFFT43 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0x35CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1949 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40666 \je.un5_QNT_DU.QNT_DU_ret_9_RNIPITAD8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.QNT_DU_ret_9_RNIQGFT43 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1951 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_3_RNI9UHC1E ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40649 \je/un5_QNT_DU.QNT_DU_ret_3_RNIR1VRC5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1953 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_3_RNIAVHC1E ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \je/un5_QNT_DU.QNT_DU_ret_3_RNIS2VRC5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1955 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40695 \je/c_state_ns_5_0_.load_du_done ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40696 \je/c_state_ns_5_0_.un1_col_cnt ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1956 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40697 \je/c_state_ns_5_0_.img_cole_0_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40698 \je.c_state_ns_5_0_.un1_img_col16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0x1F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1957 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40699 \je/wb_bb_tmp_RNO_4[23] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40700 \je/wb_bb_tmp_RNO_6[23] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0xCACF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0x303F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1959 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40701 \je/wb_bb_tmp_RNO_4[20] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40700 \je/wb_bb_tmp_RNO_7[20] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1961 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40702 \je/wb_bb_tmp_RNO_4[22] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40703 \je/wb_bb_tmp_RNO_6[22] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0xFB51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1963 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40704 \je/c_state_ns_5_0_.wb_bb_tmp_9_11_647_i_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40705 \je/c_state_ns_5_0_.wb_bb_tmp_9_11_647_i_m4 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1964 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40706 \je/c_state_ns_5_0_.wb_bb_tmp_9_10_685_i_1 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40707 \je/c_state_ns_5_0_.wb_bb_tmp_9_10_685_i_a6_1 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1965 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40708 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNIG98R8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40709 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x39C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0x93CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1967 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40710 \je/c_state_ns_5_0_.m137 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40711 \je/c_state_ns_5_0_.m40_1 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x5303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0x3355") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1969 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40712 \je/c_state_ns_5_0_.m208_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40713 \je/c_state_ns_5_0_.m203_am ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0x11AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0x08A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40714 \je/c_state_ns_5_0_.m208_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40715 \je/c_state_ns_5_0_.m207_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0x6266") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1971 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40716 \je/c_state_ns_5_0_.m43_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \je/c_state_ns_5_0_.m18_am ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0x2367") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1972 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40718 \je/c_state_ns_5_0_.m43_ns ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40719 \je/c_state_ns_5_0_.m42_bm ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0xA0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x4A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1973 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40720 \je/diff_DC_RNI39P84[9] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40721 \je/du_ac0_RNIVADO[9] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0x0F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1974 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40722 \je/un1_c_state_38_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40723 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[9] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1975 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40724 \je/diff_DC_RNIQVO84[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40725 \je/du_ac0_RNIP4DO[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0x5533") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1976 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40726 \je/un1_c_state_38_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40727 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[6] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1977 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40728 \je/diff_DC_RNINSO84[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40729 \je/du_ac0_RNIN2DO[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0x20EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1978 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40730 \je/un1_c_state_38_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40731 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[5] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1979 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40732 \je/diff_DC_RNIKPO84[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40729 \je/cb_bb_tmp_RNIL0DO[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x4E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1980 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40733 \je/un1_c_state_38_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40734 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[4] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1981 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40735 \je/diff_DC_RNI06P84[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40721 \je/cb_bb_tmp_RNIT8DO[8] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1982 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40736 \je/un1_c_state_38_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40737 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[8] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0xFF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1983 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40720 \je/diff_DC_RNIR2FT3[10] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40738 \je/du_ac0_RNIFJHR[10] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1984 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40739 \je/un1_c_state_38_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40734 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[10] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1985 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40735 \je/diff_DC_RNIU5FT3[11] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40725 \je/du_ac0_RNIHLHR[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1986 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40659 \je/un1_c_state_38_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40740 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[11] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1987 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40724 \je/diff_DC_RNIT2P84[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40741 \je/du_ac0_RNIR6DO[7] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0x2277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1988 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40726 \je/un1_c_state_38_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40742 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[7] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1989 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40724 \je/diff_DC_RNIHMO84[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40743 \je/du_ac0_RNIJUCO[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1990 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40744 \je/un1_c_state_38_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40745 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[3] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1991 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40746 \je/diff_DC_RNIEJO84[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40743 \je/du_ac0_RNIHSCO[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0x55C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1992 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40747 \je/un1_c_state_38_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40745 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[2] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0xFF22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1993 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40748 \je/un1_c_state_38_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40749 \je/diff_DC_RNIBGO84[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xAAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x3A30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40750 \je/c_state_ns_5_0_.m160_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40751 \je/c_state_ns_5_0_.m160_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0x3BEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0x27AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1997 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40752 \je/c_state_ns_5_0_.m155_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40753 \je/c_state_ns_5_0_.m155_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0x5CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0x5527") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40754 \je/c_state_ns_5_0_.m164_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40755 \je/c_state_ns_5_0_.m164_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x4657") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2001 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40756 \je/c_state_ns_5_0_.m172_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40757 \je/c_state_ns_5_0_.m172_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x4567") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2003 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40758 \je/c_state_ns_5_0_.m209_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40759 \je/c_state_ns_5_0_.m209_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x8F85") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x2637") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2005 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40756 \je/c_state_ns_5_0_.m220_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40760 \je/c_state_ns_5_0_.m220_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0x4567") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2007 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40383 \je/c_state_ns_5_0_.m230_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40761 \je/c_state_ns_5_0_.m230_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0x0D3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2009 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40756 \je/c_state_ns_5_0_.m238_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40760 \je/c_state_ns_5_0_.m238_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2011 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40762 \je/c_state_ns_5_0_.m32_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40763 \je/c_state_ns_5_0_.m32_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0x707A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0x5257") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2013 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40762 \je/c_state_ns_5_0_.m41_1_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40764 \je/c_state_ns_5_0_.m41_1_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0x551B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2015 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40765 \je/c_state_ns_5_0_.m48_ns ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40766 \je/c_state_ns_5_0_.m48_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0x707C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x3437") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2017 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40767 \je/c_state_ns_5_0_.m57_ns ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40768 \je/c_state_ns_5_0_.m57_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x35F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x3347") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2019 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40769 \je/c_state_ns_5_0_.m59_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40770 \je/c_state_ns_5_0_.m59_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0x52F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x4567") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40771 \je/c_state_ns_5_0_.m62_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40763 \je/c_state_ns_5_0_.m62_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0x53F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2023 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40765 \je/c_state_ns_5_0_.m106_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40772 \je/c_state_ns_5_0_.m106_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0x05F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2025 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40762 \je/c_state_ns_5_0_.m134_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40773 \je/c_state_ns_5_0_.m134_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0x03F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40767 \je/c_state_ns_5_0_.m152_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40764 \je/c_state_ns_5_0_.m152_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40769 \je/c_state_ns_5_0_.m161_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40774 \je/c_state_ns_5_0_.m161_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0x0F35") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2031 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40771 \je/c_state_ns_5_0_.m217_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40775 \je/c_state_ns_5_0_.m217_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0x05BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2033 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40776 \je/c_state_ns_5_0_.m228_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40768 \je/c_state_ns_5_0_.m228_0_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0x4C7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2035 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40765 \je/c_state_ns_5_0_.m55_ns ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40777 \je/c_state_ns_5_0_.m55_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x1A1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40765 \je/c_state_ns_5_0_.m105_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40778 \je/c_state_ns_5_0_.m105_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0x313D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40779 \je/c_state_ns_5_0_.m178_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40780 \je/c_state_ns_5_0_.m178_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x34F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0x0B5B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40781 \je/c_state_ns_5_0_.m41_0_am ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40782 \je/c_state_ns_5_0_.m41_0_am_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0x0D3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0x225F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2043 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40781 \je/c_state_ns_5_0_.m132_am ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40783 \je/c_state_ns_5_0_.m132_am_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0x305F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2045 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40784 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNISDCJ8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40785 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI6QRO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0xD20F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2047 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40465 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs0_a_1_ac0_11_1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40786 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m119_ns ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40787 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m143 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40068 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m149 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xE323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40788 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m135_ns ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40789 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m134 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2052 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40594 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m133_ns ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40790 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m133_am ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0x78B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2053 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40791 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m102 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40792 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m78 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0x5A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40793 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m123_bm ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40794 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m100 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0x135E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0x3E29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2055 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40795 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m117 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40796 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m112 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0x77BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2056 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40797 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m146 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40798 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m116 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0xA4BC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2057 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40799 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m147 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40800 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m4 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2059 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40801 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m96_bm ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40802 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m59 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0x3FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0x50A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2060 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m69_ns ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40803 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m69_bm ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2061 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m81_ns ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40804 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m81_bm ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0xE680") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2062 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40805 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m86 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40806 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m80 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0xDE84") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0x1248") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2063 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40807 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m75_ns_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40808 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m62_ns ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0x2637") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0x5CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2064 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40809 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs0_a_1_ac0_5 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40810 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m75_ns ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0xCB0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40811 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m50_ns_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40812 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m42_bm ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0x03DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x5762") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2066 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40813 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m50_ns ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40814 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m49_am ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0xE323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0x16EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40815 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m30 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40816 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m29_ns ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x4F4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40817 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m29_ns_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40818 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m29_ns_1_1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0xC83F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x2488") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2069 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40819 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m62_ns_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40820 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m3 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0x5251") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2071 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40821 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m106_ns ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40822 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m106_ns_1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0x3A0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0x3622") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2073 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/tmp22_RNIU6CC3_cZ[13] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40823 \je/dct/tmp_du[3]_RNIT08O1[16] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2074 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40824 \je/dct/un1_tmp_du[3]_2_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40825 \je/dct/un1_tmp_du[3]_2_cry_15_0_RNO_2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0x0AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2075 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \je/dct/tmp22_RNIR3CC3_cZ[12] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40826 \je/dct/tmp_du[3]_RNIRU7O1[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0x88BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2076 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40827 \je/dct/un1_tmp_du[3]_2_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40828 \je/dct/un1_tmp_du[3]_2_cry_15_0_RNO_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2077 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/tmp22_RNIO0CC3_cZ[11] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40826 \je/dct/tmp_du[3]_RNIPS7O1[14] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2078 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[3]_2_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40830 \je/dct/un1_tmp_du[3]_2_cry_13_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2079 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \je/dct/tmp22_RNILTBC3_cZ[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40831 \je/dct/tmp_du[3]_RNINQ7O1[13] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2080 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40827 \je/dct/un1_tmp_du[3]_2_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40832 \je/dct/un1_tmp_du[3]_2_cry_13_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2081 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/tmp22_RNIBBJK3_cZ[9] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40834 \je/dct/tmp_du[3]_RNILO7O1[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2082 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40835 \je/dct/un1_tmp_du[3]_2_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40836 \je/dct/un1_tmp_du[3]_2_cry_11_0_RNO_2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2083 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40306 \je/dct/tmp22_RNI88JK3_cZ[8] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40837 \je/dct/tmp_du[3]_RNIJM7O1[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2084 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40838 \je/dct/un1_tmp_du[3]_2_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40839 \je/dct/un1_tmp_du[3]_2_cry_11_0_RNO_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2085 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \je/dct/tmp22_RNI55JK3_cZ[7] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40840 \je/dct/tmp_du[3]_RNIHK7O1[10] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2086 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40827 \je/dct/un1_tmp_du[3]_2_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40841 \je/dct/un1_tmp_du[3]_2_cry_9_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2087 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/tmp22_RNIK4224_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40842 \je/dct/tmp_du[3]_RNI1LM52[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2088 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40843 \je/dct/un1_tmp_du[3]_2_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40830 \je/dct/un1_tmp_du[3]_2_cry_9_0_RNO_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2089 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/tmp22_RNIH1224_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40826 \je/dct/tmp_du[3]_RNIVIM52[8] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2090 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40844 \je/dct/un1_tmp_du[3]_2_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40845 \je/dct/un1_tmp_du[3]_2_cry_7_0_RNO_2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2091 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/tmp22_RNIEU124_cZ[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40837 \je/dct/tmp_du[3]_RNITGM52[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2092 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40846 \je/dct/un1_tmp_du[3]_2_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40825 \je/dct/un1_tmp_du[3]_2_cry_7_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2093 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \je/dct/tmp22_RNIBR124_cZ[3] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40847 \je/dct/tmp_du[3]_RNIREM52[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2094 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40844 \je/dct/un1_tmp_du[3]_2_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40828 \je/dct/un1_tmp_du[3]_2_cry_5_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2095 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/tmp22_RNI8O124_cZ[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40848 \je/dct/tmp_du[3]_RNIPCM52[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2096 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40849 \je/dct/un1_tmp_du[3]_2_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40830 \je/dct/un1_tmp_du[3]_2_cry_5_0_RNO_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2097 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \je/dct/tmp22_RNI5L124_cZ[1] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40850 \je/dct/tmp_du[3]_RNINAM52[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2098 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40851 \je/dct/un1_tmp_du[3]_2_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40852 \je/dct/un1_tmp_du[3]_2_cry_3_0_RNO_2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2099 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40516 \je/dct/tmp22_RNI2I124_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40853 \je/dct/tmp_du[3]_RNIL8M52[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2100 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40854 \je/dct/un1_tmp_du[3]_2_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40855 \je/dct/un1_tmp_du[3]_2_cry_3_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2101 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40856 \je/dct/un3_tmp6_2_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \je/dct/un3_tmp6_2_s_17_0_RNO_0_cZ ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0x656A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2103 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40857 \je/dct/un1_tmp7_1_cry_16_0_RNO_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40823 \je/dct/un1_tmp7_1_cry_16_0_RNO_1_cZ ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0x87D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2105 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40858 \je/dct/un1_tmp2_3_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40859 \je/dct/un1_tmp2_3_s_17_0_RNO_0_cZ ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0x5A3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2107 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40860 \je/dct/un1_tmp4_2_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40861 \je/dct/un1_tmp4_2_s_17_0_RNO_0_cZ ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0x636C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2109 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40862 \je/dct/un1_tmp13_1_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40863 \je/dct/un1_tmp13_1_s_17_0_RNO_0_cZ ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0x53AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2111 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40864 \je/dct/un3_tmp6_2_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \je/dct/tmp_du[7]_RNI76262_cZ[10] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2113 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_3_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40867 \je/dct/tmp2_RNII0012_cZ[10] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2115 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_3_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40868 \je/dct/tmp2_RNIK2012_cZ[11] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2117 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40869 \je/dct/un1_tmp13_1_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40870 \je/dct/tmp5_RNIQ8012_cZ[14] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2119 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \je/dct/tmp21_RNI3K0H3_cZ[16] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40871 \je/dct/tmp_du[6]_RNI0F212[16] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2120 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40872 \je/dct/un1_tmp_du[6]_1_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40867 \je/dct/un1_tmp_du[6]_1_cry_15_0_RNO_2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2121 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40873 \je/dct/tmp21_RNI0H0H3_cZ[15] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40874 \je/dct/tmp_du[6]_RNIUC212[15] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2122 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[6]_1_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40859 \je/dct/un1_tmp_du[6]_1_cry_15_0_RNO_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2123 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \je/dct/tmp21_RNITD0H3_cZ[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \je/dct/tmp_du[6]_RNISA212[14] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2124 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40876 \je/dct/un1_tmp_du[6]_1_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40081 \je/dct/un1_tmp_du[6]_1_cry_13_0_RNO_2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2125 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/tmp21_RNIQA0H3_cZ[13] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40874 \je/dct/tmp_du[6]_RNIQ8212[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2126 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40877 \je/dct/un1_tmp_du[6]_1_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40875 \je/dct/un1_tmp_du[6]_1_cry_13_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2127 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40516 \je/dct/tmp21_RNIN70H3_cZ[12] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/dct/tmp_du[6]_RNIO6212[12] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2128 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40827 \je/dct/un1_tmp_du[6]_1_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40878 \je/dct/un1_tmp_du[6]_1_cry_11_0_RNO_2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2129 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/tmp21_RNIK40H3_cZ[11] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \je/dct/tmp_du[6]_RNIM4212[11] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2130 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40844 \je/dct/un1_tmp_du[6]_1_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40871 \je/dct/un1_tmp_du[6]_1_cry_11_0_RNO_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2131 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \je/dct/tmp21_RNIH10H3_cZ[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \je/dct/tmp_du[6]_RNIK2212[10] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2132 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[6]_1_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40879 \je/dct/un1_tmp_du[6]_1_cry_9_0_RNO_2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2133 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40516 \je/dct/tmp21_RNIPFEQ3_cZ[9] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/dct/tmp_du[6]_RNI406V1[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2134 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40849 \je/dct/un1_tmp_du[6]_1_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40874 \je/dct/un1_tmp_du[6]_1_cry_9_0_RNO_1 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2135 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/tmp21_RNIMCEQ3_cZ[8] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40871 \je/dct/tmp_du[6]_RNI2U5V1[8] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2136 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40838 \je/dct/un1_tmp_du[6]_1_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \je/dct/un1_tmp_du[6]_1_cry_7_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2137 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/tmp21_RNIJ9EQ3_cZ[7] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \je/dct/tmp_du[6]_RNI0S5V1[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2138 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40843 \je/dct/un1_tmp_du[6]_1_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \je/dct/un1_tmp_du[6]_1_cry_7_0_RNO_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2139 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40880 \je/dct/tmp21_RNIG6EQ3_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40881 \je/dct/tmp_du[6]_RNIUP5V1[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2140 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40835 \je/dct/un1_tmp_du[6]_1_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40619 \je/dct/un1_tmp_du[6]_1_cry_5_0_RNO_2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2141 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/tmp21_RNID3EQ3_cZ[5] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \je/dct/tmp_du[6]_RNISN5V1[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2142 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[6]_1_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40619 \je/dct/un1_tmp_du[6]_1_cry_5_0_RNO_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2143 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40882 \je/dct/tmp21_RNIA0EQ3_cZ[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \je/dct/tmp_du[6]_RNIQL5V1[4] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2144 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40854 \je/dct/un1_tmp_du[6]_1_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40871 \je/dct/un1_tmp_du[6]_1_cry_3_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2145 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40882 \je/dct/tmp21_RNI7TDQ3_cZ[3] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40879 \je/dct/tmp_du[6]_RNIOJ5V1[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2146 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[6]_1_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \je/dct/un1_tmp_du[6]_1_cry_3_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2147 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40882 \je/dct/tmp21_RNI4QDQ3_cZ[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40871 \je/dct/tmp_du[6]_RNIMH5V1[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2148 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40883 \je/dct/un1_tmp_du[6]_1_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40879 \je/dct/un1_tmp_du[6]_1_cry_1_0_RNO_2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2149 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/tmp21_RNI1NDQ3_cZ[1] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/dct/tmp_du[6]_RNIKF5V1[1] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2150 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40838 \je/dct/un1_tmp_du[6]_1_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40884 \je/dct/un1_tmp_du[6]_1_cry_1_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2151 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp_du[6]_1_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40519 \je/dct/tmp21_RNIUJDQ3[0] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2153 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40886 \je/dct/un1_tmp13_1_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40863 \je/dct/tmp5_RNIUC012_cZ[16] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2155 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40887 \je/dct/un1_tmp13_1_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40826 \je/dct/tmp5_RNISA012_cZ[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2157 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp13_1_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40850 \je/dct/tmp5_RNIO6012_cZ[13] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2159 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40888 \je/dct/un1_tmp13_1_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40840 \je/dct/tmp5_RNIM4012_cZ[12] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2161 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp13_1_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40890 \je/dct/tmp5_RNIK2012_cZ[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2163 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40887 \je/dct/un1_tmp13_1_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40891 \je/dct/tmp5_RNII0012_cZ[10] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2165 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp13_1_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40892 \je/dct/tmp5_RNI20412_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0x88DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2167 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp13_1_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40842 \je/dct/tmp5_RNI0U312_cZ[8] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2169 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp13_1_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40893 \je/dct/tmp5_RNIUR312_cZ[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2171 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp13_1_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40892 \je/dct/tmp5_RNISP312_cZ[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2173 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp13_1_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40894 \je/dct/tmp5_RNIQN312_cZ[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0xDD11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2175 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp13_1_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40837 \je/dct/tmp5_RNIOL312_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2177 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40895 \je/dct/un1_tmp13_1_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40896 \je/dct/tmp5_RNIMJ312_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2179 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp13_1_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40842 \je/dct/tmp3_RNIKH312_cZ[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2181 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp13_1_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40897 \je/dct/tmp3_RNIIF312_cZ[1] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2183 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40898 \je/dct/c_state_RNIAGJF1[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40842 \je/dct/tmp3_RNIGD312[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0xBFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2184 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40899 \je.dct.un1_tmp3_2_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 \je/dct/un1_tmp13_1_cry_0_0_RNO_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0x22EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2185 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp4_2_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \je/dct/tmp7_RNI1PIT1_cZ[16] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2187 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp4_2_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40865 \je/dct/tmp7_RNIVMIT1_cZ[15] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2189 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp4_2_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40901 \je/dct/tmp4_RNITKIT1_cZ[14] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2191 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40887 \je/dct/un1_tmp4_2_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40878 \je/dct/tmp4_RNIRIIT1_cZ[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2193 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp4_2_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40859 \je/dct/tmp4_RNIPGIT1_cZ[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2195 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40888 \je/dct/un1_tmp4_2_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40859 \je/dct/tmp4_RNINEIT1_cZ[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2197 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp4_2_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40619 \je/dct/tmp4_RNILCIT1_cZ[10] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2199 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40888 \je/dct/un1_tmp4_2_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40865 \je/dct/tmp4_RNI59D42_cZ[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2201 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp4_2_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40867 \je/dct/tmp4_RNI37D42_cZ[8] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2203 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40869 \je/dct/un1_tmp4_2_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40861 \je/dct/tmp4_RNI15D42_cZ[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2205 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40902 \je/dct/un1_tmp4_2_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40079 \je/dct/tmp4_RNIV2D42_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2207 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp4_2_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40868 \je/dct/tmp4_RNIT0D42_cZ[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2209 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp4_2_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \je/dct/tmp4_RNIRUC42_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2211 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp4_2_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \je/dct/tmp4_RNIPSC42_cZ[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2213 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40886 \je/dct/un1_tmp4_2_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \je/dct/tmp4_RNINQC42_cZ[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2215 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp4_2_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40903 \je/dct/tmp4_RNILOC42_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2217 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40895 \je/dct/un1_tmp4_2_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40879 \je/dct/tmp4_RNIJMC42[0] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2219 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40904 \je/dct/un1_tmp2_3_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40905 \je/dct/tmp2_RNIUC012_cZ[16] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2221 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 \je/dct/un1_tmp2_3_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \je/dct/tmp2_RNISA012_cZ[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2223 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp2_3_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \je/dct/tmp2_RNIQ8012_cZ[14] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2225 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_3_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40868 \je/dct/tmp2_RNIO6012_cZ[13] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2227 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp2_3_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40867 \je/dct/tmp2_RNIM4012_cZ[12] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2229 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_3_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40903 \je/dct/tmp2_RNI20412_cZ[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2231 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40888 \je/dct/un1_tmp2_3_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40903 \je/dct/tmp2_RNI0U312_cZ[8] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2233 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40902 \je/dct/un1_tmp2_3_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40875 \je/dct/tmp2_RNIUR312_cZ[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2235 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40907 \je/dct/un1_tmp2_3_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \je/dct/tmp2_RNISP312_cZ[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2237 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_3_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40884 \je/dct/tmp2_RNIQN312_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2239 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp2_3_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \je/dct/tmp2_RNIOL312_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2241 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_3_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40908 \je/dct/tmp2_RNIMJ312_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2243 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40869 \je/dct/un1_tmp2_3_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \je/dct/tmp2_RNIKH312_cZ[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2245 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp2_3_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40909 \je/dct/tmp2_RNIIF312_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2247 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40869 \je/dct/un1_tmp2_3_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \je/dct/tmp2_RNIGD312[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2249 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40910 \je/dct/un1_tmp7_1_cry_16_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40847 \je/dct/tmp_du[0]_RNIN4JM1_cZ[16] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2251 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40911 \je/dct/un1_tmp7_1_cry_14_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40840 \je/dct/tmp_du[0]_RNIL2JM1_cZ[15] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0x22EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2253 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40912 \je/dct/un1_tmp7_1_cry_14_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40913 \je/dct/tmp_du[0]_RNIJ0JM1_cZ[14] ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2255 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40914 \je/dct/un1_tmp7_1_cry_12_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40896 \je/dct/tmp_du[0]_RNIHUIM1_cZ[13] ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2257 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40915 \je/dct/un1_tmp7_1_cry_12_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40837 \je/dct/tmp_du[0]_RNIFSIM1_cZ[12] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2259 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40916 \je/dct/un1_tmp7_1_cry_10_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40840 \je/dct/tmp_du[0]_RNIDQIM1_cZ[11] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2261 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40912 \je/dct/un1_tmp7_1_cry_10_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40917 \je/dct/tmp_du[0]_RNIBOIM1_cZ[10] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2263 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40914 \je/dct/un1_tmp7_1_cry_8_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40823 \je/dct/tmp_du[0]_RNIRUN22_cZ[9] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2265 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40914 \je/dct/un1_tmp7_1_cry_8_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40870 \je/dct/tmp_du[0]_RNIPSN22_cZ[8] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2267 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40915 \je/dct/un1_tmp7_1_cry_6_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40891 \je/dct/tmp_du[0]_RNINQN22_cZ[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2269 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40915 \je/dct/un1_tmp7_1_cry_6_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40837 \je/dct/tmp_du[0]_RNILON22_cZ[6] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2271 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40914 \je/dct/un1_tmp7_1_cry_4_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40837 \je/dct/tmp_du[0]_RNIJMN22_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2273 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40916 \je/dct/un1_tmp7_1_cry_4_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40840 \je/dct/tmp_du[0]_RNIHKN22_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2275 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40918 \je/dct/un1_tmp7_1_cry_2_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40837 \je/dct/tmp_du[0]_RNIFIN22_cZ[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2277 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40919 \je/dct/un1_tmp7_1_cry_2_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40870 \je/dct/tmp_du[0]_RNIDGN22_cZ[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2279 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40918 \je/dct/un1_tmp7_1_cry_0_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40834 \je/dct/tmp_du[0]_RNIBEN22_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2281 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40920 \je/dct/un1_tmp7_1_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40826 \je/dct/tmp_du[0]_RNI9CN22[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0x0AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2283 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40921 \je/dct/un3_tmp6_2_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \je/dct/tmp_du[7]_RNIJI262_cZ[16] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2285 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40922 \je/dct/un3_tmp6_2_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40923 \je/dct/tmp_du[7]_RNIHG262_cZ[15] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2287 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40924 \je/dct/un3_tmp6_2_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40619 \je/dct/tmp_du[7]_RNIFE262_cZ[14] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2289 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40925 \je/dct/un3_tmp6_2_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40861 \je/dct/tmp_du[7]_RNIDC262_cZ[13] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2291 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40926 \je/dct/un3_tmp6_2_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40871 \je/dct/tmp_du[7]_RNIBA262_cZ[12] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2293 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40927 \je/dct/un3_tmp6_2_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40865 \je/dct/tmp_du[7]_RNI98262_cZ[11] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2295 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40925 \je/dct/un3_tmp6_2_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \je/dct/tmp_du[7]_RNINGL42_cZ[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2297 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40921 \je/dct/un3_tmp6_2_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40875 \je/dct/tmp_du[7]_RNILEL42_cZ[8] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2299 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40928 \je/dct/un3_tmp6_2_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40619 \je/dct/tmp_du[7]_RNIJCL42_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2301 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40926 \je/dct/un3_tmp6_2_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40879 \je/dct/tmp_du[7]_RNIHAL42_cZ[6] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2303 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40929 \je/dct/un3_tmp6_2_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40875 \je/dct/tmp_du[7]_RNIF8L42_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2305 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40922 \je/dct/un3_tmp6_2_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40151 \je/dct/tmp_du[7]_RNID6L42_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2307 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40921 \je/dct/un3_tmp6_2_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \je/dct/tmp_du[7]_RNIB4L42_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2309 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40930 \je/dct/un3_tmp6_2_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \je/dct/tmp_du[7]_RNI92L42_cZ[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2311 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40922 \je/dct/un3_tmp6_2_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \je/dct/tmp_du[7]_RNI70L42_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2313 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40931 \je/dct/un3_tmp6_2_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40881 \je/dct/tmp_du[7]_RNI5UK42[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2315 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40932 \je/dct/un1_tmp_du[3]_2_s_17_0_RNO_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40933 \je/dct/un1_tmp_du[3]_2_s_17_0_RNO_1 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0x782D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2317 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40934 \je/dct/un1_tmp2_5_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40831 \je/dct/un1_tmp2_5_s_17_0_RNO_0_cZ ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0x1EB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2319 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40928 \je/dct/un1_tmp2_5_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40853 \je/dct/tmp21_RNICBPC1_cZ[16] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2321 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40928 \je/dct/un1_tmp2_5_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40853 \je/dct/tmp_du[5]_RNIA9PC1_cZ[15] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2323 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40935 \je/dct/un1_tmp2_5_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40831 \je/dct/tmp_du[5]_RNI87PC1_cZ[14] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2325 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40935 \je/dct/un1_tmp2_5_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40863 \je/dct/tmp_du[5]_RNI65PC1_cZ[13] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2327 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40929 \je/dct/un1_tmp2_5_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40823 \je/dct/tmp_du[5]_RNI43PC1_cZ[12] ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2329 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40935 \je/dct/un1_tmp2_5_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40894 \je/dct/tmp_du[5]_RNI21PC1_cZ[11] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2331 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40936 \je/dct/un1_tmp2_5_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40834 \je/dct/tmp_du[5]_RNI0VOC1_cZ[10] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2333 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40921 \je/dct/un1_tmp2_5_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40826 \je/dct/tmp_du[5]_RNIGU2H1_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2335 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40931 \je/dct/un1_tmp2_5_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40847 \je/dct/tmp_du[5]_RNIES2H1_cZ[8] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2337 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40930 \je/dct/un1_tmp2_5_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40863 \je/dct/tmp_du[5]_RNICQ2H1_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2339 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40929 \je/dct/un1_tmp2_5_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40826 \je/dct/tmp_du[5]_RNIAO2H1_cZ[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2341 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40930 \je/dct/un1_tmp2_5_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40826 \je/dct/tmp_du[5]_RNI8M2H1_cZ[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2343 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40927 \je/dct/un1_tmp2_5_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40893 \je/dct/tmp_du[5]_RNI6K2H1_cZ[4] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2345 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40864 \je/dct/un1_tmp2_5_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40890 \je/dct/tmp_du[5]_RNI4I2H1_cZ[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2347 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40927 \je/dct/un1_tmp2_5_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40913 \je/dct/tmp_du[5]_RNI2G2H1_cZ[2] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2349 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40929 \je/dct/un1_tmp2_5_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40837 \je/dct/tmp_du[5]_RNI0E2H1_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2351 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40937 \je/dct/c_state_RNIOKM31_0_cZ[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40894 \je/dct/tmp_du[5]_RNIUB2H1[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2352 ( input D0, C0, B0, A0, output F0 );

  lut40938 \je/dct/un1_tmp2_5_cry_0_0_RNO_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2353 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40939 \je/dct/un1_tmp_du[2]_1_cry_16_0_RNO_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40836 \je/dct/un1_tmp_du[2]_1_cry_16_0_RNO_1_cZ ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0x6A65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2355 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40940 \je/dct/un1_tmp3_3_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40941 \je/dct/un1_tmp3_3_s_17_0_RNO_0_cZ ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0x35CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2357 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40858 \je/dct/un1_tmp2_4_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40942 \je/dct/un1_tmp2_4_s_17_0_RNO_0_cZ ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2359 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40902 \je/dct/un1_tmp3_3_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \je/dct/tmp1_RNIGI702_cZ[11] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2361 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp2_4_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \je/dct/tmp5_RNIHSPS1_cZ[10] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2363 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_4_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40519 \je/dct/tmp5_RNIJUPS1_cZ[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2365 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40907 \je/dct/un1_tmp2_4_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40943 \je/dct/tmp5_RNIT8QS1_cZ[16] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2367 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp2_4_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40943 \je/dct/tmp5_RNIR6QS1_cZ[15] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2369 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40906 \je/dct/un1_tmp2_4_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40944 \je/dct/tmp5_RNIP4QS1_cZ[14] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2371 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40869 \je/dct/un1_tmp2_4_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40944 \je/dct/tmp5_RNIN2QS1_cZ[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2373 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 \je/dct/un1_tmp2_4_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40945 \je/dct/tmp5_RNIL0QS1_cZ[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2375 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40907 \je/dct/un1_tmp2_4_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \je/dct/tmp2_RNI1T002_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2377 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40887 \je/dct/un1_tmp2_4_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40946 \je/dct/tmp2_RNIVQ002_cZ[8] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2379 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp2_4_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40514 \je/dct/tmp2_RNITO002_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2381 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp2_4_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40303 \je/dct/tmp2_RNIRM002_cZ[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2383 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40947 \je/dct/un1_tmp2_4_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40519 \je/dct/tmp2_RNIPK002_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2385 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40888 \je/dct/un1_tmp2_4_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40948 \je/dct/tmp2_RNINI002_cZ[4] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2387 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40887 \je/dct/un1_tmp2_4_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40944 \je/dct/tmp2_RNILG002_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2389 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 \je/dct/un1_tmp2_4_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40307 \je/dct/tmp2_RNIJE002_cZ[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2391 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp2_4_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40949 \je/dct/tmp2_RNIHC002_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2393 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 \je/dct/un1_tmp3_3_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40875 \je/dct/tmp1_RNIQS702_cZ[16] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2395 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40904 \je/dct/un1_tmp3_3_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40871 \je/dct/tmp1_RNIOQ702_cZ[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2397 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40907 \je/dct/un1_tmp3_3_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \je/dct/tmp1_RNIMO702_cZ[14] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2399 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40887 \je/dct/un1_tmp3_3_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \je/dct/tmp1_RNIKM702_cZ[13] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2401 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 \je/dct/un1_tmp3_3_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40861 \je/dct/tmp1_RNIIK702_cZ[12] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2403 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40887 \je/dct/un1_tmp3_3_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40879 \je/dct/tmp1_RNIEG702_cZ[10] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2405 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40907 \je/dct/un1_tmp3_3_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \je/dct/tmp1_RNIUJNS1_cZ[9] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2407 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40889 \je/dct/un1_tmp3_3_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40867 \je/dct/tmp1_RNISHNS1_cZ[8] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2409 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40904 \je/dct/un1_tmp3_3_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \je/dct/tmp1_RNIQFNS1_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2411 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40869 \je/dct/un1_tmp3_3_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40905 \je/dct/tmp1_RNIODNS1_cZ[6] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2413 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40866 \je/dct/un1_tmp3_3_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40903 \je/dct/tmp1_RNIMBNS1_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2415 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40885 \je/dct/un1_tmp3_3_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40903 \je/dct/tmp1_RNIK9NS1_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2417 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40888 \je/dct/un1_tmp3_3_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40859 \je/dct/tmp1_RNII7NS1_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2419 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40922 \je/dct/un1_tmp3_3_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40903 \je/dct/tmp1_RNIG5NS1_cZ[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2421 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40911 \je/dct/un1_tmp_du[2]_1_cry_16_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40848 \je/dct/tmp_du[2]_RNISRTT1_cZ[16] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2423 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40911 \je/dct/un1_tmp_du[2]_1_cry_14_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40842 \je/dct/tmp_du[2]_RNIQPTT1_cZ[15] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2425 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40950 \je/dct/un1_tmp_du[2]_1_cry_14_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40917 \je/dct/tmp_du[2]_RNIONTT1_cZ[14] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2427 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40912 \je/dct/un1_tmp_du[2]_1_cry_12_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40913 \je/dct/tmp_du[2]_RNIMLTT1_cZ[13] ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2429 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40950 \je/dct/un1_tmp_du[2]_1_cry_12_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40951 \je/dct/tmp_du[2]_RNIKJTT1_cZ[12] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40951 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2431 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40912 \je/dct/un1_tmp_du[2]_1_cry_10_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40893 \je/dct/tmp_du[2]_RNIIHTT1_cZ[11] ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2433 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40911 \je/dct/un1_tmp_du[2]_1_cry_10_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40890 \je/dct/tmp_du[2]_RNIGFTT1_cZ[10] ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2435 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40950 \je/dct/un1_tmp_du[2]_1_cry_8_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40917 \je/dct/tmp_du[2]_RNI0HG12_cZ[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2437 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40952 \je/dct/un1_tmp_du[2]_1_cry_8_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40823 \je/dct/tmp_du[2]_RNIUEG12_cZ[8] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40952 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2439 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40911 \je/dct/un1_tmp_du[2]_1_cry_6_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40897 \je/dct/tmp_du[2]_RNISCG12_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2441 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40916 \je/dct/un1_tmp_du[2]_1_cry_6_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40951 \je/dct/tmp_du[2]_RNIQAG12_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2443 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40919 \je/dct/un1_tmp_du[2]_1_cry_4_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40834 \je/dct/tmp_du[2]_RNIO8G12_cZ[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2445 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40912 \je/dct/un1_tmp_du[2]_1_cry_4_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40917 \je/dct/tmp_du[2]_RNIM6G12_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2447 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40912 \je/dct/un1_tmp_du[2]_1_cry_2_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40893 \je/dct/tmp_du[2]_RNIK4G12_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2449 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40911 \je/dct/un1_tmp_du[2]_1_cry_2_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40840 \je/dct/tmp_du[2]_RNII2G12_cZ[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2451 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40953 \je/dct/un1_tmp_du[2]_1_cry_0_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40837 \je/dct/tmp_du[2]_RNIG0G12_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40953 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2453 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40950 \je/dct/un1_tmp_du[2]_1_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40917 \je/dct/tmp_du[2]_RNIEUF12[0] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2455 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40954 \je/dct/un1_tmp_du[6]_1_s_17_0_RNO_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40908 \je/dct/un1_tmp_du[6]_1_s_17_0_RNO_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40954 ( input A, B, C, D, output Z );

  LUT4 #("0x3C5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2458 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40955 \jedw/row_cnt_RNI711P6[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40956 \jedw/row_cnt_RNIJKF13[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40955 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40956 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2459 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40957 \jedw/col_idx_RNIPPQ6B_0[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40958 \jedw/row_cnt_RNI77G39[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40957 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40958 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40959 \jdts/row_idx_RNO_0[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40960 \jdts/row_cnt_RNI8UTB8_0[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40959 ( input A, B, C, D, output Z );

  LUT4 #("0x153F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40960 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2462 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40961 \jdts/col_cnt_RNIR86R4[2] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40962 \jdts/row_cnt_RNIC5G11[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40961 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40962 ( input A, B, C, D, output Z );

  LUT4 #("0x070F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2463 ( input DI1, D1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40047 SLICE_2463_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40963 \jdts/c_state_ns_3_0_.m36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \esp32_spi/mem_rd_reg_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40963 ( input A, B, C, D, output Z );

  LUT4 #("0xF7A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40964 \jdts/c_state_ns_3_0_.m19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40965 \jdts/c_state_ns_3_0_.m19_e_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40964 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40965 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2465 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \jdts/col_cnt_RNIF3MP3[2] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40966 \jdts/col_cnt_RNI3FRI3[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40966 ( input A, B, C, D, output Z );

  LUT4 #("0x070F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2466 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40967 \jdts.c_state_RNITA6FB[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40968 \jdts/col_cnt_RNISODA7[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40967 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40968 ( input A, B, C, D, output Z );

  LUT4 #("0xBFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40969 \jdts.c_state_RNI1IO44[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40970 \jdts/addr_lsb_RNICKQ6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40969 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40970 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2468 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40971 \jdts.c_state_RNIQGOD7[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40972 \jdts.addr_lsb_RNI3B5J3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40971 ( input A, B, C, D, output Z );

  LUT4 #("0x5F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40972 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40973 \jdts/eoi_reg_RNO_0[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40974 \jdts/eoi_reg_RNO_1[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40973 ( input A, B, C, D, output Z );

  LUT4 #("0x8F85") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40974 ( input A, B, C, D, output Z );

  LUT4 #("0x11CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40975 \jdts/eoi_reg_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40976 \jdts/eoi_reg_RNO_1[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40975 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40976 ( input A, B, C, D, output Z );

  LUT4 #("0x4567") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40977 \jdts/eoi_reg_RNO_0[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40978 \jdts/eoi_reg_RNO_1[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40977 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40978 ( input A, B, C, D, output Z );

  LUT4 #("0x5257") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40979 \jdts/eoi_reg_RNO_0[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40980 \jdts/eoi_reg_RNO_1[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40979 ( input A, B, C, D, output Z );

  LUT4 #("0x8F83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40980 ( input A, B, C, D, output Z );

  LUT4 #("0x515B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40981 \jdts/eoi_reg_RNO_0[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40982 \jdts/eoi_reg_RNO_1[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40981 ( input A, B, C, D, output Z );

  LUT4 #("0xAD0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40982 ( input A, B, C, D, output Z );

  LUT4 #("0x3347") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2479 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40979 \jdts/eoi_reg_RNO_0[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40980 \jdts/eoi_reg_RNO_1[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2481 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40979 \jdts/eoi_reg_RNO_0[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40983 \jdts/eoi_reg_RNO_1[6] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40983 ( input A, B, C, D, output Z );

  LUT4 #("0x03DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2483 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40984 \jdts/eoi_reg_RNO_0[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40985 \jdts/eoi_reg_RNO_1[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40984 ( input A, B, C, D, output Z );

  LUT4 #("0xB383") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40985 ( input A, B, C, D, output Z );

  LUT4 #("0x4657") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2485 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40986 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_10_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40987 \u_OV7670_Controller/LUT/sreg_3_15_0_.m10 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40986 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40987 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2486 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40988 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_25_RNO_0 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40989 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_10_RNO_2 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40988 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40989 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40990 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_3_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40991 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_20_RNO_3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40990 ( input A, B, C, D, output Z );

  LUT4 #("0x4CFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40991 ( input A, B, C, D, output Z );

  LUT4 #("0x7155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2488 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40992 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_20_RNO_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \u_OV7670_Controller/LUT/sreg_3_15_0_.m5 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40992 ( input A, B, C, D, output Z );

  LUT4 #("0x5537") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40993 \u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_RNIIUHG3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40994 \u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_RNIACKN1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40993 ( input A, B, C, D, output Z );

  LUT4 #("0xD5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40994 ( input A, B, C, D, output Z );

  LUT4 #("0x5373") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40995 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_6_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40996 \u_OV7670_Controller/LUT/sreg_3_15_0_.m21_ns_1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40995 ( input A, B, C, D, output Z );

  LUT4 #("0x9FD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40996 ( input A, B, C, D, output Z );

  LUT4 #("0x070F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2492 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40997 \u_OV7670_Controller/LUT/sreg_3_15_0_.m21_ns ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40226 \u_OV7670_Controller/LUT/sreg_3_15_0_.m19 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40997 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2493 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40998 \n_state_3_0_.m18 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40999 \n_state_3_0_.m10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40998 ( input A, B, C, D, output Z );

  LUT4 #("0x003F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40999 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2495 ( input DI1, C1, D0, C0, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40011 SLICE_2495_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41000 \n_state_3_0_.m7_am ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \pixel_wr_disable_e_0_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41000 ( input A, B, C, D, output Z );

  LUT4 #("0x2E3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2496 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \n_state_3_0_.m7_ns ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41001 \n_state_3_0_.m7_bm ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41001 ( input A, B, C, D, output Z );

  LUT4 #("0x1D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2498 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41002 \yty/row_cnt_RNINFR12[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40965 \yty/col_cnt_RNICJ8N1[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41002 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2499 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41003 q_href_RNO_1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41004 q_href_RNO_2( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41003 ( input A, B, C, D, output Z );

  LUT4 #("0x10F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41004 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41005 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIM7R59 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41006 fdtbl_rom_data_2_0_dreg_ret_3_RNI2TRA8( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41005 ( input A, B, C, D, output Z );

  LUT4 #("0x9969") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41006 ( input A, B, C, D, output Z );

  LUT4 #("0x4505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41007 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41008 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_12_RNIDCVT8 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41007 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41008 ( input A, B, C, D, output Z );

  LUT4 #("0x08F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2503 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40716 \cam_buf/rd_data_reg_RNO_2[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \cam_buf/rd_data_reg_RNO_3_cZ[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2505 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41009 \cam_buf/rd_data_reg_RNO_2[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \cam_buf/rd_data_reg_RNO_3_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41009 ( input A, B, C, D, output Z );

  LUT4 #("0x05BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2507 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41010 \cam_buf/rd_data_reg_RNO_2[2] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \cam_buf/rd_data_reg_RNO_3_cZ[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41010 ( input A, B, C, D, output Z );

  LUT4 #("0x3347") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2509 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40712 \cam_buf/rd_data_reg_RNO_2[3] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41011 \cam_buf/rd_data_reg_RNO_3_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41011 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2511 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41012 \cam_buf/rd_data_reg_RNO_2[4] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \cam_buf/rd_data_reg_RNO_3_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41012 ( input A, B, C, D, output Z );

  LUT4 #("0x5257") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2513 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41013 \cam_buf/rd_data_reg_RNO_2[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \cam_buf/rd_data_reg_RNO_3_cZ[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41013 ( input A, B, C, D, output Z );

  LUT4 #("0x551B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2515 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41014 \cam_buf/rd_data_reg_RNO_2[6] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \cam_buf/rd_data_reg_RNO_3_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41014 ( input A, B, C, D, output Z );

  LUT4 #("0x0F53") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2518 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41015 \cam_buf/rd_data_reg_RNO_2[7] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \cam_buf/rd_data_reg_RNO_4_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41015 ( input A, B, C, D, output Z );

  LUT4 #("0x1A1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2519 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \cam_buf/w_addr_1_ns[9] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \cam_buf/w_addr_1_bm_cZ[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2520 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41016 \yty/mem_wr_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41017 \yty/je_wr_cZ ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41016 ( input A, B, C, D, output Z );

  LUT4 #("0xAA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41017 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2521 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \cam_buf/w_addr_1_ns[8] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \cam_buf/w_addr_1_bm_cZ[8] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2523 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40594 \cam_buf/w_addr_1_ns[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \cam_buf/w_addr_1_bm_cZ[6] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2525 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \cam_buf/w_addr_1_ns[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \cam_buf/w_addr_1_bm_cZ[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2527 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41018 \cam_buf/w_addr_1_ns[15] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40517 \cam_buf/w_addr_1_bm_cZ[15] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41018 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2529 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \cam_buf/w_addr_1_ns[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \cam_buf/w_addr_1_bm_cZ[14] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2531 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41018 \cam_buf/w_addr_1_ns[11] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \cam_buf/w_addr_1_bm_cZ[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2533 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41018 \cam_buf/w_addr_1_ns[3] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40942 \cam_buf/w_addr_1_bm_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2535 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40594 \cam_buf/w_addr_1_ns[13] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40946 \cam_buf/w_addr_1_bm_cZ[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2537 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40594 \cam_buf/w_addr_1_ns[10] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \cam_buf/w_addr_1_bm_cZ[10] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2539 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41018 \cam_buf/w_addr_1_ns[12] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40517 \cam_buf/w_addr_1_bm_cZ[12] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2541 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41018 \cam_buf/w_addr_1_ns[16] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \cam_buf/w_addr_1_bm_cZ[16] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2543 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41018 \cam_buf/w_addr_1_ns[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41019 \cam_buf/w_addr_1_bm_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41019 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2545 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \cam_buf/w_addr_1_ns[7] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41019 \cam_buf/w_addr_1_bm_cZ[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2547 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \cam_buf/w_addr_1dup_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 \yty/mem_addrw_cZ[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41020 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2549 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41021 \cam_buf/u_spram3_RNO ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41022 \cam_buf/u_spram2_RNO ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41021 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41022 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2551 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41023 \cam_buf/u_spram1_RNO ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41024 \yty/mem_addrw_cZ[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41023 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41024 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2552 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41025 \cam_buf/u_spram0_RNO ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \yty/mem_addrw_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41025 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2555 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41026 \yty/c_state_RNI4K6U2[3] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \yty/c_state_RNI2A3F1_1_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41026 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2556 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41027 \yty/c_state_RNI0EA31[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41028 \yty/c_state_RNI2A3F1[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41027 ( input A, B, C, D, output Z );

  LUT4 #("0x5E5E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41028 ( input A, B, C, D, output Z );

  LUT4 #("0x50F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2557 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41029 \yty/addr_lsb_RNI0ESR9 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41030 \yty/row_cnt_RNIA09T6_0[2] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41029 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41030 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2558 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41031 \yty/col_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41032 \yty/col_cnt_RNITTLA1[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/col_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41031 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41032 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2559 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40444 \yty/c_state_RNO_0[0] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41033 \yty/yuv_fifo/cnt_RNILOJ02[9] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41033 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2561 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40344 \yty/img_col_RNO_0[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \yty/img_col_RNO_0[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2562 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41034 \yty/img_row_RNIJGDR4[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41035 \yty/img_row_RNIJ5PC1[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41034 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41035 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2563 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41036 \yty/img_row_RNO_0[6] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \yty/img_row_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41036 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2564 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41037 \yty/img_col_RNIAQA71[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41038 \yty/img_col_RNIDI3D[2] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41037 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41038 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2565 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41039 SLICE_2565_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41040 \yty/img_row_RNI6RS04[0] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/last_blk_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41039 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41040 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2567 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \yty/ff_din_esr_RNO_1_cZ[3] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41041 \yty/ff_din_esr_RNO_1_cZ[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41041 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2568 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40882 \yty/ff_din_esr_RNO_1_cZ[2] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41042 \yty/c_state_RNI0EA31_0[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41042 ( input A, B, C, D, output Z );

  LUT4 #("0x11BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41043 \yty/pixel_cnt_0_sqmuxa_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41044 \yty/un3_pixel_cntlto16_3_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41043 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41044 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2570 ( input D1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dct/tmp11_sbtinv[6] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41046 \yty/un3_pixel_cntlto11 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41045 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41046 ( input A, B, C, D, output Z );

  LUT4 #("0x0033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2571 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41047 \yty/raw_rd_done_14_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41048 \yty/raw_rd_done_11_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41047 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41048 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2573 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41049 \yty/c_state_RNO_1[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41050 \yty/c_state_RNI3HA31_0[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41049 ( input A, B, C, D, output Z );

  LUT4 #("0x00B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41050 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2575 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41051 \yty/img_row_RNITAO26[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41048 \yty/img_row_RNI9ROC1[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41051 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2577 ( input D0, C0, output F0 );
  wire   GNDI;

  lut41052 \yty/yuv_fifo/cnt_RNIHBEN_cZ[0] ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41052 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2578 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41053 \yty/yuv_fifo/cnt_RNI9VVK_0[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41054 \yty/yuv_fifo/cnt_RNIGVC8[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41053 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41054 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41055 \yty/yuv_fifo/cnt_RNI9VVK[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41056 \yty/yuv_fifo/cnt_RNIETC8[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41055 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41056 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2581 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41057 \yty/yuv_fifo/cnt_RNIKIPG[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41058 \yty/yuv_fifo/cnt_RNILO96[4] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41057 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41058 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2584 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41059 \yty.yuv_fifo.cnt_RNI9VVK_1[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41060 \yty/yuv_fifo/cnt_RNICRC8[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41060 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2585 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41061 \je/c_state_ns_5_0_.m222 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41062 \je/c_state_ns_5_0_.m65 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41061 ( input A, B, C, D, output Z );

  LUT4 #("0xA00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41062 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2586 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41063 \je/c_state_ns_5_0_.m47 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41056 \je/c_state_ns_5_0_.m47_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41063 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2587 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41064 \je/ac0_cnt_sbtinv[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41065 \je.c_state_ns_5_0_.c_state_s33_0_a2_0_a3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41064 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41065 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2589 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41066 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41066 ( input A, B, C, D, output Z );

  LUT4 #("0xC3A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2590 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41067 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIITLGDE ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40859 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41067 ( input A, B, C, D, output Z );

  LUT4 #("0x35CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40650 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI5CS38T ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41068 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41068 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41069 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI1GR6IM2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40640 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNISUASG11 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41069 ( input A, B, C, D, output Z );

  LUT4 #("0x53AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2595 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF379RD3 ( .A(A1), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41070 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0RQKRD3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41070 ( input A, B, C, D, output Z );

  LUT4 #("0xB847") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2596 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41071 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIOFL7N61 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI17LT961 ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41071 ( input A, B, C, D, output Z );

  LUT4 #("0x36C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2598 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41072 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIQ78DQ62 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41072 ( input A, B, C, D, output Z );

  LUT4 #("0x2D78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2599 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIML2LM22 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI2V8AB51 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNITMNIB22 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40669 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNI37DP751 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2603 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIPL2LM22 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI5V8AB51 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2605 ( input D0, C0, B0, A0, output F0 );

  lut41073 \je/c_state_ns_5_0_.m184_am ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41073 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2608 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41074 \je/c_state_ns_5_0_.m80 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41075 \je/c_state_ns_5_0_.m37 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41074 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41075 ( input A, B, C, D, output Z );

  LUT4 #("0x0445") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2609 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41076 \je/c_state_ns_5_0_.m227_ns ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41077 \je/c_state_ns_5_0_.m227_am ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41076 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41077 ( input A, B, C, D, output Z );

  LUT4 #("0x22EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2611 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41078 \je/c_state_ns_5_0_.m211_am ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41079 \je/c_state_ns_5_0_.m10 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41078 ( input A, B, C, D, output Z );

  LUT4 #("0x0FBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41079 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2612 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40145 \je/c_state_ns_5_0_.m211_ns ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2613 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI17LT961 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41080 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41080 ( input A, B, C, D, output Z );

  LUT4 #("0xD287") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2614 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40635 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIA4O04B ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40909 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0 ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIGP3ITM ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIOKHIOD3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI0BMRB83 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41081 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIUF2BT8 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41081 ( input A, B, C, D, output Z );

  LUT4 #("0x56A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2619 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI3BMRB83 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI1G2BT8 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41082 \je/c_state_ns_5_0_.m26_bm ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41083 \je/c_state_ns_5_0_.m207_am ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41082 ( input A, B, C, D, output Z );

  LUT4 #("0x7FCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41083 ( input A, B, C, D, output Z );

  LUT4 #("0x85A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2624 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41084 \je/c_state_ns_5_0_.m42_am ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41085 \je/c_state_ns_5_0_.N_13_i_0_o3 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41084 ( input A, B, C, D, output Z );

  LUT4 #("0xF7DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41085 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2625 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41086 \je/c_state_ns_5_0_.m94_ns ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40834 \je/c_state_ns_5_0_.m83 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41086 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2627 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41087 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41066 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI8NGBAD3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41087 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2628 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40651 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIVAK18L ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40871 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3 ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI1U757M3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40652 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIMG3H8L3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2631 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIDSGJAN ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIG5H0VA1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIGSGJAN ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40668 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIJ5H0VA1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2635 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41088 \je/c_state_ns_5_0_.m220_ns ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41089 \je/c_state_ns_5_0_.m220_am ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41088 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41089 ( input A, B, C, D, output Z );

  LUT4 #("0x0787") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2637 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41090 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3 ( .A(A1), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41091 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI6J2AQK3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41090 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41091 ( input A, B, C, D, output Z );

  LUT4 #("0xC399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2638 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41092 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIKH8RJG3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40875 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41092 ( input A, B, C, D, output Z );

  LUT4 #("0x56A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2641 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIU2FJMF2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40599 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI6H5CF7 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2643 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41093 \je/un5_QNT_DU.I_9_0_and ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41094 \je/un5_QNT_DU.QNT_DU_ret_RNI8NJ716 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41093 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41094 ( input A, B, C, D, output Z );

  LUT4 #("0x1105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2645 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41095 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIVIB4G3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41095 ( input A, B, C, D, output Z );

  LUT4 #("0xE12D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41096 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI6H1QK8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41097 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41096 ( input A, B, C, D, output Z );

  LUT4 #("0x53AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41097 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIOHA35M1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40669 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIHJJQJJ ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIGHU01V3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIBGN9TB1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2653 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIHHU01V3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40669 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNICGN9TB1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNILHA35M1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIEJJQJJ ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNILC65N83 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40648 \je/un5_QNT_DU.QNT_DU_ret_RNI1CJH01 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2659 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNI2L59E13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40599 \je/un5_QNT_DU.QNT_DU_ret_RNIEPTITJ2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2661 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNI8K59E13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40613 \je/un5_QNT_DU.QNT_DU_ret_RNIKOTITJ2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNIJ2VVBT1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40642 \je/un5_QNT_DU.QNT_DU_ret_RNIBTGQS72 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2665 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41098 \je/un5_QNT_DU.QNT_DU_ret_RNIK07LM9 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \je/un5_QNT_DU.QNT_DU_ret_RNIUT4UM9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41098 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2666 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41099 \je.un5_QNT_DU.QNT_DU_ret_RNI5PQK863 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40878 \je/un5_QNT_DU.QNT_DU_ret_RNIOCA1V_1 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41099 ( input A, B, C, D, output Z );

  LUT4 #("0x656A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2667 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNISIOVM83 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.QNT_DU_ret_RNI8I5C01 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2669 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNIDSN3E13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40599 \je/un5_QNT_DU.QNT_DU_ret_RNIP0GDTJ2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_RNIETN3E13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41100 \je/un5_QNT_DU.QNT_DU_ret_RNIQ1GDTJ2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41100 ( input A, B, C, D, output Z );

  LUT4 #("0x396C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2673 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40692 \je.un5_QNT_DU.QNT_DU_ret_RNITCHQBT1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40667 \je/un5_QNT_DU.QNT_DU_ret_RNIL73LS72 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2675 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41101 \je/un1_c_state_38_cry_11_0_RNO_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41102 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_0[12] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41101 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41102 ( input A, B, C, D, output Z );

  LUT4 #("0x270F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2676 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40732 \je/un1_c_state_38_cry_11_0_RNO_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40741 \je/un1_c_state_38_cry_11_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2677 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41103 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41104 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI4VBA58 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41103 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41104 ( input A, B, C, D, output Z );

  LUT4 #("0xD827") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2678 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41105 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40987 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8 ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2679 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNIJI2BQ3 ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41106 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNI97D7T1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41106 ( input A, B, C, D, output Z );

  LUT4 #("0x636C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2681 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98 ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41107 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI7N9254 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41107 ( input A, B, C, D, output Z );

  LUT4 #("0x1EB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2683 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41108 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI4NTMNB ( .A(GNDI), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41109 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIIPATR5 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41108 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41109 ( input A, B, C, D, output Z );

  LUT4 #("0x5A66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2686 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41110 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41111 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41110 ( input A, B, C, D, output Z );

  LUT4 #("0xD500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41111 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2687 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40543 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNI2NVO98 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41112 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNI6N9254 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41112 ( input A, B, C, D, output Z );

  LUT4 #("0x1DE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2689 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNIGI2BQ3 ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41113 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3_RNI67D7T1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41113 ( input A, B, C, D, output Z );

  LUT4 #("0x396C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2691 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIFRMHK1 ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41114 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNILBNAQ ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41114 ( input A, B, C, D, output Z );

  LUT4 #("0x2D78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41115 \je/c_state_ns_5_0_.m95_1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41116 \je/c_state_ns_5_0_.m92_1 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41115 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41116 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNITUVBPO2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \je/un5_QNT_DU.QNT_DU_ret_RNI1E67BC2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNIAI9OIU ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40669 \je/un5_QNT_DU.QNT_DU_ret_RNIEK9BUO1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2699 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \je/un5_QNT_DU.QNT_DU_ret_RNIOCA1V_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 \je/un5_QNT_DU.QNT_DU_ret_RNI2A8AV ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2700 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40678 \je.un5_QNT_DU.QNT_DU_ret_RNID7RT0S3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40619 \je/un5_QNT_DU.QNT_DU_ret_RNIKATM9C2_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_RNI45I6PO2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40613 \je/un5_QNT_DU.QNT_DU_ret_RNI8KO1BC2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2703 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41099 \je.un5_QNT_DU.QNT_DU_ret_RNILPRIIU ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40649 \je/un5_QNT_DU.QNT_DU_ret_RNIPRR5UO1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2705 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41117 \je/cb_bb_mask_RNO_0[1] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41118 \je/c_state_RNIABQA1[0] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41117 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41118 ( input A, B, C, D, output Z );

  LUT4 #("0x33F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41119 \je.b_state_sbtinv[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41120 \je/wb_bb_tmp_RNO_0_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41119 ( input A, B, C, D, output Z );

  LUT4 #("0xDFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41120 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2708 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40873 \je/wb_bb_tmp_RNO_2[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41121 \je/c_state_ns_5_0_.m22_1 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41121 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2709 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41122 \je/c_state_ns_5_0_.m192_am ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41123 \je/wb_bb_tmp_RNO_1_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41122 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41123 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2710 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41124 \je/wb_bb_tmp_RNO_1_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41125 \je/c_state_ns_5_0_.m17_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41124 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41125 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2711 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40401 \je/wb_bb_tmp_RNO_0_cZ[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \je/wb_bb_tmp_RNO_2[6] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2713 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41126 \je/wb_bb_tmp_RNO_1_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41127 \je/wb_bc_tmp_RNIF5CR4[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41126 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41127 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2715 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \je/wb_bb_tmp_RNO_0_cZ[5] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \je/wb_bb_tmp_RNO_2[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2718 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41128 \je/wb_bb_tmp_RNO_1[21] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41129 \je/wb_bc_tmp_RNI5O554[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41128 ( input A, B, C, D, output Z );

  LUT4 #("0x7500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41129 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2719 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41130 \je/c_state_ns_5_0_.m33 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41131 \je/c_state_ns_5_0_.m30 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41130 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41131 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2721 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41087 \je/un5_QNT_DU.QNT_DU_ret_RNIOCA1V ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \je/un5_QNT_DU.QNT_DU_ret_RNIKATM9C2_2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2723 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41132 \je/un5_QNT_DU.QNT_DU_ret_RNIH8Q8QJ1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40865 \je/un5_QNT_DU.QNT_DU_ret_RNI01HOOJ1_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41132 ( input A, B, C, D, output Z );

  LUT4 #("0x656A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2725 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNI283LVL3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40648 \je/un5_QNT_DU.QNT_DU_ret_RNIEDIJCE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40654 \je.un5_QNT_DU.QNT_DU_ret_RNI873LVL3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40642 \je/un5_QNT_DU.QNT_DU_ret_RNIKCIJCE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2729 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNIJ78FQ2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_RNIBNU6083 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2731 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.QNT_DU_ret_RNIKATM9C2 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40694 \je/un5_QNT_DU.QNT_DU_ret_RNIU7RV9C2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41133 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2733 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNICVCF863 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40694 \je/un5_QNT_DU.QNT_DU_ret_RNIOEC3QJ1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40678 \je.un5_QNT_DU.QNT_DU_ret_RNIDFLFVL3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40643 \je/un5_QNT_DU.QNT_DU_ret_RNIPK4ECE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \je.un5_QNT_DU.QNT_DU_ret_RNIEGLFVL3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40643 \je/un5_QNT_DU.QNT_DU_ret_RNIQL4ECE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2739 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40596 \je.un5_QNT_DU.QNT_DU_ret_RNITHQ9Q2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_RNIL1H1083 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2741 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41134 \je.c_state_ns_5_0_.un84_sn_m4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41135 \je/un1_du_ac0_2_cry_11_0_RNO_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41134 ( input A, B, C, D, output Z );

  LUT4 #("0x0105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41135 ( input A, B, C, D, output Z );

  LUT4 #("0x553C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41136 \je/c_state_ns_5_0_.un84_sn_m3_e_0_o2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41137 \je/c_state_ns_5_0_.m9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41136 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41137 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2743 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41138 \je/c_state_ns_5_0_.un1_c_state_36_0_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41139 \je/c_state_ns_5_0_.un1_c_state_31_0_a2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41138 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41139 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2744 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \je/c_state_ns_5_0_.b_state_cnst_0_529_i_i_a3 ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41140 \je/c_state_ns_5_0_.un1_c_state_36_0_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41140 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2747 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41141 \je/wb_bb_tmp_RNO_0_cZ[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \je/wb_bb_tmp_RNO_2[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41141 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2749 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41126 \je/wb_bb_tmp_RNO_1_cZ[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41125 \je/c_state_ns_5_0_.m221_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2751 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 \je/wb_bb_tmp_RNO_0_cZ[2] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \je/wb_bb_tmp_RNO_2[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2753 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41126 \je/wb_bb_tmp_RNO_1_cZ[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41142 \je/c_state_ns_5_0_.m138_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41142 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2755 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41143 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_i_a3_0[0] ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41144 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_sn_m3_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41143 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41144 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41145 \je/un1_wb_bit_cnt_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41146 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_i_0[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41145 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41146 ( input A, B, C, D, output Z );

  LUT4 #("0x7770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2757 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41147 \je/un1_wb_bit_cnt_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40682 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_i_a3_0[1] ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41147 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2759 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41148 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40820 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_i_a3_1[2] ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/dcht_bc_rom_data_Z[2].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41148 ( input A, B, C, D, output Z );

  LUT4 #("0x4442") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41145 \je/un1_wb_bit_cnt_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41149 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_i_0[2] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41149 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2761 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41150 \je/c_state_ns_5_0_.un1_c_state_21_0_i ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41151 \je/c_state_ns_5_0_.m285 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41151 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2762 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41152 \je/c_state_ns_5_0_.c_state_s35_0_a3_0_a2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41153 \je/c_state_RNI1RS5[4] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41152 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41153 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2764 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41154 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI9GK2I ( .A(GNDI), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41155 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41154 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41155 ( input A, B, C, D, output Z );

  LUT4 #("0x10EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2765 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41108 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI1DTG9 ( .A(GNDI), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41156 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNILK959 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41156 ( input A, B, C, D, output Z );

  LUT4 #("0xC396") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2767 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41157 \je/wb_bb_tmp_RNO_1[23] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41158 \je/wb_bc_tmp_RNI6RK45[2] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41157 ( input A, B, C, D, output Z );

  LUT4 #("0x20AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41158 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2768 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41159 \je/wb_bb_tmp_RNO_1[22] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41160 \je/c_state_ns_5_0_.m214_e ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41159 ( input A, B, C, D, output Z );

  LUT4 #("0x40F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41160 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41161 \je/c_state_ns_5_0_.un1_c_state_25_0_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41162 \je/c_state_ns_5_0_.c_state_s52_0_a3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41161 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41162 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2770 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41163 \je/wb_bit_buf_RNO_0[19] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41164 \je.c_state_ns_5_0_.un1_c_state_25_0_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41163 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41164 ( input A, B, C, D, output Z );

  LUT4 #("0x1333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41165 \je/cb_bit_cnt_RNO_0_cZ[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41166 \je.cb_bb_tmp_RNIJIER[9] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41165 ( input A, B, C, D, output Z );

  LUT4 #("0x3335") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41166 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2773 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41167 \je.ac0_idx_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 \je/wb_bb_tmp_RNO_0_cZ[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ac0_idx_Z[6].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41167 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41124 \je/wb_bb_tmp_RNO_1_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41168 \je.c_state_ns_5_0_.m110_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41168 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41169 \je/wb_bb_tmp_RNO_0[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41170 \je/wb_bb_tmp_RNIF3TR3[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41169 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41170 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2779 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41171 \je/c_state_ns_5_0_.m112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \je/c_state_ns_5_0_.m107_1 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41171 ( input A, B, C, D, output Z );

  LUT4 #("0x2301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2782 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41172 \je/c_state_ns_5_0_.m200_i ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40506 \je/c_state_ns_5_0_.m200_i_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41172 ( input A, B, C, D, output Z );

  LUT4 #("0x08A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2783 ( input D0, C0, B0, A0, output F0 );

  lut41173 \je/c_state_ns_5_0_.m216 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41173 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2784 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41174 \je/c_state_ns_5_0_.dct_comp_sel_3_m2[1] ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41175 \je/c_state_ns_5_0_.m229_ns_1 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41174 ( input A, B, C, D, output Z );

  LUT4 #("0x77CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41175 ( input A, B, C, D, output Z );

  LUT4 #("0x551B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2785 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41018 \je/DCV_RNO[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41176 \je/c_state_ns_5_0_.un1_DCY13_4_0_i ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \je/DCV_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41176 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2786 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41177 \je.c_state_ns_5_0_.dct_comp_sel_3_a2[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41178 \je/c_state_ns_5_0_.dct_comp_sel_3_o2_1[1] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41177 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41178 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2787 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41132 \je/un5_QNT_DU.QNT_DU_ret_RNIDJ5DD92 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40901 \je/un5_QNT_DU.QNT_DU_ret_3_RNISC32C92 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_RNIAA361C1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_RNIAKTFDP2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2791 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.QNT_DU_ret_RNI01HOOJ1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40639 \je/un5_QNT_DU.QNT_DU_ret_RNIAUE1PJ1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41179 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_RNIKDDO0S3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40667 \je/un5_QNT_DU.QNT_DU_ret_RNIKPN7D92 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40678 \je.un5_QNT_DU.QNT_DU_ret_RNILHL01C1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40636 \je/un5_QNT_DU.QNT_DU_ret_RNILRFADP2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41180 \je/c_state_ns_5_0_.un1_c_state_31_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41181 \je/c_state_ns_5_0_.un1_c_state_31_0_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41180 ( input A, B, C, D, output Z );

  LUT4 #("0x00D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41181 ( input A, B, C, D, output Z );

  LUT4 #("0x0301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41182 \je.c_state_ns_5_0_.wb_bit_buf15_0_i_o3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41183 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_i_a3_0[2] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41182 ( input A, B, C, D, output Z );

  LUT4 #("0x070F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41183 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2801 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41184 \je/un1_wb_bit_cnt_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41185 \je/c_state_ns_5_0_.un1_dcht_bc_rom_d_1_1[3] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41184 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41185 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2803 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41186 \je.img_y_RNO[9] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41187 \je/c_state_ns_5_0_.img_row_5[9] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/img_y_Z[9].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41186 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41187 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2804 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41188 \je/img_col_RNIJ1VL3[9] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41189 \je/img_col_RNICO7A1[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41188 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41189 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41190 \je/img_row_RNO_0[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41191 \je/c_state_ns_5_0_.img_row_5[8] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41190 ( input A, B, C, D, output Z );

  LUT4 #("0x5C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41191 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2806 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41192 \je/img_row_RNI7IRD[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41193 \je/img_row_RNIKBH5[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41192 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41193 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2807 ( input DI1, C1, B1, A1, D0, B0, A0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40532 \je/img_x_RNO[10] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \je/img_col_RNO_0[10] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/img_x_Z[10].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2808 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40366 \je/img_col_RNO_0[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41194 \je.c_state_ns_5_0_.img_col13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41194 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2809 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40543 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIFM5GH ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41195 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41195 ( input A, B, C, D, output Z );

  LUT4 #("0xB44B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2811 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79 ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41196 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41196 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2814 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dctdu_ram_do_sbtinv[0] ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41198 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41197 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41198 ( input A, B, C, D, output Z );

  LUT4 #("0x0D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41199 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10_RNIJ8PS8_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40970 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41199 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2817 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41200 \je/c_state_ns_5_0_.un1_c_state_17_0_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41201 \je.c_state_ns_5_0_.c_state_s19_0_a2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41200 ( input A, B, C, D, output Z );

  LUT4 #("0x2320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41201 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2819 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41202 \je/c_state_ns_5_0_.un1_DCY13_1_0_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40507 \je/c_state_ns_5_0_.un1_DCY13_1_0_a2_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41202 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2820 ( input DI1, D1, C1, B1, A1, D0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40465 SLICE_2820_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41203 \je/c_state_ns_5_0_.acht_bc_rom_a_i_a2[8] ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41203 ( input A, B, C, D, output Z );

  LUT4 #("0x0055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2821 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41204 \je/c_state_ns_5_0_.img_valid_reg_2_0_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41205 \je/c_state_ns_5_0_.img_valid_reg_2_0_a3_1 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41204 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41205 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2822 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41206 \je/c_state_ns_5_0_.c_state_s44_0_a3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41207 \je/c_state_ns_5_0_.c_state_s12_0_a2_i ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41206 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41207 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2823 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41208 \je/wb_bb_tmp_RNO_0[22] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41209 \je/wb_bb_tmp_RNO_5[22] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41208 ( input A, B, C, D, output Z );

  LUT4 #("0x000B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41209 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2825 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41208 \je/wb_bb_tmp_RNO_0[23] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41210 \je/wb_bb_tmp_RNO_5[23] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41210 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2827 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41211 \je/c_state_ns_5_0_.ac0_cntlde_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41212 \je/c_state_ns_5_0_.ac0_idxlde_1 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41211 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41212 ( input A, B, C, D, output Z );

  LUT4 #("0x050F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2828 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41213 \je/c_state_ns_5_0_.img_valid_reg_2_0_a3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41214 \je.c_state_ns_5_0_.un85_a2_0_i[5] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41213 ( input A, B, C, D, output Z );

  LUT4 #("0x0060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41214 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2829 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41215 \je/c_state_ns_5_0_.wb_bb_tmp_9_10_685_i_a6_2_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41216 \je/c_state_ns_5_0_.wb_bb_tmp_9_10_685_i_a6_2_1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41215 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41216 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2830 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41217 \je/c_state_ns_5_0_.m15 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41218 \je/c_state_ns_5_0_.m250 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41217 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41218 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2833 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41219 \je/c_state_ns_5_0_.m108_am ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41220 \je/c_state_ns_5_0_.m103_e ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41219 ( input A, B, C, D, output Z );

  LUT4 #("0x66FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41220 ( input A, B, C, D, output Z );

  LUT4 #("0x0033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2835 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41221 \je/wb_bb_tmp_RNO_1[4] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40948 \je/wb_bb_tmp_RNO_2[4] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41221 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2839 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41222 \je/c_state_ns_5_0_.m27 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41223 \je/c_state_ns_5_0_.m24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41222 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41223 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2841 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40598 \je.un5_QNT_DU.QNT_DU_ret_10_RNI8VO7SM ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40597 \je/un5_QNT_DU.QNT_DU_ret_10_RNIOMQPT8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2843 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_10_RNIH7FU8S1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40668 \je/un5_QNT_DU.QNT_DU_ret_10_RNIHFNMCL ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_10_RNII8FU8S1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40668 \je/un5_QNT_DU.QNT_DU_ret_10_RNIIGNMCL ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2847 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41067 \je/un5_QNT_DU.QNT_DU_ret_3_RNI6A1BC92 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \je/un5_QNT_DU.QNT_DU_ret_3_RNISC32C92_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2848 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41224 \je/un5_QNT_DU.QNT_DU_ret_11_RNIE0M64 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40905 \je/un5_QNT_DU.QNT_DU_ret_3_RNI0KI3T8 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41224 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2849 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.QNT_DU_ret_3_RNI01HOOJ1 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \je/un5_QNT_DU.QNT_DU_ret_3_RNISC32C92_2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_10_RNI1P6DSM ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_10_RNIHG8VT8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41225 \je.un5_QNT_DU.QNT_DU_ret_10_RNI60T39S1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40643 \je/un5_QNT_DU.QNT_DU_ret_10_RNI685SCL ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41225 ( input A, B, C, D, output Z );

  LUT4 #("0x47B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2855 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 \je.un5_QNT_DU.QNT_DU_ret_10_RNICVS39S1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41100 \je/un5_QNT_DU.QNT_DU_ret_10_RNIC75SCL ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2858 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41226 \je/c_state_ns_5_0_.m12_e ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41227 \je/c_state_ns_5_0_.m12_e_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41226 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41227 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2859 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41228 \je/c_state_ns_5_0_.dct_comp_sel_3_a3_0_1[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40658 \je/c_state_ns_5_0_.un1_DCY13_5_0_i ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41228 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2861 ( input DI1, D1, C1, B1, A1, C0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41229 \je/cb_bit_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \je/c_state_RNI09301[0] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41229 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2862 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41230 \je/cb_bb_tmp_RNIOD4U[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40682 \je/cb_bb_tmp_RNIVFGG[11] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41230 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2863 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41231 \je/c_state_ns_5_0_.un1_c_state_11_0_i_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41232 \je/c_state_ns_5_0_.c_state_s8_0_a2_0_0_a2 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41231 ( input A, B, C, D, output Z );

  LUT4 #("0x153F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41232 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2864 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41233 \je/dct/du_idx_e_0_RNIMVF51[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41234 \je/c_state_ns_5_0_.m34_0 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41233 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41234 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2866 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41235 \je/c_state_ns_5_0_.m10_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41236 \je/c_state_ns_5_0_.m12 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41235 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41236 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2867 ( input C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41237 \je/c_state_ns_5_0_.m186 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41079 \je/c_state_RNID7KG_cZ[3] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41237 ( input A, B, C, D, output Z );

  LUT4 #("0x1F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2868 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41238 \je/c_state_ns_5_0_.un1_diff_DC26_1_0_a3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41239 \je/c_state_ns_5_0_.un1_diff_DC26_1_0_o2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41238 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41239 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2869 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41240 \je/c_state_ns_5_0_.wb_bb_tmp_9_11_647_i_a6_2_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41052 \je/c_state_ns_5_0_.m11_2_03_1_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41240 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2872 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41241 SLICE_2872_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40506 \je/c_state_ns_5_0_.m217_1 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41241 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2874 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40369 \je/c_state_ns_5_0_.wb_bb_tmp_9_10_685_i_m6 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41242 \je/c_state_ns_5_0_.wb_bb_tmp_9_10_685_i_m4 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41242 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2875 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \je/cb_bit_cnt_RNO_0[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41243 \je/cb_bit_cnt_RNO_2_cZ[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41243 ( input A, B, C, D, output Z );

  LUT4 #("0x3311") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2877 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 \je/cb_bit_cnt_RNO_0[1] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41244 \je/cb_bit_cnt_RNO_1_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41244 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2879 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41245 \je/wb_bb_tmp_RNO_3[23] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41111 \je/c_state_ns_5_0_.m94_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41245 ( input A, B, C, D, output Z );

  LUT4 #("0xCFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2881 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41246 \je/c_state_ns_5_0_.end0poslde ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41247 \je.c_state_ns_5_0_.c_state_s9_0_a2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41246 ( input A, B, C, D, output Z );

  LUT4 #("0x135F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41247 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 \je.un5_QNT_DU.QNT_DU_ret_9_RNIVCINN2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.QNT_DU_ret_9_RNIL5G821 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2885 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \je/un5_QNT_DU.QNT_DU_ret_3_RNI0KI3T8_1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40653 \je/un5_QNT_DU.QNT_DU_ret_3_RNIAHGCT8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2886 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41248 \je/un5_QNT_DU.if_generate_plus.mult1_un66_sum_axb_1_lofx ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40903 \je/un5_QNT_DU.QNT_DU_ret_3_RNIKF7N11 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41248 ( input A, B, C, D, output Z );

  LUT4 #("0xCF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \je.un5_QNT_DU.QNT_DU_ret_9_RNI6J4IN2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40601 \je/un5_QNT_DU.QNT_DU_ret_9_RNISB2321 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2889 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41249 \je/un1_zzdu_ram_do_s_14_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40585 \je/c_state_ns_5_0_.un1_DCY_0[14] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41249 ( input A, B, C, D, output Z );

  LUT4 #("0xC3A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2891 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41250 \je/c_state_ns_5_0_.m181_e ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41251 \je/c_state_ns_5_0_.m181_e_7 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41250 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41251 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2892 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40880 \je/du_ac0_RNILGC41_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41252 \je/c_state_ns_5_0_.m181_e_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41252 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2893 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41037 \je/c_state_ns_5_0_.m62_e ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41251 \je/c_state_ns_5_0_.m62_e_7 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2894 ( input DI1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40229 \je/ram_rom/zzdu_ram_zzdu_ram_0_0_RNIME9G_1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41060 \je/c_state_ns_5_0_.m62_e_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/DCY_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_2895 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41253 \je/c_state_ns_5_0_.N_1563_i_i_o2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41254 \je/c_state_ns_5_0_.b_state_cnst_i_a2_i_o3[3] ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41253 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41254 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2899 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \je/c_state_ns_5_0_.m207_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41255 \je/c_state_ns_5_0_.m204 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41255 ( input A, B, C, D, output Z );

  LUT4 #("0x2277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2900 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41256 \je/wb_bb_tmp_RNO_0[20] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41257 \je.wb_bb_tmp_RNO_2[22] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41256 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41257 ( input A, B, C, D, output Z );

  LUT4 #("0x00FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2901 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41258 \je/c_state_ns_5_0_.m236 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41259 \je/c_state_ns_5_0_.m227_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41258 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41259 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41260 \je.wb_bb_tmp_RNO_2[23] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41261 \je.wb_bb_tmp_RNO_2[21] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41260 ( input A, B, C, D, output Z );

  LUT4 #("0x5455") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41261 ( input A, B, C, D, output Z );

  LUT4 #("0x00EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2903 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41262 \je/c_state_ns_5_0_.un1_c_state_31_0_a2_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41085 \je/c_state_RNILRT3[3] ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41262 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2905 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41263 \je.c_state_ns_5_0_.dcht_bc_rom_a14_0_a2_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41264 \je/c_state_ns_5_0_.c_state_s8_0_a2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41263 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41264 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2908 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41265 \je.wb_bit_cnt_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41266 \je.c_state_ns_5_0_.c_state_s6_0_a3_i ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/wb_bit_cnt_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41265 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41266 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2909 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41267 \je.c_state_ns_5_0_.img_rowe_0_i ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41268 \je/c_state_ns_5_0_.un1_row_cnt ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41267 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41268 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2910 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40107 \je/img_col_RNO[10] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41269 \je.img_col_RNI05FF5[9] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_col_Z[10].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41269 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2912 ( input D0, C0, B0, A0, output F0 );

  lut41270 \je.c_state_ns_5_0_.m64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41270 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2913 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41217 \je/c_state_ns_5_0_.m77_e ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41271 \je/c_state_ns_5_0_.m119_e_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41271 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2914 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41272 \je/c_state_ns_5_0_.m120_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40469 \je/c_state_ns_5_0_.m119_e_3 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41272 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2915 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41273 \je/un1_zzdu_ram_do_cry_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41274 \je/c_state_ns_5_0_.m110 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41273 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41274 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2917 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41275 \je/un1_zzdu_ram_do_cry_0_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41259 \je/c_state_ns_5_0_.m107_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41275 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2919 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41275 \je/un1_zzdu_ram_do_cry_2_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41276 \je/c_state_ns_5_0_.m104_0 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41276 ( input A, B, C, D, output Z );

  LUT4 #("0x4477") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2921 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41277 \je/un1_zzdu_ram_do_cry_2_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41278 \je/c_state_ns_5_0_.m101_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41277 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41278 ( input A, B, C, D, output Z );

  LUT4 #("0x1D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2923 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41279 \je/un1_zzdu_ram_do_cry_4_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41276 \je/c_state_ns_5_0_.m98_0 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41279 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2925 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41280 \je/un1_zzdu_ram_do_cry_4_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40711 \je/c_state_ns_5_0_.m95_0 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41280 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2927 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41273 \je/un1_zzdu_ram_do_cry_6_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41281 \je/c_state_ns_5_0_.m92_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41281 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2929 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41279 \je/un1_zzdu_ram_do_cry_8_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40711 \je/c_state_ns_5_0_.m89_0 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2931 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41279 \je/un1_zzdu_ram_do_cry_8_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40703 \je/c_state_ns_5_0_.m86 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2933 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41282 \je/un1_zzdu_ram_do_cry_10_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41281 \je/c_state_ns_5_0_.m83_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41282 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2935 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41273 \je/un1_zzdu_ram_do_cry_12_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41281 \je/c_state_ns_5_0_.m80_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2937 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41283 \je/un1_zzdu_ram_do_cry_12_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40296 \je/c_state_ns_5_0_.un1_DCY_0[12] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41283 ( input A, B, C, D, output Z );

  LUT4 #("0x2277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2939 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41284 \je/un1_zzdu_ram_do_cry_10_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40294 \je/c_state_ns_5_0_.un1_DCY_0[11] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41284 ( input A, B, C, D, output Z );

  LUT4 #("0x505F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2941 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41285 \je/un1_zzdu_ram_do_cry_6_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40578 \je/c_state_ns_5_0_.un1_DCY_0[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41285 ( input A, B, C, D, output Z );

  LUT4 #("0x4477") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2943 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41286 \je.c_state_ns_5_0_.un1_c_state_12_0_i_0_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41287 \je/c_state_ns_5_0_.b_state_cnst_543_a3 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41286 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41287 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2946 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41288 \je.c_state_ns_5_0_.m210_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41289 \je.c_state_ns_5_0_.m231 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41288 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41289 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2947 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41290 \je/c_state_ns_5_0_.m132_0_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41291 \je/c_state_ns_5_0_.m132_0_ns_1 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41290 ( input A, B, C, D, output Z );

  LUT4 #("0x5535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41291 ( input A, B, C, D, output Z );

  LUT4 #("0x55FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2949 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41290 \je/c_state_ns_5_0_.m148_ns ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41292 \je/c_state_ns_5_0_.m148_ns_1 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41292 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2951 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41293 \je/c_state_ns_5_0_.m88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41294 \je/c_state_ns_5_0_.m88_1_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41293 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41294 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2953 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41295 \je/c_state_ns_5_0_.m104_1_bm ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41296 \je/c_state_ns_5_0_.m104_1_bm_1 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41295 ( input A, B, C, D, output Z );

  LUT4 #("0x10DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41296 ( input A, B, C, D, output Z );

  LUT4 #("0x33FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2955 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41290 \je/c_state_ns_5_0_.m121_0_bm ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41297 \je/c_state_ns_5_0_.m121_0_bm_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41297 ( input A, B, C, D, output Z );

  LUT4 #("0x7777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2957 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41298 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI0IF1OD ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41299 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_3 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41298 ( input A, B, C, D, output Z );

  LUT4 #("0x99C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41299 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2958 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41300 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIQF12QM3 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41301 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIISLIPM3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41300 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41301 ( input A, B, C, D, output Z );

  LUT4 #("0xE14B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2960 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut41302 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI85RGOD ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41302 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2961 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41300 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIE760KR2 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41303 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI6KQGJR2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41303 ( input A, B, C, D, output Z );

  LUT4 #("0xA5C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2963 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41304 SLICE_2963_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41232 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs0_a_1_ac0_3 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_0_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41304 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2964 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41305 SLICE_2964_K1( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41306 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.b2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41305 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41306 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2966 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41307 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41308 \je.un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_m[7] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41307 ( input A, B, C, D, output Z );

  LUT4 #("0x0F87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41308 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2967 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41309 fdtbl_rom_data_2_0_dreg_ret_3_RNO( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_m[1] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \fdtbl_rom_data_2_0_dreg_ret_3_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41309 ( input A, B, C, D, output Z );

  LUT4 #("0x7EFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2968 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41310 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41311 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m12_ns ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41310 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41311 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2969 ( input D0, C0, B0, A0, output F0 );

  lut41312 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNO_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41312 ( input A, B, C, D, output Z );

  LUT4 #("0x2405") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2970 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41313 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.b4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40903 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m97_ns ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41313 ( input A, B, C, D, output Z );

  LUT4 #("0x5547") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2971 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41314 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41315 \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_m_0[6] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41314 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41315 ( input A, B, C, D, output Z );

  LUT4 #("0x93CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2974 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41316 \je/un5_QNT_DU.if_generate_plus.mult1_un3_sum_axb0_i ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41317 \je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41316 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41317 ( input A, B, C, D, output Z );

  LUT4 #("0x4CFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41318 \je/un5_QNT_DU.if_generate_plus.mult1_un66_sum_axb_8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41319 \je/un5_QNT_DU.if_generate_plus.mult1_un66_sum_axb_8_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41318 ( input A, B, C, D, output Z );

  LUT4 #("0x1ED2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41319 ( input A, B, C, D, output Z );

  LUT4 #("0x0407") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41320 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI8CVO8L3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41321 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41320 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41321 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2978 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBD4KU ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41322 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIGOO6MB ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41322 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2979 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41087 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIK94N8 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41323 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIAKM9 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41323 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2981 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41324 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI6D43KG3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41325 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41324 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41325 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2982 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIMIF5GQ ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41326 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNITSUDS91 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41326 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41327 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIAGDQOD3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41325 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41327 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2984 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIO4IV491 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41328 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRBOGCR1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41328 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2985 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41329 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNILBUIT8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41330 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41329 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41330 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2986 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2RJGEV2 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41331 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41331 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2988 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41332 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIJE6JQE ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41328 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI8UM3I01 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41332 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2989 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41327 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIABHFN61 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41333 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41333 ( input A, B, C, D, output Z );

  LUT4 #("0xD8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2990 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI2OI5301 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41335 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI54L1CP3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41334 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41335 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2991 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41336 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNIJQ64H11 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41337 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41336 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41337 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2992 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41087 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI5HGA1L1 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41338 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIHVBFLJ1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41338 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2993 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41339 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIOCT1L8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41340 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41339 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41340 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2994 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIPPI7JC ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41341 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIE49HU3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41341 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41342 \je/un5_QNT_DU.QNT_DU_ret_10_RNI2FGKFH_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41343 \je/un5_QNT_DU.QNT_DU_ret_10_RNIANJN05_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41342 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41343 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2996 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.QNT_DU_ret_10_RNIG8UDUD ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41344 \je/un5_QNT_DU.QNT_DU_ret_10_RNIANJN05 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41344 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2997 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41345 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI71D8VA1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41343 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41345 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2998 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNITMVIBC3 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41346 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41346 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2999 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41347 \je/un5_QNT_DU.QNT_DU_ret_9_RNIA72FL1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41343 \je/un5_QNT_DU.QNT_DU_ret_9_RNI01GFJ_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41347 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3001 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41348 \je/un5_QNT_DU.QNT_DU_ret_RNIU06F6P3_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41333 \je/un5_QNT_DU.QNT_DU_ret_RNIUVDC693_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41348 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3002 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.QNT_DU_ret_RNI0KLGJI1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41349 \je/un5_QNT_DU.QNT_DU_ret_RNIUVDC693 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41349 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3003 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41345 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNIPQ4IB51 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41068 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3004 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIKMPABT ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41350 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41350 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3005 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41351 \je/un5_QNT_DU.QNT_DU_ret_RNIM8KAMC1_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41352 \je/un5_QNT_DU.QNT_DU_ret_RNI62H6302_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41351 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41352 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3006 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41353 \je/un5_QNT_DU.QNT_DU_ret_RNISGP4EC ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41335 \je/un5_QNT_DU.QNT_DU_ret_RNI62H6302 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41353 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3008 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.QNT_DU_ret_10_RNI0ON7S61 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41354 \je/un5_QNT_DU.QNT_DU_ret_10_RNI2FGKFH ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41354 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3009 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41355 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIHR4IB51 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41352 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41355 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3010 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIKMPABT_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41356 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIEJ840O3_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41356 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3011 ( input D0, C0, B0, A0, output F0 );

  lut41357 \je/un5_QNT_DU.QNT_DU_ret_RNIE74CKU3_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41357 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3012 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.QNT_DU_ret_RNIKG0CEI1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41350 \je/un5_QNT_DU.QNT_DU_ret_RNIE74CKU3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3013 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41358 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNITC1KF7 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41359 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41358 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41359 ( input A, B, C, D, output Z );

  LUT4 #("0xBA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3014 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIOH97782 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41361 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIESRUN02 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41360 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41361 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3015 ( input D0, C0, B0, A0, output F0 );

  lut41362 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41362 ( input A, B, C, D, output Z );

  LUT4 #("0x1D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3016 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIKGDGHR1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41363 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0V8L5Q1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41363 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3018 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \je/un5_QNT_DU.QNT_DU_ret_RNI0M5MJI2 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41349 \je/un5_QNT_DU.QNT_DU_ret_RNIU06F6P3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3019 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41324 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI58DP751 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41333 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3020 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQFAP3T ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41364 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI10HBSN3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41364 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41365 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41366 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41365 ( input A, B, C, D, output Z );

  LUT4 #("0x220A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41366 ( input A, B, C, D, output Z );

  LUT4 #("0x5300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3022 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41353 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIICV1BG ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41367 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41367 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3024 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/un5_QNT_DU.QNT_DU_ret_RNISTVCK53 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41335 \je/un5_QNT_DU.QNT_DU_ret_RNIM8KAMC1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3025 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \je/un5_QNT_DU.QNT_DU_ret_9_RNICRF783 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41368 \je/un5_QNT_DU.QNT_DU_ret_9_RNIQ963E1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41368 ( input A, B, C, D, output Z );

  LUT4 #("0x082A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3028 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIICV1BG_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41369 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDJ2OP4_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41369 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3029 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41087 \je/un5_QNT_DU.QNT_DU_ret_3_RNIV1ED85 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41370 \je/un5_QNT_DU.QNT_DU_ret_3_RNIRQEJ32_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41370 ( input A, B, C, D, output Z );

  LUT4 #("0x048C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3031 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/un5_QNT_DU.QNT_DU_ret_3_RNIESIGK8_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41362 \je/un5_QNT_DU.QNT_DU_ret_3_RNIA54O73_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3033 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.QNT_DU_ret_3_RNIV1ED85_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41371 \je/un5_QNT_DU.QNT_DU_ret_3_RNIRQEJ32_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41371 ( input A, B, C, D, output Z );

  LUT4 #("0x3500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3035 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41347 \je/un5_QNT_DU.QNT_DU_ret_3_RNIESIGK8 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41372 \je/un5_QNT_DU.QNT_DU_ret_3_RNIA54O73_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41372 ( input A, B, C, D, output Z );

  LUT4 #("0x2700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41373 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNI5FF2KJ ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41374 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41373 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41374 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3038 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI7UM8H21 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41375 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41375 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41376 \je/un5_QNT_DU.QNT_DU_ret_10_RNIR7RQ551_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41377 \je/un5_QNT_DU.QNT_DU_ret_10_RNI2FGKFH_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41376 ( input A, B, C, D, output Z );

  LUT4 #("0x0A22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41377 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3040 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.QNT_DU_ret_10_RNI0ON7S61_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41356 \je/un5_QNT_DU.QNT_DU_ret_10_RNI2FGKFH_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41378 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITFF2KJ ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41379 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41378 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41379 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3042 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI7UM8H21_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41380 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIL6RHTE_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41380 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3043 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41381 \je/un5_QNT_DU.QNT_DU_ret_RNIECSM6P2_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41382 \je/un5_QNT_DU.QNT_DU_ret_RNIECSM6P2_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41381 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41382 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3044 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.QNT_DU_ret_RNIKQG1J73 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41344 \je/un5_QNT_DU.QNT_DU_ret_RNIECSM6P2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3045 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41383 \je/un5_QNT_DU.QNT_DU_ret_RNIE18CJP1_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41382 \je/un5_QNT_DU.QNT_DU_ret_RNIUJTAM63_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41383 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3046 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.QNT_DU_ret_RNIK0JJM73 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41326 \je/un5_QNT_DU.QNT_DU_ret_RNIUJTAM63 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3047 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41347 \je/un5_QNT_DU.QNT_DU_ret_RNIKFU72F2 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41384 \je/un5_QNT_DU.QNT_DU_ret_RNI0FNIB52_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41384 ( input A, B, C, D, output Z );

  LUT4 #("0x1B00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41385 \je/un5_QNT_DU.QNT_DU_ret_RNIR5FP732_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41386 \je/un5_QNT_DU.QNT_DU_ret_RNI6AVPCH2_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41385 ( input A, B, C, D, output Z );

  LUT4 #("0x028A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41386 ( input A, B, C, D, output Z );

  LUT4 #("0x404C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3050 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.QNT_DU_ret_RNI8VU0QA1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41387 \je/un5_QNT_DU.QNT_DU_ret_RNI6AVPCH2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41387 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41373 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIV1D8VA1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41388 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41388 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3052 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNITMVIBC3_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41356 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI9D6MC12_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3054 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \je/un5_QNT_DU.QNT_DU_ret_10_RNIJ48NJ63 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41389 \je/un5_QNT_DU.QNT_DU_ret_10_RNIR7RQ551 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41389 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41390 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41391 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41390 ( input A, B, C, D, output Z );

  LUT4 #("0x2070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41391 ( input A, B, C, D, output Z );

  LUT4 #("0x440C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3056 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI4VPV4K ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41392 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIQ9CNLC ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41392 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3058 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.QNT_DU_ret_RNIKQG1J73_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41331 \je/un5_QNT_DU.QNT_DU_ret_RNIECSM6P2_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3059 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41393 \je/un5_QNT_DU.QNT_DU_ret_RNI86RJID1_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41357 \je/un5_QNT_DU.QNT_DU_ret_RNIE18CJP1_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41393 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3060 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.QNT_DU_ret_RNIKR7MGD ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41394 \je/un5_QNT_DU.QNT_DU_ret_RNIE18CJP1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41394 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41395 \je/un5_QNT_DU.QNT_DU_ret_3_RNI8S6RH92_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41396 \je/un5_QNT_DU.QNT_DU_ret_10_RNIR7RQ551_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41395 ( input A, B, C, D, output Z );

  LUT4 #("0x5300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41396 ( input A, B, C, D, output Z );

  LUT4 #("0x220A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3062 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.QNT_DU_ret_10_RNIJ48NJ63_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41392 \je/un5_QNT_DU.QNT_DU_ret_10_RNIR7RQ551_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3064 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41353 \je/un5_QNT_DU.QNT_DU_ret_RNIKR7MGD_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41397 \je/un5_QNT_DU.QNT_DU_ret_RNIE18CJP1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41397 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41398 \je/un5_QNT_DU.QNT_DU_ret_RNIFC4MSD2_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41352 \je/un5_QNT_DU.QNT_DU_ret_RNI8N8AQI1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41398 ( input A, B, C, D, output Z );

  LUT4 #("0x1D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3066 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.QNT_DU_ret_RNI8G98QQ ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41399 \je/un5_QNT_DU.QNT_DU_ret_RNI8N8AQI1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41399 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41395 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41396 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3068 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQ65PJP2 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41400 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI1NBBCK1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41400 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3070 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41347 \je/un5_QNT_DU.QNT_DU_ret_3_RNISSFDNJ2 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41389 \je/un5_QNT_DU.QNT_DU_ret_3_RNI8S6RH92_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3071 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41336 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIDHN9TB1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3072 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI517N3J2 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41401 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41401 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3073 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41402 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIDCUIT8 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41343 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41402 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3074 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI2RJGEV2_0 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41346 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI0799HM2_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3076 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.QNT_DU_ret_RNIN5JKA ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41403 \je/un5_QNT_DU.QNT_DU_ret_RNIR5FP732 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41403 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3078 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41098 \je/un5_QNT_DU.QNT_DU_ret_RNI85E5FL3 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41361 \je/un5_QNT_DU.QNT_DU_ret_RNI86RJID1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3079 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40170 SLICE_3079_K1( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41404 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_4_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41404 ( input A, B, C, D, output Z );

  LUT4 #("0x4070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3080 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIN3JCB9 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41405 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41405 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3081 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41406 \je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41368 \je/un5_QNT_DU.QNT_DU_ret_RNIR5FP732_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41406 ( input A, B, C, D, output Z );

  LUT4 #("0x3500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3082 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.QNT_DU_ret_RNIN5JKA_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41407 \je/un5_QNT_DU.QNT_DU_ret_RNIR5FP732_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41407 ( input A, B, C, D, output Z );

  LUT4 #("0xFBEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3084 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.QNT_DU_ret_RNIF55KSL1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41408 \je/un5_QNT_DU.QNT_DU_ret_RNIFC4MSD2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41408 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3085 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41324 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIEHN9TB1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41409 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41409 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3086 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI517N3J2_0 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41380 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI483P671_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3087 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41410 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41372 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41410 ( input A, B, C, D, output Z );

  LUT4 #("0x4070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3088 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41347 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIN3JCB9_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41411 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIKQDC5R3_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41411 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3090 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41332 \je/un5_QNT_DU.QNT_DU_ret_RNIODT7912 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41405 \je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3091 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41412 \je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41404 \je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41412 ( input A, B, C, D, output Z );

  LUT4 #("0x04C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3092 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41098 \je/un5_QNT_DU.QNT_DU_ret_RNIOBI83G1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41369 \je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3093 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41413 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41414 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41413 ( input A, B, C, D, output Z );

  LUT4 #("0x1D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41414 ( input A, B, C, D, output Z );

  LUT4 #("0x02A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3094 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41415 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI579OBF3 ( .A(A1), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41416 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIB37RAR_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41415 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41416 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3096 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIDPU86F1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41417 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIFOF7JJ2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41417 ( input A, B, C, D, output Z );

  LUT4 #("0xFECE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3097 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41418 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41419 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41418 ( input A, B, C, D, output Z );

  LUT4 #("0x2700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41419 ( input A, B, C, D, output Z );

  LUT4 #("0x5030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3098 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIROGST81 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41363 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3099 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41420 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41421 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41420 ( input A, B, C, D, output Z );

  LUT4 #("0x10B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41421 ( input A, B, C, D, output Z );

  LUT4 #("0x0C44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3100 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41353 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQ5UA4U1 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41422 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41422 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3102 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.QNT_DU_ret_RNIOBI83G1_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41387 \je/un5_QNT_DU.QNT_DU_ret_RNISQH0VB2_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41398 \je/un5_QNT_DU.QNT_DU_ret_RNIR28GRT1_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41423 \je/un5_QNT_DU.QNT_DU_ret_RNI4922K22_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41423 ( input A, B, C, D, output Z );

  LUT4 #("0x10B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3104 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.QNT_DU_ret_RNIAUD4IR3 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41369 \je/un5_QNT_DU.QNT_DU_ret_RNI4922K22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41385 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41366 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3106 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIROGST81_0 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41369 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI2IARI63_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3108 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41353 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIQ5UA4U1_0 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41369 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIRRQQ7C2_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41424 \je/un5_QNT_DU.QNT_DU_ret_RNIG8K10M2_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41391 \je/un5_QNT_DU.QNT_DU_ret_RNIR28GRT1_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41424 ( input A, B, C, D, output Z );

  LUT4 #("0x202A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3110 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \je/un5_QNT_DU.QNT_DU_ret_RNIVU348D3 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41425 \je/un5_QNT_DU.QNT_DU_ret_RNIR28GRT1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41425 ( input A, B, C, D, output Z );

  LUT4 #("0xFDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3112 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIM3Q7032 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41363 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNICQF47C2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3114 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIDSJ8B53 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41426 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41426 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3116 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/un5_QNT_DU.QNT_DU_ret_RNIVU348D3_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41387 \je/un5_QNT_DU.QNT_DU_ret_RNIR28GRT1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3118 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIDSJ8B53_0 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41407 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI177T9F2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41427 \je/un5_QNT_DU.QNT_DU_ret_RNI8HTOBP3_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41396 \je/un5_QNT_DU.QNT_DU_ret_RNIB5A4E41_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41427 ( input A, B, C, D, output Z );

  LUT4 #("0x404C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3120 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.QNT_DU_ret_RNIB4TLAC3 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41428 \je/un5_QNT_DU.QNT_DU_ret_RNIB5A4E41 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41428 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41376 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41429 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41429 ( input A, B, C, D, output Z );

  LUT4 #("0x2070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3122 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41347 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNISLFL58 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41422 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3124 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/un5_QNT_DU.QNT_DU_ret_RNI43S83B3 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41392 \je/un5_QNT_DU.QNT_DU_ret_RNI8HTOBP3_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3126 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNISLFL58_0 ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41403 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIO2FR6U ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3128 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \je/un5_QNT_DU.QNT_DU_ret_RNI0BDDLL1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41389 \je/un5_QNT_DU.QNT_DU_ret_RNIG8K10M2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41430 \je/un5_QNT_DU.QNT_DU_ret_RNI0FNIB52 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41431 \je/un5_QNT_DU.QNT_DU_ret_RNI8HTOBP3_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41430 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41431 ( input A, B, C, D, output Z );

  LUT4 #("0x202A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3130 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/un5_QNT_DU.QNT_DU_ret_RNI43S83B3_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41432 \je/un5_QNT_DU.QNT_DU_ret_RNI8HTOBP3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41432 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3131 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \je/un5_QNT_DU.QNT_DU_ret_3_RNI0KI3T8_0 ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41421 \je/un5_QNT_DU.QNT_DU_ret_3_RNI8S6RH92_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3132 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41433 \je/un5_QNT_DU.QNT_DU_ret_3_RNISSFDNJ2_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41392 \je/un5_QNT_DU.QNT_DU_ret_3_RNI8S6RH92 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41433 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3133 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41434 \je/un5_QNT_DU.QNT_DU_ret_RNIKATM9C2_1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41368 \je/un5_QNT_DU.QNT_DU_ret_RNIG8K10M2_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41434 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3134 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \je/un5_QNT_DU.QNT_DU_ret_RNI0BDDLL1_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41369 \je/un5_QNT_DU.QNT_DU_ret_RNIG8K10M2_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3135 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41353 \je/un5_QNT_DU.QNT_DU_ret_3_RNISC32C92_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41435 \je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41435 ( input A, B, C, D, output Z );

  LUT4 #("0x10D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3136 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/un5_QNT_DU.QNT_DU_ret_RNIODT7912_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41363 \je/un5_QNT_DU.QNT_DU_ret_RNIGVG3I3_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3138 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41436 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40878 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI579OBF3 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41436 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3139 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40586 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m123_ns ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41437 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m123_am ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41437 ( input A, B, C, D, output Z );

  LUT4 #("0x3C68") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41438 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m129 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41439 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41438 ( input A, B, C, D, output Z );

  LUT4 #("0x32F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41439 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3143 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41440 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m127 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41441 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m126 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41440 ( input A, B, C, D, output Z );

  LUT4 #("0x3ACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41441 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3144 ( input DI1, D1, D0, C0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40047 SLICE_3144_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41442 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m122_1 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[4].ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41442 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3145 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m56_ns ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41443 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m56_am ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41443 ( input A, B, C, D, output Z );

  LUT4 #("0x6007") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41444 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m137 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41445 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m69_am ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41444 ( input A, B, C, D, output Z );

  LUT4 #("0x127B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41445 ( input A, B, C, D, output Z );

  LUT4 #("0x2437") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41446 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m42_am ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41447 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m73_bm ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41446 ( input A, B, C, D, output Z );

  LUT4 #("0x777B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41447 ( input A, B, C, D, output Z );

  LUT4 #("0x2CC7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3150 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m73_ns ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41448 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m73_am ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41448 ( input A, B, C, D, output Z );

  LUT4 #("0xBABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3151 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41449 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m96_ns ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41450 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m96_am ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41449 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41450 ( input A, B, C, D, output Z );

  LUT4 #("0xCEE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3154 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41451 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m111_bm ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40222 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m18 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41451 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41452 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m56_bm ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41453 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m36_bm ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41452 ( input A, B, C, D, output Z );

  LUT4 #("0xC832") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41453 ( input A, B, C, D, output Z );

  LUT4 #("0x57EB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41454 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m36_ns ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41455 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m36_am ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41454 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41455 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3157 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41456 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m111_am ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40447 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m31 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41456 ( input A, B, C, D, output Z );

  LUT4 #("0xEF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3158 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41457 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m119_ns_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40533 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m111_ns ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41457 ( input A, B, C, D, output Z );

  LUT4 #("0x7433") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41458 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m143_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41459 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m136 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41458 ( input A, B, C, D, output Z );

  LUT4 #("0x05F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41459 ( input A, B, C, D, output Z );

  LUT4 #("0xE8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3163 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41460 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m12_ns_1 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41461 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41460 ( input A, B, C, D, output Z );

  LUT4 #("0x5353") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41461 ( input A, B, C, D, output Z );

  LUT4 #("0x0421") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3167 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41462 \je/dct/un1_tmp_du[4]_1_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40905 \je/dct/un1_tmp_du[4]_1_s_17_0_RNO_1 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41462 ( input A, B, C, D, output Z );

  LUT4 #("0x1ED2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3168 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41332 \je/dct/tmp_du[6]_RNIID5V1[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41463 \je/dct/c_state_RNIAGJF1_5[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41463 ( input A, B, C, D, output Z );

  LUT4 #("0x0508") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3169 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \je/dct/tmp21_RNIV8GI3_cZ[14] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \je/dct/tmp_du[4]_RNIU5I22[16] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3170 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40835 \je/dct/un1_tmp_du[4]_1_cry_15_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40879 \je/dct/un1_tmp_du[4]_1_cry_15_0_RNO_2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3171 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \je/dct/tmp21_RNIS5GI3_cZ[13] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40871 \je/dct/tmp_du[4]_RNIS3I22[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3172 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40838 \je/dct/un1_tmp_du[4]_1_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40861 \je/dct/un1_tmp_du[4]_1_cry_15_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3173 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40516 \je/dct/tmp21_RNIP2GI3_cZ[12] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40865 \je/dct/tmp_du[4]_RNIQ1I22[14] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3174 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40883 \je/dct/un1_tmp_du[4]_1_cry_13_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \je/dct/un1_tmp_du[4]_1_cry_13_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3175 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/tmp21_RNIMVFI3_cZ[11] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40878 \je/dct/tmp_du[4]_RNIOVH22[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3176 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40844 \je/dct/un1_tmp_du[4]_1_cry_13_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40875 \je/dct/un1_tmp_du[4]_1_cry_13_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3177 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/tmp21_RNIJSFI3_cZ[10] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40903 \je/dct/tmp_du[4]_RNIMTH22[12] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3178 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40843 \je/dct/un1_tmp_du[4]_1_cry_11_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40172 \je/dct/un1_tmp_du[4]_1_cry_11_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3179 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \je/dct/tmp21_RNI9BQT3_cZ[9] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \je/dct/tmp_du[4]_RNIKRH22[11] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3180 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40843 \je/dct/un1_tmp_du[4]_1_cry_11_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40871 \je/dct/un1_tmp_du[4]_1_cry_11_0_RNO_1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3181 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40516 \je/dct/tmp21_RNI68QT3_cZ[8] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \je/dct/tmp_du[4]_RNIIPH22[10] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3182 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40883 \je/dct/un1_tmp_du[4]_1_cry_9_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40881 \je/dct/un1_tmp_du[4]_1_cry_9_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3183 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/tmp21_RNIL6554_cZ[7] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40865 \je/dct/tmp_du[4]_RNI2PS92[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3184 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41464 \je/dct/un1_tmp_du[4]_1_cry_9_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40874 \je/dct/un1_tmp_du[4]_1_cry_9_0_RNO_1 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41464 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3185 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/tmp21_RNII3554_cZ[6] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \je/dct/tmp_du[4]_RNI0NS92[8] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3186 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[4]_1_cry_7_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40909 \je/dct/un1_tmp_du[4]_1_cry_7_0_RNO_2 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3187 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/tmp21_RNIF0554_cZ[5] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \je/dct/tmp_du[4]_RNIUKS92[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3188 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40838 \je/dct/un1_tmp_du[4]_1_cry_7_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40861 \je/dct/un1_tmp_du[4]_1_cry_7_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3189 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/tmp21_RNICT454_cZ[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \je/dct/tmp_du[4]_RNISIS92[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3190 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40849 \je/dct/un1_tmp_du[4]_1_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40923 \je/dct/un1_tmp_du[4]_1_cry_5_0_RNO_2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3191 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40516 \je/dct/tmp21_RNI9Q454_cZ[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 \je/dct/tmp_du[4]_RNIQGS92[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3192 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[4]_1_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40151 \je/dct/un1_tmp_du[4]_1_cry_5_0_RNO_1 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3193 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40516 \je/dct/tmp21_RNI6N454_cZ[2] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/dct/tmp_du[4]_RNIOES92[4] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3194 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40849 \je/dct/un1_tmp_du[4]_1_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40903 \je/dct/un1_tmp_du[4]_1_cry_3_0_RNO_2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3195 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/tmp21_RNI3K454_cZ[1] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40881 \je/dct/tmp_du[4]_RNIMCS92[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3196 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[4]_1_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40908 \je/dct/un1_tmp_du[4]_1_cry_3_0_RNO_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3197 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/tmp21_RNI0H454_cZ[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \je/dct/tmp_du[4]_RNIKAS92[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3198 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40884 \je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_4 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41465 \je/dct/tmp_du_w_idx_RNIP2633_0[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41466 \je/dct/c_state_RNIAGJF1_2[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41465 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41466 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41467 \je/dct/tmp_du_w_idx_RNIP2633_4[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41468 \je.dct.tmp_du_w_idx_RNIAUV81[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41467 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41468 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41469 \je/dct/tmp_du_w_idx_RNIP2633[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41470 \je/dct/c_state_RNIAGJF1_3[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41469 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41470 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41471 \je/dct/tmp_du_w_idx_RNIP2633_1[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41472 \je.dct.tmp_du_w_idx_RNIAUV81_0[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41471 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41472 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3207 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41473 \je/dct/un1_tmp_du[3]_2_cry_0_0_RNO_1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41474 \je/dct/un1_tmp3_2_s_17_0_RNO ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41473 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41474 ( input A, B, C, D, output Z );

  LUT4 #("0xC35A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3209 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41475 \je/dct/c_state_RNINJM31[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41476 \je/dct/c_state_ns_3_0_.m28_0_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41475 ( input A, B, C, D, output Z );

  LUT4 #("0x0330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41476 ( input A, B, C, D, output Z );

  LUT4 #("0x9B9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41477 \je/dct/c_state_ns_3_0_.m28_0_a3_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41478 \je/dct/du_idx_e_0_RNI40LI1[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41477 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41478 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41479 \je/dct/tmp_du_w_idx_RNIP2633_2[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41480 \je/dct/c_state_RNIAGJF1_6[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41479 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41480 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3213 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41481 \je.dct.un1_tmp_du[3]_2_cry_1_0_RNO_2_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40831 \je/dct/tmp_du[3]_RNIJ6M52[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41481 ( input A, B, C, D, output Z );

  LUT4 #("0xC404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3214 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41482 \je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40839 \je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_4 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41482 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3215 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41483 \je/dct/un1_tmp_du[6]_1_s_17_0_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40896 \je/dct/tmp_du[3]_RNIH4M52[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41483 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3216 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41484 \je/dct/un1_tmp_du[3]_2_cry_1_0_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41485 \je/dct/un1_tmp_du[3]_2_cry_1_0_RNO_3 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41484 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41485 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3217 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41486 \je/dct/un1_tmp_du[3]_2_cry_0_0_0_RNO_cZ ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40848 \je/dct/tmp_du[3]_RNIF2M52[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41486 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3219 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/dct/un1_tmp_du[4]_1_cry_1_0_0_RNO_cZ ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40878 \je/dct/un1_tmp_du[4]_1_cry_1_0_RNO_3 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3221 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \je/dct/un1_tmp_du[4]_1_cry_0_0_0_RNO_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/dct/un1_tmp_du[4]_1_cry_0_0_RNO_2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3223 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \je/dct/un1_tmp_du[4]_1_s_17_0_RNO_0_cZ ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40865 \je/dct/un1_tmp_du[4]_1_s_17_0_RNO_2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41487 \je/dct/c_state_ns_3_0_.m13_i_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41488 \je/dct/c_state_ns_3_0_.m13_i_a3_0_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41487 ( input A, B, C, D, output Z );

  LUT4 #("0x0013") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41488 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3226 ( input B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41489 \je/dct/du_idx_sbtinv[5] ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40493 \je/dct/c_state_ns_3_0_.m13_i_o3_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41489 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41490 \je/dct/du_idx_e_0_RNIKTF51[3] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41491 \je.c_state_ns_5_0_.c_state_s1_0_a2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41490 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41491 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41492 \je/dct/vertical_scan_RNO_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41493 \je/dct/vertical_scan_RNO_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41492 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41493 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3231 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41494 \je/dct/c_state_ns_3_0_.m13_i_a3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41495 \je/dct/c_state_ns_3_0_.m13_i_a3_2 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41494 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41495 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3233 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41496 \je/dct/dctdu_w_d_RNO_2[17] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \je/dct/dctdu_w_d_RNO_3_cZ[17] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41496 ( input A, B, C, D, output Z );

  LUT4 #("0x2367") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3235 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41497 \je/dct/dctdu_w_d_RNO_2[16] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \je/dct/dctdu_w_d_RNO_3_cZ[16] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41497 ( input A, B, C, D, output Z );

  LUT4 #("0x11AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3237 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41496 \je/dct/dctdu_w_d_RNO_2[15] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \je/dct/dctdu_w_d_RNO_3_cZ[15] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3239 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41498 \je/dct/dctdu_w_d_RNO_2[14] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40881 \je/dct/dctdu_w_d_RNO_3_cZ[14] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41498 ( input A, B, C, D, output Z );

  LUT4 #("0x3347") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3241 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41499 \je/dct/dctdu_w_d_RNO_2[13] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40901 \je/dct/dctdu_w_d_RNO_3_cZ[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41499 ( input A, B, C, D, output Z );

  LUT4 #("0x11CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3243 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41496 \je/dct/dctdu_w_d_RNO_2[12] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40903 \je/dct/dctdu_w_d_RNO_3_cZ[12] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3245 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41500 \je/dct/dctdu_w_d_RNO_2[11] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40867 \je/dct/dctdu_w_d_RNO_3_cZ[11] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41500 ( input A, B, C, D, output Z );

  LUT4 #("0x4567") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3247 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41501 \je/dct/dctdu_w_d_RNO_2[10] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40875 \je/dct/dctdu_w_d_RNO_3_cZ[10] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41501 ( input A, B, C, D, output Z );

  LUT4 #("0x5527") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3249 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41502 \je/dct/dctdu_w_d_RNO_2[9] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40879 \je/dct/dctdu_w_d_RNO_3_cZ[9] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41502 ( input A, B, C, D, output Z );

  LUT4 #("0x331D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3251 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41498 \je/dct/dctdu_w_d_RNO_2[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \je/dct/dctdu_w_d_RNO_3_cZ[8] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3253 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41499 \je/dct/dctdu_w_d_RNO_2[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40861 \je/dct/dctdu_w_d_RNO_3_cZ[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3255 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41501 \je/dct/dctdu_w_d_RNO_2[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \je/dct/dctdu_w_d_RNO_3_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3257 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41497 \je/dct/dctdu_w_d_RNO_2[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40909 \je/dct/dctdu_w_d_RNO_3_cZ[5] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3259 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41496 \je/dct/dctdu_w_d_RNO_2[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \je/dct/dctdu_w_d_RNO_3_cZ[4] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3261 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41503 \je/dct/dctdu_w_d_RNO_2[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40901 \je/dct/dctdu_w_d_RNO_3_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41503 ( input A, B, C, D, output Z );

  LUT4 #("0x03DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3263 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41497 \je/dct/dctdu_w_d_RNO_2[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \je/dct/dctdu_w_d_RNO_3_cZ[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3265 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41499 \je/dct/dctdu_w_d_RNO_2[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \je/dct/dctdu_w_d_RNO_3_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3267 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/dct/dctdu_w_d_RNO_4_cZ[1] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40878 \je/dct/dctdu_w_d_RNO_3_cZ[0] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3268 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41504 \je/dct/dctdu_w_d_RNO_2[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40859 \je/dct/dctdu_w_d_RNO_4_cZ[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41504 ( input A, B, C, D, output Z );

  LUT4 #("0x551B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3269 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41505 \jedw/addr_lsb_RNILLGQ ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41506 \jedw/col_idx_RNI818UN_cZ[6] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41505 ( input A, B, C, D, output Z );

  LUT4 #("0x22AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41506 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3270 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41507 \jedw/col_idx_RNIMSJK1[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41508 \jedw/col_idx_RNIMDHH[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41507 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41508 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41509 \jedw/col_idx_RNO_0[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41510 \jedw/col_idx_RNO_0[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41509 ( input A, B, C, D, output Z );

  LUT4 #("0x153F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41510 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3273 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41511 \jedw/row_idx_RNO_0[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41512 \jedw/col_idx_RNIPPQ6B[6] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41511 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41512 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3276 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41513 \jedw/addr_lsb_RNIOMQ83 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41514 \jedw/col_cnt_RNIVM0T2[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41513 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41514 ( input A, B, C, D, output Z );

  LUT4 #("0x070F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3277 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41515 \jedw/row_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41516 \jedw/row_idx_RNIG8NG6[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jedw/row_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41515 ( input A, B, C, D, output Z );

  LUT4 #("0x0078") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41516 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41517 \jedw/row_idx_RNISR5P2[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41518 \jedw/row_idx_RNI33JC1[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41517 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41518 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3279 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41519 \jedw/row_cnt_RNIFA6G3[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40682 \jedw/row_idx_RNIOHS73[2] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41519 ( input A, B, C, D, output Z );

  LUT4 #("0xD555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3281 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41520 \jedw.addr_lsb_RNIGMR4C ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \jedw/addr_lsb_RNIPVPB ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41520 ( input A, B, C, D, output Z );

  LUT4 #("0x333B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3283 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41521 \jed_fifo/cnt_RNI49PE2[0] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41522 \jed_fifo/cnt_RNIPRC71[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41521 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41522 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3284 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41523 \jed_fifo/cnt_RNILUJK2_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41524 \jed_fifo/cnt_RNIBDC71[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41523 ( input A, B, C, D, output Z );

  LUT4 #("0x2A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41524 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41525 \jed_fifo/cnt_RNI49PE2[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41060 \jed_fifo/cnt_RNIQSC71[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41525 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3288 ( input D1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41526 \yty/yuv_fifo/cnt_RNI8B96[1] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41030 \jed_fifo/cnt_RNI34MJ[0] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41526 ( input A, B, C, D, output Z );

  LUT4 #("0x1133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3289 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41527 \jdts/c_state_RNIVFPIF_cZ[3] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41528 \jdts.c_state_RNILPU8C[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41527 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41528 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3291 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41529 \jdts/col_idx_RNO_0[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41530 \jdts/col_idx_RNO_0[8] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41529 ( input A, B, C, D, output Z );

  LUT4 #("0x135F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41530 ( input A, B, C, D, output Z );

  LUT4 #("0x153F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40959 \jdts/row_idx_RNO_0[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41531 \jdts/row_cnt_RNI8UTB8[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41531 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41532 \jdts.c_state_RNI4EJI8_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41533 \jdts/row_cnt_RNIIVG78[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41532 ( input A, B, C, D, output Z );

  LUT4 #("0x3032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41533 ( input A, B, C, D, output Z );

  LUT4 #("0x5515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3296 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41534 \jdts/c_state_ns_3_0_.m44_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41535 \jdts.c_state_RNIUNA3[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41534 ( input A, B, C, D, output Z );

  LUT4 #("0x565C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41535 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3297 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41536 \jdts/col_idx_RNIPUV83[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41537 \jdts/col_idx_RNIDPV21[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41536 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41537 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3298 ( input DI1, D1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41538 \jdts.col_idx_RNO[8] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41539 \jdts/col_idx_RNICILE1[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_idx_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41538 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41539 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41540 \jdts/c_state_ns_3_0_.m35_e ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41541 \jdts/c_state_ns_3_0_.m35_e_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41540 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41541 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3301 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \jdts/row_idx_RNIKMN7[0] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41542 \jdts/row_idx_RNIF0S3[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41542 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41543 \jdts.col_cnt_RNI3QD14[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40965 \jdts/row_idx_RNI5MR3[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41543 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3305 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41544 \jdts/c_state_ns_3_0_.m7_ns_1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41030 \jdts/c_state_ns_3_0_.m43_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41544 ( input A, B, C, D, output Z );

  LUT4 #("0x1F40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41545 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_4_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41546 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_10_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41545 ( input A, B, C, D, output Z );

  LUT4 #("0x8FDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41546 ( input A, B, C, D, output Z );

  LUT4 #("0x4405") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3309 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41547 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_11_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41142 \u_OV7670_Controller/LUT/sreg_3_15_0_.m23 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41547 ( input A, B, C, D, output Z );

  LUT4 #("0x05C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3311 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41548 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_7_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41549 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_7_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41548 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41549 ( input A, B, C, D, output Z );

  LUT4 #("0x1515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41550 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_19_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41551 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_16_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41550 ( input A, B, C, D, output Z );

  LUT4 #("0x15FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41551 ( input A, B, C, D, output Z );

  LUT4 #("0x0A77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3315 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41552 \u_OV7670_Controller/LUT/sreg_3_15_0_.m16_ns ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41553 \u_OV7670_Controller/LUT/sreg_3_15_0_.m15_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41552 ( input A, B, C, D, output Z );

  LUT4 #("0x2604") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41553 ( input A, B, C, D, output Z );

  LUT4 #("0x1111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3317 ( input DI1, C1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40270 \u_OV7670_Controller/I2C/busy_sr_RNO[0] ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41554 \u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31] ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/I2C/busy_sr_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41554 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3318 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41555 \u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41556 \u_OV7670_Controller/I2C/divider_RNIPTF01_cZ[1] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41555 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41556 ( input A, B, C, D, output Z );

  LUT4 #("0x0555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3319 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41557 \u_OV7670_Controller/I2C/busy_sr_ess_RNIMLRN1[28] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41558 \u_OV7670_Controller/I2C/busy_sr_ess_RNIRE651[10] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41557 ( input A, B, C, D, output Z );

  LUT4 #("0xB0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41558 ( input A, B, C, D, output Z );

  LUT4 #("0xAF23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3321 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41559 \u_OV7670_Controller/I2C/sioc_temp_RNO_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41560 \u_OV7670_Controller/I2C/sioc_temp_RNO_3 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41559 ( input A, B, C, D, output Z );

  LUT4 #("0x09F9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41560 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3323 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41561 \u_OV7670_Controller/I2C/sioc_temp_RNO_1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41562 \u_OV7670_Controller/I2C/sioc_temp_RNO_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41561 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41562 ( input A, B, C, D, output Z );

  LUT4 #("0x1101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3325 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41563 \u_OV7670_Controller/I2C/divider_RNICFA22[5] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41040 \u_OV7670_Controller/I2C/divider_RNIKFP71[4] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41563 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3327 ( input DI1, C1, B1, C0, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41564 \u_OV7670_Controller/I2C/data_sr_RNO[31] ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41251 \u_OV7670_Controller/I2C/divider_RNIMHP71[5] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/data_sr_Z[31].ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41564 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41565 \u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7[31] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41566 \u_OV7670_Controller/I2C/busy_sr_ess_RNIGBR91_cZ[31] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41565 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41566 ( input A, B, C, D, output Z );

  LUT4 #("0x0111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3329 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41567 \u_OV7670_Controller/I2C/busy_sr_ess_RNIRGFJ3[31] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41568 \u_OV7670_Controller/I2C/divider_RNIRMP71[4] ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41567 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41568 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3332 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41569 \je/c_state_ns_5_0_.SUM2_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41570 \je.c_state_ns_5_0_.inc_row_cnt ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/col_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41569 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41570 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41571 \yty/c_state_RNI2A3F1_0[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41572 \yty.c_state_RNI35SQ1_cZ[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41571 ( input A, B, C, D, output Z );

  LUT4 #("0x0F01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41572 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40809 \yty/c_state_RNI2A3F1_2[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41573 \yty.c_state_RNI5FV93[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41573 ( input A, B, C, D, output Z );

  LUT4 #("0x3031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3338 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41574 \yty/eof_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41575 \yty/eof_RNO_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/eof_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41574 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41575 ( input A, B, C, D, output Z );

  LUT4 #("0x0021") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41576 \je/c_state_ns_5_0_.m189 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41577 \je/c_state_ns_5_0_.m108_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41576 ( input A, B, C, D, output Z );

  LUT4 #("0x53FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41577 ( input A, B, C, D, output Z );

  LUT4 #("0x7344") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3340 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41578 \je/c_state_ns_5_0_.m280 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41579 \je/c_state_ns_5_0_.m101_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/b_state_e_0_Z[1].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41578 ( input A, B, C, D, output Z );

  LUT4 #("0x3535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41579 ( input A, B, C, D, output Z );

  LUT4 #("0x3D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3342 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41580 \je/b_state_RNO[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41581 \je/c_state_ns_5_0_.m203_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/b_state_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41580 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41581 ( input A, B, C, D, output Z );

  LUT4 #("0x7666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3346 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41582 \je/b_state_RNO[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41583 \je/c_state_ns_5_0_.m18_bm ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/b_state_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41582 ( input A, B, C, D, output Z );

  LUT4 #("0x88D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41583 ( input A, B, C, D, output Z );

  LUT4 #("0xFF58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41584 \je.c_state_ns_5_0_.un1_c_state_16_0_a3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41585 \je.c_state_ns_5_0_.zzdu_ram_ar_4_a2_0[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41584 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41585 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3351 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41434 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI25IE9D2 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41396 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_12_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3352 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40150 SLICE_3352_K1( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41428 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_4_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3354 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41133 SLICE_3354_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41426 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_11_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41586 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41587 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41586 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41587 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41588 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41589 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41588 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41589 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41320 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIS0UEPM3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41590 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41590 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41444 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m141 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41591 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m49_bm ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41591 ( input A, B, C, D, output Z );

  LUT4 #("0x2AB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41592 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m133_bm ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41593 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m28_am ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41592 ( input A, B, C, D, output Z );

  LUT4 #("0x172F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41593 ( input A, B, C, D, output Z );

  LUT4 #("0x42C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41594 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m20_am ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41595 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m81_am ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41594 ( input A, B, C, D, output Z );

  LUT4 #("0x8421") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41595 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3375 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41596 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m11_0 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41597 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m27 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41596 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41597 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41598 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m30 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41599 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m32 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41598 ( input A, B, C, D, output Z );

  LUT4 #("0x5580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41599 ( input A, B, C, D, output Z );

  LUT4 #("0x6662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3377 ( input DI1, D1, C1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40221 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m18 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41600 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m17 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/dcht_bb_rom_data_Z[10].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41600 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41601 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m26_ns_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41602 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m12_ns_1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41601 ( input A, B, C, D, output Z );

  LUT4 #("0x01CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41602 ( input A, B, C, D, output Z );

  LUT4 #("0x5056") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3383 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41603 \je/dct/tmp_du_w_idx_RNIP2633_5[1] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41604 \je/dct/tmp_du_w_idx_RNIP2633_3[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41603 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41604 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41605 \je.dct.c_state_RNI25AJ2[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41606 \je/dct/c_state_RNIAGJF1_1[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41605 ( input A, B, C, D, output Z );

  LUT4 #("0x0422") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41606 ( input A, B, C, D, output Z );

  LUT4 #("0x1080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3387 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41607 SLICE_3387_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41608 \je/dct/c_state_RNIAGJF1_4[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/dctdu_w_en_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41607 ( input A, B, C, D, output Z );

  LUT4 #("0x2400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41608 ( input A, B, C, D, output Z );

  LUT4 #("0x0018") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41609 \je.dct.c_state_RNIAGJF1_7_cZ[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41610 \je.dct.c_state_RNIAGJF1_0[0] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41609 ( input A, B, C, D, output Z );

  LUT4 #("0x2503") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41610 ( input A, B, C, D, output Z );

  LUT4 #("0x0014") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3391 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40543 \jdts/c_state_ns_3_0_.m46 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41611 \jdts/c_state_RNIUNA3[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41611 ( input A, B, C, D, output Z );

  LUT4 #("0x22AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41612 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_8_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41613 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_14_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41612 ( input A, B, C, D, output Z );

  LUT4 #("0x599C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41613 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3396 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41614 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_9_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41615 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_13_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41614 ( input A, B, C, D, output Z );

  LUT4 #("0x7646") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41615 ( input A, B, C, D, output Z );

  LUT4 #("0x0275") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41616 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_12_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41617 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_2_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41616 ( input A, B, C, D, output Z );

  LUT4 #("0x20CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41617 ( input A, B, C, D, output Z );

  LUT4 #("0x31C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41618 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_21_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41619 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_3_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41618 ( input A, B, C, D, output Z );

  LUT4 #("0x3F8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41619 ( input A, B, C, D, output Z );

  LUT4 #("0x6E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41620 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_9_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41621 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_12_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41620 ( input A, B, C, D, output Z );

  LUT4 #("0xF80E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41621 ( input A, B, C, D, output Z );

  LUT4 #("0x3D58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41622 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_6_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41623 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_13_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41622 ( input A, B, C, D, output Z );

  LUT4 #("0x0BFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41623 ( input A, B, C, D, output Z );

  LUT4 #("0x9FA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41624 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_8_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41625 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_14_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41624 ( input A, B, C, D, output Z );

  LUT4 #("0x424A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41625 ( input A, B, C, D, output Z );

  LUT4 #("0x61B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41626 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_18_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41627 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_11_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41626 ( input A, B, C, D, output Z );

  LUT4 #("0x72F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41627 ( input A, B, C, D, output Z );

  LUT4 #("0x3B36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41628 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_22_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41629 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_21_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41628 ( input A, B, C, D, output Z );

  LUT4 #("0x6809") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41629 ( input A, B, C, D, output Z );

  LUT4 #("0xEFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41630 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_27_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41631 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_23_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41630 ( input A, B, C, D, output Z );

  LUT4 #("0x1F7D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41631 ( input A, B, C, D, output Z );

  LUT4 #("0xE6F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41632 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_20_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41633 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_23_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41632 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41633 ( input A, B, C, D, output Z );

  LUT4 #("0x81BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41634 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_1_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41635 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_5_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41634 ( input A, B, C, D, output Z );

  LUT4 #("0x5BFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41635 ( input A, B, C, D, output Z );

  LUT4 #("0x8B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41636 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_5_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41637 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_1_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41636 ( input A, B, C, D, output Z );

  LUT4 #("0x0180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41637 ( input A, B, C, D, output Z );

  LUT4 #("0xDA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41638 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_24_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41639 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_15_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41638 ( input A, B, C, D, output Z );

  LUT4 #("0x5919") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41639 ( input A, B, C, D, output Z );

  LUT4 #("0x36C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3421 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41640 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41641 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41640 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41641 ( input A, B, C, D, output Z );

  LUT4 #("0x5D6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3422 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41642 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_17_RNO_1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41643 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_15_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41642 ( input A, B, C, D, output Z );

  LUT4 #("0x3B2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41643 ( input A, B, C, D, output Z );

  LUT4 #("0x5A90") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3425 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41644 \yty/addr_lsb_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41645 \yty/addr_lsb_RNO_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/addr_lsb_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41644 ( input A, B, C, D, output Z );

  LUT4 #("0x55A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41645 ( input A, B, C, D, output Z );

  LUT4 #("0x0551") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3426 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41646 \yty/ff_din_esr_RNO_0_cZ[7] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41647 \yty/c_state_RNI3HA31[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41646 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41647 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3427 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41648 \yty.jpeg_size_0_sqmuxa_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41649 \yty/je_en_cZ ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41648 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41649 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3429 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41339 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI6NNTND ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40905 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIOU3IND ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3431 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41650 \je/c_state_ns_5_0_.m101_am ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41651 \je/c_state_ns_5_0_.m220_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41650 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41651 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3432 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41250 \je/dct/e_conv_reg_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41652 \je.c_state_ns_5_0_.m26_am ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/dct/e_conv_reg_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41652 ( input A, B, C, D, output Z );

  LUT4 #("0xAD55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3437 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41653 \je/un1_du_ac0_2_cry_3_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41041 \je/un1_du_ac0_2_cry_3_0_RNO_1 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41653 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3439 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41654 \je/un1_du_ac0_2_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \je/un1_du_ac0_2_cry_1_0_RNO_2_cZ ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41654 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3441 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41655 \je/un1_du_ac0_2_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40945 \je/un1_du_ac0_2_cry_1_0_RNO_1_cZ ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41655 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3446 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41656 \je/c_state_ns_5_0_.m222_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41657 \je/c_state_ns_5_0_.wb_bb_tmp_9_11_647_i_1_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41656 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41657 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3447 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41658 \je/cb_bit_cnt_RNO_2_cZ[1] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41659 \je/cb_bit_cnt_RNO_3_cZ[0] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41658 ( input A, B, C, D, output Z );

  LUT4 #("0x3322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41659 ( input A, B, C, D, output Z );

  LUT4 #("0x0F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3450 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41660 \je/c_state_ns_5_0_.b_state_cnst_0_529_i_i_m3 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41661 \je.c_state_ns_5_0_.zzdu_ram_ar_4_a2[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41660 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41661 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3452 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41662 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI6QRO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41663 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNI8K2J8 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41662 ( input A, B, C, D, output Z );

  LUT4 #("0x6656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41663 ( input A, B, C, D, output Z );

  LUT4 #("0x963C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3453 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41664 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_8_2330_i_a3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41665 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_1_2456_i_a3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41664 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41665 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3456 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41666 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_7_2348_i_a3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41667 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_10_2294_i_a3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41666 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41667 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3457 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41668 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_4_2402_i_a3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41669 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_2528_i_a3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41668 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41669 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41670 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_0_2474_i_a3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41671 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_3_2420_i_a3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41670 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41671 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41668 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_2_2438_i_a3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41667 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_11_2276_i_a3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41664 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_5_2384_i_a3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41672 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_9_2312_i_a3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41672 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3467 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \je/un5_QNT_DU.QNT_DU_ret_3_RNIKF7N11_1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 \je/un5_QNT_DU.QNT_DU_ret_3_RNIUC5021 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3469 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41673 \je/du_ram_we_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41674 \je/c_state_ns_5_0_.c_state_s11_0_a2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/du_ram_we_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41673 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41674 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3471 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41675 \je/c_state_ns_5_0_.un1_c_state_31_0_a2_1_0 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41676 \je/c_state_RNI9MR7[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41675 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41676 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3475 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut41677 \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_m[4] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41677 ( input A, B, C, D, output Z );

  LUT4 #("0xA6A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3476 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41678 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_12_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41679 \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_m[5] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_12_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41678 ( input A, B, C, D, output Z );

  LUT4 #("0x0581") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41679 ( input A, B, C, D, output Z );

  LUT4 #("0x3C9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3479 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \je/un5_QNT_DU.QNT_DU_ret_3_RNIKF7N11_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41680 \je/un5_QNT_DU.QNT_DU_ret_9_RNIQ963E1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41680 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3481 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41681 \je/un5_QNT_DU.QNT_DU_ret_3_RNIRQEJ32 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41682 \je/un5_QNT_DU.QNT_DU_ret_3_RNIRQEJ32_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41681 ( input A, B, C, D, output Z );

  LUT4 #("0xFECE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41682 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41683 \je/un5_QNT_DU.QNT_DU_ret_3_RNIA54O73 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41403 \je/un5_QNT_DU.QNT_DU_ret_3_RNIA54O73_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41683 ( input A, B, C, D, output Z );

  LUT4 #("0xFBEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3521 ( input C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41154 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m1 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41684 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m60 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41684 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3525 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41685 \je/dct/vertical_scan_RNO_1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41686 \je/dct/c_state_ns_3_0_.m25_0_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41685 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41686 ( input A, B, C, D, output Z );

  LUT4 #("0xA5E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3526 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41687 \je/dct/c_state_RNIOKM31[0] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41688 \je.dct.c_state_RNIOKM31_1[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41687 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41688 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3529 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41675 \je/dct/c_state_ns_3_0_.m13_i_a3_1_0_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41689 \je/dct/c_state_RNIPLM31[2] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41689 ( input A, B, C, D, output Z );

  LUT4 #("0x050A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3531 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41018 \je/dct/dctdu_w_idx_fl_RNI5RMP[2] ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \je/dct/dctdu_w_idx_fl_RNI5RMP_0[2] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3533 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40586 \je/dct/dctdu_w_idx_fl_RNI3PMP[1] ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41690 \je/dct/dctdu_w_idx_fl_RNI3PMP_0[1] ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41690 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3535 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \je/dct/dctdu_w_idx_fl_RNI1NMP[0] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41691 \je/dct/dctdu_w_idx_fl_RNI1NMP_0[0] ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41691 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3538 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41692 \jedw/addr_lsb_RNO ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41693 \jedw.addr_lsb_RNIBI4F2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/addr_lsb_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41692 ( input A, B, C, D, output Z );

  LUT4 #("0x005A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41693 ( input A, B, C, D, output Z );

  LUT4 #("0x070F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3539 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41694 \esp32_spi/sclk_reg_RNIDL56_cZ[1] ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41695 \esp32_spi/sclk_reg_RNIDL56_0[1] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41694 ( input A, B, C, D, output Z );

  LUT4 #("0xFF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41695 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3542 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41696 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_4_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41697 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_2_RNO_0 ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41696 ( input A, B, C, D, output Z );

  LUT4 #("0xBBAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41697 ( input A, B, C, D, output Z );

  LUT4 #("0x6622") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3545 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41698 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_16_RNO_0 ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40958 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_20_RNO_0 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41698 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3547 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41699 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_7_RNO_2 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41700 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_19_RNO_0 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41699 ( input A, B, C, D, output Z );

  LUT4 #("0x2B2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41700 ( input A, B, C, D, output Z );

  LUT4 #("0x3FF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3551 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41701 \u_OV7670_Controller/I2C/divider_RNO_cZ[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41702 \u_OV7670_Controller/I2C/busy_sr_ess_RNIFAR91[31] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/I2C/divider_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41701 ( input A, B, C, D, output Z );

  LUT4 #("0x5595") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41702 ( input A, B, C, D, output Z );

  LUT4 #("0xF700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3553 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41703 \je.dct.un1_tmp_du[4]_1_cry_1_0_RNO_1_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41704 \je.dct.un1_tmp_du[3]_2_cry_1_0_RNO_1_cZ ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41703 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41704 ( input A, B, C, D, output Z );

  LUT4 #("0x8D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3555 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41705 \je.dct.un1_tmp_du[4]_1_cry_0_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41704 \je.dct.un1_tmp_du[3]_2_cry_0_0_RNO_0_cZ ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41705 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3560 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41706 \yty/img_row_RNO_0[5] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41707 \yty/row_cnt_RNIA09T6[2] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41706 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41707 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3561 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40447 \yty/img_rdy ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3562 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41708 \yty.spi_mem_data_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41709 \yty.spi_mem_data_cZ[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41708 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41709 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3563 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41708 \yty.spi_mem_data_cZ[3] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \yty/raw_rd_cZ ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3564 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41708 \yty.spi_mem_data_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41709 \yty.spi_mem_data_cZ[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3567 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41710 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI77JIQ ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41711 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIQFV6Q ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41710 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41711 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41712 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19_RNIT29FT1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41713 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIABL3T1_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41712 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41713 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3571 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41712 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIL39FT1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41714 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIABL3T1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41714 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41715 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI8O9254 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41711 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41715 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3575 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41716 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI9O9254 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41717 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41716 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41717 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3577 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41718 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI0M65S5 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41719 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIITIPR5 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41718 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41719 ( input A, B, C, D, output Z );

  LUT4 #("0xD8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41720 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI4L65S5 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41721 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIITIPR5_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41720 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41721 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3581 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41722 \je/last_du_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41723 \je/c_state_ns_5_0_.m30_0_bm ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/last_du_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41722 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41723 ( input A, B, C, D, output Z );

  LUT4 #("0x6860") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3582 ( input DI1, D1, B1, A1, D0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41724 \je.img_row_RNI7NAT5[0]$r24 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41725 \je/c_state_ns_5_0_.un1_last_du11_i_0 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \je/last_du_p_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41724 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41725 ( input A, B, C, D, output Z );

  LUT4 #("0x00BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3583 ( input D0, C0, B0, A0, output F0 );

  lut41726 \je/c_state_ns_5_0_.m126_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41726 ( input A, B, C, D, output Z );

  LUT4 #("0xDD8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3585 ( input D0, C0, B0, A0, output F0 );

  lut41727 \je/c_state_ns_5_0_.m142 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41727 ( input A, B, C, D, output Z );

  LUT4 #("0xEF23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3587 ( input D0, C0, B0, A0, output F0 );

  lut41728 \je/c_state_ns_5_0_.m158 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41728 ( input A, B, C, D, output Z );

  LUT4 #("0xBB8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3588 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40880 \je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[20] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41729 \je/c_state_ns_5_0_.m175 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[20].ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41729 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3591 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41730 \je.img_row_RNO_0[3] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41731 \je/c_state_ns_5_0_.img_row_5[7] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41730 ( input A, B, C, D, output Z );

  LUT4 #("0x550A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41731 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41732 \je/img_row_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41733 \je/c_state_ns_5_0_.img_row_5[6] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41732 ( input A, B, C, D, output Z );

  LUT4 #("0x4E44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41733 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3621 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41734 \je/cb_bb_tmp_RNIFQCO[1] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40742 \je/c_state_ns_5_0_.un1_cb_bb_tmp_1_1_a3_0[1] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41734 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3625 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41735 \je/wb_bb_tmp_RNO_3[22] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41736 \je/wb_bb_tmp_RNO_3[21] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41735 ( input A, B, C, D, output Z );

  LUT4 #("0xD8FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41736 ( input A, B, C, D, output Z );

  LUT4 #("0xDDF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41051 \je/un5_QNT_DU.I_9_1_and ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41060 \je/un5_QNT_DU.I_0_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3631 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41217 \je/cb_bb_tmp_RNI7JB5[6] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41737 \je/cb_bit_cnt_RNO_1[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41737 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3633 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41738 \je/ac_idx_RNI84V6[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41739 \je/c_state_ns_5_0_.m266 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41738 ( input A, B, C, D, output Z );

  LUT4 #("0x5151") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41739 ( input A, B, C, D, output Z );

  LUT4 #("0x3311") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3635 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41740 \je/ac_idx_RNI73V6[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41739 \je/c_state_ns_5_0_.m265 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41740 ( input A, B, C, D, output Z );

  LUT4 #("0x0B0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3641 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41741 \je/ac_idx_RNI2UU6_cZ[1] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41004 \je/ac_idx_RNI40V6_cZ[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41741 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3642 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41741 \je/ac_idx_RNI3VU6_cZ[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41742 \je/ac_idx_RNI1TU6_cZ[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41742 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3660 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41378 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIBR64H11 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41743 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNI4PHODE ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41743 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3705 ( input C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_0 ( .A(GNDI), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41085 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_2 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3707 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40468 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF_1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41744 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI8JBF ( .A(GNDI), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41744 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3711 ( input DI1, D1, C1, B1, A1, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41745 \je.ram_rom.fdtbl_rom_data_2_0_7_0_.m13$r48 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41746 \je/ram_rom/fdtbl_rom_data_2_0_7_0_.m15_e ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/ram_rom/fdtbl_rom_data_2_0_dreg_Z[0].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41745 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41746 ( input A, B, C, D, output Z );

  LUT4 #("0x0303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3713 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41747 \je.dct.un1_tmp3_2_cry_11_0_RNO_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41024 \je/dct/tmp0_RNIFE1C2_cZ[11] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41747 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3715 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41748 \je.dct.un1_tmp3_2_cry_13_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \je/dct/tmp0_RNILK1C2_cZ[14] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41748 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3747 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41749 \je.dct.un1_tmp3_2_cry_15_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \je/dct/tmp0_RNIPO1C2_cZ[16] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41749 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3749 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41750 \je.dct.un1_tmp3_2_cry_15_0_RNO_cZ ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40949 \je/dct/tmp0_RNINM1C2_cZ[15] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41750 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3751 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41751 \je.dct.un1_tmp3_2_cry_13_0_RNO_cZ ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40948 \je/dct/tmp0_RNIJI1C2_cZ[13] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41751 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3753 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41752 \je.dct.un1_tmp3_2_cry_11_0_RNO_0_cZ ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \je/dct/tmp0_RNIHG1C2_cZ[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41752 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3755 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41748 \je.dct.un1_tmp3_2_cry_9_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40943 \je/dct/tmp0_RNIDC1C2_cZ[10] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3757 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41753 \je.dct.un1_tmp3_2_cry_9_0_RNO_cZ ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \je/dct/tmp0_RNITGKR1_cZ[9] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41753 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3759 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41754 \je.dct.un1_tmp3_2_cry_7_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40949 \je/dct/tmp0_RNIREKR1_cZ[8] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41754 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3761 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41747 \je.dct.un1_tmp3_2_cry_7_0_RNO_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41041 \je/dct/tmp0_RNIPCKR1_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3763 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40899 \je.dct.un1_tmp3_2_cry_5_0_RNO_0_cZ ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40514 \je/dct/tmp0_RNINAKR1_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3765 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41755 \je.dct.un1_tmp3_2_cry_5_0_RNO_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41019 \je/dct/tmp0_RNIL8KR1_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41755 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3767 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41756 \je.dct.un1_tmp3_2_cry_3_0_RNO_0_cZ ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41019 \je/dct/tmp0_RNIJ6KR1_cZ[4] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41756 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3769 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41757 \je.dct.un1_tmp3_2_cry_3_0_RNO_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \je/dct/tmp0_RNIH4KR1_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41757 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3771 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41758 \je.dct.un1_tmp3_2_cry_1_0_RNO_0_cZ ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \je/dct/tmp0_RNIF2KR1_cZ[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41758 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3773 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41758 \je.dct.un1_tmp3_2_cry_1_0_RNO_cZ ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 \je/dct/tmp0_RNID0KR1_cZ[1] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3775 ( input D1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dct/tmp11_sbtinv[8] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \je/dct/tmp0_RNIBUJR1[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41759 \je/dct/du_idx_e_0_RNIO1G51[5] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41760 \je/dct/du_idx_e_0_RNIMVF51[4] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41759 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41760 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41761 \je/dct/du_idx_e_0_RNIKTF51[0] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41762 \je/dct/du_idx_e_0_RNIO1G51[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41761 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41762 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3783 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41763 \je/dct/vertical_scan_RNI44AQ_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40946 \je/dct/vertical_scan_RNI44AQ_3 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41763 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3784 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \je/dct/vertical_scan_RNI44AQ_7 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41041 \je/dct/vertical_scan_RNI44AQ_6 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3785 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/dct/vertical_scan_RNI44AQ ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \je/dct/vertical_scan_RNI44AQ_4 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3786 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \je/dct/vertical_scan_RNI54AQ ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40517 \je/dct/vertical_scan_RNI44AQ_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3787 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40833 \je/dct/vertical_scan_RNI54AQ_0 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \je/dct/vertical_scan_RNI44AQ_5 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3793 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40232 \je/dct/un1_tmp2_4_cry_0_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41764 \je/dct/un1_tmp2_4_cry_0_0_0_RNO_cZ ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41764 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3795 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40232 \je/dct/un1_tmp3_3_cry_0_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41765 \je/dct/un1_tmp3_3_cry_0_0_0_RNO_cZ ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41765 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3797 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \je/dct/un1_tmp3_3_cry_1_0_RNO_1_cZ ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41766 \je/dct/un1_tmp3_3_cry_1_0_0_RNO_cZ ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41766 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41767 \jedw/row_idx_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41768 \jedw/col_idx_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41767 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41768 ( input A, B, C, D, output Z );

  LUT4 #("0x135F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3800 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41769 \jedw/col_idx_RNO_0[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41770 \jedw.col_idx_RNO_0[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41769 ( input A, B, C, D, output Z );

  LUT4 #("0x153F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41770 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3802 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41771 \jedw.col_idx_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41772 \jedw/col_idx_RNO_0[8] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_idx_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41771 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41772 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3804 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41773 \jedw/row_idx_RNO_0[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41774 \jedw.row_idx_RNO_0[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41773 ( input A, B, C, D, output Z );

  LUT4 #("0x153F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41774 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3806 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41775 \jedw/row_y_RNO[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41776 \jedw/row_idx_RNO_0[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/row_y_Z[7].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41775 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41776 ( input A, B, C, D, output Z );

  LUT4 #("0x153F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3808 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41204 SLICE_3808_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41777 \jedw.col_cnt_RNIHPSD2[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_valid_reg_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41777 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3809 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41778 \jdts.col_idx_RNO_0[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41779 \jdts/col_idx_RNO_0[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41778 ( input A, B, C, D, output Z );

  LUT4 #("0x3535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41779 ( input A, B, C, D, output Z );

  LUT4 #("0x135F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41246 \jdts/col_idx_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41144 \jdts/col_idx_RNO_0[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3814 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41780 \jdts/row_idx_RNO_0[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41781 \jdts.row_idx_RNO_0[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41780 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41781 ( input A, B, C, D, output Z );

  LUT4 #("0x1D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3816 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40463 \jdts/row_y_RNO[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41782 \jdts/row_idx_RNO_0[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/row_y_Z[7].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41782 ( input A, B, C, D, output Z );

  LUT4 #("0x0777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3817 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40225 \jdts/c_state_RNIT9L1[1] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41783 \jdts/c_state_ns_3_0_.m45 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41783 ( input A, B, C, D, output Z );

  LUT4 #("0x33CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3821 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41784 \u_OV7670_Controller/LUT/sreg_3_15_0_.m16_ns_1 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_17_RNO_0 ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41784 ( input A, B, C, D, output Z );

  LUT4 #("0x030C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3824 ( input DI1, C1, A1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41217 \u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_RNO ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41785 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_26_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/LUT/sreg_3_15_0_.address_ret_Z.ff_inst ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41785 ( input A, B, C, D, output Z );

  LUT4 #("0x443F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3825 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41648 SLICE_3825_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41786 \u_OV7670_Controller/I2C/divider_RNIK32L1[4] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \u_OV7670_Controller/I2C/taken_temp_Z.ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41786 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3826 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \u_OV7670_Controller/I2C/divider_RNILSGQ[2] ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41787 \u_OV7670_Controller/I2C/divider_RNIGV1L1[2] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41787 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41788 \yty.spi_mem_data_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41789 \yty.spi_mem_data_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41788 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41789 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3831 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41790 \je.un1_du_ac0_2_cry_9_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41791 \je.un1_du_ac0_2_cry_11_0_RNO_cZ ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41790 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41791 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3834 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41792 \je.un1_du_ac0_2_cry_7_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41793 \je.un1_du_ac0_2_cry_3_0_RNO_0_cZ ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41792 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41793 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3835 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41790 \je.un1_du_ac0_2_cry_5_0_RNO_0_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41791 \je.un1_du_ac0_2_cry_9_0_RNO_cZ ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3836 ( input C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41790 \je.un1_du_ac0_2_cry_7_0_RNO_cZ ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41794 \je.un1_du_ac0_2_cry_5_0_RNO_cZ ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41794 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3839 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \cam_buf/rd_data_reg_RNO_0_cZ[1] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \cam_buf/rd_data_reg_RNO_4_cZ[0] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3840 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40586 \cam_buf/rd_data_reg_RNO_4_cZ[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41795 \cam_buf/w_addr_1_i_cZ[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41795 ( input A, B, C, D, output Z );

  LUT4 #("0x11BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3841 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41796 \cam_buf/rd_data_reg_RNO_0_cZ[5] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41797 \cam_buf/rd_data_reg_RNO_4_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41796 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41797 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3843 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40135 \cam_buf/rd_data_reg_RNO_1_cZ[3] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \cam_buf/rd_data_reg_RNO_4_cZ[2] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3844 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 \cam_buf/rd_data_reg_RNO_0_cZ[3] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41798 \cam_buf/rd_data_reg_RNO_1_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41798 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3845 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \cam_buf/rd_data_reg_RNO_0_cZ[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \cam_buf/rd_data_reg_RNO_4_cZ[3] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3846 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \cam_buf/rd_data_reg_RNO_1_cZ[1] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41797 \cam_buf/rd_data_reg_RNO_0_cZ[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3848 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \cam_buf/rd_data_reg_RNO_1_cZ[5] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \cam_buf/rd_data_reg_RNO_1_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3849 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 \cam_buf/rd_data_reg_RNO_1_cZ[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \cam_buf/rd_data_reg_RNO_4_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3850 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \cam_buf/rd_data_reg_RNO_1_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \cam_buf/rd_data_reg_RNO_0_cZ[6] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3851 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \cam_buf/rd_data_reg_RNO_1_cZ[0] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \cam_buf/rd_data_reg_RNO_4_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3853 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \cam_buf/rd_data_reg_RNO_0_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \cam_buf/rd_data_reg_RNO_0_cZ[0] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3866 ( input C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40361 \yty/img_col_RNO_0[7] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41799 \yty.img_col_RNO_0[3] ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41799 ( input A, B, C, D, output Z );

  LUT4 #("0xAA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3867 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40362 \yty/img_col_RNO_0[8] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \yty/img_col_RNO_0[6] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3870 ( input C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40223 \yty/row_cnt_RNI1A693[2] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41800 \yty.img_row_RNO_0[3] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41800 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3873 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \yty/ff_din_esr_RNO_1_cZ[4] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \yty/ff_din_esr_RNO_0_cZ[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3875 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \yty/ff_din_esr_RNO_0_cZ[4] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \yty/ff_din_esr_RNO_0_cZ[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3876 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \yty/ff_din_esr_RNO_0_cZ[6] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40905 \yty/ff_din_esr_RNO_0_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3878 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40306 \yty/ff_din_esr_RNO_1_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40946 \yty/ff_din_esr_RNO_1_cZ[1] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3880 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41801 \yty/ff_din_esr_RNO_0_cZ[5] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \yty/ff_din_esr_RNO_0_cZ[3] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41801 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3886 ( input DI1, D1, B1, A1, C0, B0, A0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41802 \yty/yuyv_RNO[31] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \yty/ff_din_esr_RNO_1_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \yty/yuyv_Z[31].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41802 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3887 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40306 \yty/mem_dataw_cZ[2] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41803 \yty/mem_dataw_cZ[0] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41803 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3888 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41804 \yty/mem_dataw_cZ[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40944 \yty/mem_dataw_cZ[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41804 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3889 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \yty/mem_dataw_cZ[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40949 \yty/mem_dataw_cZ[1] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3892 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41805 \yty/mem_dataw_cZ[4] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41024 \yty/mem_dataw_cZ[5] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41805 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3895 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41806 \yty/yuv_fifo/cnt_RNIETC8[4] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41807 \yty/G_11_cZ ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41806 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41807 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3896 ( input DI1, B1, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40046 SLICE_3896_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \jedw/we_reg_RNIHLQ5 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \jedw/we_reg_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_3897 ( input DI1, D1, C1, B1, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41561 \je/fb_rd_reg_RNO[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41808 \yty/ff_wr_RNI79NE_cZ ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \je/fb_rd_reg_Z[0].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41808 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3898 ( input DI1, D1, B1, A1, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41809 \yty/ff_wr_RNO ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41810 \yty/ff_wr_RNI8CE2 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \yty/ff_wr_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41809 ( input A, B, C, D, output Z );

  LUT4 #("0x7700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41810 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3902 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40305 \je/dct/vertical_scan_RNI44AQ_14 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3903 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dctdu_ram_do_sbtinv[15] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41811 \je/dctdu_ram_do_sbtinv[1] ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41811 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3904 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41804 \je/dct/vertical_scan_RNI44AQ_10 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40514 \je/dct/vertical_scan_RNI44AQ_13 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3905 ( input D1, C1, B1, A0, output F0, F1 );
  wire   GNDI;

  lut40873 \je/dct/vertical_scan_RNI44AQ_12 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dctdu_ram_do_sbtinv[2] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41812 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3907 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dctdu_ram_do_sbtinv[3] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3908 ( input DI1, B1, D0, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40046 SLICE_3908_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \je/dct/vertical_scan_RNI44AQ_11 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/vertical_scan_fl_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_3909 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dctdu_ram_do_sbtinv[4] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3911 ( input DI1, D1, B1, A1, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41813 \je/un5_QNT_DU.QNT_DU_ret_10_RNO ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dctdu_ram_do_sbtinv[5] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_10_Z.ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41813 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3912 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \je/dct/vertical_scan_RNI44AQ_8 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41024 \je/dct/vertical_scan_RNI44AQ_9 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3913 ( input DI1, C1, B1, A1, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40346 \je/un5_QNT_DU.QNT_DU_ret_9_RNO ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dctdu_ram_do_sbtinv[6] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_9_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3915 ( input C1, A0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dctdu_ram_do_sbtinv[8] ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dctdu_ram_do_sbtinv[9] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3916 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40353 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[15] ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[9] ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3917 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dctdu_ram_do_sbtinv[10] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3918 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40356 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[11] ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[10] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3919 ( input D0, output F0 );
  wire   GNDI;

  lut41814 \je/dctdu_ram_do_sbtinv[11] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41814 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3921 ( input C0, output F0 );
  wire   GNDI;

  lut41811 \je/dctdu_ram_do_sbtinv[12] ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3922 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40369 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[14] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[12] ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3923 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dctdu_ram_do_sbtinv[13] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3924 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41815 \je/dct/vertical_scan_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41024 \je/dct/vertical_scan_RNI44AQ_1 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dct/vertical_scan_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41815 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3925 ( input D0, output F0 );
  wire   GNDI;

  lut41814 \je/dctdu_ram_do_sbtinv[14] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3929 ( input B0, output F0 );
  wire   GNDI;

  lut41816 \je/dctdu_ram_do_sbtinv[16] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41816 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3930 ( input DI1, D1, C1, A1, D0, C0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40351 \je/un5_QNT_DU.QNT_DU_ret_RNO ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40411 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[16] ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3932 ( input D1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41817 \je.img_x_esr_RNO[3] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41818 \je/img_col_p_RNISR1H[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41817 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41818 ( input A, B, C, D, output Z );

  LUT4 #("0x1111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3934 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41819 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIU2VIMB1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41820 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIAMNTND ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41819 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41820 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41821 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNI8SL81K2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41822 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIIBK5V93 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41821 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41822 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3940 ( input DI1, A1, D0, C0, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40004 SLICE_3940_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41823 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIGO2DJR2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_3_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41823 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3942 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41402 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNICP2DJR2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41824 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIQD0N1M ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41824 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3947 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41825 \je.un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_m[7]$r10 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41826 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNID0D89 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41825 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41826 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3948 ( input DI1, C1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41143 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNO ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41827 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_RNIV30II ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41827 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3949 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41828 \je/wb_bc_tmp_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41829 \je/c_state_ns_5_0_.m167 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/wb_bc_tmp_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41828 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41829 ( input A, B, C, D, output Z );

  LUT4 #("0xEF45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3950 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41136 \je/zzdu_ram_we_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41830 \je/zzdu_ram_we_RNO_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/zzdu_ram_we_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41830 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3951 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \je/du_ac0_RNIVQC41_cZ[9] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41803 \je/du_ac0_RNIHCGJ_cZ[11] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3953 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40515 \je/du_ac0_RNID8C41[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40514 \je/du_ac0_RNIFAGJ_cZ[10] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3954 ( input DI1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40060 \je/diff_DC_RNO[14] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41060 \je/c_state_ns_5_0_.m181_e_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \je/diff_DC_Z[14].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3957 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41763 \je/du_ac0_RNIRMC41_cZ[7] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \je/du_ac0_RNITOC41_cZ[8] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3961 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41804 \je/du_ac0_RNINIC41_cZ[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41041 \je/du_ac0_RNIPKC41_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41831 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6_RNITQ98H ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41832 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNIM7R59_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41831 ( input A, B, C, D, output Z );

  LUT4 #("0x9669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41832 ( input A, B, C, D, output Z );

  LUT4 #("0x1E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3967 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40356 \je/img_col_RNO_0[7] ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 \je/img_col_RNO_0[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3968 ( input DI1, A1, D0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41833 SLICE_3968_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41834 \je.img_col_RNO_0[3] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \je/img_x_esr_Z[3].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41833 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41834 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3969 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40365 \je/img_col_RNO_0[5] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3970 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40337 \je/img_col_RNO_0[8] ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \je/img_col_RNO_0[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3974 ( input DI1, D1, B1, D0, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40232 \je/cb_bb_mask_RNO[12] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41835 \je/wb_bit_buf_RNO_0[18] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/cb_bb_mask_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41835 ( input A, B, C, D, output Z );

  LUT4 #("0x0011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3978 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[2] ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[0] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3982 ( input D0, C0, output F0 );
  wire   GNDI;

  lut41836 \je/c_state_ns_5_0_.m245 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41836 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3986 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40172 \je/un5_QNT_DU.QNT_DU_ret_9_RNIIH94Q1 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3987 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut41837 \je/c_state_ns_5_0_.m180 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41837 ( input A, B, C, D, output Z );

  LUT4 #("0x5577") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3988 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41838 \je/c_state_ns_5_0_.m183_0 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41839 \je/c_state_ns_5_0_.m283 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41838 ( input A, B, C, D, output Z );

  LUT4 #("0x3377") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41839 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3992 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41840 \je/wb_bit_buf_RNO_0[17] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41841 \je/c_state_ns_5_0_.m206_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41840 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41841 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3994 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41842 \je/un5_QNT_DU.I_9_3_and ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41843 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[3] ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41842 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41843 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3995 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[1] ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41542 \je/un5_QNT_DU.I_9_2_and ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3997 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41844 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_7_2348_i_a3_0 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41058 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_3_2420_i_a3_0 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41844 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3998 ( input DI1, B1, D0, C0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40046 SLICE_3998_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40682 \je/c_state_ns_5_0_.m215_e ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/b_state_e_0_Z[5].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3999 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41845 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_2528_i_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41268 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_2528_i_a3_0 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/cb_bit_buf_Z[12].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41845 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4000 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41563 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_9_2312_i_a3_0 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41846 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_0_2474_i_a3_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41846 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4001 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41847 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_1_2456_i_a3_0 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41848 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_8_2330_i_a3_0 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41847 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41848 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4002 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41563 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_10_2294_i_a3_0 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41849 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_4_2402_i_a3_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41849 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4006 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41850 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_5_2384_i_a3_0 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41851 \je/c_state_ns_5_0_.cb_bit_buf_9_iv_2_2438_i_a3_0 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41850 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41851 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4012 ( input DI1, D1, B1, D0, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41852 SLICE_4012_K1( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41853 \je/wb_bit_buf_RNO_0[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/DCU_Z[14].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41852 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41853 ( input A, B, C, D, output Z );

  LUT4 #("0x0011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4014 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41090 \je/un5_QNT_DU.QNT_DU_ret_3_RNIMCK3M_0 ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41346 \je/un5_QNT_DU.QNT_DU_ret_9_RNI01GFJ ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4015 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40881 \je/un5_QNT_DU.QNT_DU_ret_11_RNIQF7F7 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4016 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40170 \je/un5_QNT_DU.QNT_DU_ret_3_RNIE45FD_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40905 \je/un5_QNT_DU.QNT_DU_ret_3_RNIMCK3M ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4017 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41098 \je/un5_QNT_DU.QNT_DU_ret_3_RNIE45FD ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/un5_QNT_DU.QNT_DU_ret_11_RNIQF7F7_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41378 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI6VPCB22 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41854 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNI68DP751 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41854 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41373 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIC2NRSH3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41855 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNILD1KF7 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41855 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41329 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIF1PB6E ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41855 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB2NRSH3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41856 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIT2VIMB1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41822 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI5VPCB22 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41856 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4032 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41334 SLICE_4032_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41857 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIG1PB6E ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_7_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41857 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4038 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41858 \je.dcht_bb_rom_a_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41859 \je/ram_rom/dcht_bb_rom_data_2_15_5_.m23_ns_1 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \je/dcht_bb_rom_a_Z[4].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41858 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41859 ( input A, B, C, D, output Z );

  LUT4 #("0x005A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4041 ( input A1, B0, output F0, F1 );
  wire   GNDI;

  lut41860 \je/dct/tmp11_sbtinv[9] ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41816 \je/dct/un1_tmp6_cry_0_0_RNO ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41860 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4043 ( input B1, A0, output F0, F1 );
  wire   GNDI;

  lut41861 \je/dct/tmp11_sbtinv[15] ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dct/un1_tmp6_cry_0_0_RNO_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41861 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4045 ( input C1, C0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dct/un1_tmp6_cry_12_0_RNO ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41811 \je/dct/un1_tmp6_cry_2_0_RNO ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4047 ( input D1, C1, B1, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \je/dct/dctdu_w_d_RNO_4_cZ[3] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dct/un1_tmp6_cry_2_0_RNO_0 ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4049 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dct/un1_tmp6_cry_6_0_RNO_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41811 \je/dct/un1_tmp6_cry_4_0_RNO ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4051 ( input B0, output F0 );
  wire   GNDI;

  lut41816 \je/dct/un1_tmp6_cry_4_0_RNO_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4053 ( input A1, A0, output F0, F1 );
  wire   GNDI;

  lut41860 \je/dct/un1_tmp6_cry_16_0_RNO_0 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dct/un1_tmp6_cry_6_0_RNO ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4057 ( input C0, output F0 );
  wire   GNDI;

  lut41811 \je/dct/un1_tmp6_cry_8_0_RNO ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4059 ( input B1, B0, output F0, F1 );
  wire   GNDI;

  lut41861 \je/dct/un1_tmp6_cry_14_0_RNO_0 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41816 \je/dct/un1_tmp6_cry_8_0_RNO_0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4061 ( input B0, output F0 );
  wire   GNDI;

  lut41816 \je/dct/un1_tmp6_cry_10_0_RNO ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4063 ( input A1, D0, output F0, F1 );
  wire   GNDI;

  lut41860 \je/dct/un1_tmp6_cry_12_0_RNO_0 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41814 \je/dct/un1_tmp6_cry_10_0_RNO_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4069 ( input C1, B0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dct/un1_tmp6_cry_16_0_RNO ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41816 \je/dct/un1_tmp6_cry_14_0_RNO ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4076 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/dct/dctdu_w_d_RNO_4_cZ[8] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \je/dct/dctdu_w_d_RNO_4_cZ[17] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4095 ( input DI1, D1, B1, A1, D0, C0, B0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40372 \je/dct/tmp_du[1]_RNO_cZ[17] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40879 \je/dct/dctdu_w_d_RNO_0_cZ[17] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][17].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4097 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \je/dct/dctdu_w_d_RNO_4_cZ[2] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \je/dct/dctdu_w_d_RNO_1_cZ[17] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4099 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40171 \je/dct/dctdu_w_d_RNO_1_cZ[15] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40879 \je/dct/dctdu_w_d_RNO_0_cZ[16] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4101 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/dct/dctdu_w_d_RNO_4_cZ[6] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40881 \je/dct/dctdu_w_d_RNO_1_cZ[16] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4103 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \je/dct/dctdu_w_d_RNO_0_cZ[9] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40905 \je/dct/dctdu_w_d_RNO_0_cZ[15] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4107 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \je/dct/dctdu_w_d_RNO_1_cZ[14] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \je/dct/dctdu_w_d_RNO_0_cZ[14] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4111 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41801 \je/dct/dctdu_w_d_RNO_0_cZ[12] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40908 \je/dct/dctdu_w_d_RNO_0_cZ[13] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4113 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41090 \je/dct/dctdu_w_d_RNO_0_cZ[10] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \je/dct/dctdu_w_d_RNO_1_cZ[13] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4117 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/dct/dctdu_w_d_RNO_1_cZ[10] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \je/dct/dctdu_w_d_RNO_1_cZ[12] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4119 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \je/dct/dctdu_w_d_RNO_1_cZ[11] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40923 \je/dct/dctdu_w_d_RNO_0_cZ[11] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4129 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41087 \je/dct/dctdu_w_d_RNO_0_cZ[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \je/dct/dctdu_w_d_RNO_1_cZ[9] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4131 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/dct/dctdu_w_d_RNO_1_cZ[8] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40909 \je/dct/dctdu_w_d_RNO_0_cZ[8] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4135 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \je/dct/dctdu_w_d_RNO_1_cZ[1] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \je/dct/dctdu_w_d_RNO_0_cZ[7] ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4137 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/dct/dctdu_w_d_RNO_0_cZ[1] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \je/dct/dctdu_w_d_RNO_1_cZ[7] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4139 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/dct/dctdu_w_d_RNO_1_cZ[0] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/dct/dctdu_w_d_RNO_0_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4141 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \je/dct/dctdu_w_d_RNO_4_cZ[14] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \je/dct/dctdu_w_d_RNO_1_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4143 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41646 \je/dct/dctdu_w_d_RNO_4_cZ[5] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \je/dct/dctdu_w_d_RNO_0_cZ[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4145 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41646 \je/dct/dctdu_w_d_RNO_4_cZ[13] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \je/dct/dctdu_w_d_RNO_1_cZ[5] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4147 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41646 \je/dct/dctdu_w_d_RNO_4_cZ[12] ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40908 \je/dct/dctdu_w_d_RNO_0_cZ[4] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4149 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41353 \je/dct/dctdu_w_d_RNO_4_cZ[11] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \je/dct/dctdu_w_d_RNO_1_cZ[4] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4151 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \je/dct/dctdu_w_d_RNO_4_cZ[10] ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40908 \je/dct/dctdu_w_d_RNO_0_cZ[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4153 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40147 \je/dct/dctdu_w_d_RNO_4_cZ[9] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 \je/dct/dctdu_w_d_RNO_1_cZ[3] ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4155 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/dct/dctdu_w_d_RNO_4_cZ[7] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \je/dct/dctdu_w_d_RNO_0_cZ[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4157 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41360 \je/dct/dctdu_w_d_RNO_4_cZ[15] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \je/dct/dctdu_w_d_RNO_1_cZ[2] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4164 ( input DI1, D1, C1, B1, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41862 \je/dct/tmp_du[1]_RNO_cZ[0] ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \je/dct/un1_tmp_du[6]_1_cry_0_0_RNO_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \je/dct/tmp_du_Z[1][0].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41862 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4167 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41434 \je/dct/dctdu_w_d_RNO_4_cZ[4] ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \je/dct/dctdu_w_d_RNO_4_cZ[16] ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4182 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41863 \jdts/addr_lsb_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41030 \jdts/addr_lsb_RNO_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/addr_lsb_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41863 ( input A, B, C, D, output Z );

  LUT4 #("0x7D80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4187 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41864 \jdts/row_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41865 \jdts.row_cnt_RNIMS824[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jdts/row_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41864 ( input A, B, C, D, output Z );

  LUT4 #("0x006C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41865 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4188 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41866 \jdts/col_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41867 \jdts.col_cnt_RNINGED[0] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jdts/col_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41866 ( input A, B, C, D, output Z );

  LUT4 #("0x0708") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41867 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4189 ( input D0, C0, B0, A0, output F0 );

  lut41868 \jdts/c_state_ns_3_0_.m35_e_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41868 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41540 \jdts/c_state_ns_3_0_.m35_e_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41869 \jdts/c_state_ns_3_0_.m35_e_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41869 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4191 ( input B0, A0, output F0 );
  wire   GNDI;

  lut41818 \je/img_col_RNILFTM[6] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4193 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41870 \esp32_spi/addr_data_flag_RNO ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41871 \esp32_spi/bit_cnt_RNII3T8[2] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \esp32_spi/addr_data_flag_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41870 ( input A, B, C, D, output Z );

  LUT4 #("0x00FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41871 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4194 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41872 \yty/raw_rd_done_9_cZ ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41873 \esp32_spi/sclk_reg_RNIHGE[1] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41872 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41873 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4195 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41874 \yty/row_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41875 \yty/row_cnt_RNIBSIA[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/row_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41874 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41875 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4197 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41876 \yty/img_col_RNO[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41877 \yty/img_col_RNIGNFH[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \yty/img_col_Z[8].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41876 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41877 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4198 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41878 \yty/img_y_RNO[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41879 \yty/img_row_RNO_0[7] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \yty/img_y_Z[7].ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41878 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41879 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4200 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41880 \je.img_done_reg_RNO ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41881 \jedw/col_idx_RNIOUVNJ[6] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/img_done_reg_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41880 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41881 ( input A, B, C, D, output Z );

  LUT4 #("0x8CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4201 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41217 \je/wb_bit_buf_RNO_0[16] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41046 \je/c_state_ns_5_0_.m269_e ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4203 ( input B0, A0, output F0 );
  wire   GNDI;

  lut41818 \je/c_state_ns_5_0_.m89_e ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4204 ( input B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41882 \je/c_state_ns_5_0_.m190_e ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41030 \je/c_state_ns_5_0_.m85_e ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41882 ( input A, B, C, D, output Z );

  LUT4 #("0x1111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4207 ( input DI1, C1, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 SLICE_4207_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 \yty/ff_din_esr_RNO_1_cZ[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \yty/yuyv_esr_Z[30].ff_inst ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4210 ( input D0, C0, B0, A0, output F0 );

  lut41883 \je/c_state_ns_5_0_.m62_e_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41883 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4213 ( input D0, C0, B0, A0, output F0 );

  lut41884 \je/dct/un1_tmp_du[3]_2_s_17_0_RNO ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41884 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4216 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41885 \je/dct/tmp_du_w_idx_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41886 \je/dct/tmp_du_w_idx_RNIP2633_6[1] ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \je/dct/tmp_du_w_idx_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41885 ( input A, B, C, D, output Z );

  LUT4 #("0xBA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41886 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4222 ( input DI1, D1, B1, A1, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40337 \je/un5_QNT_DU.QNT_DU_ret_415_RNO ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40407 \je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[13] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_415_Z.ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4223 ( input C1, C0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/wb_bit_cnt_sbtinv[2] ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41811 \je/wb_bit_cnt_sbtinv[1] ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4225 ( input A0, output F0 );
  wire   GNDI;

  lut40012 href_ibuf_RNIA7E2( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4226 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41053 q_href_RNO( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41030 q_href_RNO_0( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \q_href_Z.ff_inst ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_4230 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut41887 \yty/raw_rd_done_8_cZ ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41887 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4232 ( input DI1, C1, B1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40223 \esp32_spi.rd_addr_reg_RNO[16] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41035 \yty/raw_rd_done_10_cZ ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \esp32_spi/rd_addr_reg_Z[16].ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4236 ( input C1, A1, A0, output F0, F1 );
  wire   GNDI;

  lut41217 \je/un5_QNT_DU.I_9_6_and_lofx ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dctdu_ram_do_sbtinv[7] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4237 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41888 \jedw/col_cnt_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \je/un5_QNT_DU.I_9_5_and ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jedw/col_cnt_Z[2].ff_inst ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41888 ( input A, B, C, D, output Z );

  LUT4 #("0x4C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41517 \jedw/col_idx_RNIE2CN[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41889 \je/un5_QNT_DU.I_9_4_and ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41889 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4240 ( input D0, C0, B0, A0, output F0 );

  lut41890 \je/c_state_ns_5_0_.m62_e_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41890 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4241 ( input D0, C0, B0, A0, output F0 );

  lut41056 \je/img_row_RNISJH5[3] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4243 ( input D0, C0, B0, A0, output F0 );

  lut41787 \je/img_col_RNIAM7A1[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4245 ( input D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41891 \je.un1_wb_bc_tmp_cry_3_0_RNO_cZ ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41524 \je/c_state_ns_5_0_.m181_e_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41891 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4247 ( input D0, A0, output F0 );
  wire   GNDI;

  lut41892 \je/c_state_ns_5_0_.m81_e ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41892 ( input A, B, C, D, output Z );

  LUT4 #("0x0055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4248 ( input C0, A0, output F0 );
  wire   GNDI;

  lut41030 \je/wb_bb_tmp_RNIJ7BB[23] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4249 ( input D0, B0, output F0 );
  wire   GNDI;

  lut41220 \je/c_state_ns_5_0_.m70_e ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4252 ( input B0, A0, output F0 );
  wire   GNDI;

  lut41893 \je/c_state_ns_5_0_.N_5_i_i_x2 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41893 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4253 ( input A0, output F0 );
  wire   GNDI;

  lut40012 \je/wb_bit_cnt_RNI3E4C[3] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4254 ( input DI1, D1, C1, B1, D0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41894 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNO ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41895 \je/un5_QNT_DU.if_generate_plus.mult1_un17_sum_1_m[3] ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41894 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41895 ( input A, B, C, D, output Z );

  LUT4 #("0xDD22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4256 ( input DI1, D1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41090 SLICE_4256_K1( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41896 \je/un5_QNT_DU.if_generate_plus.mult1_un66_sum_axb_2_lofx ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_8_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41896 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4257 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40171 SLICE_4257_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41897 \je/un5_QNT_DU.if_generate_plus.mult1_un66_sum_axb_3_lofx ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_3_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41897 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4258 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40164 SLICE_4258_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41898 \je/un5_QNT_DU.QNT_DU_ret_1_RNIR9I5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_2_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41898 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4259 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40080 SLICE_4259_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41899 \je/un5_QNT_DU.QNT_DU_ret_7_RNI9BI5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_8_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41899 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4260 ( input DI1, D1, B1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40315 SLICE_4260_K1( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41587 \je/un5_QNT_DU.QNT_DU_ret_5_RNIUCI5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_6_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4261 ( input DI1, A1, D0, C0, B0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40004 SLICE_4261_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41900 \je/un5_QNT_DU.QNT_DU_ret_3_RNISDI5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \je/un5_QNT_DU.QNT_DU_ret_431_Z.ff_inst ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41900 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4262 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41433 SLICE_4262_K1( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41901 \je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIO1UEPM3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \je/QNT_DU_ret_1_Z.ff_inst ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41901 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4263 ( input B0, output F0 );
  wire   GNDI;

  lut41810 \je/un1_wb_bc_tmp_cry_0_0_RNO_cZ ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4266 ( input B0, output F0 );
  wire   GNDI;

  lut41816 \je/dct/tmp11_sbtinv[0] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4267 ( input B0, output F0 );
  wire   GNDI;

  lut41816 \je/dct/tmp11_sbtinv[1] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4268 ( input D1, A0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dct/tmp11_sbtinv[3] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dct/tmp11_sbtinv[2] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4270 ( input A1, B0, output F0, F1 );
  wire   GNDI;

  lut41860 \je/dct/tmp11_sbtinv[16] ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41816 \je/dct/tmp11_sbtinv[4] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4271 ( input C1, B0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dct/tmp2_sbtinv[10] ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41816 \je/dct/tmp11_sbtinv[5] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4273 ( input D0, output F0 );
  wire   GNDI;

  lut41814 \je/dct/tmp11_sbtinv[7] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4276 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dct/tmp11_sbtinv[10] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4277 ( input C1, B0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dct/tmp11_sbtinv[17] ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41816 \je/dct/tmp11_sbtinv[11] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4278 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dct/tmp11_sbtinv[12] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4279 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dct/tmp11_sbtinv[13] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4280 ( input B1, C0, output F0, F1 );
  wire   GNDI;

  lut41861 \je/dct/tmp2_sbtinv[3] ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41811 \je/dct/tmp11_sbtinv[14] ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4284 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dct/tmp2_sbtinv[12] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41814 \je/dct/tmp2_sbtinv[0] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4285 ( input D1, A0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dct/tmp2_sbtinv[14] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dct/tmp2_sbtinv[1] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4286 ( input B1, A0, output F0, F1 );
  wire   GNDI;

  lut41861 \je/dct/tmp2_sbtinv[6] ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41812 \je/dct/tmp2_sbtinv[2] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4288 ( input B0, output F0 );
  wire   GNDI;

  lut41816 \je/dct/tmp2_sbtinv[4] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4289 ( input A1, B0, output F0, F1 );
  wire   GNDI;

  lut41860 \je/dct/tmp2_sbtinv[7] ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41816 \je/dct/tmp2_sbtinv[5] ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4292 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dct/tmp2_sbtinv[13] ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41814 \je/dct/tmp2_sbtinv[8] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4293 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut41045 \je/dct/tmp2_sbtinv[15] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41814 \je/dct/tmp2_sbtinv[9] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4295 ( input A0, output F0 );
  wire   GNDI;

  lut41812 \je/dct/tmp2_sbtinv[11] ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4300 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut41197 \je/dct/tmp2_sbtinv[17] ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41814 \je/dct/tmp2_sbtinv[16] ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4305 ( input D0, A0, output F0 );
  wire   GNDI;

  lut41085 \jedw/row_idx_RNIP89M[0] ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4310 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41902 \jdts/c_state_ns_3_0_.m19_e_4 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41903 \jdts/c_state_ns_3_0_.m19_e_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41902 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41903 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41904 \u_OV7670_Controller/LUT/sreg_ret_16_RNIIITJ ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41905 \u_OV7670_Controller/LUT/sreg_ret_10_RNIQHTJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41904 ( input A, B, C, D, output Z );

  LUT4 #("0xFF53") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41905 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4315 ( input D0, C0, B0, A0, output F0 );

  lut41906 \u_OV7670_Controller/LUT/sreg_ret_20_RNIULTJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41906 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4316 ( input D0, C0, B0, A0, output F0 );

  lut41907 \u_OV7670_Controller/LUT/sreg_ret_22_RNI6MTJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41907 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4317 ( input D0, C0, B0, A0, output F0 );

  lut41908 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_RNIOKHL ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41908 ( input A, B, C, D, output Z );

  LUT4 #("0xCFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4318 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41909 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_7_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 \u_OV7670_Controller/LUT/sreg_ret_6_RNIEK9A1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_7_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41909 ( input A, B, C, D, output Z );

  LUT4 #("0xA303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4319 ( input D0, C0, B0, A0, output F0 );

  lut41910 \u_OV7670_Controller/LUT/sreg_ret_8_RNIMK9A1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41910 ( input A, B, C, D, output Z );

  LUT4 #("0xAEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4320 ( input D0, C0, B0, A0, output F0 );

  lut41911 \u_OV7670_Controller/LUT/sreg_ret_2_RNIUJ9A1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41911 ( input A, B, C, D, output Z );

  LUT4 #("0xDFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4321 ( input D0, C0, B0, A0, output F0 );

  lut41912 \u_OV7670_Controller/LUT/sreg_ret_12_RNI2ITJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41912 ( input A, B, C, D, output Z );

  LUT4 #("0xF1FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4322 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40061 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_15_RNO ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41913 \u_OV7670_Controller/LUT/sreg_ret_14_RNIAITJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_15_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41913 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41914 \u_OV7670_Controller/LUT/sreg_ret_4_RNI6K9A1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41915 \u_OV7670_Controller/LUT/sreg_ret_18_RNIQITJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41914 ( input A, B, C, D, output Z );

  LUT4 #("0xF1FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41915 ( input A, B, C, D, output Z );

  LUT4 #("0xDDCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4324 ( input D0, C0, B0, A0, output F0 );

  lut41916 \u_OV7670_Controller/LUT/sreg_ret_26_RNIMMTJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41916 ( input A, B, C, D, output Z );

  LUT4 #("0xAFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4327 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41917 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_25_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41918 \u_OV7670_Controller/LUT/sreg_ret_24_RNIEMTJ ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20522 \u_OV7670_Controller/LUT/sreg_3_15_0_.sreg_ret_25_Z.ff_inst ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41917 ( input A, B, C, D, output Z );

  LUT4 #("0x1510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41918 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4328 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41919 \u_OV7670_Controller/I2C/divider_RNO_cZ[7] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41920 \u_OV7670_Controller/I2C/sioc_temp_RNO_2 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \u_OV7670_Controller/I2C/divider_Z[7].ff_inst ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41919 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41920 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4329 ( output F0 );
  wire   GNDI;

  lut41921 GND_cZ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41921 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4330 ( output F0 );
  wire   GNDI;

  lut41922 VCC_cZ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41922 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cam_buf_u_spram0_vfb_b_inst ( input ADDRESS13, ADDRESS12, ADDRESS11, 
    ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, 
    ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, 
    DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, 
    DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, 
    MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, POWEROFF_N, output 
    DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, 
    DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, 
    DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \cam_buf/u_spram0.vfb_b_inst ( .ADDRESS13(ADDRESS13_dly), 
    .ADDRESS12(ADDRESS12_dly), .ADDRESS11(ADDRESS11_dly), 
    .ADDRESS10(ADDRESS10_dly), .ADDRESS9(ADDRESS9_dly), 
    .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), .ADDRESS6(ADDRESS6_dly), 
    .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), .ADDRESS3(ADDRESS3_dly), 
    .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), .ADDRESS0(ADDRESS0_dly), 
    .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), .DATAIN13(DATAIN13_dly), 
    .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), .DATAIN10(DATAIN10_dly), 
    .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), .DATAIN7(DATAIN7_dly), 
    .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), .DATAIN4(DATAIN4_dly), 
    .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), .DATAIN1(DATAIN1_dly), 
    .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module VFB_B_B ( input ADDRESS13, ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, 
    ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, 
    ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, DATAIN12, DATAIN11, 
    DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, 
    DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, 
    WREN, CHIPSELECT, CLOCK, RDMARGINEN, RDMARGIN3, RDMARGIN2, RDMARGIN1, 
    RDMARGIN0, STANDBY, SLEEP, POWEROFF_N, TEST, output DATAOUT15, DATAOUT14, 
    DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, 
    DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );

  VFB_B INST10( .ADDRESS13(ADDRESS13), .ADDRESS12(ADDRESS12), 
    .ADDRESS11(ADDRESS11), .ADDRESS10(ADDRESS10), .ADDRESS9(ADDRESS9), 
    .ADDRESS8(ADDRESS8), .ADDRESS7(ADDRESS7), .ADDRESS6(ADDRESS6), 
    .ADDRESS5(ADDRESS5), .ADDRESS4(ADDRESS4), .ADDRESS3(ADDRESS3), 
    .ADDRESS2(ADDRESS2), .ADDRESS1(ADDRESS1), .ADDRESS0(ADDRESS0), 
    .DATAIN15(DATAIN15), .DATAIN14(DATAIN14), .DATAIN13(DATAIN13), 
    .DATAIN12(DATAIN12), .DATAIN11(DATAIN11), .DATAIN10(DATAIN10), 
    .DATAIN9(DATAIN9), .DATAIN8(DATAIN8), .DATAIN7(DATAIN7), .DATAIN6(DATAIN6), 
    .DATAIN5(DATAIN5), .DATAIN4(DATAIN4), .DATAIN3(DATAIN3), .DATAIN2(DATAIN2), 
    .DATAIN1(DATAIN1), .DATAIN0(DATAIN0), .MASKWREN3(MASKWREN3), 
    .MASKWREN2(MASKWREN2), .MASKWREN1(MASKWREN1), .MASKWREN0(MASKWREN0), 
    .WREN(WREN), .CHIPSELECT(CHIPSELECT), .CLOCK(CLOCK), 
    .RDMARGINEN(RDMARGINEN), .RDMARGIN3(RDMARGIN3), .RDMARGIN2(RDMARGIN2), 
    .RDMARGIN1(RDMARGIN1), .RDMARGIN0(RDMARGIN0), .STANDBY(STANDBY), 
    .SLEEP(SLEEP), .POWEROFF_N(POWEROFF_N), .TEST(TEST), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
endmodule

module cam_buf_u_spram1_vfb_b_inst ( input ADDRESS13, ADDRESS12, ADDRESS11, 
    ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, 
    ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, 
    DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, 
    DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, 
    MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, POWEROFF_N, output 
    DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, 
    DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, 
    DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \cam_buf/u_spram1.vfb_b_inst ( .ADDRESS13(ADDRESS13_dly), 
    .ADDRESS12(ADDRESS12_dly), .ADDRESS11(ADDRESS11_dly), 
    .ADDRESS10(ADDRESS10_dly), .ADDRESS9(ADDRESS9_dly), 
    .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), .ADDRESS6(ADDRESS6_dly), 
    .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), .ADDRESS3(ADDRESS3_dly), 
    .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), .ADDRESS0(ADDRESS0_dly), 
    .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), .DATAIN13(DATAIN13_dly), 
    .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), .DATAIN10(DATAIN10_dly), 
    .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), .DATAIN7(DATAIN7_dly), 
    .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), .DATAIN4(DATAIN4_dly), 
    .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), .DATAIN1(DATAIN1_dly), 
    .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module cam_buf_u_spram2_vfb_b_inst ( input ADDRESS13, ADDRESS12, ADDRESS11, 
    ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, 
    ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, 
    DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, 
    DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, 
    MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, POWEROFF_N, output 
    DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, 
    DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, 
    DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \cam_buf/u_spram2.vfb_b_inst ( .ADDRESS13(ADDRESS13_dly), 
    .ADDRESS12(ADDRESS12_dly), .ADDRESS11(ADDRESS11_dly), 
    .ADDRESS10(ADDRESS10_dly), .ADDRESS9(ADDRESS9_dly), 
    .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), .ADDRESS6(ADDRESS6_dly), 
    .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), .ADDRESS3(ADDRESS3_dly), 
    .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), .ADDRESS0(ADDRESS0_dly), 
    .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), .DATAIN13(DATAIN13_dly), 
    .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), .DATAIN10(DATAIN10_dly), 
    .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), .DATAIN7(DATAIN7_dly), 
    .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), .DATAIN4(DATAIN4_dly), 
    .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), .DATAIN1(DATAIN1_dly), 
    .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module cam_buf_u_spram3_vfb_b_inst ( input ADDRESS13, ADDRESS12, ADDRESS11, 
    ADDRESS10, ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, 
    ADDRESS3, ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, 
    DATAIN12, DATAIN11, DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, 
    DATAIN4, DATAIN3, DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, 
    MASKWREN1, MASKWREN0, WREN, CHIPSELECT, CLOCK, POWEROFF_N, output 
    DATAOUT15, DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, 
    DATAOUT8, DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, 
    DATAOUT1, DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \cam_buf/u_spram3.vfb_b_inst ( .ADDRESS13(ADDRESS13_dly), 
    .ADDRESS12(ADDRESS12_dly), .ADDRESS11(ADDRESS11_dly), 
    .ADDRESS10(ADDRESS10_dly), .ADDRESS9(ADDRESS9_dly), 
    .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), .ADDRESS6(ADDRESS6_dly), 
    .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), .ADDRESS3(ADDRESS3_dly), 
    .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), .ADDRESS0(ADDRESS0_dly), 
    .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), .DATAIN13(DATAIN13_dly), 
    .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), .DATAIN10(DATAIN10_dly), 
    .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), .DATAIN7(DATAIN7_dly), 
    .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), .DATAIN4(DATAIN4_dly), 
    .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), .DATAIN1(DATAIN1_dly), 
    .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module yty_un4_addr_reg_muladd_0_9_0_ ( input CE, A7, A6, A5, A4, A3, A2, A1, 
    A0, B2, B0, D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, output O9, O8, O7, O6, 
    O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \yty/un4_addr_reg_muladd_0[9:0] ( .CLK(GNDI), .CE(CE), .C15(GNDI), 
    .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), 
    .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), 
    .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), .A13(GNDI), 
    .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(GNDI), 
    .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), 
    .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), .B4(GNDI), .B3(GNDI), .B2(B2), 
    .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), 
    .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), 
    .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(D2), .D1(D1), .D0(D0), .AHOLD(AHOLD), 
    .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), .IRSTTOP(GNDI), 
    .IRSTBOT(GNDI), .ORSTTOP(GNDI), .ORSTBOT(GNDI), .OLOADTOP(GNDI), 
    .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), 
    .OHOLDBOT(GNDI), .CI(GNDI), .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), 
    .O30(), .O29(), .O28(), .O27(), .O26(), .O25(), .O24(), .O23(), .O22(), 
    .O21(), .O20(), .O19(), .O18(), .O17(), .O16(), .O15(), .O14(), .O13(), 
    .O12(), .O11(), .O10(), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), 
    .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(O0), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
    (D2 => O9) = (0:0:0,0:0:0);
    (D2 => O8) = (0:0:0,0:0:0);
    (D2 => O7) = (0:0:0,0:0:0);
    (D2 => O6) = (0:0:0,0:0:0);
    (D2 => O5) = (0:0:0,0:0:0);
    (D2 => O4) = (0:0:0,0:0:0);
    (D2 => O3) = (0:0:0,0:0:0);
    (D2 => O2) = (0:0:0,0:0:0);
    (D1 => O9) = (0:0:0,0:0:0);
    (D1 => O8) = (0:0:0,0:0:0);
    (D1 => O7) = (0:0:0,0:0:0);
    (D1 => O6) = (0:0:0,0:0:0);
    (D1 => O5) = (0:0:0,0:0:0);
    (D1 => O4) = (0:0:0,0:0:0);
    (D1 => O3) = (0:0:0,0:0:0);
    (D1 => O2) = (0:0:0,0:0:0);
    (D1 => O1) = (0:0:0,0:0:0);
    (D0 => O9) = (0:0:0,0:0:0);
    (D0 => O8) = (0:0:0,0:0:0);
    (D0 => O7) = (0:0:0,0:0:0);
    (D0 => O6) = (0:0:0,0:0:0);
    (D0 => O5) = (0:0:0,0:0:0);
    (D0 => O4) = (0:0:0,0:0:0);
    (D0 => O3) = (0:0:0,0:0:0);
    (D0 => O2) = (0:0:0,0:0:0);
    (D0 => O1) = (0:0:0,0:0:0);
    (D0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.A_REG = "0b0";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b10";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b1";
  defparam INST10.BOTOUTPUT_SELECT = "0b00";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.B_SIGNED = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b10";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b10";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b1";
  defparam INST10.TOPOUTPUT_SELECT = "0b00";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
endmodule

module yty_yuv_fifo_fifo_fifo_0_0_cZ_ebr_inst ( input RADDR8, RADDR7, RADDR6, 
    RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA14, WDATA12, WDATA10, 
    WDATA8, WDATA6, WDATA4, WDATA2, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI, RADDR8_dly, RCLK_dly, RADDR7_dly, RADDR6_dly, RADDR5_dly, 
         RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, 
         WADDR8_dly, WCLK_dly, WADDR7_dly, WADDR6_dly, WADDR5_dly, WADDR4_dly, 
         WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA14_dly, 
         WDATA12_dly, WDATA10_dly, WDATA8_dly, WDATA6_dly, WDATA4_dly, 
         WDATA2_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B_B \yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(WADDR8_dly), 
    .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(WDATA14_dly), 
    .WDATA13(GNDI), .WDATA12(WDATA12_dly), .WDATA11(GNDI), 
    .WDATA10(WDATA10_dly), .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(GNDI), 
    .WDATA6(WDATA6_dly), .WDATA5(GNDI), .WDATA4(WDATA4_dly), .WDATA3(GNDI), 
    .WDATA2(WDATA2_dly), .WDATA1(GNDI), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(), .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), 
    .RDATA11(), .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), 
    .RDATA6(RDATA6), .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), 
    .RDATA1(), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "8";
  defparam INST10.DATA_WIDTH_W = "8";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module je_ram_rom_header_rom_data_2_0_0_cZ_ebr_inst ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B1923 \je/ram_rom/header_rom_data_2_0_0_cZ.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B1923 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "4";
  defparam INST10.DATA_WIDTH_W = "4";

    defparam INST10.INIT_0 = "0x6003244406620625060320642152704143365230246424420424153110645173";

    defparam INST10.INIT_1 = "0x2471241624100277027042524215402225642442341517330264024242416024";

    defparam INST10.INIT_2 = "0x2531305621414362432443030745146225252502205502734360421742110477";

    defparam INST10.INIT_3 = "0x3161604260145332176516531615143230753142714052365320164607500537";

    defparam INST10.INIT_4 = "0x7115532207650743070505220075206160426114422216751653171404231174";

    defparam INST10.INIT_5 = "0x0321030247450122012420752007214003230324025656000122417074646153";

    defparam INST10.INIT_6 = "0x0122012001022120210221000322032013031211112301203021210321011223";

    defparam INST10.INIT_7 = "0x2102210003220320030203000122012001022120210221000322032003020300";

    defparam INST10.INIT_8 = "0x0100010001000102010201020102010201020102010201020122010001022120";

    defparam INST10.INIT_9 = "0x0000100220232020200231110322032003020300012201200102010001000100";

    defparam INST10.INIT_A = "0x0001032211310003000102110201020302320200002302010211002000031020";

    defparam INST10.INIT_B = "0x0022000200020222000200030021022100030003020303010003002200200012";

    defparam INST10.INIT_C = "0x0202000010311032102330020113011201030102003102102001000200200020";

    defparam INST10.INIT_D = "0x0223132120212002200003220102030301030211030002302031001300210030";

    defparam INST10.INIT_E = "0x2012211102230221021303100023202120032010032302210302202020132010";

    defparam INST10.INIT_F = "0x2102200002230230030302010023203020133000022302210203021001222021";
endmodule

module je_ram_rom_header_rom_data_2_0_1_cZ_ebr_inst ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B1924 \je/ram_rom/header_rom_data_2_0_1_cZ.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B1924 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "4";
  defparam INST10.DATA_WIDTH_W = "4";

    defparam INST10.INIT_0 = "0x4020402040204020402040024102054605460546044504443554177717651573";

    defparam INST10.INIT_1 = "0x4240424042404240424042044204420450264026512751374026402640224020";

    defparam INST10.INIT_2 = "0x4620462046204264426442644264426442464246424642464242424242424242";

    defparam INST10.INIT_3 = "0x6440640564056404640464046404640446264626462246224622462246224622";

    defparam INST10.INIT_4 = "0x6464646464656465646564656465644764436443644364426442644264436442";

    defparam INST10.INIT_5 = "0x2200220022442200220420222026202320232023202320232023642764656465";

    defparam INST10.INIT_6 = "0x2221222122212203220322032203220322022202220222032200220022002200";

    defparam INST10.INIT_7 = "0x2223222322232223222322232223222322232221222122212221222122212221";

    defparam INST10.INIT_8 = "0x0001000100010001000100010001000100010001000100010001000100012223";

    defparam INST10.INIT_9 = "0x0000000200010000110011110001000100010001000100010001000100010001";

    defparam INST10.INIT_A = "0x0000132211110000000100000000000100000000000100000000010000001100";

    defparam INST10.INIT_B = "0x0002022202200000020202000002000000220020000000000002000000001010";

    defparam INST10.INIT_C = "0x0002222302020022002000002200202220202002020000020000200000220020";

    defparam INST10.INIT_D = "0x0020013100020002000200022222002022200022002000020000220202220220";

    defparam INST10.INIT_E = "0x0210020003100301020102000300003300320023002200230022002000200020";

    defparam INST10.INIT_F = "0x0230133113210321022113201231030202120202121212031202021302030311";
endmodule

module je_ram_rom_acht_bb_rom_data_2_0_0_cZ_ebr_inst ( input RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B1925 \je/ram_rom/acht_bb_rom_data_2_0_0_cZ.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B1925 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "8";
  defparam INST10.DATA_WIDTH_W = "8";

    defparam INST10.INIT_0 = "0x303F303F303F303F303F5A6F427BD0F630AA3001140C180EA02578323433101B";

    defparam INST10.INIT_1 = "0x303F303F303F303F303F273F8B3F973FBB3FF66FC0F0D4FC68551C09A40F303F";

    defparam INST10.INIT_2 = "0x303F303F303F303F303F933FEF3FE33F5F3F533F2A6AE0CFCCF36CFFA00C303F";

    defparam INST10.INIT_3 = "0x303F303F303F303F303FEB3FF73F5B3F073F2B3F373FCE6FB8DB98FD0406303F";

    defparam INST10.INIT_4 = "0x303F303F303F303F303FEB3FF73F5B3F073F2B3F373F9B3FC73F60F60803303F";

    defparam INST10.INIT_5 = "0x303F303F303F303F303FEB3FF73F5B3F073F2B3F373F9B3FC73F9CF10401303F";

    defparam INST10.INIT_6 = "0x303F303F303F303F303FEB3FF73F5B3F073F2B3F373F9B3FC73FC4DA1C00303F";

    defparam INST10.INIT_7 = "0x303F303F303F303F303FEB3FF73F5B3F073F2B3F373F9B3FC73F98DA00AA303F";

    defparam INST10.INIT_8 = "0x303F303F303F303F303FEF3FE33F5F3F533F2F3F233F9F3F933F659534FD303F";

    defparam INST10.INIT_9 = "0x303F303F303F303F303F933FEF3FE33F5F3F533F2F3F233F9F3F933F6CFC303F";

    defparam INST10.INIT_A = "0x303F303F303F303F303F9F3F933FEF3FE33F5F3F533F2F3F233F9F3F10FC303F";

    defparam INST10.INIT_B = "0x303F303F303F303F303F233F9F3F933FEF3FE33F5F3F533F2F3F233F3CF6303F";

    defparam INST10.INIT_C = "0x303F303F303F303F303F2F3F233F9F3F933FEF3FE33F5F3F533F2F3F00F6303F";

    defparam INST10.INIT_D = "0x303F303F303F303F303F533F2F3F233F9F3F933FEF3FE33F5F3F533F34F0303F";

    defparam INST10.INIT_E = "0x303F303F303F303F303FF73F5B3F073F2B3F373F9B3FC73FEB3FF73F1A6B303F";

    defparam INST10.INIT_F = "0x303F303F303F303F303FC33FFF3FF33F0F3F033F3F3F333FCF3FC33FAE6A28F1";
endmodule

module je_ram_rom_acht_bb_rom_data_2_0_1_cZ_ebr_inst ( input RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, 
    output RDATA14, RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B1926 \je/ram_rom/acht_bb_rom_data_2_0_1_cZ.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B1926 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "8";
  defparam INST10.DATA_WIDTH_W = "8";

    defparam INST10.INIT_0 = "0xFC00FC00FC00FC00FC0003544354D3FCFEFFFCBFFC0FFC07FC01FC00FC00FC02";

    defparam INST10.INIT_1 = "0xFC00FC00FC00FC00FC000303030103010301035403FCF3FCFDFEFC1FFC03FC00";

    defparam INST10.INIT_2 = "0xFC00FC00FC00FC00FC0003060303030303030303034203FCC3FCFFFEFC0FFC00";

    defparam INST10.INIT_3 = "0xFC00FC00FC00FC00FC00030C030C030C030C030C030C035643FDF7FDFC2FFC00";

    defparam INST10.INIT_4 = "0xFC00FC00FC00FC00FC00030F030F030F030F030F030F030D030CD3FEFC3FFC00";

    defparam INST10.INIT_5 = "0xFC00FC00FC00FC00FC00033003300330033003300330031A030F43FDFCBFFC00";

    defparam INST10.INIT_6 = "0xFC00FC00FC00FC00FC000333033303330333033303330331033003FCFCFFFC00";

    defparam INST10.INIT_7 = "0xFC00FC00FC00FC00FC00033C033C033C033C033C033C0336033303FDFEFFFC00";

    defparam INST10.INIT_8 = "0xFC00FC00FC00FC00FC00033F033F033F033F033F033F033D033D0394F7FFFC00";

    defparam INST10.INIT_9 = "0xFC00FC00FC00FC00FC0003C103C003C003C003C003C003C0036A036AF3FEFC00";

    defparam INST10.INIT_A = "0xFC00FC00FC00FC00FC0003C603C603C303C303C303C303C303C303C1F3FFFC00";

    defparam INST10.INIT_B = "0xFC00FC00FC00FC00FC0003CF03CD03CD03CC03CC03CC03CC03CC03CCD3FFFC00";

    defparam INST10.INIT_C = "0xFC00FC00FC00FC00FC0003F003F003DA03DA03CF03CF03CF03CF03CFD3FFFC00";

    defparam INST10.INIT_D = "0xFC00FC00FC00FC00FC0003F303F303F303F103F103F003F003F003F003FFFC00";

    defparam INST10.INIT_E = "0xFC00FC00FC00FC00FC0003FC03FC03FC03FC03FC03F603F303F303F303F2FC00";

    defparam INST10.INIT_F = "0xFC00FC00FC00FC00FC0003FF03FF03FF03FF03FF03FF03FF03FC03FC03E843FF";
endmodule

module je_ram_rom_acht_bb_rom_data_2_0_2_cZ_ebr_inst ( input RADDR8, RADDR7, 
    RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, 
    output RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI;

  EBR_B1927 \je/ram_rom/acht_bb_rom_data_2_0_2_cZ.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(RDATA8), 
    .RDATA7(), .RDATA6(RDATA6), .RDATA5(), .RDATA4(RDATA4), .RDATA3(), 
    .RDATA2(RDATA2), .RDATA1(), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B1927 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "8";
  defparam INST10.DATA_WIDTH_W = "8";

    defparam INST10.INIT_0 = "0x03F003F003F003F003F0015B015A03F003F003F003F003F003F003F003F003F0";

    defparam INST10.INIT_1 = "0x03F003F003F003F003F0000F000F000F000F015B03F003F003F003F003F003F0";

    defparam INST10.INIT_2 = "0x03F003F003F003F003F0000F000F000F000F000F010F03F303F003F003F003F0";

    defparam INST10.INIT_3 = "0x03F003F003F003F003F0000F000F000F000F000F000F015B03F203F003F003F0";

    defparam INST10.INIT_4 = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F03F003F003F0";

    defparam INST10.INIT_5 = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F03F003F003F0";

    defparam INST10.INIT_6 = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F03F203F003F0";

    defparam INST10.INIT_7 = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F03F203F003F0";

    defparam INST10.INIT_8 = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F020F03F003F0";

    defparam INST10.INIT_9 = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F000F03F003F0";

    defparam INST10.INIT_A = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F000F03F003F0";

    defparam INST10.INIT_B = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F000F03F003F0";

    defparam INST10.INIT_C = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F000F03F003F0";

    defparam INST10.INIT_D = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F000F03F003F0";

    defparam INST10.INIT_E = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F000F014F03F0";

    defparam INST10.INIT_F = "0x03F003F003F003F003F0000F000F000F000F000F000F000F000F000F010F03F0";
endmodule

module je_ram_rom_zzidx_rom_data_2_0_0_ebr_inst ( input RADDR5, RADDR4, RADDR3, 
    RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, output RDATA5, RDATA4, RDATA3, 
    RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B1928 \je/ram_rom/zzidx_rom_data_2_0_0.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B1928 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0x002A001D001A0010000D000700040002001C001B000F000E0006000500010000";

    defparam INST10.INIT_1 = "0x0035002C0028001F00180012000B0009002B0029001E00190011000C00080003";

    defparam INST10.INIT_2 = "0x003C00370033002E002600210016001400360034002D0027002000170013000A";

    defparam INST10.INIT_3 = "0x003F003E003A00390031003000240023003D003B00380032002F002500220015";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module je_ram_rom_du_ram_du_ram_0_0_ebr_inst ( input RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR7, WADDR6, WADDR5, WADDR4, 
    WADDR3, WADDR2, WADDR1, WADDR0, WDATA7, WDATA6, WDATA5, WDATA4, WDATA3, 
    WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA7, 
    RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR7_dly, RCLK_dly, RADDR6_dly, RADDR5_dly, RADDR4_dly, 
         RADDR3_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR7_dly, WCLK_dly, 
         WADDR6_dly, WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, 
         WADDR1_dly, WADDR0_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, 
         WDATA4_dly, WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, 
         RE_dly, WCLKE_dly, WE_dly;

  EBR_B1929 \je/ram_rom/du_ram_du_ram_0_0.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(RADDR7_dly), .RADDR6(RADDR6_dly), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(WADDR7_dly), 
    .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), 
    .WDATA8(GNDI), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(), 
    .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B1929 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module je_ram_rom_zzdu_ram_zzdu_ram_0_0_ebr_inst ( input RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA14, WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, 
    WDATA7, WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, 
    RCLK, RE, WCLKE, WCLK, WE, output RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA14_dly, WDATA13_dly, 
         WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, WDATA8_dly, 
         WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, WDATA3_dly, 
         WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, 
         WE_dly;

  EBR_B1929 \je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), 
    .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), 
    .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), 
    .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), 
    .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), 
    .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module je_ram_rom_dctdu_ram_dctdu_ram_0_0_ebr_inst ( input RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA15, WDATA14, WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, 
    WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA15, RDATA14, RDATA13, 
    RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, 
    RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B1929 \je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), 
    .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), 
    .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), 
    .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), 
    .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), 
    .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module je_ram_rom_dctdu_ram_dctdu_ram_0_1_ebr_inst ( input RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA1, 
    RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, 
         RE_dly, WCLKE_dly, WE_dly;

  EBR_B1929 \je/ram_rom/dctdu_ram_dctdu_ram_0_1.ebr_inst ( .RADDR10(GNDI), 
    .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), 
    .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), .RDATA11(), 
    .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(), 
    .RDATA4(), .RDATA3(), .RDATA2(), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module jedw_un4_addr_reg_muladd_0_9_0_ ( input CE, A7, A6, A5, A4, A3, A2, A1, 
    A0, B2, B0, D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, output O9, O8, O7, O6, 
    O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \jedw/un4_addr_reg_muladd_0[9:0] ( .CLK(GNDI), .CE(CE), .C15(GNDI), 
    .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), 
    .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), 
    .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), .A13(GNDI), 
    .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(GNDI), 
    .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), 
    .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), .B4(GNDI), .B3(GNDI), .B2(B2), 
    .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), 
    .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), 
    .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(D2), .D1(D1), .D0(D0), .AHOLD(AHOLD), 
    .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), .IRSTTOP(GNDI), 
    .IRSTBOT(GNDI), .ORSTTOP(GNDI), .ORSTBOT(GNDI), .OLOADTOP(GNDI), 
    .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), 
    .OHOLDBOT(GNDI), .CI(GNDI), .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), 
    .O30(), .O29(), .O28(), .O27(), .O26(), .O25(), .O24(), .O23(), .O22(), 
    .O21(), .O20(), .O19(), .O18(), .O17(), .O16(), .O15(), .O14(), .O13(), 
    .O12(), .O11(), .O10(), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), 
    .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(O0), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
    (D2 => O9) = (0:0:0,0:0:0);
    (D2 => O8) = (0:0:0,0:0:0);
    (D2 => O7) = (0:0:0,0:0:0);
    (D2 => O6) = (0:0:0,0:0:0);
    (D2 => O5) = (0:0:0,0:0:0);
    (D2 => O4) = (0:0:0,0:0:0);
    (D2 => O3) = (0:0:0,0:0:0);
    (D2 => O2) = (0:0:0,0:0:0);
    (D1 => O9) = (0:0:0,0:0:0);
    (D1 => O8) = (0:0:0,0:0:0);
    (D1 => O7) = (0:0:0,0:0:0);
    (D1 => O6) = (0:0:0,0:0:0);
    (D1 => O5) = (0:0:0,0:0:0);
    (D1 => O4) = (0:0:0,0:0:0);
    (D1 => O3) = (0:0:0,0:0:0);
    (D1 => O2) = (0:0:0,0:0:0);
    (D1 => O1) = (0:0:0,0:0:0);
    (D0 => O9) = (0:0:0,0:0:0);
    (D0 => O8) = (0:0:0,0:0:0);
    (D0 => O7) = (0:0:0,0:0:0);
    (D0 => O6) = (0:0:0,0:0:0);
    (D0 => O5) = (0:0:0,0:0:0);
    (D0 => O4) = (0:0:0,0:0:0);
    (D0 => O3) = (0:0:0,0:0:0);
    (D0 => O2) = (0:0:0,0:0:0);
    (D0 => O1) = (0:0:0,0:0:0);
    (D0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jed_fifo_fifo_fifo_0_0_ebr_inst ( input RADDR6, RADDR5, RADDR4, RADDR3, 
    RADDR2, RADDR1, RADDR0, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA15, WDATA14, WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, 
    WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA15, RDATA14, RDATA13, 
    RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, 
    RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR6_dly, RCLK_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, 
         RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR6_dly, WCLK_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, WDATA11_dly, 
         WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, 
         WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, WDATA1_dly, 
         WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B1929 \jed_fifo/fifo_fifo_0_0.ebr_inst ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module jed_fifo_fifo_fifo_0_1_ebr_inst ( input RADDR6, RADDR5, RADDR4, RADDR3, 
    RADDR2, RADDR1, RADDR0, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, WDATA1, 
    WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA8, RDATA7, RDATA6, 
    RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR6_dly, RCLK_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, 
         RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR6_dly, WCLK_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B1929 \jed_fifo/fifo_fifo_0_1.ebr_inst ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), 
    .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), 
    .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), 
    .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), 
    .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), 
    .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module jdts_un4_je_addr_reg_muladd_0_9_0_ ( input CE, A7, A6, A5, A4, A3, A2, 
    A1, A0, B2, B0, D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, output O9, O8, O7, 
    O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \jdts/un4_je_addr_reg_muladd_0[9:0] ( .CLK(GNDI), .CE(CE), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(GNDI), .A14(GNDI), 
    .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), .A9(GNDI), .A8(GNDI), 
    .A7(A7), .A6(A6), .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), 
    .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), 
    .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), .B4(GNDI), 
    .B3(GNDI), .B2(B2), .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), .D13(GNDI), 
    .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), .D7(GNDI), 
    .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), .IRSTTOP(GNDI), 
    .IRSTBOT(GNDI), .ORSTTOP(GNDI), .ORSTBOT(GNDI), .OLOADTOP(GNDI), 
    .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), 
    .OHOLDBOT(GNDI), .CI(GNDI), .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), 
    .O30(), .O29(), .O28(), .O27(), .O26(), .O25(), .O24(), .O23(), .O22(), 
    .O21(), .O20(), .O19(), .O18(), .O17(), .O16(), .O15(), .O14(), .O13(), 
    .O12(), .O11(), .O10(), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), 
    .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(O0), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
    (D2 => O9) = (0:0:0,0:0:0);
    (D2 => O8) = (0:0:0,0:0:0);
    (D2 => O7) = (0:0:0,0:0:0);
    (D2 => O6) = (0:0:0,0:0:0);
    (D2 => O5) = (0:0:0,0:0:0);
    (D2 => O4) = (0:0:0,0:0:0);
    (D2 => O3) = (0:0:0,0:0:0);
    (D2 => O2) = (0:0:0,0:0:0);
    (D1 => O9) = (0:0:0,0:0:0);
    (D1 => O8) = (0:0:0,0:0:0);
    (D1 => O7) = (0:0:0,0:0:0);
    (D1 => O6) = (0:0:0,0:0:0);
    (D1 => O5) = (0:0:0,0:0:0);
    (D1 => O4) = (0:0:0,0:0:0);
    (D1 => O3) = (0:0:0,0:0:0);
    (D1 => O2) = (0:0:0,0:0:0);
    (D1 => O1) = (0:0:0,0:0:0);
    (D0 => O9) = (0:0:0,0:0:0);
    (D0 => O8) = (0:0:0,0:0:0);
    (D0 => O7) = (0:0:0,0:0:0);
    (D0 => O6) = (0:0:0,0:0:0);
    (D0 => O5) = (0:0:0,0:0:0);
    (D0 => O4) = (0:0:0,0:0:0);
    (D0 => O3) = (0:0:0,0:0:0);
    (D0 => O2) = (0:0:0,0:0:0);
    (D0 => O1) = (0:0:0,0:0:0);
    (D0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u_HSOSC_osc_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \u_HSOSC.osc_inst ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b01";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module miso ( input PADDO, output miso );
  wire   VCCI;

  BB_B_B \miso_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(miso));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => miso) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module img_rdy ( input PADDO, output img_rdy );
  wire   VCCI;

  BB_B_B \img_rdy_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(img_rdy));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => img_rdy) = (0:0:0,0:0:0);
  endspecify

endmodule

module siod ( input PADDT, PADDO, output siod );

  BB_B_B \siod_obuft.bb_inst ( .T_N(PADDT), .I(PADDO), .O(), .B(siod));

  specify
    (PADDT => siod) = (0:0:0,0:0:0);
    (PADDO => siod) = (0:0:0,0:0:0);
  endspecify

endmodule

module sioc ( input PADDO, output sioc );
  wire   VCCI;

  BB_B_B \sioc_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(sioc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => sioc) = (0:0:0,0:0:0);
  endspecify

endmodule

module cam_pwrdn ( input PADDO, output cam_pwrdn );
  wire   VCCI;

  BB_B_B \cam_pwrdn_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(cam_pwrdn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => cam_pwrdn) = (0:0:0,0:0:0);
  endspecify

endmodule

module cam_reset_n ( input PADDO, output cam_reset_n );
  wire   VCCI;

  BB_B_B \cam_reset_n_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(cam_reset_n));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => cam_reset_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module xclk ( input PADDO, output xclk );
  wire   VCCI;

  BB_B_B \xclk_obuf.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(xclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => xclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ssel ( output PADDI, input ssel );
  wire   GNDI;

  BB_B_B \ssel_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(ssel));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ssel => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module mosi ( output PADDI, input mosi );
  wire   GNDI;

  BB_B_B \mosi_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(mosi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (mosi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module sclk ( output PADDI, input sclk );
  wire   GNDI;

  BB_B_B \sclk_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(sclk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (sclk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module img_req ( output PADDI, input img_req );
  wire   GNDI;

  BB_B_B \img_req_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(img_req));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (img_req => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_7_ ( output PADDI, input pdata7 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[7].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata7 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_6_ ( output PADDI, input pdata6 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[6].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata6 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_5_ ( output PADDI, input pdata5 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[5].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata5 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_4_ ( output PADDI, input pdata4 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_3_ ( output PADDI, input pdata3 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_2_ ( output PADDI, input pdata2 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_1_ ( output PADDI, input pdata1 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pdata_0_ ( output PADDI, input pdata0 );
  wire   GNDI;

  BB_B_B \pdata_ibuf[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pdata0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pdata0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module href ( output PADDI, input href );
  wire   GNDI;

  BB_B_B \href_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(href));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (href => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( output PADDI, input vsync );
  wire   GNDI;

  BB_B_B \vsync_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(vsync));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (vsync => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pclk ( output PADDI, input pclk );
  wire   GNDI;

  BB_B_B \pclk_ibuf.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(pclk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (pclk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
