#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Jan 21 17:26:29 2016
# Process ID: 1512
# Log file: D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.runs/complex_multiplier_synth_1/complex_multiplier.vds
# Journal file: D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.runs/complex_multiplier_synth_1\vivado.jou
#-----------------------------------------------------------
source complex_multiplier.tcl
# set_param gui.test TreeTableDev
# set_param project.hsv.suppressChildGraphs 0
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmodel/cmpy_v6_0_bitacc_cmodel_lin64.zip'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmodel/cmpy_v6_0_bitacc_cmodel_lin.zip'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmodel/cmpy_v6_0_bitacc_cmodel_nt.zip'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmodel/cmpy_v6_0_bitacc_cmodel_nt64.zip'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'complex_multiplier' generated file not found 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier.dcp]
# set_property used_in_implementation false [get_files -all d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.cache/wt [current_project]
# set_property parent.project_dir D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig [current_project]
# catch { write_hwdef -file complex_multiplier.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top complex_multiplier -part xc7k325tffg900-2 -mode out_of_context
Command: synth_design -top complex_multiplier -part xc7k325tffg900-2 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 235.813 ; gain = 103.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'complex_multiplier' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/synth/complex_multiplier.vhd:71]
INFO: [Synth 8-3491] module 'cmpy_v6_0' declared at 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0.vhd:109' bound to instance 'U0' of component 'cmpy_v6_0' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/synth/complex_multiplier.vhd:150]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0__parameterized0' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0.vhd:173]
INFO: [Synth 8-3491] module 'cmpy_v6_0_viv' declared at 'd:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0_viv.vhd:181' bound to instance 'i_synth' of component 'cmpy_v6_0_viv' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_viv__parameterized0' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0_viv.vhd:256]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:301]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (1#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0_synth.vhd:151]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48.vhd:158]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48_mult' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:166]
INFO: [Synth 8-638] synthesizing module 'op_resize' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (2#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (2#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2927]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2930]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2927]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (2#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3037]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3039]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3037]
INFO: [Synth 8-3919] null assignment ignored [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3039]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (2#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-113] binding component instance 'dsp' to cell 'DSP48E1' [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:3284]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48_mult' (3#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48_mult.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48' (4#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_4_dsp48.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (5#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0_synth.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_viv__parameterized0' (6#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0_viv.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0__parameterized0' (7#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/cmpy_v6_0/hdl/cmpy_v6_0.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier' (8#1) [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/synth/complex_multiplier.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 285.828 ; gain = 153.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.runs/complex_multiplier_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.runs/complex_multiplier_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 519.086 ; gain = 386.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.runs/complex_multiplier_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 519.086 ; gain = 386.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 519.086 ; gain = 386.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 519.086 ; gain = 386.398
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 519.086 ; gain = 386.398
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 519.086 ; gain = 386.398
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 535.348 ; gain = 402.660
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 535.348 ; gain = 402.660
Finished Parallel Section  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 535.348 ; gain = 402.660
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 627.898 ; gain = 495.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 627.898 ; gain = 495.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 638.602 ; gain = 505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 638.602 ; gain = 505.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 638.602 ; gain = 505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 638.602 ; gain = 505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     2|
|3     |LUT2      |     1|
|4     |SRL16E    |     1|
|5     |FDRE      |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 638.602 ; gain = 505.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 638.602 ; gain = 505.914
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 638.602 ; gain = 448.406
# rename_ref -prefix_all complex_multiplier_
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
# write_checkpoint -noxdef complex_multiplier.dcp
# report_utilization -file complex_multiplier_utilization_synth.rpt -pb complex_multiplier_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 638.602 ; gain = 0.000
# if { [catch {
#   file copy -force D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.runs/complex_multiplier_synth_1/complex_multiplier.dcp D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier.dcp
#   write_verilog -force -mode synth_stub D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_stub.v
#   write_vhdl -force -mode synth_stub D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_stub.vhdl
#   write_verilog -force -mode funcsim D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_funcsim.v
#   write_vhdl -force -mode funcsim D:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/complex_multiplier/complex_multiplier_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
INFO: [Common 17-206] Exiting Vivado at Thu Jan 21 17:27:05 2016...
