INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_gssn_0/ip/BRAM_gssn_0_blk_mem_gen_0_0/sim/BRAM_gssn_0_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_gssn_0_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_gssn_0/sim/BRAM_gssn_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_gssn_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/bd/BRAM_gssn_0/hdl/BRAM_gssn_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gssn_minion0_BRAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/Gaussian/Gaussian.srcs/sources_1/new/gaussian_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gaussian_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gaussian_minion_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gssn_minion0_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gaussian_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gaussian_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale_fixed_point/greyscale_fixed_point.srcs/sources_1/new/greyscale_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gssn_minion0
INFO: [VRFC 10-2458] undeclared symbol rsta_busy_0, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:45]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTA_0_din, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:46]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTA_0_addr, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:47]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTA_0_we, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:48]
INFO: [VRFC 10-2458] undeclared symbol minion0_row, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:49]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTA_0_clk, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:54]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTB_0_addr, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:57]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTB_0_clk, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:58]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTB_0_dout, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:59]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTB_0_en, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:60]
INFO: [VRFC 10-2458] undeclared symbol BRAM_PORTB_0_rst, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:61]
INFO: [VRFC 10-2458] undeclared symbol rstb_busy_0, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:63]
INFO: [VRFC 10-2458] undeclared symbol minion_compute_start, assumed default net type wire [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/gssn_minion0_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gssn_minion0_compute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
WARNING: [VRFC 10-3248] data object 'valid_0' is already declared [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:41]
WARNING: [VRFC 10-3703] second declaration of 'valid_0' ignored [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
