#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56473b28c270 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
v0x56473b2af370_0 .net "P2", 0 0, L_0x56473b255880;  1 drivers
v0x56473b2af430_0 .net "Pulse", 0 0, L_0x56473b255980;  1 drivers
o0x7fd195a49c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x56473b2af540_0 .net "RS232_Rx", 0 0, o0x7fd195a49c78;  0 drivers
o0x7fd195a49ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56473b2af5e0_0 .net "RS232_Tx", 0 0, o0x7fd195a49ca8;  0 drivers
v0x56473b2af6b0_0 .net "Sync", 0 0, L_0x56473b255400;  1 drivers
v0x56473b2af7f0_0 .var "clk", 0 0;
v0x56473b2af8e0_0 .var "clk_pll", 0 0;
v0x56473b2af9d0_0 .var "resetn", 0 0;
S_0x56473b28c3f0 .scope module, "test" "pulse_gen" 2 10, 3 2 0, S_0x56473b28c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "RS232_Rx"
    .port_info 3 /INPUT 1 "resetn"
    .port_info 4 /OUTPUT 1 "RS232_Tx"
    .port_info 5 /OUTPUT 1 "Pulse"
    .port_info 6 /OUTPUT 1 "Sync"
    .port_info 7 /OUTPUT 1 "P2"
P_0x56473b28c570 .param/l "att_off_val" 0 3 73, C4<0000000>;
P_0x56473b28c5b0 .param/l "att_on_val" 0 3 72, C4<1111111>;
P_0x56473b28c5f0 .param/l "stblock" 0 3 79, +C4<00000000000000000000000000110010>;
P_0x56473b28c630 .param/l "stblockoff" 0 3 80, +C4<00000000000000000000000001100100>;
P_0x56473b28c670 .param/l "stcpmg" 0 3 78, +C4<00000000000000000000000000000001>;
P_0x56473b28c6b0 .param/l "stdelay" 0 3 77, +C4<00000000000000000000000011001000>;
P_0x56473b28c6f0 .param/l "stnutdel" 0 3 82, +C4<00000000000000000000000001100100>;
P_0x56473b28c730 .param/l "stnutwid" 0 3 81, +C4<00000000000000000000000000000000>;
P_0x56473b28c770 .param/l "stp1width" 0 3 75, +C4<00000000000000000000000000011110>;
P_0x56473b28c7b0 .param/l "stp2width" 0 3 76, +C4<00000000000000000000000000111100>;
P_0x56473b28c7f0 .param/l "stperiod" 0 3 74, +C4<00000000000000000000000000000001>;
v0x56473b2ae450_0 .net "P2", 0 0, L_0x56473b255880;  alias, 1 drivers
v0x56473b2ae510_0 .net "Pulse", 0 0, L_0x56473b255980;  alias, 1 drivers
v0x56473b2ae5e0_0 .net "RS232_Rx", 0 0, o0x7fd195a49c78;  alias, 0 drivers
v0x56473b2ae6b0_0 .net "RS232_Tx", 0 0, o0x7fd195a49ca8;  alias, 0 drivers
v0x56473b2ae750_0 .net "Sync", 0 0, L_0x56473b255400;  alias, 1 drivers
v0x56473b2ae7f0_0 .var "block", 0 0;
v0x56473b2ae8c0_0 .net "clk", 0 0, v0x56473b2af7f0_0;  1 drivers
v0x56473b2ae990_0 .net "clk_pll", 0 0, v0x56473b2af8e0_0;  1 drivers
v0x56473b2aea60_0 .var "cpmg", 7 0;
v0x56473b2aeb30_0 .var "delay", 15 0;
v0x56473b2aec00_0 .var "nut_del", 15 0;
v0x56473b2aecd0_0 .var "nut_wid", 7 0;
v0x56473b2aeda0_0 .var "p1width", 15 0;
v0x56473b2aee70_0 .var "p2width", 15 0;
v0x56473b2aef40_0 .var "period", 31 0;
v0x56473b2af010_0 .var "pulse_block", 7 0;
v0x56473b2af0e0_0 .var "pulse_block_off", 15 0;
v0x56473b2af1b0_0 .net "resetn", 0 0, v0x56473b2af9d0_0;  1 drivers
v0x56473b2af280_0 .var "rx_done", 0 0;
S_0x56473b28c910 .scope module, "pulses" "pulses" 3 47, 4 1 0, S_0x56473b28c3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 32 "per"
    .port_info 4 /INPUT 16 "p1wid"
    .port_info 5 /INPUT 16 "del"
    .port_info 6 /INPUT 16 "p2wid"
    .port_info 7 /INPUT 8 "nut_w"
    .port_info 8 /INPUT 16 "nut_d"
    .port_info 9 /INPUT 8 "cp"
    .port_info 10 /INPUT 8 "p_bl"
    .port_info 11 /INPUT 16 "p_bl_off"
    .port_info 12 /INPUT 1 "bl"
    .port_info 13 /INPUT 1 "rxd"
    .port_info 14 /OUTPUT 1 "sync_on"
    .port_info 15 /OUTPUT 1 "pulse_on"
    .port_info 16 /OUTPUT 1 "inhib"
P_0x56473b28ca90 .param/l "stblock" 0 4 66, +C4<00000000000000000000000001100100>;
P_0x56473b28cad0 .param/l "stcpmg" 0 4 67, +C4<00000000000000000000000000000011>;
P_0x56473b28cb10 .param/l "stdelay" 0 4 65, +C4<00000000000000000000000011001000>;
P_0x56473b28cb50 .param/l "stp1width" 0 4 63, +C4<00000000000000000000000000011110>;
P_0x56473b28cb90 .param/l "stp2width" 0 4 64, +C4<00000000000000000000000000011110>;
P_0x56473b28cbd0 .param/l "stperiod" 0 4 62, +C4<00000000000000000000000000000001>;
L_0x56473b255400 .functor BUFZ 1, v0x56473b2adef0_0, C4<0>, C4<0>, C4<0>;
L_0x56473b255980 .functor BUFZ 1, v0x56473b2ad7f0_0, C4<0>, C4<0>, C4<0>;
L_0x56473b255880 .functor BUFZ 1, v0x56473b2ac7d0_0, C4<0>, C4<0>, C4<0>;
v0x56473b28a010_0 .net "bl", 0 0, v0x56473b2ae7f0_0;  1 drivers
v0x56473b2ab9f0_0 .var "block", 0 0;
v0x56473b2abab0_0 .var "block_off", 15 0;
v0x56473b2abba0_0 .var "block_on", 15 0;
v0x56473b2abc80_0 .var "cblock_delay", 31 0;
v0x56473b2abdb0_0 .var "cblock_on", 31 0;
v0x56473b2abe90_0 .var "ccount", 7 0;
v0x56473b2abf70_0 .var "cdelay", 31 0;
v0x56473b2ac050_0 .net "clk", 0 0, v0x56473b2af7f0_0;  alias, 1 drivers
v0x56473b2ac110_0 .net "clk_pll", 0 0, v0x56473b2af8e0_0;  alias, 1 drivers
v0x56473b2ac1d0_0 .var "counter", 31 0;
v0x56473b2ac2b0_0 .net "cp", 7 0, v0x56473b2aea60_0;  1 drivers
v0x56473b2ac390_0 .var "cpmg", 7 0;
v0x56473b2ac470_0 .var "cpulse", 31 0;
v0x56473b2ac550_0 .var "cw", 0 0;
v0x56473b2ac610_0 .net "del", 15 0, v0x56473b2aeb30_0;  1 drivers
v0x56473b2ac6f0_0 .var "delay", 15 0;
v0x56473b2ac7d0_0 .var "inh", 0 0;
v0x56473b2ac890_0 .net "inhib", 0 0, L_0x56473b255880;  alias, 1 drivers
v0x56473b2ac950_0 .net "nut_d", 15 0, v0x56473b2aec00_0;  1 drivers
v0x56473b2aca30_0 .var "nut_pulse", 0 0;
v0x56473b2acaf0_0 .net "nut_w", 7 0, v0x56473b2aecd0_0;  1 drivers
v0x56473b2acbd0_0 .var "nutation_pulse", 0 0;
v0x56473b2acc90_0 .var "nutation_pulse_delay", 15 0;
v0x56473b2acd70_0 .var "nutation_pulse_start", 23 0;
v0x56473b2ace50_0 .var "nutation_pulse_stop", 23 0;
v0x56473b2acf30_0 .var "nutation_pulse_width", 7 0;
v0x56473b2ad010_0 .net "p1wid", 15 0, v0x56473b2aeda0_0;  1 drivers
v0x56473b2ad0f0_0 .var "p1width", 15 0;
v0x56473b2ad1d0_0 .var "p2start", 15 0;
v0x56473b2ad2b0_0 .net "p2wid", 15 0, v0x56473b2aee70_0;  1 drivers
v0x56473b2ad390_0 .var "p2width", 15 0;
v0x56473b2ad470_0 .net "p_bl", 7 0, v0x56473b2af010_0;  1 drivers
v0x56473b2ad550_0 .net "p_bl_off", 15 0, v0x56473b2af0e0_0;  1 drivers
v0x56473b2ad630_0 .net "per", 31 0, v0x56473b2aef40_0;  1 drivers
v0x56473b2ad710_0 .var "period", 31 0;
v0x56473b2ad7f0_0 .var "pulse", 0 0;
v0x56473b2ad8b0_0 .var "pulse_block", 7 0;
v0x56473b2ad990_0 .var "pulse_block_off", 15 0;
v0x56473b2ada70_0 .net "pulse_on", 0 0, L_0x56473b255980;  alias, 1 drivers
v0x56473b2adb30_0 .var "pulses", 0 0;
v0x56473b2adbf0_0 .var "rec", 0 0;
v0x56473b2adcb0_0 .net "reset", 0 0, v0x56473b2af9d0_0;  alias, 1 drivers
v0x56473b2add70_0 .var "rx_done", 0 0;
v0x56473b2ade30_0 .net "rxd", 0 0, v0x56473b2af280_0;  1 drivers
v0x56473b2adef0_0 .var "sync", 0 0;
v0x56473b2adfb0_0 .var "sync_down", 15 0;
v0x56473b2ae090_0 .net "sync_on", 0 0, L_0x56473b255400;  alias, 1 drivers
v0x56473b2ae150_0 .var "xfer_bits", 1 0;
E_0x56473b253560 .event posedge, v0x56473b2ac110_0;
E_0x56473b253850 .event posedge, v0x56473b2ac050_0;
    .scope S_0x56473b28c910;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56473b2ac1d0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x56473b28c910;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2adbf0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x56473b28c910;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2ac550_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x56473b28c910;
T_3 ;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x56473b2ad710_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x56473b28c910;
T_4 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x56473b2ad0f0_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x56473b28c910;
T_5 ;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x56473b2ac6f0_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x56473b28c910;
T_6 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x56473b2ad390_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x56473b28c910;
T_7 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x56473b2ad8b0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x56473b28c910;
T_8 ;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x56473b2ad990_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x56473b28c910;
T_9 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x56473b2ac390_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x56473b28c910;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56473b2ab9f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x56473b28c910;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2add70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x56473b28c910;
T_12 ;
    %pushi/vec4 230, 0, 16;
    %store/vec4 v0x56473b2ad1d0_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x56473b28c910;
T_13 ;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v0x56473b2adfb0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x56473b28c910;
T_14 ;
    %pushi/vec4 410, 0, 16;
    %store/vec4 v0x56473b2abab0_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x56473b28c910;
T_15 ;
    %pushi/vec4 460, 0, 16;
    %store/vec4 v0x56473b2abba0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x56473b28c910;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2acbd0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x56473b28c910;
T_17 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x56473b2acf30_0, 0, 8;
    %end;
    .thread T_17;
    .scope S_0x56473b28c910;
T_18 ;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x56473b2acc90_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x56473b28c910;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56473b2abe90_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x56473b28c910;
T_20 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56473b2ae150_0, 0, 2;
    %end;
    .thread T_20;
    .scope S_0x56473b28c910;
T_21 ;
    %wait E_0x56473b253850;
    %load/vec4 v0x56473b2ad630_0;
    %assign/vec4 v0x56473b2ad710_0, 0;
    %load/vec4 v0x56473b2ad010_0;
    %assign/vec4 v0x56473b2ad0f0_0, 0;
    %load/vec4 v0x56473b2ad2b0_0;
    %assign/vec4 v0x56473b2ad390_0, 0;
    %load/vec4 v0x56473b2ac610_0;
    %assign/vec4 v0x56473b2ac6f0_0, 0;
    %load/vec4 v0x56473b2ac950_0;
    %assign/vec4 v0x56473b2acc90_0, 0;
    %load/vec4 v0x56473b2acaf0_0;
    %assign/vec4 v0x56473b2acf30_0, 0;
    %load/vec4 v0x56473b2ad470_0;
    %assign/vec4 v0x56473b2ad8b0_0, 0;
    %load/vec4 v0x56473b2ad550_0;
    %assign/vec4 v0x56473b2ad990_0, 0;
    %load/vec4 v0x56473b2ac2b0_0;
    %assign/vec4 v0x56473b2ac390_0, 0;
    %load/vec4 v0x56473b28a010_0;
    %assign/vec4 v0x56473b2ab9f0_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %load/vec4 v0x56473b2ac6f0_0;
    %add;
    %assign/vec4 v0x56473b2ad1d0_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %load/vec4 v0x56473b2ac6f0_0;
    %add;
    %load/vec4 v0x56473b2ad390_0;
    %add;
    %assign/vec4 v0x56473b2adfb0_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %load/vec4 v0x56473b2ac6f0_0;
    %add;
    %load/vec4 v0x56473b2ad390_0;
    %add;
    %load/vec4 v0x56473b2ac6f0_0;
    %add;
    %load/vec4 v0x56473b2ad8b0_0;
    %pad/u 16;
    %sub;
    %assign/vec4 v0x56473b2abab0_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %load/vec4 v0x56473b2ac6f0_0;
    %add;
    %load/vec4 v0x56473b2ad390_0;
    %add;
    %load/vec4 v0x56473b2ac6f0_0;
    %add;
    %assign/vec4 v0x56473b2abba0_0, 0;
    %load/vec4 v0x56473b2adcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56473b2ac1d0_0, 0;
T_21.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56473b2ac390_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %pad/s 1;
    %assign/vec4 v0x56473b2ac550_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56473b28c910;
T_22 ;
    %wait E_0x56473b253560;
    %load/vec4 v0x56473b2adcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x56473b2ad630_0;
    %load/vec4 v0x56473b2acc90_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x56473b2acf30_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x56473b2acd70_0, 0;
    %load/vec4 v0x56473b2ad630_0;
    %load/vec4 v0x56473b2acc90_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x56473b2ace50_0, 0;
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2acd70_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.3, 8;
T_22.2 ; End of true expr.
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2ace50_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_22.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.5, 9;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.5, 9;
 ; End of false expr.
    %blend;
T_22.5;
    %jmp/0 T_22.3, 8;
 ; End of false expr.
    %blend;
T_22.3;
    %pad/s 1;
    %assign/vec4 v0x56473b2aca30_0, 0;
    %load/vec4 v0x56473b2ac390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %load/vec4 v0x56473b2ac1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %load/vec4 v0x56473b2ad0f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %load/vec4 v0x56473b2abf70_0;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %load/vec4 v0x56473b2ac470_0;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %load/vec4 v0x56473b2abc80_0;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %load/vec4 v0x56473b2abdb0_0;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %jmp T_22.16;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56473b2adef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56473b2adb30_0, 0;
    %load/vec4 v0x56473b2ab9f0_0;
    %assign/vec4 v0x56473b2ac7d0_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %pad/u 32;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2abf70_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %pad/u 32;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ad390_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2ac470_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %pad/u 32;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ad390_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ad8b0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2abc80_0, 0;
    %load/vec4 v0x56473b2ad0f0_0;
    %pad/u 32;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ad390_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ad990_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2abdb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56473b2abe90_0, 0;
    %jmp T_22.16;
T_22.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56473b2adb30_0, 0;
    %jmp T_22.16;
T_22.12 ;
    %load/vec4 v0x56473b2abe90_0;
    %load/vec4 v0x56473b2ac390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.18, 8;
T_22.17 ; End of true expr.
    %load/vec4 v0x56473b2adb30_0;
    %pad/u 2;
    %jmp/0 T_22.18, 8;
 ; End of false expr.
    %blend;
T_22.18;
    %pad/u 1;
    %assign/vec4 v0x56473b2adb30_0, 0;
    %jmp T_22.16;
T_22.13 ;
    %load/vec4 v0x56473b2abe90_0;
    %load/vec4 v0x56473b2ac390_0;
    %cmp/u;
    %jmp/0xz  T_22.19, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56473b2adb30_0, 0;
    %load/vec4 v0x56473b2ac470_0;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2abf70_0, 0;
    %load/vec4 v0x56473b2ac470_0;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ac6f0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x56473b2ad390_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2ac470_0, 0;
T_22.19 ;
    %load/vec4 v0x56473b2abe90_0;
    %pad/u 32;
    %load/vec4 v0x56473b2ac390_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.21, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.22, 8;
T_22.21 ; End of true expr.
    %load/vec4 v0x56473b2adef0_0;
    %jmp/0 T_22.22, 8;
 ; End of false expr.
    %blend;
T_22.22;
    %assign/vec4 v0x56473b2adef0_0, 0;
    %jmp T_22.16;
T_22.14 ;
    %load/vec4 v0x56473b2abe90_0;
    %load/vec4 v0x56473b2ac390_0;
    %cmp/u;
    %jmp/0xz  T_22.23, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56473b2ac7d0_0, 0;
T_22.23 ;
    %jmp T_22.16;
T_22.15 ;
    %load/vec4 v0x56473b2abe90_0;
    %load/vec4 v0x56473b2ac390_0;
    %cmp/u;
    %jmp/0xz  T_22.25, 5;
    %load/vec4 v0x56473b2ab9f0_0;
    %assign/vec4 v0x56473b2ac7d0_0, 0;
    %load/vec4 v0x56473b2ac470_0;
    %load/vec4 v0x56473b2ad8b0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2abc80_0, 0;
    %load/vec4 v0x56473b2ac470_0;
    %load/vec4 v0x56473b2ad990_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x56473b2abdb0_0, 0;
    %load/vec4 v0x56473b2abe90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x56473b2abe90_0, 0;
T_22.25 ;
    %jmp T_22.16;
T_22.16 ;
    %pop/vec4 1;
    %jmp T_22.9;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56473b2ad7f0_0, 0;
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2ad630_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/e;
    %jmp/0xz  T_22.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56473b2adef0_0, 0;
T_22.27 ;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2ad0f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.29, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.30, 8;
T_22.29 ; End of true expr.
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2ad1d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_22.31, 9;
    %load/vec4 v0x56473b2ac550_0;
    %pad/u 2;
    %jmp/1 T_22.32, 9;
T_22.31 ; End of true expr.
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2adfb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_22.33, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.34, 10;
T_22.33 ; End of true expr.
    %load/vec4 v0x56473b2ac550_0;
    %pad/u 2;
    %jmp/0 T_22.34, 10;
 ; End of false expr.
    %blend;
T_22.34;
    %jmp/0 T_22.32, 9;
 ; End of false expr.
    %blend;
T_22.32;
    %jmp/0 T_22.30, 8;
 ; End of false expr.
    %blend;
T_22.30;
    %pad/u 1;
    %assign/vec4 v0x56473b2adb30_0, 0;
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2abab0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.35, 8;
    %load/vec4 v0x56473b2ab9f0_0;
    %jmp/1 T_22.36, 8;
T_22.35 ; End of true expr.
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2abba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_22.37, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.38, 9;
T_22.37 ; End of true expr.
    %load/vec4 v0x56473b2ab9f0_0;
    %jmp/0 T_22.38, 9;
 ; End of false expr.
    %blend;
T_22.38;
    %jmp/0 T_22.36, 8;
 ; End of false expr.
    %blend;
T_22.36;
    %assign/vec4 v0x56473b2ac7d0_0, 0;
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2adfb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.40, 8;
T_22.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.40, 8;
 ; End of false expr.
    %blend;
T_22.40;
    %pad/s 1;
    %assign/vec4 v0x56473b2adef0_0, 0;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %load/vec4 v0x56473b2ac1d0_0;
    %load/vec4 v0x56473b2ad710_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_22.41, 8;
    %load/vec4 v0x56473b2ac1d0_0;
    %addi 1, 0, 32;
    %jmp/1 T_22.42, 8;
T_22.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.42, 8;
 ; End of false expr.
    %blend;
T_22.42;
    %assign/vec4 v0x56473b2ac1d0_0, 0;
    %load/vec4 v0x56473b2adb30_0;
    %load/vec4 v0x56473b2aca30_0;
    %or;
    %assign/vec4 v0x56473b2ad7f0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56473b28c3f0;
T_23 ;
    %wait E_0x56473b253850;
    %load/vec4 v0x56473b2af1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 262144, 0, 32;
    %store/vec4 v0x56473b2aef40_0, 0, 32;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x56473b2aeda0_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x56473b2aeb30_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x56473b2aee70_0, 0, 16;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x56473b2af010_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x56473b2af0e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56473b2ae7f0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x56473b2aea60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56473b2aecd0_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x56473b2aec00_0, 0, 16;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56473b28c270;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2af9d0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x56473b28c270;
T_25 ;
    %vpi_call 2 36 "$dumpfile", "Sim/pulse_gen_sim_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56473b28c3f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56473b2af8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2af9d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56473b2af9d0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x56473b28c270;
T_26 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56473b2af9d0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x56473b28c270;
T_27 ;
    %delay 30000000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x56473b28c270;
T_28 ;
    %delay 25, 0;
    %load/vec4 v0x56473b2af8e0_0;
    %inv;
    %assign/vec4 v0x56473b2af8e0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56473b28c270;
T_29 ;
    %delay 100, 0;
    %load/vec4 v0x56473b2af7f0_0;
    %inv;
    %assign/vec4 v0x56473b2af7f0_0, 0;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Sim/pulse_gen_sim_tb.v";
    "Sim/pulse_gen_sim.v";
    "pulses.v";
