<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p19" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_19{left:792px;bottom:68px;letter-spacing:0.1px;}
#t2_19{left:835px;bottom:68px;letter-spacing:-0.08px;}
#t3_19{left:786px;bottom:1141px;letter-spacing:-0.16px;}
#t4_19{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_19{left:70px;bottom:1088px;letter-spacing:-0.12px;}
#t6_19{left:162px;bottom:1088px;letter-spacing:-0.12px;}
#t7_19{left:420px;bottom:1088px;letter-spacing:-0.06px;}
#t8_19{left:802px;bottom:1088px;letter-spacing:-0.18px;}
#t9_19{left:70px;bottom:1072px;letter-spacing:-0.12px;}
#ta_19{left:162px;bottom:1072px;letter-spacing:-0.12px;}
#tb_19{left:390px;bottom:1072px;letter-spacing:-0.06px;}
#tc_19{left:802px;bottom:1072px;letter-spacing:-0.18px;}
#td_19{left:70px;bottom:1057px;letter-spacing:-0.12px;}
#te_19{left:162px;bottom:1057px;letter-spacing:-0.11px;}
#tf_19{left:672px;bottom:1057px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#tg_19{left:802px;bottom:1057px;letter-spacing:-0.17px;}
#th_19{left:70px;bottom:1042px;letter-spacing:-0.12px;}
#ti_19{left:162px;bottom:1042px;letter-spacing:-0.11px;}
#tj_19{left:606px;bottom:1042px;letter-spacing:-0.06px;}
#tk_19{left:802px;bottom:1042px;letter-spacing:-0.17px;}
#tl_19{left:70px;bottom:1027px;letter-spacing:-0.13px;}
#tm_19{left:144px;bottom:1027px;letter-spacing:-0.11px;}
#tn_19{left:726px;bottom:1027px;letter-spacing:-0.07px;}
#to_19{left:802px;bottom:1027px;letter-spacing:-0.15px;}
#tp_19{left:70px;bottom:1011px;letter-spacing:-0.12px;}
#tq_19{left:144px;bottom:1011px;letter-spacing:-0.11px;}
#tr_19{left:768px;bottom:1011px;letter-spacing:-0.07px;word-spacing:0.01px;}
#ts_19{left:802px;bottom:1011px;letter-spacing:-0.13px;}
#tt_19{left:70px;bottom:996px;letter-spacing:-0.12px;}
#tu_19{left:162px;bottom:996px;letter-spacing:-0.11px;}
#tv_19{left:438px;bottom:996px;letter-spacing:-0.06px;}
#tw_19{left:802px;bottom:996px;letter-spacing:-0.18px;}
#tx_19{left:70px;bottom:981px;letter-spacing:-0.12px;}
#ty_19{left:162px;bottom:981px;letter-spacing:-0.11px;}
#tz_19{left:312px;bottom:981px;letter-spacing:-0.06px;}
#t10_19{left:802px;bottom:981px;letter-spacing:-0.18px;}
#t11_19{left:70px;bottom:965px;letter-spacing:-0.12px;}
#t12_19{left:162px;bottom:965px;letter-spacing:-0.12px;}
#t13_19{left:420px;bottom:965px;letter-spacing:-0.06px;}
#t14_19{left:802px;bottom:965px;letter-spacing:-0.18px;}
#t15_19{left:70px;bottom:950px;letter-spacing:-0.13px;}
#t16_19{left:162px;bottom:950px;letter-spacing:-0.1px;word-spacing:-0.15px;}
#t17_19{left:70px;bottom:935px;letter-spacing:-0.12px;}
#t18_19{left:144px;bottom:935px;letter-spacing:-0.11px;}
#t19_19{left:564px;bottom:935px;letter-spacing:-0.06px;}
#t1a_19{left:802px;bottom:935px;letter-spacing:-0.18px;}
#t1b_19{left:70px;bottom:920px;letter-spacing:-0.12px;}
#t1c_19{left:162px;bottom:920px;letter-spacing:-0.11px;}
#t1d_19{left:438px;bottom:920px;letter-spacing:-0.06px;}
#t1e_19{left:802px;bottom:920px;letter-spacing:-0.18px;}
#t1f_19{left:70px;bottom:904px;letter-spacing:-0.12px;}
#t1g_19{left:162px;bottom:904px;letter-spacing:-0.12px;}
#t1h_19{left:420px;bottom:904px;letter-spacing:-0.06px;}
#t1i_19{left:802px;bottom:904px;letter-spacing:-0.18px;}
#t1j_19{left:70px;bottom:889px;letter-spacing:-0.12px;}
#t1k_19{left:162px;bottom:889px;letter-spacing:-0.12px;}
#t1l_19{left:288px;bottom:889px;letter-spacing:-0.06px;}
#t1m_19{left:802px;bottom:889px;letter-spacing:-0.18px;}
#t1n_19{left:70px;bottom:874px;letter-spacing:-0.14px;}
#t1o_19{left:144px;bottom:874px;letter-spacing:-0.11px;}
#t1p_19{left:144px;bottom:859px;letter-spacing:-0.12px;}
#t1q_19{left:330px;bottom:859px;letter-spacing:-0.06px;}
#t1r_19{left:802px;bottom:859px;letter-spacing:-0.18px;}
#t1s_19{left:70px;bottom:843px;letter-spacing:-0.14px;}
#t1t_19{left:162px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_19{left:372px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1v_19{left:802px;bottom:843px;letter-spacing:-0.18px;}
#t1w_19{left:70px;bottom:828px;letter-spacing:-0.14px;}
#t1x_19{left:162px;bottom:828px;letter-spacing:-0.12px;}
#t1y_19{left:372px;bottom:828px;letter-spacing:-0.05px;}
#t1z_19{left:802px;bottom:828px;letter-spacing:-0.18px;}
#t20_19{left:70px;bottom:813px;letter-spacing:-0.14px;}
#t21_19{left:162px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_19{left:324px;bottom:813px;letter-spacing:-0.06px;}
#t23_19{left:802px;bottom:813px;letter-spacing:-0.18px;}
#t24_19{left:70px;bottom:797px;letter-spacing:-0.12px;}
#t25_19{left:125px;bottom:797px;letter-spacing:-0.13px;}
#t26_19{left:498px;bottom:797px;letter-spacing:-0.06px;}
#t27_19{left:802px;bottom:797px;letter-spacing:-0.17px;}
#t28_19{left:70px;bottom:782px;letter-spacing:-0.12px;}
#t29_19{left:144px;bottom:782px;letter-spacing:-0.12px;}
#t2a_19{left:552px;bottom:782px;letter-spacing:-0.06px;}
#t2b_19{left:802px;bottom:782px;letter-spacing:-0.17px;}
#t2c_19{left:70px;bottom:767px;letter-spacing:-0.12px;}
#t2d_19{left:162px;bottom:767px;letter-spacing:-0.11px;}
#t2e_19{left:630px;bottom:767px;letter-spacing:-0.06px;}
#t2f_19{left:802px;bottom:767px;letter-spacing:-0.17px;}
#t2g_19{left:70px;bottom:752px;letter-spacing:-0.13px;}
#t2h_19{left:125px;bottom:752px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2i_19{left:468px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2j_19{left:802px;bottom:752px;letter-spacing:-0.17px;}
#t2k_19{left:70px;bottom:736px;letter-spacing:-0.11px;}
#t2l_19{left:144px;bottom:736px;letter-spacing:-0.12px;}
#t2m_19{left:428px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2n_19{left:540px;bottom:736px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2o_19{left:802px;bottom:736px;letter-spacing:-0.18px;}
#t2p_19{left:70px;bottom:721px;letter-spacing:-0.13px;}
#t2q_19{left:144px;bottom:721px;letter-spacing:-0.12px;}
#t2r_19{left:480px;bottom:721px;letter-spacing:-0.06px;}
#t2s_19{left:802px;bottom:721px;letter-spacing:-0.18px;}
#t2t_19{left:70px;bottom:706px;letter-spacing:-0.12px;}
#t2u_19{left:162px;bottom:706px;letter-spacing:-0.12px;}
#t2v_19{left:540px;bottom:706px;letter-spacing:-0.06px;}
#t2w_19{left:802px;bottom:706px;letter-spacing:-0.18px;}
#t2x_19{left:70px;bottom:690px;letter-spacing:-0.12px;}
#t2y_19{left:162px;bottom:690px;letter-spacing:-0.13px;}
#t2z_19{left:306px;bottom:690px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t30_19{left:802px;bottom:690px;letter-spacing:-0.18px;}
#t31_19{left:70px;bottom:675px;letter-spacing:-0.12px;}
#t32_19{left:162px;bottom:675px;letter-spacing:-0.12px;}
#t33_19{left:444px;bottom:675px;letter-spacing:-0.06px;}
#t34_19{left:802px;bottom:675px;letter-spacing:-0.18px;}
#t35_19{left:70px;bottom:660px;letter-spacing:-0.12px;}
#t36_19{left:144px;bottom:660px;letter-spacing:-0.12px;}
#t37_19{left:474px;bottom:660px;letter-spacing:-0.06px;}
#t38_19{left:802px;bottom:660px;letter-spacing:-0.18px;}
#t39_19{left:70px;bottom:645px;letter-spacing:-0.12px;}
#t3a_19{left:162px;bottom:645px;letter-spacing:-0.12px;}
#t3b_19{left:396px;bottom:645px;letter-spacing:-0.06px;}
#t3c_19{left:802px;bottom:645px;letter-spacing:-0.18px;}
#t3d_19{left:70px;bottom:629px;letter-spacing:-0.12px;}
#t3e_19{left:162px;bottom:629px;letter-spacing:-0.13px;}
#t3f_19{left:306px;bottom:629px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3g_19{left:802px;bottom:629px;letter-spacing:-0.18px;}
#t3h_19{left:70px;bottom:614px;letter-spacing:-0.12px;}
#t3i_19{left:162px;bottom:614px;letter-spacing:-0.12px;}
#t3j_19{left:444px;bottom:614px;letter-spacing:-0.06px;}
#t3k_19{left:802px;bottom:614px;letter-spacing:-0.18px;}
#t3l_19{left:70px;bottom:599px;letter-spacing:-0.11px;}
#t3m_19{left:144px;bottom:599px;letter-spacing:-0.12px;}
#t3n_19{left:396px;bottom:599px;letter-spacing:-0.12px;}
#t3o_19{left:504px;bottom:599px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3p_19{left:802px;bottom:599px;letter-spacing:-0.18px;}
#t3q_19{left:70px;bottom:584px;letter-spacing:-0.12px;}
#t3r_19{left:162px;bottom:584px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3s_19{left:252px;bottom:584px;letter-spacing:-0.06px;}
#t3t_19{left:802px;bottom:584px;letter-spacing:-0.18px;}
#t3u_19{left:70px;bottom:568px;letter-spacing:-0.12px;}
#t3v_19{left:144px;bottom:568px;letter-spacing:-0.12px;}
#t3w_19{left:468px;bottom:568px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3x_19{left:802px;bottom:568px;letter-spacing:-0.18px;}
#t3y_19{left:70px;bottom:553px;letter-spacing:-0.12px;}
#t3z_19{left:162px;bottom:553px;letter-spacing:-0.12px;}
#t40_19{left:252px;bottom:553px;letter-spacing:-0.06px;}
#t41_19{left:802px;bottom:553px;letter-spacing:-0.18px;}
#t42_19{left:70px;bottom:538px;letter-spacing:-0.12px;}
#t43_19{left:162px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t44_19{left:384px;bottom:538px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t45_19{left:802px;bottom:538px;letter-spacing:-0.18px;}
#t46_19{left:70px;bottom:522px;letter-spacing:-0.12px;}
#t47_19{left:162px;bottom:522px;letter-spacing:-0.11px;}
#t48_19{left:444px;bottom:522px;letter-spacing:-0.06px;}
#t49_19{left:802px;bottom:522px;letter-spacing:-0.18px;}
#t4a_19{left:70px;bottom:507px;letter-spacing:-0.12px;}
#t4b_19{left:162px;bottom:507px;letter-spacing:-0.12px;}
#t4c_19{left:486px;bottom:507px;letter-spacing:-0.06px;}
#t4d_19{left:802px;bottom:507px;letter-spacing:-0.18px;}
#t4e_19{left:70px;bottom:492px;letter-spacing:-0.13px;}
#t4f_19{left:125px;bottom:492px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4g_19{left:474px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4h_19{left:802px;bottom:492px;letter-spacing:-0.17px;}
#t4i_19{left:70px;bottom:477px;letter-spacing:-0.12px;}
#t4j_19{left:144px;bottom:477px;letter-spacing:-0.11px;}
#t4k_19{left:582px;bottom:477px;letter-spacing:-0.06px;}
#t4l_19{left:802px;bottom:477px;letter-spacing:-0.17px;}
#t4m_19{left:70px;bottom:461px;letter-spacing:-0.11px;}
#t4n_19{left:144px;bottom:461px;letter-spacing:-0.12px;}
#t4o_19{left:451px;bottom:461px;letter-spacing:-0.12px;}
#t4p_19{left:594px;bottom:461px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4q_19{left:802px;bottom:461px;letter-spacing:-0.18px;}
#t4r_19{left:70px;bottom:446px;letter-spacing:-0.12px;}
#t4s_19{left:162px;bottom:446px;letter-spacing:-0.12px;}
#t4t_19{left:384px;bottom:446px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4u_19{left:802px;bottom:446px;letter-spacing:-0.18px;}
#t4v_19{left:70px;bottom:431px;letter-spacing:-0.12px;}
#t4w_19{left:162px;bottom:431px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t4x_19{left:348px;bottom:431px;letter-spacing:-0.06px;}
#t4y_19{left:802px;bottom:431px;letter-spacing:-0.18px;}
#t4z_19{left:70px;bottom:415px;letter-spacing:-0.12px;}
#t50_19{left:162px;bottom:415px;letter-spacing:-0.12px;}
#t51_19{left:294px;bottom:415px;letter-spacing:-0.05px;}
#t52_19{left:794px;bottom:415px;letter-spacing:-0.17px;}
#t53_19{left:70px;bottom:400px;letter-spacing:-0.12px;}
#t54_19{left:162px;bottom:400px;letter-spacing:-0.12px;}
#t55_19{left:396px;bottom:400px;letter-spacing:-0.06px;}
#t56_19{left:794px;bottom:400px;letter-spacing:-0.17px;}
#t57_19{left:70px;bottom:385px;letter-spacing:-0.13px;}
#t58_19{left:144px;bottom:385px;letter-spacing:-0.11px;}
#t59_19{left:612px;bottom:385px;letter-spacing:-0.06px;}
#t5a_19{left:794px;bottom:385px;letter-spacing:-0.16px;}
#t5b_19{left:70px;bottom:370px;letter-spacing:-0.12px;}
#t5c_19{left:162px;bottom:370px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5d_19{left:228px;bottom:370px;letter-spacing:-0.06px;}
#t5e_19{left:794px;bottom:370px;letter-spacing:-0.17px;}
#t5f_19{left:70px;bottom:354px;letter-spacing:-0.12px;}
#t5g_19{left:162px;bottom:354px;letter-spacing:-0.13px;}
#t5h_19{left:294px;bottom:354px;letter-spacing:-0.05px;}
#t5i_19{left:794px;bottom:354px;letter-spacing:-0.17px;}
#t5j_19{left:70px;bottom:339px;letter-spacing:-0.12px;}
#t5k_19{left:162px;bottom:339px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t5l_19{left:228px;bottom:339px;letter-spacing:-0.06px;}
#t5m_19{left:794px;bottom:339px;letter-spacing:-0.17px;}
#t5n_19{left:70px;bottom:324px;letter-spacing:-0.12px;}
#t5o_19{left:162px;bottom:324px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5p_19{left:330px;bottom:324px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5q_19{left:794px;bottom:324px;letter-spacing:-0.17px;}
#t5r_19{left:70px;bottom:309px;letter-spacing:-0.12px;}
#t5s_19{left:162px;bottom:309px;letter-spacing:-0.12px;}
#t5t_19{left:564px;bottom:309px;letter-spacing:-0.06px;}
#t5u_19{left:794px;bottom:309px;letter-spacing:-0.16px;}
#t5v_19{left:70px;bottom:293px;letter-spacing:-0.12px;}
#t5w_19{left:162px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5x_19{left:306px;bottom:293px;letter-spacing:-0.06px;}
#t5y_19{left:794px;bottom:293px;letter-spacing:-0.17px;}
#t5z_19{left:70px;bottom:278px;letter-spacing:-0.12px;}
#t60_19{left:162px;bottom:278px;letter-spacing:-0.12px;}
#t61_19{left:384px;bottom:278px;letter-spacing:-0.06px;}
#t62_19{left:794px;bottom:278px;letter-spacing:-0.17px;}
#t63_19{left:70px;bottom:263px;letter-spacing:-0.12px;}
#t64_19{left:162px;bottom:263px;letter-spacing:-0.12px;}
#t65_19{left:396px;bottom:263px;letter-spacing:-0.06px;}
#t66_19{left:794px;bottom:263px;letter-spacing:-0.17px;}
#t67_19{left:70px;bottom:247px;letter-spacing:-0.12px;}
#t68_19{left:162px;bottom:247px;letter-spacing:-0.12px;}
#t69_19{left:342px;bottom:247px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6a_19{left:794px;bottom:247px;letter-spacing:-0.17px;}
#t6b_19{left:70px;bottom:232px;letter-spacing:-0.11px;}
#t6c_19{left:144px;bottom:232px;letter-spacing:-0.12px;}
#t6d_19{left:144px;bottom:217px;letter-spacing:-0.12px;}
#t6e_19{left:246px;bottom:217px;letter-spacing:-0.06px;}
#t6f_19{left:794px;bottom:217px;letter-spacing:-0.17px;}
#t6g_19{left:70px;bottom:202px;letter-spacing:-0.12px;}
#t6h_19{left:162px;bottom:202px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6i_19{left:228px;bottom:202px;letter-spacing:-0.06px;}
#t6j_19{left:794px;bottom:202px;letter-spacing:-0.17px;}
#t6k_19{left:70px;bottom:186px;letter-spacing:-0.12px;}
#t6l_19{left:162px;bottom:186px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6m_19{left:228px;bottom:186px;letter-spacing:-0.06px;}
#t6n_19{left:794px;bottom:186px;letter-spacing:-0.17px;}
#t6o_19{left:70px;bottom:171px;letter-spacing:-0.12px;}
#t6p_19{left:162px;bottom:171px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6q_19{left:312px;bottom:171px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6r_19{left:794px;bottom:171px;letter-spacing:-0.17px;}
#t6s_19{left:70px;bottom:156px;letter-spacing:-0.12px;}
#t6t_19{left:162px;bottom:156px;letter-spacing:-0.12px;}
#t6u_19{left:348px;bottom:156px;letter-spacing:-0.06px;}
#t6v_19{left:794px;bottom:156px;letter-spacing:-0.17px;}
#t6w_19{left:70px;bottom:140px;letter-spacing:-0.12px;}
#t6x_19{left:162px;bottom:140px;letter-spacing:-0.11px;}
#t6y_19{left:162px;bottom:125px;letter-spacing:-0.11px;}
#t6z_19{left:270px;bottom:125px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t70_19{left:794px;bottom:125px;letter-spacing:-0.17px;}
#t71_19{left:70px;bottom:110px;letter-spacing:-0.13px;}
#t72_19{left:144px;bottom:110px;letter-spacing:-0.12px;}
#t73_19{left:444px;bottom:110px;letter-spacing:-0.05px;}
#t74_19{left:794px;bottom:110px;letter-spacing:-0.17px;}

.s1_19{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_19{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_19{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_19{font-size:12px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts19" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg19Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg19" style="-webkit-user-select: none;"><object width="935" height="1210" data="19/19.svg" type="image/svg+xml" id="pdf19" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_19" class="t s1_19">Vol. 3A </span><span id="t2_19" class="t s2_19">xix </span>
<span id="t3_19" class="t s3_19">CONTENTS </span>
<span id="t4_19" class="t s4_19">PAGE </span>
<span id="t5_19" class="t s2_19">20.3.6.4 </span><span id="t6_19" class="t s2_19">Off-core Response Performance Monitoring </span><span id="t7_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_19" class="t s2_19">20-51 </span>
<span id="t9_19" class="t s2_19">20.3.6.5 </span><span id="ta_19" class="t s2_19">Performance Monitoring and Intel® TSX </span><span id="tb_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_19" class="t s2_19">20-53 </span>
<span id="td_19" class="t s2_19">20.3.6.6 </span><span id="te_19" class="t s2_19">Uncore Performance Monitoring Facilities in the 4th Generation Intel® Core™ Processors </span><span id="tf_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_19" class="t s2_19">20-55 </span>
<span id="th_19" class="t s2_19">20.3.6.7 </span><span id="ti_19" class="t s2_19">Intel® Xeon® Processor E5 v3 Family Uncore Performance Monitoring Facility </span><span id="tj_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_19" class="t s2_19">20-55 </span>
<span id="tl_19" class="t s2_19">20.3.7 </span><span id="tm_19" class="t s2_19">5th Generation Intel® Core™ Processor and Intel® Core™ M Processor Performance Monitoring Facility </span><span id="tn_19" class="t s2_19">. . . . . . . . . . . . . </span><span id="to_19" class="t s2_19">20-56 </span>
<span id="tp_19" class="t s2_19">20.3.8 </span><span id="tq_19" class="t s2_19">6th Generation, 7th Generation and 8th Generation Intel® Core™ Processor Performance Monitoring Facility </span><span id="tr_19" class="t s2_19">. . . . . . </span><span id="ts_19" class="t s2_19">20-57 </span>
<span id="tt_19" class="t s2_19">20.3.8.1 </span><span id="tu_19" class="t s2_19">Processor Event Based Sampling (PEBS) Facility</span><span id="tv_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_19" class="t s2_19">20-58 </span>
<span id="tx_19" class="t s2_19">20.3.8.2 </span><span id="ty_19" class="t s2_19">Frontend Retired Facility </span><span id="tz_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_19" class="t s2_19">20-61 </span>
<span id="t11_19" class="t s2_19">20.3.8.3 </span><span id="t12_19" class="t s2_19">Off-core Response Performance Monitoring </span><span id="t13_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_19" class="t s2_19">20-63 </span>
<span id="t15_19" class="t s2_19">20.3.8.4 </span><span id="t16_19" class="t s2_19">Uncore Performance Monitoring Facilities on Intel® Core™ Processors Based on Cannon Lake Microarchitecture. 20-66 </span>
<span id="t17_19" class="t s2_19">20.3.9 </span><span id="t18_19" class="t s2_19">10th Generation Intel® Core™ Processor Performance Monitoring Facility </span><span id="t19_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1a_19" class="t s2_19">20-66 </span>
<span id="t1b_19" class="t s2_19">20.3.9.1 </span><span id="t1c_19" class="t s2_19">Processor Event Based Sampling (PEBS) Facility</span><span id="t1d_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1e_19" class="t s2_19">20-67 </span>
<span id="t1f_19" class="t s2_19">20.3.9.2 </span><span id="t1g_19" class="t s2_19">Off-core Response Performance Monitoring </span><span id="t1h_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1i_19" class="t s2_19">20-67 </span>
<span id="t1j_19" class="t s2_19">20.3.9.3 </span><span id="t1k_19" class="t s2_19">Performance Metrics </span><span id="t1l_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1m_19" class="t s2_19">20-69 </span>
<span id="t1n_19" class="t s2_19">20.3.10 </span><span id="t1o_19" class="t s2_19">12th and 13th Generation Intel® Core™ Processors, and 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="t1p_19" class="t s2_19">Performance Monitoring Facility </span><span id="t1q_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1r_19" class="t s2_19">20-70 </span>
<span id="t1s_19" class="t s2_19">20.3.10.1 </span><span id="t1t_19" class="t s2_19">P-core Performance Monitoring Unit </span><span id="t1u_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1v_19" class="t s2_19">20-70 </span>
<span id="t1w_19" class="t s2_19">20.3.10.2 </span><span id="t1x_19" class="t s2_19">E-core Performance Monitoring Unit </span><span id="t1y_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1z_19" class="t s2_19">20-73 </span>
<span id="t20_19" class="t s2_19">20.3.10.3 </span><span id="t21_19" class="t s2_19">Unhalted Reference Cycles </span><span id="t22_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t23_19" class="t s2_19">20-75 </span>
<span id="t24_19" class="t s2_19">20.4 </span><span id="t25_19" class="t s2_19">PERFORMANCE MONITORING (INTEL® XEON™ PHI PROCESSORS) </span><span id="t26_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t27_19" class="t s2_19">20-76 </span>
<span id="t28_19" class="t s2_19">20.4.1 </span><span id="t29_19" class="t s2_19">Intel® Xeon Phi™ Processor 7200/5200/3200 Performance Monitoring </span><span id="t2a_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2b_19" class="t s2_19">20-76 </span>
<span id="t2c_19" class="t s2_19">20.4.1.1 </span><span id="t2d_19" class="t s2_19">Enhancements of Performance Monitoring in the Intel® Xeon Phi™ Processor Tile </span><span id="t2e_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2f_19" class="t s2_19">20-76 </span>
<span id="t2g_19" class="t s2_19">20.5 </span><span id="t2h_19" class="t s2_19">PERFORMANCE MONITORING (INTEL ATOM® PROCESSORS) </span><span id="t2i_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2j_19" class="t s2_19">20-80 </span>
<span id="t2k_19" class="t s2_19">20.5.1 </span><span id="t2l_19" class="t s2_19">Performance Monitoring (45 nm and 32 nm Intel </span><span id="t2m_19" class="t s2_19">Atom® Processors) </span><span id="t2n_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_19" class="t s2_19">20-80 </span>
<span id="t2p_19" class="t s2_19">20.5.2 </span><span id="t2q_19" class="t s2_19">Performance Monitoring for Silvermont Microarchitecture </span><span id="t2r_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2s_19" class="t s2_19">20-80 </span>
<span id="t2t_19" class="t s2_19">20.5.2.1 </span><span id="t2u_19" class="t s2_19">Enhancements of Performance Monitoring in the Processor Core </span><span id="t2v_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_19" class="t s2_19">20-80 </span>
<span id="t2x_19" class="t s2_19">20.5.2.2 </span><span id="t2y_19" class="t s2_19">Offcore Response Event </span><span id="t2z_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_19" class="t s2_19">20-82 </span>
<span id="t31_19" class="t s2_19">20.5.2.3 </span><span id="t32_19" class="t s2_19">Average Offcore Request Latency Measurement </span><span id="t33_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_19" class="t s2_19">20-85 </span>
<span id="t35_19" class="t s2_19">20.5.3 </span><span id="t36_19" class="t s2_19">Performance Monitoring for Goldmont Microarchitecture </span><span id="t37_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_19" class="t s2_19">20-85 </span>
<span id="t39_19" class="t s2_19">20.5.3.1 </span><span id="t3a_19" class="t s2_19">Processor Event Based Sampling (PEBS) </span><span id="t3b_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_19" class="t s2_19">20-86 </span>
<span id="t3d_19" class="t s2_19">20.5.3.2 </span><span id="t3e_19" class="t s2_19">Offcore Response Event </span><span id="t3f_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_19" class="t s2_19">20-89 </span>
<span id="t3h_19" class="t s2_19">20.5.3.3 </span><span id="t3i_19" class="t s2_19">Average Offcore Request Latency Measurement </span><span id="t3j_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3k_19" class="t s2_19">20-90 </span>
<span id="t3l_19" class="t s2_19">20.5.4 </span><span id="t3m_19" class="t s2_19">Performance Monitoring for Goldmont Plus </span><span id="t3n_19" class="t s2_19">Microarchitecture </span><span id="t3o_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3p_19" class="t s2_19">20-91 </span>
<span id="t3q_19" class="t s2_19">20.5.4.1 </span><span id="t3r_19" class="t s2_19">Extended PEBS</span><span id="t3s_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3t_19" class="t s2_19">20-91 </span>
<span id="t3u_19" class="t s2_19">20.5.5 </span><span id="t3v_19" class="t s2_19">Performance Monitoring for Tremont Microarchitecture </span><span id="t3w_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3x_19" class="t s2_19">20-91 </span>
<span id="t3y_19" class="t s2_19">20.5.5.1 </span><span id="t3z_19" class="t s2_19">Adaptive PEBS </span><span id="t40_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t41_19" class="t s2_19">20-92 </span>
<span id="t42_19" class="t s2_19">20.5.5.2 </span><span id="t43_19" class="t s2_19">PEBS output to Intel® Processor Trace </span><span id="t44_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t45_19" class="t s2_19">20-92 </span>
<span id="t46_19" class="t s2_19">20.5.5.3 </span><span id="t47_19" class="t s2_19">Precise Distribution Support on Fixed Counter 0 </span><span id="t48_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t49_19" class="t s2_19">20-94 </span>
<span id="t4a_19" class="t s2_19">20.5.5.4 </span><span id="t4b_19" class="t s2_19">Compatibility Enhancements to Offcore Response MSRs </span><span id="t4c_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4d_19" class="t s2_19">20-94 </span>
<span id="t4e_19" class="t s2_19">20.6 </span><span id="t4f_19" class="t s2_19">PERFORMANCE MONITORING (LEGACY INTEL PROCESSORS) </span><span id="t4g_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4h_19" class="t s2_19">20-96 </span>
<span id="t4i_19" class="t s2_19">20.6.1 </span><span id="t4j_19" class="t s2_19">Performance Monitoring (Intel® Core™ Solo and Intel® Core™ Duo Processors) </span><span id="t4k_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4l_19" class="t s2_19">20-96 </span>
<span id="t4m_19" class="t s2_19">20.6.2 </span><span id="t4n_19" class="t s2_19">Performance Monitoring (Processors Based on Intel® </span><span id="t4o_19" class="t s2_19">Core™ Microarchitecture)</span><span id="t4p_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4q_19" class="t s2_19">20-97 </span>
<span id="t4r_19" class="t s2_19">20.6.2.1 </span><span id="t4s_19" class="t s2_19">Fixed-function Performance Counters </span><span id="t4t_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4u_19" class="t s2_19">20-98 </span>
<span id="t4v_19" class="t s2_19">20.6.2.2 </span><span id="t4w_19" class="t s2_19">Global Counter Control Facilities </span><span id="t4x_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4y_19" class="t s2_19">20-99 </span>
<span id="t4z_19" class="t s2_19">20.6.2.3 </span><span id="t50_19" class="t s2_19">At-Retirement Events </span><span id="t51_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t52_19" class="t s2_19">20-101 </span>
<span id="t53_19" class="t s2_19">20.6.2.4 </span><span id="t54_19" class="t s2_19">Processor Event Based Sampling (PEBS) </span><span id="t55_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t56_19" class="t s2_19">20-101 </span>
<span id="t57_19" class="t s2_19">20.6.3 </span><span id="t58_19" class="t s2_19">Performance Monitoring (Processors Based on Intel NetBurst® Microarchitecture)</span><span id="t59_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5a_19" class="t s2_19">20-104 </span>
<span id="t5b_19" class="t s2_19">20.6.3.1 </span><span id="t5c_19" class="t s2_19">ESCR MSRs </span><span id="t5d_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5e_19" class="t s2_19">20-107 </span>
<span id="t5f_19" class="t s2_19">20.6.3.2 </span><span id="t5g_19" class="t s2_19">Performance Counters </span><span id="t5h_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5i_19" class="t s2_19">20-108 </span>
<span id="t5j_19" class="t s2_19">20.6.3.3 </span><span id="t5k_19" class="t s2_19">CCCR MSRs </span><span id="t5l_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5m_19" class="t s2_19">20-109 </span>
<span id="t5n_19" class="t s2_19">20.6.3.4 </span><span id="t5o_19" class="t s2_19">Debug Store (DS) Mechanism</span><span id="t5p_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5q_19" class="t s2_19">20-111 </span>
<span id="t5r_19" class="t s2_19">20.6.3.5 </span><span id="t5s_19" class="t s2_19">Programming the Performance Counters for Non-Retirement Events </span><span id="t5t_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5u_19" class="t s2_19">20-111 </span>
<span id="t5v_19" class="t s2_19">20.6.3.6 </span><span id="t5w_19" class="t s2_19">At-Retirement Counting </span><span id="t5x_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5y_19" class="t s2_19">20-117 </span>
<span id="t5z_19" class="t s2_19">20.6.3.7 </span><span id="t60_19" class="t s2_19">Tagging Mechanism for Replay_event </span><span id="t61_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t62_19" class="t s2_19">20-118 </span>
<span id="t63_19" class="t s2_19">20.6.3.8 </span><span id="t64_19" class="t s2_19">Processor Event-Based Sampling (PEBS) </span><span id="t65_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t66_19" class="t s2_19">20-119 </span>
<span id="t67_19" class="t s2_19">20.6.3.9 </span><span id="t68_19" class="t s2_19">Operating System Implications </span><span id="t69_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6a_19" class="t s2_19">20-120 </span>
<span id="t6b_19" class="t s2_19">20.6.4 </span><span id="t6c_19" class="t s2_19">Performance Monitoring and Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® </span>
<span id="t6d_19" class="t s2_19">Microarchitecture</span><span id="t6e_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6f_19" class="t s2_19">20-120 </span>
<span id="t6g_19" class="t s2_19">20.6.4.1 </span><span id="t6h_19" class="t s2_19">ESCR MSRs </span><span id="t6i_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6j_19" class="t s2_19">20-120 </span>
<span id="t6k_19" class="t s2_19">20.6.4.2 </span><span id="t6l_19" class="t s2_19">CCCR MSRs </span><span id="t6m_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6n_19" class="t s2_19">20-121 </span>
<span id="t6o_19" class="t s2_19">20.6.4.3 </span><span id="t6p_19" class="t s2_19">IA32_PEBS_ENABLE MSR </span><span id="t6q_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6r_19" class="t s2_19">20-123 </span>
<span id="t6s_19" class="t s2_19">20.6.4.4 </span><span id="t6t_19" class="t s2_19">Performance Monitoring Events </span><span id="t6u_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6v_19" class="t s2_19">20-123 </span>
<span id="t6w_19" class="t s2_19">20.6.4.5 </span><span id="t6x_19" class="t s2_19">Counting Clocks on systems with Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® </span>
<span id="t6y_19" class="t s2_19">Microarchitecture </span><span id="t6z_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t70_19" class="t s2_19">20-124 </span>
<span id="t71_19" class="t s2_19">20.6.5 </span><span id="t72_19" class="t s2_19">Performance Monitoring and Dual-Core Technology </span><span id="t73_19" class="t s2_19">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t74_19" class="t s2_19">20-125 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
