<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[0]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >0.499</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.499</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.499</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.499</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.499</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.499</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.499</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.499</TD>
<TD >registers:u_registers|A1</TD>
<TD >registers:u_registers|A1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.499</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.805</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.744</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.050</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.891</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.197</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.244</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.550</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.555</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >-0.006</TD>
<TD >1.855</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.561</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >-0.006</TD>
<TD >1.861</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.829</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >2.135</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.952</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_O_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >2.258</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.016</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >2.322</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.264</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >2.570</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.431</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >2.737</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.534</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >2.840</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.769</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >-20.000</TD>
<TD >0.000</TD>
<TD >1.075</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.159</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >-20.000</TD>
<TD >0.000</TD>
<TD >1.465</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.241</TD>
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >-20.000</TD>
<TD >0.000</TD>
<TD >1.547</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.413</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >-25.000</TD>
<TD >-0.017</TD>
<TD >1.702</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >38.615</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >-35.000</TD>
<TD >-2.651</TD>
<TD >1.270</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >38.706</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >-35.000</TD>
<TD >-2.651</TD>
<TD >1.361</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
