// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _lab1_1_HH_
#define _lab1_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lab1_1_mac_muladdbkb.h"

namespace ap_rtl {

struct lab1_1 : public sc_module {
    // Port declarations 5
    sc_in< sc_lv<8> > a;
    sc_in< sc_lv<8> > b;
    sc_in< sc_lv<8> > c;
    sc_in< sc_lv<8> > d;
    sc_out< sc_lv<32> > ap_return;
    // Port declarations for the virtual clock. 
    sc_in_clk ap_virtual_clock;


    // Module declarations
    lab1_1(sc_module_name name);
    SC_HAS_PROCESS(lab1_1);

    ~lab1_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lab1_1_mac_muladdbkb<1,1,8,8,9,16>* lab1_1_mac_muladdbkb_U1;
    sc_signal< sc_lv<9> > sext_ln4_2_fu_56_p1;
    sc_signal< sc_lv<9> > sext_ln4_3_fu_60_p1;
    sc_signal< sc_lv<9> > add_ln4_fu_64_p2;
    sc_signal< sc_lv<16> > grp_fu_77_p3;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_add_ln4_fu_64_p2();
    void thread_ap_return();
    void thread_sext_ln4_2_fu_56_p1();
    void thread_sext_ln4_3_fu_60_p1();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
