[2025-09-18 05:22:08] START suite=qualcomm_srv trace=srv678_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv678_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2582690 heartbeat IPC: 3.872 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5002195 heartbeat IPC: 4.133 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5002195 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5002195 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13307105 heartbeat IPC: 1.204 cumulative IPC: 1.204 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21577642 heartbeat IPC: 1.209 cumulative IPC: 1.207 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29915339 heartbeat IPC: 1.199 cumulative IPC: 1.204 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38170858 heartbeat IPC: 1.211 cumulative IPC: 1.206 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46544890 heartbeat IPC: 1.194 cumulative IPC: 1.204 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 54989023 heartbeat IPC: 1.184 cumulative IPC: 1.2 (Simulation time: 00 hr 08 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv678_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 63282720 heartbeat IPC: 1.206 cumulative IPC: 1.201 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 71535656 heartbeat IPC: 1.212 cumulative IPC: 1.202 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 79944525 heartbeat IPC: 1.189 cumulative IPC: 1.201 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 83384097 cumulative IPC: 1.199 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 83384097 cumulative IPC: 1.199 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv678_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.199 instructions: 100000004 cycles: 83384097
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.13 Average ROB Occupancy at Mispredict: 31.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08624
BRANCH_INDIRECT: 0.3709
BRANCH_CONDITIONAL: 11.34
BRANCH_DIRECT_CALL: 0.4088
BRANCH_INDIRECT_CALL: 0.5444
BRANCH_RETURN: 0.3826


====Backend Stall Breakdown====
ROB_STALL: 2336
LQ_STALL: 0
SQ_STALL: 32558


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 293.5
REPLAY_LOAD: 117.5
NON_REPLAY_LOAD: 27.035715

== Total ==
ADDR_TRANS: 587
REPLAY_LOAD: 235
NON_REPLAY_LOAD: 1514

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 56

cpu0->cpu0_STLB TOTAL        ACCESS:    2123923 HIT:    2123238 MISS:        685 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123923 HIT:    2123238 MISS:        685 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 171.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9648957 HIT:    8778239 MISS:     870718 MSHR_MERGE:      38132
cpu0->cpu0_L2C LOAD         ACCESS:    7733472 HIT:    7013049 MISS:     720423 MSHR_MERGE:        460
cpu0->cpu0_L2C RFO          ACCESS:     585360 HIT:     514211 MISS:      71149 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     173251 HIT:     114495 MISS:      58756 MSHR_MERGE:      37672
cpu0->cpu0_L2C WRITE        ACCESS:    1155630 HIT:    1136020 MISS:      19610 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1244 HIT:        464 MISS:        780 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     117932 ISSUED:     110939 USEFUL:       1285 USELESS:       6342
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15838850 HIT:    7744317 MISS:    8094533 MSHR_MERGE:    2001239
cpu0->cpu0_L1I LOAD         ACCESS:   15838850 HIT:    7744317 MISS:    8094533 MSHR_MERGE:    2001239
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30953261 HIT:   26941325 MISS:    4011936 MSHR_MERGE:    1722727
cpu0->cpu0_L1D LOAD         ACCESS:   16705513 HIT:   14576277 MISS:    2129236 MSHR_MERGE:     489058
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     356144 HIT:     255828 MISS:     100316 MSHR_MERGE:      37892
cpu0->cpu0_L1D WRITE        ACCESS:   13890207 HIT:   12109095 MISS:    1781112 MSHR_MERGE:    1195749
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1397 HIT:        125 MISS:       1272 MSHR_MERGE:         28
cpu0->cpu0_L1D PREFETCH REQUESTED:     554603 ISSUED:     356144 USEFUL:      11516 USELESS:      41028
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12967002 HIT:   10705098 MISS:    2261904 MSHR_MERGE:    1132185
cpu0->cpu0_ITLB LOAD         ACCESS:   12967002 HIT:   10705098 MISS:    2261904 MSHR_MERGE:    1132185
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.026 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29089791 HIT:   27779223 MISS:    1310568 MSHR_MERGE:     316365
cpu0->cpu0_DTLB LOAD         ACCESS:   29089791 HIT:   27779223 MISS:    1310568 MSHR_MERGE:     316365
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.101 cycles
cpu0->LLC TOTAL        ACCESS:     968893 HIT:     957550 MISS:      11343 MSHR_MERGE:        301
cpu0->LLC LOAD         ACCESS:     719962 HIT:     711638 MISS:       8324 MSHR_MERGE:         53
cpu0->LLC RFO          ACCESS:      71149 HIT:      71087 MISS:         62 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      21084 HIT:      18448 MISS:       2636 MSHR_MERGE:        248
cpu0->LLC WRITE        ACCESS:     155918 HIT:     155902 MISS:         16 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        780 HIT:        475 MISS:        305 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        101
  ROW_BUFFER_MISS:      10925
  AVG DBUS CONGESTED CYCLE: 2.987
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         36
  FULL:          0
Channel 0 REFRESHES ISSUED:       6949

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522693       531364        70647          616
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           40           72           25
  STLB miss resolved @ L2C                0           59          195          290           28
  STLB miss resolved @ LLC                0           15          179          325           53
  STLB miss resolved @ MEM                0            0           72          134          135

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193324        46118      1554950       106633           51
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            5           15
  STLB miss resolved @ L2C                0            0            0            1            0
  STLB miss resolved @ LLC                0            4           12           15           11
  STLB miss resolved @ MEM                0            0            7           19           49
[2025-09-18 05:34:50] END   suite=qualcomm_srv trace=srv678_ap (rc=0)
