Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 17 10:53:58 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_MAC_Test_control_sets_placed.rpt
| Design       : top_MAC_Test
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |             184 |           68 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |             241 |           86 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | add_inst/FSM_sequential_state_reg[0][0]    | rst_IBUF                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | add_inst/exp_common_10                     |                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | add_inst/exp_common_3[4]_i_2_n_0           | add_inst/exp_common_3[4]_i_1_n_0 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | add_inst/final_exp[4]_i_1__0_n_0           | rst_IBUF                         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                                            |                                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | mult_inst/start_stage1                     | rst_IBUF                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | add_inst/final_mant[9]_i_1__0_n_0          | rst_IBUF                         |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | add_inst/stage5a_valid                     | rst_IBUF                         |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | mult_inst/rounding_ready                   | rst_IBUF                         |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | mult_inst/round_stage_ready                | rst_IBUF                         |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | mult_inst/FSM_sequential_state_reg[1]_0[0] | rst_IBUF                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | add_inst/stage6_ready                      | rst_IBUF                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | add_inst/FSM_sequential_state_reg[2][0]    | rst_IBUF                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | mult_inst/write_result                     | rst_IBUF                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | mult_inst/start_stage2                     | rst_IBUF                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | add_inst/E[0]                              | rst_IBUF                         |               19 |             31 |         1.63 |
|  clk_IBUF_BUFG | start                                      | rst_IBUF                         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | add_start_reg_n_0                          | rst_IBUF                         |               20 |             33 |         1.65 |
|  clk_IBUF_BUFG |                                            | rst_IBUF                         |               68 |            184 |         2.71 |
+----------------+--------------------------------------------+----------------------------------+------------------+----------------+--------------+


