# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/bd/Memory/ip/Memory_data_out_mem_0/Memory_data_out_mem_0.xci
# IP: The module: 'Memory_data_out_mem_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/bd/Memory/ip/Memory_data_out_mem_0/Memory_data_out_mem_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Memory_data_out_mem_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# IP: D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/bd/Memory/ip/Memory_data_out_mem_0/Memory_data_out_mem_0.xci
# IP: The module: 'Memory_data_out_mem_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/bd/Memory/ip/Memory_data_out_mem_0/Memory_data_out_mem_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Memory_data_out_mem_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
