BDCR,VAR_0
BIT10,VAR_1
BIT11,VAR_2
BIT12,VAR_3
BIT13,VAR_4
BIT14,VAR_5
BIT15,VAR_6
BIT3,VAR_7
BIT4,VAR_8
BIT8,VAR_9
BIT9,VAR_10
CCR,VAR_11
CCSR,VAR_12
CDIR,VAR_13
CMCR,VAR_14
CMR,VAR_15
DCR,VAR_16
DICR,VAR_17
DmaCmd_ResetAllChannels,VAR_18
HCR,VAR_19
HDLC_CRC_16_CCITT,VAR_20
HDLC_CRC_32_CCITT,VAR_21
HDLC_CRC_MASK,VAR_22
HDLC_FLAG_AUTO_CTS,VAR_23
HDLC_FLAG_DPLL_DIV16,VAR_24
HDLC_FLAG_DPLL_DIV8,VAR_25
HDLC_FLAG_HDLC_LOOPMODE,VAR_26
HDLC_FLAG_RXC_BRG,VAR_27
HDLC_FLAG_RXC_DPLL,VAR_28
HDLC_FLAG_RXC_TXCPIN,VAR_29
HDLC_FLAG_SHARE_ZERO,VAR_30
HDLC_FLAG_TXC_BRG,VAR_31
HDLC_FLAG_TXC_DPLL,VAR_32
HDLC_FLAG_TXC_RXCPIN,VAR_33
HDLC_FLAG_UNDERRUN_ABORT15,VAR_34
HDLC_FLAG_UNDERRUN_CRC,VAR_35
HDLC_FLAG_UNDERRUN_FLAG,VAR_36
HDLC_PREAMBLE_PATTERN_NONE,VAR_37
IOCR,VAR_38
IUSC_PRE_SL1660,VAR_39
MGSL_BUS_TYPE_PCI,VAR_40
MGSL_MODE_HDLC,VAR_41
MGSL_MODE_RAW,VAR_42
MISC,VAR_43
RCLR,VAR_44
RCLRVALUE,VAR_45
RCmd_SelectRicrdma_level,VAR_46
RDMR,VAR_47
RECEIVE_DATA,VAR_48
RECEIVE_STATUS,VAR_49
RICR,VAR_50
RMR,VAR_51
RSR,VAR_52
RXSTATUS_ALL,VAR_53
SICR,VAR_54
SICR_CTS_INACTIVE,VAR_55
TC1R,VAR_56
TCSR,VAR_57
TCSR_UNDERWAIT,VAR_58
TCmd_SelectTicrdma_level,VAR_59
TDMR,VAR_60
TICR,VAR_61
TMCR,VAR_62
TMDR,VAR_63
TMR,VAR_64
TRANSMIT_DATA,VAR_65
TRANSMIT_STATUS,VAR_66
TXSTATUS_ALL,VAR_67
outw,FUNC_0
usc_ClearIrqPendingBits,FUNC_1
usc_DmaCmd,FUNC_2
usc_EnableInterrupts,FUNC_3
usc_EnableMasterIrqBit,FUNC_4
usc_InDmaReg,FUNC_5
usc_InReg,FUNC_6
usc_OutDmaReg,FUNC_7
usc_OutReg,FUNC_8
usc_RCmd,FUNC_9
usc_TCmd,FUNC_10
usc_UnlatchRxstatusBits,FUNC_11
usc_UnlatchTxstatusBits,FUNC_12
usc_set_txidle,FUNC_13
usc_stop_receiver,FUNC_14
usc_stop_transmitter,FUNC_15
usc_set_sdlc_mode,FUNC_16
info,VAR_68
RegValue,VAR_69
PreSL1660,VAR_70
XtalSpeed,VAR_71
DpllDivisor,VAR_72
Tc,VAR_73
