# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl failed with 1 errors.
# Compile of tb_Pipeline.vhdl was successful.
# Compile of CCR.vhd was successful.
# Compile of Sequencer.vhd was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl failed with 1 errors.
# Compile of tb_Pipeline.vhdl was successful.
# Compile of CCR.vhd was successful.
# Compile of Sequencer.vhd was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of Memory.vhdl was successful with warnings.
# Compile of Memory_tb.vhdl was successful.
# Compile of Processor.vhdl was successful.
# Compile of Processor_Pkg.vhdl was successful.
# Compile of ALU.vhdl was successful.
# Compile of tb_ALU.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of tb_RegisterFile.vhd was successful.
# Compile of tb_Integration.vhd was successful.
# Compile of PC.vhdl was successful.
# Compile of SP.vhdl was successful.
# Compile of ControlUnit.vhdl was successful.
# Compile of PipelineRegisters.vhdl was successful.
# Compile of tb_Pipeline.vhdl was successful.
# Compile of CCR.vhd was successful.
# Compile of Sequencer.vhd was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.tb_pipeline
# vsim -gui work.tb_pipeline 
# Start time: 20:36:56 on Dec 19,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipeline(behavior)
# Loading work.processor_pkg
# Loading work.processor(structure)
# Loading work.sequencer(behavior)
# Loading work.pc(behavior)
# Loading work.if_id_reg(behavior)
# Loading work.controlunit(behavior)
# Loading work.registerfile(behavioral)
# Loading work.sp(behavior)
# Loading work.id_ex_reg(behavior)
# Loading work.ccr(behavior)
# Loading work.alu(behavioral)
# Loading work.ex_mem_reg(behavior)
# ** Error: (vsim-3732) No default binding for component instance 'U_EX_MEM'.
#    The following component ports are not on the entity:
#           write_data_out
#           write_data_in
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/uut/U_EX_MEM File: E:/Von-Neuman-Processor/Processor.vhdl Line: 639
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavior)
# Loading work.mem_wb_reg(behavior)
# Error loading design
# End time: 20:36:56 on Dec 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
