/*
*********************************************************************************************************
*                                               uC/OS-II
*                                         The Real-Time Kernel
*
*                                (c) Copyright 2004, Micrium, Weston, FL
*                                          All Rights Reserved
*
*
*                                      BOARD SUPPORT PACKAGE (BSP)
*                                         Frescale MC9S12
*
* File : BSP.C
* By   : Eric Shufro
*********************************************************************************************************
*/

#include <includes.h>


/*
*********************************************************************************************************
*                                        CONSTANTS
*********************************************************************************************************
*/

#define  SOFTWARETRIGGER0_VEC  0x72                             /* Vector address = (2 * channel id)                    */

/*
*********************************************************************************************************
*                                        MACROS
*********************************************************************************************************
*/
         
#define ROUTE_INTERRUPT(vec_adr, cfdata) {                                                          \
                                              INT_CFADDR = (vec_adr) & 0xF0;                        \
                                              INT_CFDATA_ARR[((vec_adr) & 0x0F) >> 1] = (cfdata);   \
                                         }

/*
*********************************************************************************************************
*                                        PROTOTYPES
*********************************************************************************************************
*/

static  void  XGATE_Init(void);                               /* Initialize the XGATE co-processor                    */
static  void  PLL_Init(void);                                   /* Initialize the CPU's PLL                             */
static  void  OSTickISR_Init(void);                           /* Initialize the OS Ticker                              */

/*
*********************************************************************************************************
*                                        DATATYPES
*
* Notes : 1) The CPU_ISR_FNCT_PTR data type is used to declare pointers to ISR functions in 
*            a more simplistic manner. It is used when setting the Vector Table in BSP_VectSet()
*********************************************************************************************************
*/

typedef  void  near  (*CPU_ISR_FNCT_PTR)(void *); 

/*
*********************************************************************************************************
*                                        GLOBALS
*********************************************************************************************************
*/

static  CPU_INT16U  OSTickCnts;
/*
*********************************************************************************************************
*                                        BSP_Init()
*
* Description: Initialize BSP, called from app.c instead of calling all of the internal bsp init functions
*********************************************************************************************************
*/

void BSP_Init (void)
{
    XGATE_Init();                                               /* Initialize the XGATE co-processor                    */
    
    PLL_Init();                                                 /* Initialize the PLL.                                  */ 
    BSP_SetECT_Prescaler(4);                                    /* Set ECT prescaler to prevent OSTickCnts overrflow    */    
   
    OSTickISR_Init();
}

/*
*********************************************************************************************************
*                                        XGATE_Init()
*
* Description: XGATE co-processor initialization.
*********************************************************************************************************
*/

void  XGATE_Init (void) 
{
                                                                /* Initialize the XGATE vector block and set the   ...  */
                                                                /* ... XGVBR register to it's start address             */
    XGVBR  = (unsigned int)(void*__far)(XGATE_VectorTable - XGATE_VECTOR_OFFSET);

                                                                /* Switch software trigger 0 interrupt to XGATE  ...    */
                                                                /* ... RQST=1 and PRIO=1                                */
    ROUTE_INTERRUPT(SOFTWARETRIGGER0_VEC, 0x81); 
  
    XGMCTL = 0xFBC1;                                            /* Enable XGATE mode and XGE, XGFRZ, and XGIE Int's.    */  
    XGSWT  = 0x0101;                                            /* Force execution of software trigger 0 handler        */
   
}

/*
*********************************************************************************************************
*                                        PLL_Init()
*
* Description: Initialize on-chip PLL. CPU clock = 100MHz, Bus clock = 50MHz.
*
* Arguments  : none.
*
* Returns    : none.
*
* Note(s)    : (1) This function assumes the presence of an onboard 4MHz crystal used as the 
*                  Fref oscillator frequency.
*********************************************************************************************************
*/

static void PLL_Init (void)
{  
    CLKSEL = 0x00;                                              /* Meaning for CLKSEL:                                  */
                                                                /* Bit 7: PLLSEL = 0 OSCCLK selected as current clk src */
                                                                /* Bit 6: PSTP   = 0 Disable Psuedo Stop Mode           */
                                                                /* Bit 5: SYSWAI = 0 In wait mode system clocks stop.   */
                                                                /* Bit 4: ROAWAI = 0 Osc ampl not reduced in wait mode  */
                                                                /* Bit 3: PLLWAI = 0 Do not turn off PLL in wait mode   */
                                                                /* Bit 2: CWAI   = 0 Do not stop the core in wait mode  */
                                                                /* Bit 1: RTIWAI = 0 Do not stop the RTI in wait mode   */
                                                                /* Bit 0: COPWAI = 0 Do not stop the COP in wait mode   */
                                                                
    
#if 0 
    SYNR   = (0x18              |                                /* Set multiplier of 25                                 */
             SYNR_VCOFRQ0_MASK  |                                /* VCORANGE: 80MHz < Fvco < 120MHz                      */
             SYNR_VCOFRQ1_MASK);


    REFDV  = (0x01             |                                  /* Set divider of 2                                     */
             REFDV_REFFRQ0_MASK);                                 /* Set REFFRQ = 1: 2MHz  < Fref(osc) < 6MHz             */ 
    

#endif   

#if 1
    SYNR   = (0x18             |                                 /* Set multiplier of 25                                 */
             SYNR_VCOFRQ0_MASK);                                 /* VCORANGE: 48MHz < Fvco <= 80MHz                      */


    REFDV  = (0x03                                               /* Set divider of 4                                     */
             );                                                  /* Set REFFRQ = 0: 1MHz  <= Fref(osc) <= 2MHz             */ 
#endif    
     
    //PLLCTL = 0xC9;
    //PLLCTL = 0xC0;                                              /* Meaning for PLLCTL:
    PLLCTL = 0x40;                                              /* Bit 7: CME   = 1; Clock monitor enabled              */
                                                                /* Bit 6: PLLON = 1; PLL On bit                         */
                                                                /* Bit 5: AUTO  = 0; No auto. control of PLL bandwidth  */
                                                                /* Bit 4: ACQ   = 1; High bandwidth filter acquisition  */
                                                                /* Bit 3:            Reserved                           */
                                                                /* Bit 2: PRE   = 0; RTI stops during Pseudo Stop Mode  */
                                                                /* Bit 1: PCE   = 0; COP diabled in Pseudo STOP mode    */
                                                                /* Bit 0: SCME  = 1; Use Self Clock mode if OSC fails   */                                                  
    
    while((CRGFLG & 0x08) == 0) { 	                            /* Wait for PLLCLK to stabilize.                        */
        ;				                                        /* If the PLL never stabilizes, this will hang forever  */
    }  
  
    CLKSEL |= CLKSEL_PLLSEL_MASK;                               /* Switch to PLL clock                                  */

   
}


/*
*********************************************************************************************************
*                                        BSP_CPU_ClkFreq()
*
* Description : Returns the CPU operating frequency in Hz. (This is NOT the CPU BUS frequency)
*               However, the bus frequency is (clk_frq / 2)
*********************************************************************************************************
*/
CPU_INT32U  BSP_CPU_ClkFreq (void)
{
    CPU_INT32U  clk_freq;
    CPU_INT08U  mul;
    CPU_INT08U  div;
    
    
    mul = (SYNR  & 0x3F) + 1;
    div = (REFDV & 0x3F) + 1; 
    if ((CLKSEL & CLKSEL_PLLSEL_MASK) > 0) {
        clk_freq =  ((OSCFREQ * 2) * mul) / div;
    } else {
        clk_freq =    OSCFREQ;
    }    
    return  (clk_freq);
}




/*
*********************************************************************************************************
*                                        BSP_IntDisAll()
*
* Description : Disable global interrupts.
*********************************************************************************************************
*/

void  BSP_IntDisAll (void) 
{
    CPU_SR  cpu_sr;
    
    CPU_INT32U i = 0;
    for(i = 0; i < 65536; i++);
    
    CPU_CRITICAL_ENTER();  
    IRQCR_IRQEN = 0;  
}



/*$PAGE*/
/*
*********************************************************************************************************
*                                     uC/OS-II TICK ISR INITIALIZATION
*
* Description : This function is used to initialize one of the eight output compares to generate an
*               interrupt at the desired tick rate.  You must decide which output compare you will be
*               using by setting the configuration variable OS_TICK_OC (see OS_CFG.H and also OS_CPU_A.S) 
*               to 0..7 depending on which output compare to use.
*                   OS_TICK_OC set to 4 chooses output compare #4 as the ticker source
*                   OS_TICK_OC set to 5 chooses output compare #5 as the ticker source
*                   OS_TICK_OC set to 6 chooses output compare #6 as the ticker source
*                   OS_TICK_OC set to 7 chooses output compare #7 as the ticker source
* Arguments   : none
* Notes       : 1) It is assumed that you have set the prescaler rate of the free running timer within
*                  the first 64 E clock cycles of the 68HC12.
*               2) CPU registers are define in IO.H (see COSMIC compiler) and in OS_CPU_A.S.
*********************************************************************************************************
*/

static void  OSTickISR_Init (void)
{
    CPU_INT32U  cpu_frq;
    CPU_INT32U  bus_frq;
    CPU_INT08U  ect_prescaler;    


    cpu_frq = BSP_CPU_ClkFreq();            /* Get the current CPU frequency                           */
    bus_frq = cpu_frq / 2;                  /* Derive the BUS frequency from the CPU frequency         */
      
    ect_prescaler = ECT_TSCR2 & 0x07;       /* Get the prescaler value in the control register         */
    
    ect_prescaler = (1 << ect_prescaler);   /* Calculate the correct prescaler value from the reg val  */
    
                                            /* Calculate the nbr of ticks for the interrupt period     */ 
    OSTickCnts    = (CPU_INT16U)((bus_frq / (ect_prescaler * OS_TICKS_PER_SEC)) - 1); 

#if OS_TICK_OC == 4
    ECT_TIOS  |= 0x10;                      /* Make channel an output compare                          */
    ECT_TC4    = ECT_TCNT + OSTickCnts;     /* Set TC4 to present time + OS_TICK_OC_CNTS               */
    ECT_TIE   |= 0x10;                      /* Enable OC4 interrupt.                                   */
#endif

#if OS_TICK_OC == 5
    ECT_TIOS  |= 0x20;                      /* Make channel an output compare                          */
    ECT_TC5    = ECT_TCNT + OSTickCnts;     /* Set TC5 to present time + OS_TICK_OC_CNTS               */
    ECT_TIE   |= 0x20;                      /* Enable OC5 interrupt.                                   */
#endif

#if OS_TICK_OC == 6
    ECT_TIOS |= 0x40;                       /* Make channel an output compare                          */
    ECT_TC6   = ECT_TCNT + OSTickCnts;      /* Set TC6 to present time + OS_TICK_OC_CNTS               */
    ECT_TIE  |= 0x40;                       /* Enable OC6 interrupt.                                   */
#endif

#if OS_TICK_OC == 7
    ECT_TIOS |= 0x80;                       /* Make channel an output compare                          */
    ECT_TC7   = ECT_TCNT + OSTickCnts;      /* Set TC7 to present time + OS_TICK_OC_CNTS               */
    ECT_TIE  |= 0x80;                       /* Enable OC7 interrupt.                                   */
#endif

    //ECT_TSCR1 = 0xC0;                       /* Enable counter & disable counter in background mode     */
    ECT_TSCR1 = 0xE0;


}



/************************************************************
* 函数名称: Bsp_GetBusClock
* 函数描述: 获取系统当前的总线时钟;
* 输入参数: 无
* 输出参数: (*pBusClock):获取到的总线时钟值;
* 输入/输出参数:无
* 可重入性: 可重入　
* 备注	  : add by chenms 2017-5-4
*************************************************************/
void  Bsp_GetBusClock(CPU_INT32U  *pBusClock)
{
	CPU_INT32U  cpu_clk;

	cpu_clk = BSP_CPU_ClkFreq();                            
	(*pBusClock) = cpu_clk /2u ;
}

/*
*********************************************************************************************************
*                                      uC/OS-II TICK ISR HANDLER
*
* Description : This function is called by OSTickISR() when a tick interrupt occurs.
*
* Arguments   : none
*********************************************************************************************************
*/

void  OSTickISR_Handler (void)
{
#if OS_TICK_OC == 4
    ECT_TFLG1 |= 0x10;                      /* Clear interrupt                                         */
    ECT_TC4   += OSTickCnts;                /* Set TC4 to present time + OS_TICK_OC_CNTS               */
#endif

#if OS_TICK_OC == 5
    ECT_TFLG1 |= 0x20;                      /* Clear interrupt                                         */
    ECT_TC5   += OSTickCnts;                /* Set TC5 to present time + OS_TICK_OC_CNTS               */
#endif

#if OS_TICK_OC == 6
    ECT_TFLG1 |= 0x40;                      /* Clear interrupt                                         */
    ECT_TC6   += OSTickCnts;                /* Set TC6 to present time + OS_TICK_OC_CNTS               */
#endif

#if OS_TICK_OC == 7
    ECT_TFLG1 |= 0x80;                      /* Clear interrupt                                         */
    ECT_TC7   += OSTickCnts;                /* Set TC7 to present time + OS_TICK_OC_CNTS               */
#endif

    OSTimeTick();                           /* Notify uC/OS-II that a tick has occurred                */
}



/*
*********************************************************************************************************
*                                 Set the ECT Prescaler
*
* Description : This function configures the ECT prescaler during SYSTEM initialization.
*
* Callers     : BSP_Init()
*
* Notes       : This function should be called during system init, ideally fro BSP_Init().
*               Changing the Prescaler during run-time could impact several modules. Be
*               sure to use extreme caution when calling this function.
*********************************************************************************************************
*/

static  void  BSP_SetECT_Prescaler (CPU_INT08U prescaler)
{
    ECT_TSCR2 &= ~ECT_TSCR2_PR_MASK;       /* Clear all prescaler bits                                 */
    
    switch (prescaler) {
        case 1:                            /* Set a prescaler of 1                                     */     
             ECT_TSCR2 &= ~ECT_TSCR2_PR_MASK;  
             break;

        case 2:
             ECT_TSCR2 |= 0x01;            /* Set a prescaler of 2                                     */        
             break;

        case 4:
             ECT_TSCR2 |= 0x02;            /* Set a prescaler of 4                                     */        
             break;

        case 8:
             ECT_TSCR2 |= 0x03;            /* Set a prescaler of 8                                     */        
             break;

        case 16:
             ECT_TSCR2 |= 0x04;            /* Set a prescaler of 16                                    */        
             break;

        case 32:
             ECT_TSCR2 |= 0x05;            /* Set a prescaler of 32                                    */        
             break;

        case 64:
             ECT_TSCR2 |= 0x06;            /* Set a prescaler of 64                                    */        
             break;

        case 128:
             ECT_TSCR2 |= 0x07;            /* Set a prescaler of 128                                   */        
             break;

        default:
             ECT_TSCR2 |= 0x02;            /* Set a prescaler of 4 if the passed value is invalid      */        
             break;                          
    }
}


/*
*********************************************************************************************************
*                                   OSProbe_TmrInit()
*
* Description : This function is called to by uC/Probe Plug-In for uC/OS-II to initialize the
*               free running timer that is used to make time measurements.
*
* Arguments   : none
*
* Returns     : none
*
* Note(s)     : (1) This function has intentionally been left empty. uC/Probe may be configured to
*                   share a timer with uC/OS-II on the MC9S12X platform.
*********************************************************************************************************
*/

#if (uC_PROBE_OS_PLUGIN > 0) && (OS_PROBE_HOOKS_EN == 1)
void  OSProbe_TmrInit (void)
{
}
#endif


/*
*********************************************************************************************************
*                              READ TIMER FOR uC/Probe Plug-In for uC/OS-II
*
* Description : This function is called to read the current counts of a 16 bit free running timer.
*
* Arguments   : none
*
* Returns     ; The 16 bit count (in a 32 bit variable) of the timer assuming the timer is an UP counter.
*********************************************************************************************************
*/

#if (uC_PROBE_OS_PLUGIN > 0) && (OS_PROBE_HOOKS_EN == 1)
CPU_INT32U  OSProbe_TmrRd (void)
{
    return (ECT_TCNT);
}
#endif



