ARM GAS  /tmp/ccZSrEXW.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"sdio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SDIO_SD_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_SDIO_SD_Init
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_SDIO_SD_Init:
  24              	.LFB64:
  25              		.file 1 "Core/Src/sdio.c"
   1:Core/Src/sdio.c **** /**
   2:Core/Src/sdio.c ****   ******************************************************************************
   3:Core/Src/sdio.c ****   * File Name          : SDIO.c
   4:Core/Src/sdio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/sdio.c ****   *                      of the SDIO instances.
   6:Core/Src/sdio.c ****   ******************************************************************************
   7:Core/Src/sdio.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/sdio.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/sdio.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/sdio.c ****   * inserted by the user or by software development tools
  11:Core/Src/sdio.c ****   * are owned by their respective copyright owners.
  12:Core/Src/sdio.c ****   *
  13:Core/Src/sdio.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Core/Src/sdio.c ****   * All rights reserved.
  15:Core/Src/sdio.c ****   *
  16:Core/Src/sdio.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/sdio.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/sdio.c ****   *
  19:Core/Src/sdio.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/sdio.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/sdio.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/sdio.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/sdio.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/sdio.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/sdio.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/sdio.c ****   *    derived from this software without specific written permission.
  27:Core/Src/sdio.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/sdio.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/sdio.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/sdio.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/sdio.c ****   *    this license is void and will automatically terminate your rights under 
  32:Core/Src/sdio.c ****   *    this license. 
  33:Core/Src/sdio.c ****   *
ARM GAS  /tmp/ccZSrEXW.s 			page 2


  34:Core/Src/sdio.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Core/Src/sdio.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/sdio.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/sdio.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/sdio.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/sdio.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/sdio.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/sdio.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/sdio.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/sdio.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/sdio.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/sdio.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/sdio.c ****   *
  47:Core/Src/sdio.c ****   ******************************************************************************
  48:Core/Src/sdio.c ****   */
  49:Core/Src/sdio.c **** 
  50:Core/Src/sdio.c **** /* Includes ------------------------------------------------------------------*/
  51:Core/Src/sdio.c **** #include "sdio.h"
  52:Core/Src/sdio.c **** 
  53:Core/Src/sdio.c **** #include "gpio.h"
  54:Core/Src/sdio.c **** 
  55:Core/Src/sdio.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/sdio.c **** 
  57:Core/Src/sdio.c **** /* USER CODE END 0 */
  58:Core/Src/sdio.c **** 
  59:Core/Src/sdio.c **** SD_HandleTypeDef hsd;
  60:Core/Src/sdio.c **** 
  61:Core/Src/sdio.c **** /* SDIO init function */
  62:Core/Src/sdio.c **** 
  63:Core/Src/sdio.c **** void MX_SDIO_SD_Init(void)
  64:Core/Src/sdio.c **** {
  26              		.loc 1 64 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 08B5     		push	{r3, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  65:Core/Src/sdio.c **** 
  66:Core/Src/sdio.c ****   hsd.Instance = SDIO;
  35              		.loc 1 66 0
  36 0002 0F48     		ldr	r0, .L7
  37 0004 0F4B     		ldr	r3, .L7+4
  38 0006 0360     		str	r3, [r0]
  67:Core/Src/sdio.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
  39              		.loc 1 67 0
  40 0008 0023     		movs	r3, #0
  41 000a 4360     		str	r3, [r0, #4]
  68:Core/Src/sdio.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 68 0
  43 000c 8360     		str	r3, [r0, #8]
  69:Core/Src/sdio.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
  44              		.loc 1 69 0
  45 000e C360     		str	r3, [r0, #12]
  70:Core/Src/sdio.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
ARM GAS  /tmp/ccZSrEXW.s 			page 3


  46              		.loc 1 70 0
  47 0010 0361     		str	r3, [r0, #16]
  71:Core/Src/sdio.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  48              		.loc 1 71 0
  49 0012 4361     		str	r3, [r0, #20]
  72:Core/Src/sdio.c ****   hsd.Init.ClockDiv = 0;
  50              		.loc 1 72 0
  51 0014 8361     		str	r3, [r0, #24]
  73:Core/Src/sdio.c ****   if (HAL_SD_Init(&hsd) != HAL_OK)
  52              		.loc 1 73 0
  53 0016 FFF7FEFF 		bl	HAL_SD_Init
  54              	.LVL0:
  55 001a 30B9     		cbnz	r0, .L5
  56              	.L2:
  74:Core/Src/sdio.c ****   {
  75:Core/Src/sdio.c ****     _Error_Handler(__FILE__, __LINE__);
  76:Core/Src/sdio.c ****   }
  77:Core/Src/sdio.c **** 
  78:Core/Src/sdio.c ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
  57              		.loc 1 78 0
  58 001c 4FF40061 		mov	r1, #2048
  59 0020 0748     		ldr	r0, .L7
  60 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
  61              	.LVL1:
  62 0026 28B9     		cbnz	r0, .L6
  63              	.L1:
  64 0028 08BD     		pop	{r3, pc}
  65              	.L5:
  75:Core/Src/sdio.c ****   }
  66              		.loc 1 75 0
  67 002a 4B21     		movs	r1, #75
  68 002c 0648     		ldr	r0, .L7+8
  69 002e FFF7FEFF 		bl	_Error_Handler
  70              	.LVL2:
  71 0032 F3E7     		b	.L2
  72              	.L6:
  79:Core/Src/sdio.c ****   {
  80:Core/Src/sdio.c ****     _Error_Handler(__FILE__, __LINE__);
  73              		.loc 1 80 0
  74 0034 5021     		movs	r1, #80
  75 0036 0448     		ldr	r0, .L7+8
  76 0038 FFF7FEFF 		bl	_Error_Handler
  77              	.LVL3:
  81:Core/Src/sdio.c ****   }
  82:Core/Src/sdio.c **** 
  83:Core/Src/sdio.c **** }
  78              		.loc 1 83 0
  79 003c F4E7     		b	.L1
  80              	.L8:
  81 003e 00BF     		.align	2
  82              	.L7:
  83 0040 00000000 		.word	hsd
  84 0044 00800140 		.word	1073840128
  85 0048 00000000 		.word	.LC0
  86              		.cfi_endproc
  87              	.LFE64:
  89              		.section	.text.HAL_SD_MspInit,"ax",%progbits
ARM GAS  /tmp/ccZSrEXW.s 			page 4


  90              		.align	1
  91              		.global	HAL_SD_MspInit
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	HAL_SD_MspInit:
  98              	.LFB65:
  84:Core/Src/sdio.c **** 
  85:Core/Src/sdio.c **** void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
  86:Core/Src/sdio.c **** {
  99              		.loc 1 86 0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 24
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              	.LVL4:
  87:Core/Src/sdio.c **** 
  88:Core/Src/sdio.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  89:Core/Src/sdio.c ****   if(sdHandle->Instance==SDIO)
 104              		.loc 1 89 0
 105 0000 0268     		ldr	r2, [r0]
 106 0002 134B     		ldr	r3, .L16
 107 0004 9A42     		cmp	r2, r3
 108 0006 00D0     		beq	.L15
 109 0008 7047     		bx	lr
 110              	.L15:
  86:Core/Src/sdio.c **** 
 111              		.loc 1 86 0
 112 000a 30B5     		push	{r4, r5, lr}
 113              	.LCFI1:
 114              		.cfi_def_cfa_offset 12
 115              		.cfi_offset 4, -12
 116              		.cfi_offset 5, -8
 117              		.cfi_offset 14, -4
 118 000c 87B0     		sub	sp, sp, #28
 119              	.LCFI2:
 120              		.cfi_def_cfa_offset 40
 121              	.LBB2:
  90:Core/Src/sdio.c ****   {
  91:Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
  92:Core/Src/sdio.c **** 
  93:Core/Src/sdio.c ****   /* USER CODE END SDIO_MspInit 0 */
  94:Core/Src/sdio.c ****     /* SDIO clock enable */
  95:Core/Src/sdio.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
 122              		.loc 1 95 0
 123 000e 03F51043 		add	r3, r3, #36864
 124 0012 5A69     		ldr	r2, [r3, #20]
 125 0014 42F48062 		orr	r2, r2, #1024
 126 0018 5A61     		str	r2, [r3, #20]
 127 001a 5B69     		ldr	r3, [r3, #20]
 128 001c 03F48063 		and	r3, r3, #1024
 129 0020 0193     		str	r3, [sp, #4]
 130 0022 019B     		ldr	r3, [sp, #4]
 131              	.LBE2:
  96:Core/Src/sdio.c ****   
  97:Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
  98:Core/Src/sdio.c ****     PC8     ------> SDIO_D0
ARM GAS  /tmp/ccZSrEXW.s 			page 5


  99:Core/Src/sdio.c ****     PC9     ------> SDIO_D1
 100:Core/Src/sdio.c ****     PC10     ------> SDIO_D2
 101:Core/Src/sdio.c ****     PC11     ------> SDIO_D3
 102:Core/Src/sdio.c ****     PC12     ------> SDIO_CK
 103:Core/Src/sdio.c ****     PD2     ------> SDIO_CMD 
 104:Core/Src/sdio.c ****     */
 105:Core/Src/sdio.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 132              		.loc 1 105 0
 133 0024 4FF4F853 		mov	r3, #7936
 134 0028 0293     		str	r3, [sp, #8]
 106:Core/Src/sdio.c ****                           |GPIO_PIN_12;
 107:Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 107 0
 136 002a 0225     		movs	r5, #2
 137 002c 0395     		str	r5, [sp, #12]
 108:Core/Src/sdio.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 138              		.loc 1 108 0
 139 002e 0324     		movs	r4, #3
 140 0030 0594     		str	r4, [sp, #20]
 109:Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 141              		.loc 1 109 0
 142 0032 02A9     		add	r1, sp, #8
 143 0034 0748     		ldr	r0, .L16+4
 144              	.LVL5:
 145 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL6:
 110:Core/Src/sdio.c **** 
 111:Core/Src/sdio.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 147              		.loc 1 111 0
 148 003a 0423     		movs	r3, #4
 149 003c 0293     		str	r3, [sp, #8]
 112:Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150              		.loc 1 112 0
 151 003e 0395     		str	r5, [sp, #12]
 113:Core/Src/sdio.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 152              		.loc 1 113 0
 153 0040 0594     		str	r4, [sp, #20]
 114:Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 154              		.loc 1 114 0
 155 0042 02A9     		add	r1, sp, #8
 156 0044 0448     		ldr	r0, .L16+8
 157 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 158              	.LVL7:
 115:Core/Src/sdio.c **** 
 116:Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 117:Core/Src/sdio.c **** 
 118:Core/Src/sdio.c ****   /* USER CODE END SDIO_MspInit 1 */
 119:Core/Src/sdio.c ****   }
 120:Core/Src/sdio.c **** }
 159              		.loc 1 120 0
 160 004a 07B0     		add	sp, sp, #28
 161              	.LCFI3:
 162              		.cfi_def_cfa_offset 12
 163              		@ sp needed
 164 004c 30BD     		pop	{r4, r5, pc}
 165              	.L17:
 166 004e 00BF     		.align	2
ARM GAS  /tmp/ccZSrEXW.s 			page 6


 167              	.L16:
 168 0050 00800140 		.word	1073840128
 169 0054 00100140 		.word	1073811456
 170 0058 00140140 		.word	1073812480
 171              		.cfi_endproc
 172              	.LFE65:
 174              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 175              		.align	1
 176              		.global	HAL_SD_MspDeInit
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu softvfp
 182              	HAL_SD_MspDeInit:
 183              	.LFB66:
 121:Core/Src/sdio.c **** 
 122:Core/Src/sdio.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* sdHandle)
 123:Core/Src/sdio.c **** {
 184              		.loc 1 123 0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              	.LVL8:
 189 0000 08B5     		push	{r3, lr}
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 8
 192              		.cfi_offset 3, -8
 193              		.cfi_offset 14, -4
 124:Core/Src/sdio.c **** 
 125:Core/Src/sdio.c ****   if(sdHandle->Instance==SDIO)
 194              		.loc 1 125 0
 195 0002 0268     		ldr	r2, [r0]
 196 0004 094B     		ldr	r3, .L22
 197 0006 9A42     		cmp	r2, r3
 198 0008 00D0     		beq	.L21
 199              	.LVL9:
 200              	.L18:
 201 000a 08BD     		pop	{r3, pc}
 202              	.LVL10:
 203              	.L21:
 126:Core/Src/sdio.c ****   {
 127:Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 128:Core/Src/sdio.c **** 
 129:Core/Src/sdio.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 130:Core/Src/sdio.c ****     /* Peripheral clock disable */
 131:Core/Src/sdio.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 204              		.loc 1 131 0
 205 000c 084A     		ldr	r2, .L22+4
 206 000e 5369     		ldr	r3, [r2, #20]
 207 0010 23F48063 		bic	r3, r3, #1024
 208 0014 5361     		str	r3, [r2, #20]
 132:Core/Src/sdio.c ****   
 133:Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
 134:Core/Src/sdio.c ****     PC8     ------> SDIO_D0
 135:Core/Src/sdio.c ****     PC9     ------> SDIO_D1
 136:Core/Src/sdio.c ****     PC10     ------> SDIO_D2
 137:Core/Src/sdio.c ****     PC11     ------> SDIO_D3
ARM GAS  /tmp/ccZSrEXW.s 			page 7


 138:Core/Src/sdio.c ****     PC12     ------> SDIO_CK
 139:Core/Src/sdio.c ****     PD2     ------> SDIO_CMD 
 140:Core/Src/sdio.c ****     */
 141:Core/Src/sdio.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 209              		.loc 1 141 0
 210 0016 4FF4F851 		mov	r1, #7936
 211 001a 0648     		ldr	r0, .L22+8
 212              	.LVL11:
 213 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 214              	.LVL12:
 142:Core/Src/sdio.c ****                           |GPIO_PIN_12);
 143:Core/Src/sdio.c **** 
 144:Core/Src/sdio.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 215              		.loc 1 144 0
 216 0020 0421     		movs	r1, #4
 217 0022 0548     		ldr	r0, .L22+12
 218 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 219              	.LVL13:
 145:Core/Src/sdio.c **** 
 146:Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 147:Core/Src/sdio.c **** 
 148:Core/Src/sdio.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 149:Core/Src/sdio.c ****   }
 150:Core/Src/sdio.c **** } 
 220              		.loc 1 150 0
 221 0028 EFE7     		b	.L18
 222              	.L23:
 223 002a 00BF     		.align	2
 224              	.L22:
 225 002c 00800140 		.word	1073840128
 226 0030 00100240 		.word	1073876992
 227 0034 00100140 		.word	1073811456
 228 0038 00140140 		.word	1073812480
 229              		.cfi_endproc
 230              	.LFE66:
 232              		.comm	hsd,132,4
 233              		.section	.rodata.MX_SDIO_SD_Init.str1.4,"aMS",%progbits,1
 234              		.align	2
 235              	.LC0:
 236 0000 436F7265 		.ascii	"Core/Src/sdio.c\000"
 236      2F537263 
 236      2F736469 
 236      6F2E6300 
 237              		.text
 238              	.Letext0:
 239              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 240              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 241              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 242              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 243              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 244              		.file 7 "/usr/include/newlib/sys/lock.h"
 245              		.file 8 "/usr/include/newlib/sys/_types.h"
 246              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 247              		.file 10 "/usr/include/newlib/sys/reent.h"
 248              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 249              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 250              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
ARM GAS  /tmp/ccZSrEXW.s 			page 8


 251              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_sdmmc.h"
 252              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sd.h"
 253              		.file 16 "Core/Inc/sdio.h"
ARM GAS  /tmp/ccZSrEXW.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sdio.c
     /tmp/ccZSrEXW.s:16     .text.MX_SDIO_SD_Init:0000000000000000 $t
     /tmp/ccZSrEXW.s:23     .text.MX_SDIO_SD_Init:0000000000000000 MX_SDIO_SD_Init
     /tmp/ccZSrEXW.s:83     .text.MX_SDIO_SD_Init:0000000000000040 $d
                            *COM*:0000000000000084 hsd
     /tmp/ccZSrEXW.s:90     .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/ccZSrEXW.s:97     .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/ccZSrEXW.s:168    .text.HAL_SD_MspInit:0000000000000050 $d
     /tmp/ccZSrEXW.s:175    .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/ccZSrEXW.s:182    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/ccZSrEXW.s:225    .text.HAL_SD_MspDeInit:000000000000002c $d
     /tmp/ccZSrEXW.s:234    .rodata.MX_SDIO_SD_Init.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
_Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
