Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov  4 10:54:43 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file acc_designed_CNN_wrapper_control_sets_placed.rpt
| Design       : acc_designed_CNN_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   666 |
|    Minimum number of control sets                        |   666 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1384 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   666 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    57 |
| >= 6 to < 8        |    55 |
| >= 8 to < 10       |    55 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    49 |
| >= 14 to < 16      |    29 |
| >= 16              |   383 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1258 |          458 |
| No           | No                    | Yes                    |              42 |           15 |
| No           | Yes                   | No                     |            1092 |          421 |
| Yes          | No                    | No                     |            9402 |         3119 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            6226 |         1704 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                                     Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                         | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                              |                1 |              1 |         1.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                2 |              3 |         1.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                2 |              3 |         1.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                              |                1 |              3 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |         1.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                            | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/ap_block_pp0_stage0_subdone                                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_CS_fsm_state34                                                                                                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/trunc_ln142_reg_724[3]_i_1_n_23                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652/flow_control_loop_pipe_sequential_init_U/j_fu_44                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                      | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                       | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                3 |              4 |         1.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                      | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                          | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                       | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_62                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96/flow_control_loop_pipe_sequential_init_U/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96_ap_start_reg_reg_1                               |                3 |              4 |         1.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                            | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/A_ce0                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                4 |              4 |         1.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/i_6_fu_106                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                             |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                   |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_4_U/dout_vld_reg_0                                                                                                                                                                                                      | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |         1.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |         1.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/mult_constant_0/inst/mult_constant_AXILiteS_s_axi_U/waddr                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_7_U/dout_vld_reg_0                                                                                                                                                                                                      | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_2_U/full_n_reg_0                                                                                                                                                                                                        | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                               | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                              | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/flow_control_loop_pipe_sequential_init_U/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg_reg                                        |                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/ap_block_pp0_stage0_subdone                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_7_U/pop                                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_1_U/pop                                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_0_U/pop                                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_6_U/pop                                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/WEBWE[0]                                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                         | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126/WEBWE[0]                                                                                                                                                | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/WEBWE[0]                                                                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_0_U/full_n_reg_0                                                                                                                                                                                                        | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                            |                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691_ap_start_reg_reg_0                                         |                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_3_U/dout_vld_reg_0                                                                                                                                                                                                      | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/stream_mult_0/inst/ap_rst_n_inv                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | acc_designed_CNN_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106/WEBWE[0]                                                                                                                                                  | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              6 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/out_stream_TVALID_int_regslice9                                                                                                                                                    | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_3_U/pop                                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                   | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                            |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/i_4_fu_124                                                                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_4_U/pop                                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/WEBWE[0]                                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76/flow_control_loop_pipe_sequential_init_U/WEBWE[0]                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/WEBWE[0]                                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_8_U/pop                                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              6 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                            |                3 |              6 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_0_U/mOutPtr[6]_i_1_n_23                                                                                                                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_0_U/num_data_cnt[6]_i_1_n_23                                                                                                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_7_U/mOutPtr[6]_i_1__4_n_23                                                                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_1_U/mOutPtr[6]_i_1__0_n_23                                                                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                   | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_3_U/num_data_cnt[6]_i_1__1_n_23                                                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_3_U/mOutPtr[6]_i_1__1_n_23                                                                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_4_U/mOutPtr[6]_i_1__2_n_23                                                                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_6_U/num_data_cnt[6]_i_1__3_n_23                                                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_7_U/num_data_cnt[6]_i_1__4_n_23                                                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_8_U/num_data_cnt[6]_i_1__5_n_23                                                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_4_U/num_data_cnt[6]_i_1__2_n_23                                                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/ap_enable_reg_pp0_iter9_reg                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                4 |              7 |         1.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_8_U/mOutPtr[6]_i_1__5_n_23                                                                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_1_U/num_data_cnt[6]_i_1__0_n_23                                                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_6_U/mOutPtr[6]_i_1__3_n_23                                                                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                   | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_2[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_1[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_5[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_3[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                   |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_7[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                   |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_6[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/trunc_ln124_reg_1474_reg[1]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                                                  |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94/ap_condition_107                                                                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94/ap_phi_reg_pp0_iter2_storemerge_reg_82[7]_i_1_n_23                                                                                                                        |                1 |              8 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/ap_enable_reg_pp0_iter10_reg                                                     | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_0[0]                                                                                                  |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                           |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/trunc_ln124_reg_1474_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/urem_5ns_4ns_3_9_1_U88/LeNet_wrapper_urem_5ns_4ns_3_9_1_divider_u/E[0]                                                                     | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/reg_765[7]_i_1_n_23                                                                                                                  |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_9[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/trunc_ln124_reg_1474_reg[0]_1[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter1_storemerge_reg_751[7]_i_2_n_23                                                                                  | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter1_storemerge_reg_751[7]_i_1_n_23                                                                                                  |                4 |              8 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                           |                2 |              8 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_8[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_CS_fsm_reg[15]_4[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |              9 |         2.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                               | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                               | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                           | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                          |                5 |              9 |         1.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82/flow_control_loop_pipe_sequential_init_U/dout_vld_reg                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/phi_mul_fu_90                                                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                            |                3 |             10 |         3.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]           | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             10 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94/flow_control_loop_pipe_sequential_init_U/j_fu_50                                                                                                          |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |             10 |         3.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]       | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/mul71_reg_1941[11]_i_1_n_23                                                                                                          |                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                     |                                                                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/mult_constant_0/inst/mult_constant_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                     |                                                                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                5 |             12 |         2.40 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_7                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/p_0_in_3                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/p_0_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/E[0]                                                                | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_8                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_2                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ib_fu_176[0]_i_1_n_23                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/flow_control_loop_pipe_sequential_init_U/ib_fu_176                                                                                                                                 |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_4                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_1                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/p_0_in                                                                                                                               |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/p_0_in_4                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_0                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/p_0_in_5                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/p_0_in_1                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_9                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_5                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                       |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                       |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_3                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/p_0_in_6                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/urem_7ns_5ns_4_11_1_U208/LeNet_wrapper_urem_7ns_5ns_4_11_1_divider_u/E[0]                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                4 |             12 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/p_0_in_2                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120/p_0_in_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                              |                4 |             13 |         3.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                3 |             13 |         4.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                2 |             13 |         6.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             13 |         3.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             13 |         4.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                              | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                3 |             14 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             14 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                              | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114/mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/or_ln79_reg_317_pp0_iter3_reg_reg[0]__0     |                                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_110                                                                             |                                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             14 |         2.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             14 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                3 |             14 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             14 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                              | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             14 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             14 |         2.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |             15 |         3.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             15 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |             15 |         3.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/dout_vld_reg                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |                9 |             15 |         1.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             15 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             15 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                5 |             15 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                       |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/ap_enable_reg_pp0_iter9_reg                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/flow_control_loop_pipe_sequential_init_U/sum_fu_74                                                                                                                                 |                7 |             16 |         2.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/mul_32s_32s_32_2_1_U367/grp_fu_148_ce                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/mul_32s_32s_32_2_1_U297/grp_fu_270_ce                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/mul_32s_32s_32_2_1_U296/grp_fu_266_ce                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/mul_32s_32s_32_2_1_U105/grp_fu_213_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/mul_32s_32s_32_2_1_U106/grp_fu_217_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/mul_32s_32s_32_2_1_U366/grp_fu_144_ce                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/mul_32s_32s_32_2_1_U389/grp_fu_123_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/mul_32s_32s_32_2_1_U388/grp_fu_119_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |             19 |         6.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                4 |             19 |         4.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/phi_mul_fu_106                                                                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                         |                5 |             19 |         3.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                3 |             19 |         6.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |             19 |         6.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/sum_fu_136                                                                                                                                                           | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                       |                5 |             20 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                  | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                3 |             21 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                       |                                                                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                  | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                3 |             21 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |         3.14 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |         3.14 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_62                                                                               |                                                                                                                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94/ap_block_pp0_stage0_subdone                                                                                                                               |                                                                                                                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_128                                                                           |                                                                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]                                                                            |                                                                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0                                                                                            |                                                                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/sum_fu_168                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/flow_control_loop_pipe_sequential_init_U/ib_fu_176                                                                                                                                 |                6 |             24 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                7 |             25 |         3.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                7 |             25 |         3.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | acc_designed_CNN_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             26 |         2.17 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                      |                6 |             28 |         4.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                      |                5 |             28 |         5.60 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_block_state21_in                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/valIn_31_reg_104[28]_i_1_n_23                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/mul_32s_12ns_32_2_1_U187/grp_fu_89_ce                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/ap_CS_fsm_state13                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                5 |             29 |         5.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                6 |             29 |         4.83 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_CS_fsm_state13                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               10 |             29 |         2.90 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/mul_32s_15ns_32_2_1_U24/grp_fu_76_ce                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             29 |         2.64 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                9 |             30 |         3.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               10 |             30 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/mul_31ns_32ns_63_2_1_U168/ap_block_state7                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/mul_31ns_32ns_63_2_1_U334/ap_block_state7                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               13 |             31 |         2.38 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_CS_fsm_state22                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_block_state12_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ce1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_block_state6                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_0_U/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/ap_CS_fsm_reg[5][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/ap_CS_fsm_reg[6][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/ap_CS_fsm_reg[1][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/ap_CS_fsm_reg[3][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/ap_CS_fsm_state15                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/ap_CS_fsm_state10                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/ap_CS_fsm_state16                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409/reuse_reg_fu_50                                                                                                                        | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/ap_CS_fsm_state11                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409/ap_CS_fsm_reg[34]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/ap_CS_fsm_state14                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/ap_enable_reg_pp0_iter1                                                                                                                                |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/ap_CS_fsm_state12                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                         |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/mul_31ns_32ns_63_2_1_U168/ap_block_state6                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76/flow_control_loop_pipe_sequential_init_U/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76_ap_start_reg_reg[0]                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67/flow_control_loop_pipe_sequential_init_U/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67_ap_start_reg_reg[0]                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/B_V_data_1_load_A                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/B_V_data_1_load_B                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_CS_fsm_state29                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/ap_CS_fsm_reg[1][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_CS_fsm_state28                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_block_state13_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_block_state3                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_block_state4                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/ap_CS_fsm_reg[4][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/ap_CS_fsm_reg[3][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/mul_31ns_32ns_63_2_1_U334/ap_block_state6                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/ap_CS_fsm_reg[5][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                              |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                              |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               14 |             32 |         2.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                6 |             32 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                        | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_CS_fsm_state59                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_CS_fsm_state58                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_block_state13_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_block_state3                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_block_state4                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/ap_CS_fsm_state10                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/ap_CS_fsm_state13                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/ap_CS_fsm_state14                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/ap_CS_fsm_state9                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_fu_89/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_L2_fu_89/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                           |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                            |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/mul_32ns_32ns_64_2_1_U387/reg_1270                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/mul_32s_32s_32_2_1_U389/ap_block_state3                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/mul_32s_32s_32_2_1_U389/ap_block_state4                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_CS_fsm_state19                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_CS_fsm_state22                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_CS_fsm_state17                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_CS_fsm_state23                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_block_state12_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_block_state6                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ce1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                           | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                          |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/mul_32ns_32ns_64_2_1_U364/reg_1520                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/mul_32s_32s_32_2_1_U367/ap_block_state3                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/mul_32s_32s_32_2_1_U367/ap_block_state4                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/mul_32ns_32ns_64_2_1_U294/reg_2740                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/mul_32s_32s_32_2_1_U297/ap_block_state3                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/mul_32ns_32ns_64_2_1_U104/reg_2210                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/mul_32s_32s_32_2_1_U106/ap_block_state3                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/mul_32s_32s_32_2_1_U106/ap_block_state4                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_CS_fsm_state18                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_CS_fsm_state24                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               13 |             32 |         2.46 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_CS_fsm_state20                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_CS_fsm_state23                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ce1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_block_state6                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_block_state12_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/inp_fu_76                                                                                   | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_2                                                                                      |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_i_fu_72                                                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                      |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inp_j_fu_840                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67_ap_start_reg_reg_0                            |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/kx_fu_8036_out                                                                                                                       | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/ox_fu_640                                                                                                   |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/kx_fu_800                                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67_ap_start_reg_reg                              |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/kx_fu_803                                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/ky_fu_680                                                                                                   |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/oy_fu_60                                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                      |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/p_11_in                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/inp_j_fu_841                                                                                                |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669/reuse_reg_fu_50                                                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669/ap_CS_fsm_reg[64][0]                                                                                                                     |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/ap_enable_reg_pp0_iter1                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/ap_CS_fsm_reg[67]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                           |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_CS_fsm_state10                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_block_state4                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_block_state6                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_block_state8                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_CS_fsm_state9                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/ap_block_state3                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/KER_size_0_reg_125[31]_i_1_n_23                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/ap_CS_fsm_state10                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/ap_CS_fsm_state9                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/valIn_32_reg_109[31]_i_1_n_23                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/valIn_33_reg_115[31]_i_1_n_23                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter0_inp_4_reg_7324                                                                                                  | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/ky_fu_1960                                                                                                  |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter0_inp_4_reg_7323                                                                                                  | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/kx_fu_208                                                                                                   |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter0_inp_4_reg_7320                                                                                                  | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79_ap_start_reg_reg[0]                           |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/mult_constant_0/inst/mult_constant_AXILiteS_s_axi_U/int_constant_V[31]_i_1_n_0                                                                                                                                                                       | acc_designed_CNN_i/mult_constant_0/inst/mult_constant_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/mult_constant_0/inst/mult_constant_AXILiteS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                                | acc_designed_CNN_i/mult_constant_0/inst/mult_constant_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter0_inp_4_reg_732[31]_i_2_n_23                                                                                      | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter0_inp_4_reg_732                                                                                                                   |               14 |             32 |         2.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_5[0]                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_2[0]                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_6[0]                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                   | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_0[0]                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_1[0]                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_3[0]                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_4[0]                                                                                                                                     | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter0_inp_1_reg_72013_out                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/inp_j_fu_2120                                                                                               |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/ap_phi_reg_pp0_iter0_inp_4_reg_73242_out                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/ox_fu_1920                                                                                                  |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/i_fu_18400_out                                                                                                                       |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/simple_sum_0/inst/sum_reg_103[0]_i_2_n_0                                                                                                                                                                                                             | acc_designed_CNN_i/simple_sum_0/inst/sum_reg_103                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/i_fu_18400_out                                                                                                                       | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/i_fu_1840                                                                                                   |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inp_1_reg_7200                                                                                                                       |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inp_fu_204[31]_i_2_n_23                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/i_fu_1840                                                                                                   |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inp_i_fu_2000                                                                                                                        | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/mul_32s_32s_32_2_1_U297/ap_block_state4                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                        | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_CS_fsm_state23                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_CS_fsm_state17                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_block_state12_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_CS_fsm_state19                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_block_state6                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ce1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_CS_fsm_state22                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                            |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                           | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                          |                9 |             32 |         3.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_CS_fsm_state19                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_CS_fsm_state23                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_CS_fsm_state17                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/B_V_data_1_load_B                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/B_V_data_1_load_A                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                9 |             33 |         3.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |               10 |             33 |         3.30 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               11 |             34 |         3.09 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               14 |             34 |         2.43 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_block_state7                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               15 |             35 |         2.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_block_state7                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_block_state7                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                              |                                                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                     |                6 |             35 |         5.83 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_block_state7                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               20 |             35 |         1.75 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                     |                6 |             35 |         5.83 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                         |                6 |             36 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                         |                5 |             36 |         7.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               10 |             37 |         3.70 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |               12 |             37 |         3.08 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               16 |             37 |         2.31 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |               15 |             37 |         2.47 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114/i_14_fu_74                                                                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |               10 |             38 |         3.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                                         |                5 |             39 |         7.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                                         |                5 |             39 |         7.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               17 |             40 |         2.35 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             40 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                         |                6 |             41 |         6.83 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |                7 |             41 |         5.86 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |                9 |             41 |         4.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                         |                6 |             41 |         6.83 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_6_U/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               19 |             41 |         2.16 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/ib_fu_144                                                                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                       |               12 |             42 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                6 |             42 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                6 |             42 |         7.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_3_U/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               30 |             42 |         1.40 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             43 |         4.78 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/p_0_in_0                                                                                                                             |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/p_0_in                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/p_0_in_1                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             44 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                        |                7 |             44 |         6.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/p_0_in_2                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/p_0_in                                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/p_0_in_2                                                                                                                             |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/mult_constant_0/inst/in_data_TREADY                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               38 |             44 |         1.16 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/p_0_in_2                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/p_0_in_1                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                        |                8 |             44 |         5.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384/flow_control_loop_pipe_sequential_init_U/p_0_in                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/p_0_in_0                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/p_0_in_0                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/p_0_in_4                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/p_0_in_3                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/p_0_in_1                                                                                                                             |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/p_0_in                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/p_0_in_3                                                                                                                             |                                                                                                                                                                                                                                                                                         |                6 |             44 |         7.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_2_U/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               16 |             45 |         2.81 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ic_fu_172                                                                                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/flow_control_loop_pipe_sequential_init_U/ib_fu_176                                                                                                                                 |               13 |             46 |         3.54 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/urem_5ns_4ns_3_9_1_U88/LeNet_wrapper_urem_5ns_4ns_3_9_1_divider_u/E[0]                                                                     |                                                                                                                                                                                                                                                                                         |               11 |             46 |         4.18 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/icmp_ln123_reg_18310                                                                                                                 |                                                                                                                                                                                                                                                                                         |               20 |             46 |         2.30 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                     | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                8 |             47 |         5.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               13 |             47 |         3.62 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                     | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                8 |             47 |         5.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | acc_designed_CNN_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                7 |             47 |         6.71 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/connect_5_U/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               17 |             47 |         2.76 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | acc_designed_CNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                              |                7 |             47 |         6.71 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/ap_enable_reg_pp0_iter9_reg                                                 |                                                                                                                                                                                                                                                                                         |               17 |             47 |         2.76 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                7 |             48 |         6.86 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                8 |             48 |         6.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                         |                9 |             48 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                7 |             48 |         6.86 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                9 |             48 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[83]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                         |               18 |             49 |         2.72 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[83]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/mult_constant_0/inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3[14]__0_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |             49 |         9.80 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[2].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                              |                                                                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                         |               17 |             49 |         2.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                                |                                                                                                                                                                                                                                                                                         |               20 |             49 |         2.45 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[1].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                              |                                                                                                                                                                                                                                                                                         |               16 |             49 |         3.06 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                         |               18 |             49 |         2.72 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/stream_mult_0/inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff3[14]__0_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                6 |             49 |         8.17 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[2].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[83]_i_1__1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                              |                                                                                                                                                                                                                                                                                         |               17 |             49 |         2.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[3].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                              |                                                                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[4].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                              |                                                                                                                                                                                                                                                                                         |               17 |             49 |         2.88 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[4].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[83]_i_1__3_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[3].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[83]_i_1__2_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                         |               18 |             49 |         2.72 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[5].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a[83]_i_1__4_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                         |               16 |             52 |         3.25 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axis_switch_0/inst/gen_decoder[5].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                                              |                                                                                                                                                                                                                                                                                         |               18 |             52 |         2.89 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               22 |             54 |         2.45 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               19 |             54 |         2.84 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               18 |             58 |         3.22 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/empty_187_reg_18790                                                                                                       |                                                                                                                                                                                                                                                                                         |               17 |             58 |         3.41 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               27 |             58 |         2.15 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               18 |             58 |         3.22 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               27 |             58 |         2.15 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_CS_fsm_state63                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               17 |             63 |         3.71 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_NS_fsm18_out                                                                                                                                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_NS_fsm111_out                                                                                                                                                                                                              |               15 |             63 |         4.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/mul_31ns_32ns_63_2_1_U334/IFMCH_curr0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               21 |             63 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                            | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                           |               15 |             63 |         4.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_CS_fsm_state27                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               20 |             63 |         3.15 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_CS_fsm_state33                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               17 |             63 |         3.71 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_CS_fsm_state34                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               18 |             63 |         3.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                          | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                         |               10 |             63 |         6.30 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/mul_31ns_32ns_63_2_1_U168/IFMCH_curr_10                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_CS_fsm_state57                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               21 |             63 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_NS_fsm18_out                                                                                                                                                                                              | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_NS_fsm111_out                                                                                                                                                                                                             |               13 |             63 |         4.85 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_NS_fsm125_out                                                                                                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_NS_fsm129_out                                                                                                                                                                                                             |               16 |             64 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm13_out                                                                                                  | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_NS_fsm17_out                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                   | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             64 |         4.92 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               29 |             64 |         2.21 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_NS_fsm110_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               30 |             64 |         2.13 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_NS_fsm18_out                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               32 |             64 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_NS_fsm[12]                                                                                                                                                                                                | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/indvar_flatten13_fu_76[0]_i_1_n_23                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_NS_fsm130_out                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_SLAVE_U0/regslice_both_in_stream_U/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/AXI_DMA_MASTER_U0/regslice_both_out_stream_U/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/acc_addr_reg_251_pp0_iter2_reg_reg[4]_0                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/acc_addr_reg_251_pp0_iter2_reg_reg[4]                                                                                                |                                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/acc_addr_reg_251_pp0_iter2_reg_reg[4]_0                                                                                              |                                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm117_out                                                                                                 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_NS_fsm121_out                                                                                                                                                                                                              |               16 |             64 |         4.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_NS_fsm122_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               32 |             64 |         2.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/acc_addr_reg_251_pp0_iter2_reg_reg[4]                                                                           |                                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/ap_CS_fsm_reg[66]                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_CS_fsm_state64                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               17 |             65 |         3.82 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             | acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               21 |             65 |         3.10 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                         |               18 |             67 |         3.72 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                         |               21 |             67 |         3.19 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                                         |               20 |             67 |         3.35 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                                         |               18 |             67 |         3.72 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[68]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                         |               17 |             69 |         4.06 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               21 |             69 |         3.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/ib_fu_82                                                                                                                                                           | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/flow_control_loop_pipe_sequential_init_U/sum_fu_74                                                                                                                                 |               18 |             71 |         3.94 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/E[0]                                                                |                                                                                                                                                                                                                                                                                         |               14 |             77 |         5.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               26 |             78 |         3.00 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               22 |             78 |         3.55 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | acc_designed_CNN_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               29 |             78 |         2.69 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | acc_designed_CNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               28 |             78 |         2.79 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/ap_CS_fsm_state11                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               29 |             96 |         3.31 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_500u_10u_U0/ap_CS_fsm_state11                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               30 |             96 |         3.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678_acc_we1                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/flow_control_loop_pipe_sequential_init_U/clear                                                                                                         |               26 |             97 |         3.73 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/ap_enable_reg_pp0_iter10_reg                                                     |                                                                                                                                                                                                                                                                                         |               44 |             97 |         2.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409/ch_2_fu_54                                                                                                                             | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                         |               24 |             97 |         4.04 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669/ch_1_fu_54                                                                                                                               | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |               22 |             97 |         4.41 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418_acc_we1                                                      | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/flow_control_loop_pipe_sequential_init_U/indvar_flatten13_fu_112                                                                                     |               26 |             99 |         3.81 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/ap_CS_fsm_state11                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678/ap_CS_fsm_reg[67][0]                                                                                                                   |                                                                                                                                                                                                                                                                                         |               44 |            128 |         2.91 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/FC_1u_800u_500u_U0/ap_CS_fsm_state11                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               39 |            133 |         3.41 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/urem_7ns_5ns_4_11_1_U208/LeNet_wrapper_urem_7ns_5ns_4_11_1_divider_u/E[0]                                                                                          |                                                                                                                                                                                                                                                                                         |               64 |            162 |         2.53 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/ap_CS_fsm_state62                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               45 |            189 |         4.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/ap_CS_fsm_state32                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               42 |            189 |         4.50 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_20u_24u_U0/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418/grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439_ap_start_reg_reg[0]                                                            |                                                                                                                                                                                                                                                                                         |               72 |            384 |         5.33 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | acc_designed_CNN_i/LeNet_wrapper_0/inst/pool_2u_50u_8u_U0/grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                      |              181 |            399 |         2.20 |
|  acc_designed_CNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |              459 |           1259 |         2.74 |
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


