{
  "design": {
    "design_info": {
      "boundary_crc": "0x8B675A5864E0975C",
      "design_src": "/home/gleb/dev-shared/TAUV-ROS-Packages/firmware/AcousticsV2/HIL/ZyboStandalone/Acoustics_V2_HIL_Zybo_Standalone.srcs/sources_1/bd/RxEmulator/RxEmulator.bd",
      "device": "xc7z020clg400-1",
      "name": "RxEmulator_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.1",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "axi_dma_0": "",
      "axis_broadcaster_0": "",
      "ila_0": ""
    },
    "interface_ports": {
      "S_AXI_LITE": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "4",
            "value_src": "const_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "4",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "address_space_ref": "S_AXI_LITE",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_LITE_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_LITE_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "S_AXI_LITE_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_LITE_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_LITE_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "S_AXI_LITE_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_LITE_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_LITE_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_LITE_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_LITE_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_AXI_LITE_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_LITE_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_LITE_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_LITE_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_AXI_LITE_wready",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "S_AXI_LITE_wvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "S_AXI_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_LITE",
            "value_src": "strong"
          },
          "ASSOCIATED_RESET": {
            "value": "Reset",
            "value_src": "strong"
          },
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "strong"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "DMA_MM2S_ACLK": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "Reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "ip_revision": "33",
        "xci_name": "RxEmulator_inst_0_axi_dma_0_0",
        "xci_path": "ip/RxEmulator_inst_0_axi_dma_0_0/RxEmulator_inst_0_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_s2mm": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "64"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "ip_revision": "31",
        "xci_name": "RxEmulator_inst_0_axis_broadcaster_0_0",
        "xci_path": "ip/RxEmulator_inst_0_axis_broadcaster_0_0/RxEmulator_inst_0_axis_broadcaster_0_0.xci",
        "inst_hier_path": "axis_broadcaster_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "M00_TDATA_REMAP": {
            "value": "6'b0, tdata[9:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "6'b0, tdata[19:10]"
          },
          "M02_TDATA_REMAP": {
            "value": "6'b0, tdata[29:20]"
          },
          "M03_TDATA_REMAP": {
            "value": "6'b0, tdata[39:30]"
          },
          "M04_TDATA_REMAP": {
            "value": "6'b0, tdata[49:40]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          },
          "M_TUSER_WIDTH": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "5"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "8"
          },
          "S_TUSER_WIDTH": {
            "value": "0"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS",
              "M01_AXIS",
              "M02_AXIS",
              "M03_AXIS",
              "M04_AXIS"
            ]
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "15",
        "xci_name": "RxEmulator_inst_0_ila_0_0",
        "xci_path": "ip/RxEmulator_inst_0_ila_0_0/RxEmulator_inst_0_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_MONITOR_TYPE": {
            "value": "AXI"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_TYPE": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "1"
          },
          "C_PROBE2_TYPE": {
            "value": "1"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_TYPE": {
            "value": "1"
          },
          "C_PROBE3_WIDTH": {
            "value": "1"
          },
          "C_PROBE4_TYPE": {
            "value": "1"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_SLOT_0_AXIS_TDATA_WIDTH": {
            "value": "16"
          },
          "C_SLOT_0_AXIS_TDEST_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TID_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TUSER_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_LITE_1": {
        "interface_ports": [
          "axi_dma_0/S_AXI_LITE",
          "S_AXI_LITE"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "axis_broadcaster_0/S_AXIS"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M00_AXIS",
          "ila_0/SLOT_0_AXIS"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "DMA_MM2S_ACLK",
          "ila_0/clk",
          "axis_broadcaster_0/aclk",
          "axi_dma_0/m_axi_mm2s_aclk"
        ]
      },
      "Reset_1": {
        "ports": [
          "Reset",
          "axi_dma_0/axi_resetn",
          "axis_broadcaster_0/aresetn"
        ]
      },
      "S_AXI_CLK_1": {
        "ports": [
          "S_AXI_CLK",
          "axi_dma_0/s_axi_lite_aclk"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "Make clock?\n"
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}