// Seed: 1196976012
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    output uwire id_3,
    output wand id_4
);
  assign id_4 = 1;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd78
) (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3
    , id_10,
    input uwire id_4,
    input uwire id_5,
    output wor _id_6,
    output tri1 id_7,
    input supply1 id_8
);
  assign id_7 = -1;
  logic [id_6 : {  1  }] id_11 = id_4;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_7,
      id_7
  );
  wire id_12;
  assign id_11 = -1;
  wire id_13;
  ;
  wire [-1 'b0 : 1] id_14;
  wire id_15;
endmodule
