vendor_name = ModelSim
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/DispController.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/instruction.mif
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/data.mif
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/controlUnitALU.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/controlUnit.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/SingleCycleProcessor_testbench.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/SingleCycleProcessor.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/registerFile.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/nBitALU.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/nBitComparator.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/OneBitComparator.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/lpm_rom1.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/lpm_ram2.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/uniShiftReg.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/nto2nDecoder.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/mux81n.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/mux41n.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/mux21n.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/enardFF_2.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/core_utils.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/adder_nbit.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/Waveform.vwf
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/rom_unregistered.qip
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/rom_unregistered.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/ram_unreg.qip
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/ram_unreg.vhd
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/db/CEG_3156_Lab3.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/db/altsyncram_ngs3.tdf
source_file = 1, D:/quartus/CEG_3156_Lab3/CEG_3156_Lab3/db/altsyncram_0eq3.tdf
design_name = singleCycleProcessor
instance = comp, \MuxOut[0]~output , MuxOut[0]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[1]~output , MuxOut[1]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[2]~output , MuxOut[2]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[3]~output , MuxOut[3]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[4]~output , MuxOut[4]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[5]~output , MuxOut[5]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[6]~output , MuxOut[6]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[7]~output , MuxOut[7]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[0]~output , InstructionOut[0]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[1]~output , InstructionOut[1]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[2]~output , InstructionOut[2]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[3]~output , InstructionOut[3]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[4]~output , InstructionOut[4]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[5]~output , InstructionOut[5]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[6]~output , InstructionOut[6]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[7]~output , InstructionOut[7]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[8]~output , InstructionOut[8]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[9]~output , InstructionOut[9]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[10]~output , InstructionOut[10]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[11]~output , InstructionOut[11]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[12]~output , InstructionOut[12]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[13]~output , InstructionOut[13]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[14]~output , InstructionOut[14]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[15]~output , InstructionOut[15]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[16]~output , InstructionOut[16]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[17]~output , InstructionOut[17]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[18]~output , InstructionOut[18]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[19]~output , InstructionOut[19]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[20]~output , InstructionOut[20]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[21]~output , InstructionOut[21]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[22]~output , InstructionOut[22]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[23]~output , InstructionOut[23]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[24]~output , InstructionOut[24]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[25]~output , InstructionOut[25]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[26]~output , InstructionOut[26]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[27]~output , InstructionOut[27]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[28]~output , InstructionOut[28]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[29]~output , InstructionOut[29]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[30]~output , InstructionOut[30]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[31]~output , InstructionOut[31]~output, singleCycleProcessor, 1
instance = comp, \BranchOut~output , BranchOut~output, singleCycleProcessor, 1
instance = comp, \ZeroOut~output , ZeroOut~output, singleCycleProcessor, 1
instance = comp, \MemWriteOut~output , MemWriteOut~output, singleCycleProcessor, 1
instance = comp, \RegWriteOut~output , RegWriteOut~output, singleCycleProcessor, 1
instance = comp, \o_display1[0]~output , o_display1[0]~output, singleCycleProcessor, 1
instance = comp, \o_display1[1]~output , o_display1[1]~output, singleCycleProcessor, 1
instance = comp, \o_display1[2]~output , o_display1[2]~output, singleCycleProcessor, 1
instance = comp, \o_display1[3]~output , o_display1[3]~output, singleCycleProcessor, 1
instance = comp, \o_display1[4]~output , o_display1[4]~output, singleCycleProcessor, 1
instance = comp, \o_display1[5]~output , o_display1[5]~output, singleCycleProcessor, 1
instance = comp, \o_display1[6]~output , o_display1[6]~output, singleCycleProcessor, 1
instance = comp, \o_display2[0]~output , o_display2[0]~output, singleCycleProcessor, 1
instance = comp, \o_display2[1]~output , o_display2[1]~output, singleCycleProcessor, 1
instance = comp, \o_display2[2]~output , o_display2[2]~output, singleCycleProcessor, 1
instance = comp, \o_display2[3]~output , o_display2[3]~output, singleCycleProcessor, 1
instance = comp, \o_display2[4]~output , o_display2[4]~output, singleCycleProcessor, 1
instance = comp, \o_display2[5]~output , o_display2[5]~output, singleCycleProcessor, 1
instance = comp, \o_display2[6]~output , o_display2[6]~output, singleCycleProcessor, 1
instance = comp, \o_display3[0]~output , o_display3[0]~output, singleCycleProcessor, 1
instance = comp, \o_display3[1]~output , o_display3[1]~output, singleCycleProcessor, 1
instance = comp, \o_display3[2]~output , o_display3[2]~output, singleCycleProcessor, 1
instance = comp, \o_display3[3]~output , o_display3[3]~output, singleCycleProcessor, 1
instance = comp, \o_display3[4]~output , o_display3[4]~output, singleCycleProcessor, 1
instance = comp, \o_display3[5]~output , o_display3[5]~output, singleCycleProcessor, 1
instance = comp, \o_display3[6]~output , o_display3[6]~output, singleCycleProcessor, 1
instance = comp, \o_display4[0]~output , o_display4[0]~output, singleCycleProcessor, 1
instance = comp, \o_display4[1]~output , o_display4[1]~output, singleCycleProcessor, 1
instance = comp, \o_display4[2]~output , o_display4[2]~output, singleCycleProcessor, 1
instance = comp, \o_display4[3]~output , o_display4[3]~output, singleCycleProcessor, 1
instance = comp, \o_display4[4]~output , o_display4[4]~output, singleCycleProcessor, 1
instance = comp, \o_display4[5]~output , o_display4[5]~output, singleCycleProcessor, 1
instance = comp, \o_display4[6]~output , o_display4[6]~output, singleCycleProcessor, 1
instance = comp, \o_display5[0]~output , o_display5[0]~output, singleCycleProcessor, 1
instance = comp, \o_display5[1]~output , o_display5[1]~output, singleCycleProcessor, 1
instance = comp, \o_display5[2]~output , o_display5[2]~output, singleCycleProcessor, 1
instance = comp, \o_display5[3]~output , o_display5[3]~output, singleCycleProcessor, 1
instance = comp, \o_display5[4]~output , o_display5[4]~output, singleCycleProcessor, 1
instance = comp, \o_display5[5]~output , o_display5[5]~output, singleCycleProcessor, 1
instance = comp, \o_display5[6]~output , o_display5[6]~output, singleCycleProcessor, 1
instance = comp, \o_display6[0]~output , o_display6[0]~output, singleCycleProcessor, 1
instance = comp, \o_display6[1]~output , o_display6[1]~output, singleCycleProcessor, 1
instance = comp, \o_display6[2]~output , o_display6[2]~output, singleCycleProcessor, 1
instance = comp, \o_display6[3]~output , o_display6[3]~output, singleCycleProcessor, 1
instance = comp, \o_display6[4]~output , o_display6[4]~output, singleCycleProcessor, 1
instance = comp, \o_display6[5]~output , o_display6[5]~output, singleCycleProcessor, 1
instance = comp, \o_display6[6]~output , o_display6[6]~output, singleCycleProcessor, 1
instance = comp, \o_display7[0]~output , o_display7[0]~output, singleCycleProcessor, 1
instance = comp, \o_display7[1]~output , o_display7[1]~output, singleCycleProcessor, 1
instance = comp, \o_display7[2]~output , o_display7[2]~output, singleCycleProcessor, 1
instance = comp, \o_display7[3]~output , o_display7[3]~output, singleCycleProcessor, 1
instance = comp, \o_display7[4]~output , o_display7[4]~output, singleCycleProcessor, 1
instance = comp, \o_display7[5]~output , o_display7[5]~output, singleCycleProcessor, 1
instance = comp, \o_display7[6]~output , o_display7[6]~output, singleCycleProcessor, 1
instance = comp, \o_display8[0]~output , o_display8[0]~output, singleCycleProcessor, 1
instance = comp, \o_display8[1]~output , o_display8[1]~output, singleCycleProcessor, 1
instance = comp, \o_display8[2]~output , o_display8[2]~output, singleCycleProcessor, 1
instance = comp, \o_display8[3]~output , o_display8[3]~output, singleCycleProcessor, 1
instance = comp, \o_display8[4]~output , o_display8[4]~output, singleCycleProcessor, 1
instance = comp, \o_display8[5]~output , o_display8[5]~output, singleCycleProcessor, 1
instance = comp, \o_display8[6]~output , o_display8[6]~output, singleCycleProcessor, 1
instance = comp, \ValueSelect[2]~input , ValueSelect[2]~input, singleCycleProcessor, 1
instance = comp, \ValueSelect[0]~input , ValueSelect[0]~input, singleCycleProcessor, 1
instance = comp, \ValueSelect[1]~input , ValueSelect[1]~input, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:0:smallMux|outp~3 , ioMUX|\genMuxes:0:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:7:smallMux|outp~0 , ioMUX|\genMuxes:7:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \GClock~input , GClock~input, singleCycleProcessor, 1
instance = comp, \GClock~inputclkctrl , GClock~inputclkctrl, singleCycleProcessor, 1
instance = comp, \~GND , ~GND, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:3:foo|s_out , PCAdder|\gen:3:foo|s_out, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:3:foo|c_out~0 , PCAdder|\gen:3:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:4:foo|c_out~0 , PCAdder|\gen:4:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \instructionMem|altsyncram_component|auto_generated|ram_block1a0 , instructionMem|altsyncram_component|auto_generated|ram_block1a0, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:3:foo|c_out~0 , branchAdder|\gen:3:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:4:foo|c_out~0 , branchAdder|\gen:4:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:5:foo|c_out~0 , branchAdder|\gen:5:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:5:foo|c_out~0 , PCAdder|\gen:5:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:6:foo|c_out~0 , branchAdder|\gen:6:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:7:foo|s_out~0 , branchAdder|\gen:7:foo|s_out~0, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:7:foo|s_out , PCAdder|\gen:7:foo|s_out, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:6:smallMux|outp~0 , registers|readData1|\genMuxes:6:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \control|o_MemWrite~0 , control|o_MemWrite~0, singleCycleProcessor, 1
instance = comp, \control|o_MemWrite~2 , control|o_MemWrite~2, singleCycleProcessor, 1
instance = comp, \memClock~input , memClock~input, singleCycleProcessor, 1
instance = comp, \memClock~inputclkctrl , memClock~inputclkctrl, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder , registers|\reg_gen_loop:3:reg|dff_lsb|int_q~feeder, singleCycleProcessor, 1
instance = comp, \GReset~input , GReset~input, singleCycleProcessor, 1
instance = comp, \GReset~inputclkctrl , GReset~inputclkctrl, singleCycleProcessor, 1
instance = comp, \control|o_ALUOp[1] , control|o_ALUOp[1], singleCycleProcessor, 1
instance = comp, \writeRegMUX|gen:0:mux|outp~0 , writeRegMUX|\gen:0:mux|outp~0, singleCycleProcessor, 1
instance = comp, \control|o_RegWrite~4 , control|o_RegWrite~4, singleCycleProcessor, 1
instance = comp, \writeRegMUX|gen:2:mux|outp~0 , writeRegMUX|\gen:2:mux|outp~0, singleCycleProcessor, 1
instance = comp, \writeRegMUX|gen:1:mux|outp~0 , writeRegMUX|\gen:1:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~5 , registers|decoder|Decoder0~5, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|dff_lsb|int_q , registers|\reg_gen_loop:3:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~1 , registers|readData1|\genMuxes:4:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~4 , registers|decoder|Decoder0~4, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|dff_lsb|int_q , registers|\reg_gen_loop:1:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:1:smallMux|outp~0 , registers|readData1|\genMuxes:1:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:0:smallMux|outp~0 , registers|readData1|\genMuxes:0:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~3 , registers|decoder|Decoder0~3, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|dff_lsb|int_q , registers|\reg_gen_loop:6:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:0:smallMux|outp~1 , registers|readData1|\genMuxes:0:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~6 , registers|decoder|Decoder0~6, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|dff_lsb|int_q , registers|\reg_gen_loop:5:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~0 , registers|decoder|Decoder0~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|dff_lsb|int_q , registers|\reg_gen_loop:0:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:0:smallMux|outp~3 , registers|readData1|\genMuxes:0:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~1 , registers|decoder|Decoder0~1, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|dff_lsb|int_q , registers|\reg_gen_loop:2:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~2 , registers|decoder|Decoder0~2, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|dff_lsb|int_q , registers|\reg_gen_loop:4:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:0:smallMux|outp~2 , registers|readData1|\genMuxes:0:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:0:smallMux|outp~4 , registers|readData1|\genMuxes:0:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~0 , registers|readData1|\genMuxes:4:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:0:smallMux|outp~5 , registers|readData1|\genMuxes:0:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \controlUnitALUunit|o_control[0]~0 , controlUnitALUunit|o_control[0]~0, singleCycleProcessor, 1
instance = comp, \control|o_ALUOp[0]~1 , control|o_ALUOp[0]~1, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:0:smallMux|outp~0 , alu|mux|\genMuxes:0:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:0:mux|outp~0 , readData2MUX|\gen:0:mux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:0:smallMux|outp~1 , alu|mux|\genMuxes:0:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \controlUnitALUunit|o_control[2] , controlUnitALUunit|o_control[2], singleCycleProcessor, 1
instance = comp, \alu|int_tosub~0 , alu|int_tosub~0, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:7:smallMux|outp~0 , registers|readData2|\genMuxes:7:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|decoder|Decoder0~7 , registers|decoder|Decoder0~7, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|dff_msb|int_q , registers|\reg_gen_loop:7:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|dff_msb|int_q , registers|\reg_gen_loop:5:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|dff_msb|int_q , registers|\reg_gen_loop:3:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:7:smallMux|outp~3 , registers|readData1|\genMuxes:7:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:7:smallMux|outp~4 , registers|readData1|\genMuxes:7:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|dff_msb|int_q , registers|\reg_gen_loop:0:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|dff_msb|int_q , registers|\reg_gen_loop:6:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|dff_msb|int_q , registers|\reg_gen_loop:2:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|dff_msb|int_q , registers|\reg_gen_loop:4:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:7:smallMux|outp~0 , registers|readData1|\genMuxes:7:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:7:smallMux|outp~1 , registers|readData1|\genMuxes:7:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:7:smallMux|outp~2 , registers|readData1|\genMuxes:7:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:7:smallMux|outp~5 , registers|readData1|\genMuxes:7:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:7:smallMux|outp~0 , alu|mux|\genMuxes:7:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|int_tosub , alu|int_tosub, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:6:dff|int_q , registers|\reg_gen_loop:7:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:6:dff|int_q , registers|\reg_gen_loop:3:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:6:dff|int_q , registers|\reg_gen_loop:5:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:6:smallMux|outp~4 , registers|readData1|\genMuxes:6:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:6:smallMux|outp~5 , registers|readData1|\genMuxes:6:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:6:dff|int_q , registers|\reg_gen_loop:0:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|gen:6:dff|int_q , registers|\reg_gen_loop:6:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|gen:6:dff|int_q , registers|\reg_gen_loop:4:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|gen:6:dff|int_q , registers|\reg_gen_loop:2:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:6:smallMux|outp~1 , registers|readData1|\genMuxes:6:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:6:smallMux|outp~2 , registers|readData1|\genMuxes:6:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:6:smallMux|outp~3 , registers|readData1|\genMuxes:6:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:6:smallMux|outp~6 , registers|readData1|\genMuxes:6:smallMux|outp~6, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~3 , registers|readData2|\genMuxes:0:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder , registers|\reg_gen_loop:7:reg|\gen:5:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:5:dff|int_q , registers|\reg_gen_loop:7:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:5:dff|int_q , registers|\reg_gen_loop:3:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:5:dff|int_q , registers|\reg_gen_loop:5:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:5:smallMux|outp~3 , registers|readData2|\genMuxes:5:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:5:smallMux|outp~4 , registers|readData2|\genMuxes:5:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder , registers|\reg_gen_loop:0:reg|\gen:5:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:5:dff|int_q , registers|\reg_gen_loop:0:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~9 , registers|readData2|\genMuxes:0:smallMux|outp~9, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|gen:5:dff|int_q , registers|\reg_gen_loop:6:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|gen:5:dff|int_q , registers|\reg_gen_loop:4:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|gen:5:dff|int_q , registers|\reg_gen_loop:2:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:5:smallMux|outp~0 , registers|readData2|\genMuxes:5:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:5:smallMux|outp~1 , registers|readData2|\genMuxes:5:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:5:smallMux|outp~2 , registers|readData2|\genMuxes:5:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:5:smallMux|outp~5 , registers|readData2|\genMuxes:5:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:5:mux|outp~2 , readData2MUX|\gen:5:mux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|gen:4:dff|int_q , registers|\reg_gen_loop:1:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:4:dff|int_q , registers|\reg_gen_loop:5:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:4:dff|int_q , registers|\reg_gen_loop:3:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:4:smallMux|outp~3 , registers|readData2|\genMuxes:4:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:4:smallMux|outp~4 , registers|readData2|\genMuxes:4:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:4:dff|int_q , registers|\reg_gen_loop:0:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|gen:4:dff|int_q , registers|\reg_gen_loop:6:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|gen:4:dff|int_q , registers|\reg_gen_loop:4:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|gen:4:dff|int_q , registers|\reg_gen_loop:2:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:4:smallMux|outp~0 , registers|readData2|\genMuxes:4:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:4:smallMux|outp~1 , registers|readData2|\genMuxes:4:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:4:smallMux|outp~2 , registers|readData2|\genMuxes:4:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:4:smallMux|outp~5 , registers|readData2|\genMuxes:4:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:4:mux|outp~2 , readData2MUX|\gen:4:mux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder , registers|\reg_gen_loop:3:reg|\gen:3:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:3:dff|int_q , registers|\reg_gen_loop:3:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:3:dff|int_q , registers|\reg_gen_loop:5:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:3:smallMux|outp~3 , registers|readData1|\genMuxes:3:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:3:smallMux|outp~4 , registers|readData1|\genMuxes:3:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|gen:3:dff|int_q , registers|\reg_gen_loop:1:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:3:dff|int_q , registers|\reg_gen_loop:0:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder , registers|\reg_gen_loop:6:reg|\gen:3:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|gen:3:dff|int_q , registers|\reg_gen_loop:6:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|gen:3:dff|int_q , registers|\reg_gen_loop:2:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|gen:3:dff|int_q , registers|\reg_gen_loop:4:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:3:smallMux|outp~0 , registers|readData1|\genMuxes:3:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:3:smallMux|outp~1 , registers|readData1|\genMuxes:3:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:3:smallMux|outp~2 , registers|readData1|\genMuxes:3:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:3:smallMux|outp~5 , registers|readData1|\genMuxes:3:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|gen:2:dff|int_q , registers|\reg_gen_loop:6:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|gen:2:dff|int_q , registers|\reg_gen_loop:2:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|gen:2:dff|int_q , registers|\reg_gen_loop:4:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:2:smallMux|outp~3 , registers|readData2|\genMuxes:2:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:2:smallMux|outp~4 , registers|readData2|\genMuxes:2:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:2:dff|int_q , registers|\reg_gen_loop:0:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder , registers|\reg_gen_loop:5:reg|\gen:2:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:2:dff|int_q , registers|\reg_gen_loop:5:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder , registers|\reg_gen_loop:3:reg|\gen:2:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:2:dff|int_q , registers|\reg_gen_loop:3:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:2:smallMux|outp~0 , registers|readData2|\genMuxes:2:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:2:dff|int_q , registers|\reg_gen_loop:7:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:2:smallMux|outp~1 , registers|readData2|\genMuxes:2:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:2:smallMux|outp~2 , registers|readData2|\genMuxes:2:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:2:smallMux|outp~5 , registers|readData2|\genMuxes:2:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:2:mux|outp~2 , readData2MUX|\gen:2:mux|outp~2, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:0:foo|c_out~0 , alu|adder|\gen:0:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder , registers|\reg_gen_loop:2:reg|\gen:1:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:2:reg|gen:1:dff|int_q , registers|\reg_gen_loop:2:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder , registers|\reg_gen_loop:4:reg|\gen:1:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:4:reg|gen:1:dff|int_q , registers|\reg_gen_loop:4:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:1:smallMux|outp~0 , registers|readData2|\genMuxes:1:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:6:reg|gen:1:dff|int_q , registers|\reg_gen_loop:6:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:1:smallMux|outp~1 , registers|readData2|\genMuxes:1:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|gen:1:dff|int_q , registers|\reg_gen_loop:1:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder , registers|\reg_gen_loop:5:reg|\gen:1:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:5:reg|gen:1:dff|int_q , registers|\reg_gen_loop:5:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:1:smallMux|outp~2 , registers|readData2|\genMuxes:1:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder , registers|\reg_gen_loop:3:reg|\gen:1:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:3:reg|gen:1:dff|int_q , registers|\reg_gen_loop:3:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder , registers|\reg_gen_loop:7:reg|\gen:1:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:1:dff|int_q , registers|\reg_gen_loop:7:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:1:smallMux|outp~3 , registers|readData2|\genMuxes:1:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:1:smallMux|outp~4 , registers|readData2|\genMuxes:1:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:1:smallMux|outp~5 , registers|readData2|\genMuxes:1:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:1:mux|outp~0 , readData2MUX|\gen:1:mux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:1:foo|c_out~0 , alu|adder|\gen:1:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:2:foo|c_out~0 , alu|adder|\gen:2:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:3:foo|c_out~0 , alu|adder|\gen:3:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:4:foo|c_out~0 , alu|adder|\gen:4:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:5:foo|c_out~0 , alu|adder|\gen:5:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:6:foo|c_out~0 , alu|adder|\gen:6:foo|c_out~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:7:foo|s_out~0 , alu|adder|\gen:7:foo|s_out~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:7:smallMux|outp~1 , alu|mux|\genMuxes:7:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \dataMem|altsyncram_component|auto_generated|ram_block1a0 , dataMem|altsyncram_component|auto_generated|ram_block1a0, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:6:mux|outp~0 , dataMUX|\gen:6:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|gen:6:dff|int_q , registers|\reg_gen_loop:1:reg|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:6:smallMux|outp~3 , registers|readData2|\genMuxes:6:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:6:smallMux|outp~4 , registers|readData2|\genMuxes:6:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:6:smallMux|outp~0 , registers|readData2|\genMuxes:6:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:6:smallMux|outp~1 , registers|readData2|\genMuxes:6:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:6:smallMux|outp~2 , registers|readData2|\genMuxes:6:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:6:smallMux|outp~5 , registers|readData2|\genMuxes:6:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:6:mux|outp~2 , readData2MUX|\gen:6:mux|outp~2, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:6:smallMux|outp~4 , alu|mux|\genMuxes:6:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:6:smallMux|outp~5 , alu|mux|\genMuxes:6:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:6:smallMux|outp~7 , alu|mux|\genMuxes:6:smallMux|outp~7, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:6:smallMux|outp~6 , alu|mux|\genMuxes:6:smallMux|outp~6, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:5:mux|outp~0 , dataMUX|\gen:5:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|gen:5:dff|int_q , registers|\reg_gen_loop:1:reg|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:5:smallMux|outp~3 , registers|readData1|\genMuxes:5:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:5:smallMux|outp~4 , registers|readData1|\genMuxes:5:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:5:smallMux|outp~0 , registers|readData1|\genMuxes:5:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:5:smallMux|outp~1 , registers|readData1|\genMuxes:5:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:5:smallMux|outp~2 , registers|readData1|\genMuxes:5:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:5:smallMux|outp~5 , registers|readData1|\genMuxes:5:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:5:smallMux|outp~0 , alu|mux|\genMuxes:5:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:5:foo|s_out~0 , alu|adder|\gen:5:foo|s_out~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:5:smallMux|outp~1 , alu|mux|\genMuxes:5:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:4:mux|outp~0 , dataMUX|\gen:4:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:4:dff|int_q , registers|\reg_gen_loop:7:reg|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~5 , registers|readData1|\genMuxes:4:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~6 , registers|readData1|\genMuxes:4:smallMux|outp~6, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~2 , registers|readData1|\genMuxes:4:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~3 , registers|readData1|\genMuxes:4:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~4 , registers|readData1|\genMuxes:4:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:4:smallMux|outp~7 , registers|readData1|\genMuxes:4:smallMux|outp~7, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:4:smallMux|outp~0 , alu|mux|\genMuxes:4:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:4:foo|s_out~0 , alu|adder|\gen:4:foo|s_out~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:4:smallMux|outp~1 , alu|mux|\genMuxes:4:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:3:mux|outp~0 , dataMUX|\gen:3:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|gen:3:dff|int_q , registers|\reg_gen_loop:7:reg|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:3:smallMux|outp~3 , registers|readData2|\genMuxes:3:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:3:smallMux|outp~4 , registers|readData2|\genMuxes:3:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:3:smallMux|outp~0 , registers|readData2|\genMuxes:3:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:3:smallMux|outp~1 , registers|readData2|\genMuxes:3:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:3:smallMux|outp~2 , registers|readData2|\genMuxes:3:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:3:smallMux|outp~5 , registers|readData2|\genMuxes:3:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:3:mux|outp~2 , readData2MUX|\gen:3:mux|outp~2, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:3:foo|s_out~0 , alu|adder|\gen:3:foo|s_out~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:3:smallMux|outp~0 , alu|mux|\genMuxes:3:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:3:smallMux|outp~1 , alu|mux|\genMuxes:3:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:2:mux|outp~0 , dataMUX|\gen:2:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder , registers|\reg_gen_loop:1:reg|\gen:2:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|gen:2:dff|int_q , registers|\reg_gen_loop:1:reg|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:2:smallMux|outp~3 , registers|readData1|\genMuxes:2:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:2:smallMux|outp~4 , registers|readData1|\genMuxes:2:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:2:smallMux|outp~0 , registers|readData1|\genMuxes:2:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:2:smallMux|outp~1 , registers|readData1|\genMuxes:2:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:2:smallMux|outp~2 , registers|readData1|\genMuxes:2:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:2:smallMux|outp~5 , registers|readData1|\genMuxes:2:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:2:foo|s_out~0 , alu|adder|\gen:2:foo|s_out~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:2:smallMux|outp~0 , alu|mux|\genMuxes:2:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:2:smallMux|outp~1 , alu|mux|\genMuxes:2:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:7:mux|outp~0 , dataMUX|\gen:7:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:1:reg|dff_msb|int_q , registers|\reg_gen_loop:1:reg|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:7:smallMux|outp~4 , registers|readData2|\genMuxes:7:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:7:smallMux|outp~5 , registers|readData2|\genMuxes:7:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:7:smallMux|outp~1 , registers|readData2|\genMuxes:7:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:7:smallMux|outp~2 , registers|readData2|\genMuxes:7:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:7:smallMux|outp~3 , registers|readData2|\genMuxes:7:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:7:smallMux|outp~6 , registers|readData2|\genMuxes:7:smallMux|outp~6, singleCycleProcessor, 1
instance = comp, \readData2MUX|gen:7:mux|outp~2 , readData2MUX|\gen:7:mux|outp~2, singleCycleProcessor, 1
instance = comp, \alu|comparator|genloop:5:comp|o_LT~0 , alu|comparator|\genloop:5:comp|o_LT~0, singleCycleProcessor, 1
instance = comp, \alu|comparator|genloop:5:comp|o_LT~1 , alu|comparator|\genloop:5:comp|o_LT~1, singleCycleProcessor, 1
instance = comp, \alu|comparator|genloop:0:comp|o_LT~0 , alu|comparator|\genloop:0:comp|o_LT~0, singleCycleProcessor, 1
instance = comp, \alu|comparator|genloop:0:comp|o_LT~1 , alu|comparator|\genloop:0:comp|o_LT~1, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:0:smallMux|outp~2 , alu|mux|\genMuxes:0:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \alu|comparator|genloop:5:comp|o_GT~0 , alu|comparator|\genloop:5:comp|o_GT~0, singleCycleProcessor, 1
instance = comp, \alu|comparator|genloop:5:comp|o_GT~1 , alu|comparator|\genloop:5:comp|o_GT~1, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:0:smallMux|outp~3 , alu|mux|\genMuxes:0:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:0:smallMux|outp~4 , alu|mux|\genMuxes:0:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:0:smallMux|outp~5 , alu|mux|\genMuxes:0:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:0:smallMux|outp~6 , alu|mux|\genMuxes:0:smallMux|outp~6, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:0:mux|outp~0 , dataMUX|\gen:0:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:7:reg|dff_lsb|int_q , registers|\reg_gen_loop:7:reg|dff_lsb|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~6 , registers|readData2|\genMuxes:0:smallMux|outp~6, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~7 , registers|readData2|\genMuxes:0:smallMux|outp~7, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~0 , registers|readData2|\genMuxes:0:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~1 , registers|readData2|\genMuxes:0:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~2 , registers|readData2|\genMuxes:0:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~4 , registers|readData2|\genMuxes:0:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~5 , registers|readData2|\genMuxes:0:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \registers|readData2|genMuxes:0:smallMux|outp~8 , registers|readData2|\genMuxes:0:smallMux|outp~8, singleCycleProcessor, 1
instance = comp, \dataMUX|gen:1:mux|outp~0 , dataMUX|\gen:1:mux|outp~0, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder , registers|\reg_gen_loop:0:reg|\gen:1:dff|int_q~feeder, singleCycleProcessor, 1
instance = comp, \registers|reg_gen_loop:0:reg|gen:1:dff|int_q , registers|\reg_gen_loop:0:reg|\gen:1:dff|int_q, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:1:smallMux|outp~4 , registers|readData1|\genMuxes:1:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:1:smallMux|outp~3 , registers|readData1|\genMuxes:1:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:1:smallMux|outp~5 , registers|readData1|\genMuxes:1:smallMux|outp~5, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:1:smallMux|outp~1 , registers|readData1|\genMuxes:1:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:1:smallMux|outp~2 , registers|readData1|\genMuxes:1:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \registers|readData1|genMuxes:1:smallMux|outp~6 , registers|readData1|\genMuxes:1:smallMux|outp~6, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:1:smallMux|outp~0 , alu|mux|\genMuxes:1:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \alu|adder|gen:1:foo|s_out , alu|adder|\gen:1:foo|s_out, singleCycleProcessor, 1
instance = comp, \alu|mux|genMuxes:1:smallMux|outp~1 , alu|mux|\genMuxes:1:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \int_beq~4 , int_beq~4, singleCycleProcessor, 1
instance = comp, \alu|Equal0~0 , alu|Equal0~0, singleCycleProcessor, 1
instance = comp, \alu|Equal0~1 , alu|Equal0~1, singleCycleProcessor, 1
instance = comp, \branchOrJump|gen:7:mux|outp~0 , branchOrJump|\gen:7:mux|outp~0, singleCycleProcessor, 1
instance = comp, \PC|dff_msb|int_q , PC|dff_msb|int_q, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:6:foo|s_out , branchAdder|\gen:6:foo|s_out, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:6:foo|s_out , PCAdder|\gen:6:foo|s_out, singleCycleProcessor, 1
instance = comp, \PC|gen:6:dff|int_q~0 , PC|\gen:6:dff|int_q~0, singleCycleProcessor, 1
instance = comp, \PC|gen:6:dff|int_q , PC|\gen:6:dff|int_q, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:5:foo|s_out , branchAdder|\gen:5:foo|s_out, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:5:foo|s_out , PCAdder|\gen:5:foo|s_out, singleCycleProcessor, 1
instance = comp, \PC|gen:5:dff|int_q~0 , PC|\gen:5:dff|int_q~0, singleCycleProcessor, 1
instance = comp, \PC|gen:5:dff|int_q , PC|\gen:5:dff|int_q, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:4:foo|s_out , branchAdder|\gen:4:foo|s_out, singleCycleProcessor, 1
instance = comp, \PCAdder|gen:4:foo|s_out , PCAdder|\gen:4:foo|s_out, singleCycleProcessor, 1
instance = comp, \PC|gen:4:dff|int_q~0 , PC|\gen:4:dff|int_q~0, singleCycleProcessor, 1
instance = comp, \PC|gen:4:dff|int_q , PC|\gen:4:dff|int_q, singleCycleProcessor, 1
instance = comp, \branchAdder|gen:3:foo|s_out~0 , branchAdder|\gen:3:foo|s_out~0, singleCycleProcessor, 1
instance = comp, \PC|gen:3:dff|int_q~0 , PC|\gen:3:dff|int_q~0, singleCycleProcessor, 1
instance = comp, \PC|gen:3:dff|int_q , PC|\gen:3:dff|int_q, singleCycleProcessor, 1
instance = comp, \control|o_ALUOp[0]~0 , control|o_ALUOp[0]~0, singleCycleProcessor, 1
instance = comp, \control|o_Jump~0 , control|o_Jump~0, singleCycleProcessor, 1
instance = comp, \branchOrJump|gen:2:mux|outp~0 , branchOrJump|\gen:2:mux|outp~0, singleCycleProcessor, 1
instance = comp, \PC|gen:2:dff|int_q , PC|\gen:2:dff|int_q, singleCycleProcessor, 1
instance = comp, \control|o_MemRead~0 , control|o_MemRead~0, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:0:smallMux|outp~2 , ioMUX|\genMuxes:0:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:4:smallMux|outp~0 , ioMUX|\genMuxes:4:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:2:smallMux|outp~0 , ioMUX|\genMuxes:2:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:0:smallMux|outp~0 , ioMUX|\genMuxes:0:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \control|o_MemWrite~1 , control|o_MemWrite~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:0:smallMux|outp~1 , ioMUX|\genMuxes:0:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:0:smallMux|outp~4 , ioMUX|\genMuxes:0:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:1:smallMux|outp~0 , ioMUX|\genMuxes:1:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:1:smallMux|outp~1 , ioMUX|\genMuxes:1:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:1:smallMux|outp~2 , ioMUX|\genMuxes:1:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:2:smallMux|outp~2 , ioMUX|\genMuxes:2:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:2:smallMux|outp~1 , ioMUX|\genMuxes:2:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:2:smallMux|outp~3 , ioMUX|\genMuxes:2:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:2:smallMux|outp~4 , ioMUX|\genMuxes:2:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:3:smallMux|outp~1 , ioMUX|\genMuxes:3:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:3:smallMux|outp~0 , ioMUX|\genMuxes:3:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:3:smallMux|outp~2 , ioMUX|\genMuxes:3:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:3:smallMux|outp~3 , ioMUX|\genMuxes:3:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:4:smallMux|outp~2 , ioMUX|\genMuxes:4:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:4:smallMux|outp~1 , ioMUX|\genMuxes:4:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:4:smallMux|outp~3 , ioMUX|\genMuxes:4:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:4:smallMux|outp~4 , ioMUX|\genMuxes:4:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:5:smallMux|outp~0 , ioMUX|\genMuxes:5:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:5:smallMux|outp~1 , ioMUX|\genMuxes:5:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:5:smallMux|outp~2 , ioMUX|\genMuxes:5:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:5:smallMux|outp~3 , ioMUX|\genMuxes:5:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:6:smallMux|outp~0 , ioMUX|\genMuxes:6:smallMux|outp~0, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:6:smallMux|outp~1 , ioMUX|\genMuxes:6:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:6:smallMux|outp~2 , ioMUX|\genMuxes:6:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:6:smallMux|outp~3 , ioMUX|\genMuxes:6:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:7:smallMux|outp~2 , ioMUX|\genMuxes:7:smallMux|outp~2, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:7:smallMux|outp~3 , ioMUX|\genMuxes:7:smallMux|outp~3, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:7:smallMux|outp~1 , ioMUX|\genMuxes:7:smallMux|outp~1, singleCycleProcessor, 1
instance = comp, \ioMUX|genMuxes:7:smallMux|outp~4 , ioMUX|\genMuxes:7:smallMux|outp~4, singleCycleProcessor, 1
instance = comp, \alu|Equal0~2 , alu|Equal0~2, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux6~0 , displayOutput|Mux6~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux20~0 , displayOutput|Mux20~0, singleCycleProcessor, 1
instance = comp, \swapButton~input , swapButton~input, singleCycleProcessor, 1
instance = comp, \displayOutput|swap~0 , displayOutput|swap~0, singleCycleProcessor, 1
instance = comp, \displayOutput|swap , displayOutput|swap, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display1[0]~0 , displayOutput|co_display1[0]~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux19~0 , displayOutput|Mux19~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux5~0 , displayOutput|Mux5~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display1[1]~1 , displayOutput|co_display1[1]~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux4~0 , displayOutput|Mux4~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux18~0 , displayOutput|Mux18~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display1[2]~2 , displayOutput|co_display1[2]~2, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux3~0 , displayOutput|Mux3~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux17~0 , displayOutput|Mux17~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display1[3]~3 , displayOutput|co_display1[3]~3, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux2~0 , displayOutput|Mux2~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux16~0 , displayOutput|Mux16~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display1[4]~4 , displayOutput|co_display1[4]~4, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux1~0 , displayOutput|Mux1~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux15~0 , displayOutput|Mux15~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display1[5]~5 , displayOutput|co_display1[5]~5, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux0~0 , displayOutput|Mux0~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux14~0 , displayOutput|Mux14~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display1[6]~6 , displayOutput|co_display1[6]~6, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux27~0 , displayOutput|Mux27~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux13~0 , displayOutput|Mux13~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display2[0]~0 , displayOutput|co_display2[0]~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux12~0 , displayOutput|Mux12~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux26~0 , displayOutput|Mux26~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display2[1]~1 , displayOutput|co_display2[1]~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux11~0 , displayOutput|Mux11~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux25~0 , displayOutput|Mux25~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display2[2]~2 , displayOutput|co_display2[2]~2, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux10~0 , displayOutput|Mux10~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux24~0 , displayOutput|Mux24~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display2[3]~3 , displayOutput|co_display2[3]~3, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux9~0 , displayOutput|Mux9~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux23~0 , displayOutput|Mux23~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display2[4]~4 , displayOutput|co_display2[4]~4, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux8~0 , displayOutput|Mux8~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux22~0 , displayOutput|Mux22~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display2[5]~5 , displayOutput|co_display2[5]~5, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux7~0 , displayOutput|Mux7~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux21~0 , displayOutput|Mux21~0, singleCycleProcessor, 1
instance = comp, \displayOutput|co_display2[6]~6 , displayOutput|co_display2[6]~6, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux34~0 , displayOutput|Mux34~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux34~1 , displayOutput|Mux34~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux33~0 , displayOutput|Mux33~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux33~1 , displayOutput|Mux33~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux32~0 , displayOutput|Mux32~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux32~1 , displayOutput|Mux32~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux31~0 , displayOutput|Mux31~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux31~1 , displayOutput|Mux31~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux30~0 , displayOutput|Mux30~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux30~1 , displayOutput|Mux30~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux29~0 , displayOutput|Mux29~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux29~1 , displayOutput|Mux29~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux28~0 , displayOutput|Mux28~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux28~1 , displayOutput|Mux28~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux41~0 , displayOutput|Mux41~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux41~1 , displayOutput|Mux41~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux40~0 , displayOutput|Mux40~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux40~1 , displayOutput|Mux40~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux39~0 , displayOutput|Mux39~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux39~1 , displayOutput|Mux39~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux38~0 , displayOutput|Mux38~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux38~1 , displayOutput|Mux38~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux37~0 , displayOutput|Mux37~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux37~1 , displayOutput|Mux37~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux36~0 , displayOutput|Mux36~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux36~1 , displayOutput|Mux36~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux35~0 , displayOutput|Mux35~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux35~1 , displayOutput|Mux35~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux48~0 , displayOutput|Mux48~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux48~1 , displayOutput|Mux48~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux47~0 , displayOutput|Mux47~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux47~1 , displayOutput|Mux47~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux46~0 , displayOutput|Mux46~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux46~1 , displayOutput|Mux46~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux45~0 , displayOutput|Mux45~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux45~1 , displayOutput|Mux45~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux44~0 , displayOutput|Mux44~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux44~1 , displayOutput|Mux44~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux43~0 , displayOutput|Mux43~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux43~1 , displayOutput|Mux43~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux42~0 , displayOutput|Mux42~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux42~1 , displayOutput|Mux42~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux55~0 , displayOutput|Mux55~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux55~1 , displayOutput|Mux55~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux54~0 , displayOutput|Mux54~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux54~1 , displayOutput|Mux54~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux53~0 , displayOutput|Mux53~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux53~1 , displayOutput|Mux53~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux52~0 , displayOutput|Mux52~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux52~1 , displayOutput|Mux52~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux51~0 , displayOutput|Mux51~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux51~1 , displayOutput|Mux51~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux50~0 , displayOutput|Mux50~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux50~1 , displayOutput|Mux50~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux49~0 , displayOutput|Mux49~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux49~1 , displayOutput|Mux49~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux62~0 , displayOutput|Mux62~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux62~1 , displayOutput|Mux62~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux61~0 , displayOutput|Mux61~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux61~1 , displayOutput|Mux61~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux60~0 , displayOutput|Mux60~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux60~1 , displayOutput|Mux60~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux59~0 , displayOutput|Mux59~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux59~1 , displayOutput|Mux59~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux58~0 , displayOutput|Mux58~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux58~1 , displayOutput|Mux58~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux57~0 , displayOutput|Mux57~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux57~1 , displayOutput|Mux57~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux56~0 , displayOutput|Mux56~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux56~1 , displayOutput|Mux56~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux69~0 , displayOutput|Mux69~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux69~1 , displayOutput|Mux69~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux68~0 , displayOutput|Mux68~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux68~1 , displayOutput|Mux68~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux67~0 , displayOutput|Mux67~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux67~1 , displayOutput|Mux67~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux66~0 , displayOutput|Mux66~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux66~1 , displayOutput|Mux66~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux65~0 , displayOutput|Mux65~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux65~1 , displayOutput|Mux65~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux64~0 , displayOutput|Mux64~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux64~1 , displayOutput|Mux64~1, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux63~0 , displayOutput|Mux63~0, singleCycleProcessor, 1
instance = comp, \displayOutput|Mux63~1 , displayOutput|Mux63~1, singleCycleProcessor, 1
