{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 03:46:00 2010 " "Info: Processing started: Thu Oct 21 03:46:00 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RegDst\$latch " "Warning: Node \"RegDst\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUSrc\$latch " "Warning: Node \"ALUSrc\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemtoReg\$latch " "Warning: Node \"MemtoReg\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegWrite\$latch " "Warning: Node \"RegWrite\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemRead\$latch " "Warning: Node \"MemRead\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemWrite\$latch " "Warning: Node \"MemWrite\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PCSrc\$latch " "Warning: Node \"PCSrc\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUOp\[0\]\$latch " "Warning: Node \"ALUOp\[0\]\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUOp\[1\]\$latch " "Warning: Node \"ALUOp\[1\]\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUOp\[2\]\$latch " "Warning: Node \"ALUOp\[2\]\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUOp\[3\]\$latch " "Warning: Node \"ALUOp\[3\]\$latch\" is a latch" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[5\] " "Info: Assuming node \"opcode\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[3\] " "Info: Assuming node \"opcode\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[4\] " "Info: Assuming node \"opcode\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[2\] " "Info: Assuming node \"opcode\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[1\] " "Info: Assuming node \"opcode\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opcode\[0\] " "Info: Assuming node \"opcode\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[5\] " "Info: Assuming node \"func\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[0\] " "Info: Assuming node \"func\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[3\] " "Info: Assuming node \"func\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[4\] " "Info: Assuming node \"func\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[2\] " "Info: Assuming node \"func\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[1\] " "Info: Assuming node \"func\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "shamt\[4\] " "Info: Assuming node \"shamt\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "shamt\[1\] " "Info: Assuming node \"shamt\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "shamt\[2\] " "Info: Assuming node \"shamt\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "shamt\[3\] " "Info: Assuming node \"shamt\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "shamt\[0\] " "Info: Assuming node \"shamt\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALUOp\[3\]~22 " "Info: Detected gated clock \"ALUOp\[3\]~22\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUOp\[3\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUOp\[3\]~21 " "Info: Detected gated clock \"ALUOp\[3\]~21\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUOp\[3\]~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUOp\[2\]~20 " "Info: Detected gated clock \"ALUOp\[2\]~20\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUOp\[2\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUOp\[3\]~19 " "Info: Detected gated clock \"ALUOp\[3\]~19\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUOp\[3\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUOp\[3\]~18 " "Info: Detected gated clock \"ALUOp\[3\]~18\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUOp\[3\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal9~1 " "Info: Detected gated clock \"Equal9~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal9~0 " "Info: Detected gated clock \"Equal9~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUOp\[2\]~35 " "Info: Detected gated clock \"ALUOp\[2\]~35\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUOp\[2\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal8~0 " "Info: Detected gated clock \"Equal8~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~1 " "Info: Detected gated clock \"Equal2~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~2 " "Info: Detected gated clock \"always0~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~1 " "Info: Detected gated clock \"always0~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RegWrite~4 " "Info: Detected gated clock \"RegWrite~4\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RegWrite~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RegWrite~3 " "Info: Detected gated clock \"RegWrite~3\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RegWrite~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal17~0 " "Info: Detected gated clock \"Equal17~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal15~0 " "Info: Detected gated clock \"Equal15~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 78 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal22~1 " "Info: Detected gated clock \"Equal22~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 102 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal22~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always0~0 " "Info: Detected gated clock \"always0~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUOp\[3\]~9 " "Info: Detected gated clock \"ALUOp\[3\]~9\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUOp\[3\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal22~0 " "Info: Detected gated clock \"Equal22~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 102 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegWrite\$latch opcode\[0\] opcode\[5\] 5.974 ns register " "Info: tsu for register \"RegWrite\$latch\" (data pin = \"opcode\[0\]\", clock pin = \"opcode\[5\]\") is 5.974 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.624 ns + Longest pin register " "Info: + Longest pin to register delay is 9.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns opcode\[0\] 1 CLK PIN_F13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_F13; Fanout = 16; CLK Node = 'opcode\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.355 ns) + CELL(0.245 ns) 6.460 ns RegWrite~1 2 COMB LCCOMB_X31_Y35_N20 2 " "Info: 2: + IC(5.355 ns) + CELL(0.245 ns) = 6.460 ns; Loc. = LCCOMB_X31_Y35_N20; Fanout = 2; COMB Node = 'RegWrite~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { opcode[0] RegWrite~1 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.437 ns) 8.065 ns RegWrite~5 3 COMB LCCOMB_X31_Y35_N24 1 " "Info: 3: + IC(1.168 ns) + CELL(0.437 ns) = 8.065 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'RegWrite~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { RegWrite~1 RegWrite~5 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.245 ns) 8.981 ns RegWrite~6 4 COMB LCCOMB_X28_Y35_N2 1 " "Info: 4: + IC(0.671 ns) + CELL(0.245 ns) = 8.981 ns; Loc. = LCCOMB_X28_Y35_N2; Fanout = 1; COMB Node = 'RegWrite~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { RegWrite~5 RegWrite~6 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 9.624 ns RegWrite\$latch 5 REG LCCOMB_X28_Y35_N12 1 " "Info: 5: + IC(0.250 ns) + CELL(0.393 ns) = 9.624 ns; Loc. = LCCOMB_X28_Y35_N12; Fanout = 1; REG Node = 'RegWrite\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { RegWrite~6 RegWrite$latch } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 22.65 % ) " "Info: Total cell delay = 2.180 ns ( 22.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.444 ns ( 77.35 % ) " "Info: Total interconnect delay = 7.444 ns ( 77.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.624 ns" { opcode[0] RegWrite~1 RegWrite~5 RegWrite~6 RegWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.624 ns" { opcode[0] {} opcode[0]~combout {} RegWrite~1 {} RegWrite~5 {} RegWrite~6 {} RegWrite$latch {} } { 0.000ns 0.000ns 5.355ns 1.168ns 0.671ns 0.250ns } { 0.000ns 0.860ns 0.245ns 0.437ns 0.245ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.858 ns + " "Info: + Micro setup delay of destination is 0.858 ns" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opcode\[5\] destination 4.508 ns - Shortest register " "Info: - Shortest clock path from clock \"opcode\[5\]\" to destination register is 4.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns opcode\[5\] 1 CLK PIN_G14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G14; Fanout = 10; CLK Node = 'opcode\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[5] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.150 ns) 2.273 ns always0~0 2 COMB LCCOMB_X32_Y35_N16 1 " "Info: 2: + IC(1.293 ns) + CELL(0.150 ns) = 2.273 ns; Loc. = LCCOMB_X32_Y35_N16; Fanout = 1; COMB Node = 'always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { opcode[5] always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.000 ns) 2.976 ns always0~0clkctrl 3 COMB CLKCTRL_G8 6 " "Info: 3: + IC(0.703 ns) + CELL(0.000 ns) = 2.976 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'always0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { always0~0 always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 4.508 ns RegWrite\$latch 4 REG LCCOMB_X28_Y35_N12 1 " "Info: 4: + IC(1.382 ns) + CELL(0.150 ns) = 4.508 ns; Loc. = LCCOMB_X28_Y35_N12; Fanout = 1; REG Node = 'RegWrite\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { always0~0clkctrl RegWrite$latch } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.130 ns ( 25.07 % ) " "Info: Total cell delay = 1.130 ns ( 25.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.378 ns ( 74.93 % ) " "Info: Total interconnect delay = 3.378 ns ( 74.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { opcode[5] always0~0 always0~0clkctrl RegWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { opcode[5] {} opcode[5]~combout {} always0~0 {} always0~0clkctrl {} RegWrite$latch {} } { 0.000ns 0.000ns 1.293ns 0.703ns 1.382ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.624 ns" { opcode[0] RegWrite~1 RegWrite~5 RegWrite~6 RegWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.624 ns" { opcode[0] {} opcode[0]~combout {} RegWrite~1 {} RegWrite~5 {} RegWrite~6 {} RegWrite$latch {} } { 0.000ns 0.000ns 5.355ns 1.168ns 0.671ns 0.250ns } { 0.000ns 0.860ns 0.245ns 0.437ns 0.245ns 0.393ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { opcode[5] always0~0 always0~0clkctrl RegWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { opcode[5] {} opcode[5]~combout {} always0~0 {} always0~0clkctrl {} RegWrite$latch {} } { 0.000ns 0.000ns 1.293ns 0.703ns 1.382ns } { 0.000ns 0.830ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "shamt\[0\] ALUOp\[0\] ALUOp\[0\]\$latch 12.333 ns register " "Info: tco from clock \"shamt\[0\]\" to destination pin \"ALUOp\[0\]\" through register \"ALUOp\[0\]\$latch\" is 12.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shamt\[0\] source 8.273 ns + Longest register " "Info: + Longest clock path from clock \"shamt\[0\]\" to source register is 8.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns shamt\[0\] 1 CLK PIN_F21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F21; Fanout = 1; CLK Node = 'shamt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shamt[0] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.438 ns) 3.138 ns LessThan0~0 2 COMB LCCOMB_X28_Y35_N8 1 " "Info: 2: + IC(1.868 ns) + CELL(0.438 ns) = 3.138 ns; Loc. = LCCOMB_X28_Y35_N8; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { shamt[0] LessThan0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.669 ns always0~2 3 COMB LCCOMB_X28_Y35_N0 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.669 ns; Loc. = LCCOMB_X28_Y35_N0; Fanout = 4; COMB Node = 'always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { LessThan0~0 always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.275 ns) 4.445 ns ALUOp\[2\]~20 4 COMB LCCOMB_X27_Y35_N30 2 " "Info: 4: + IC(0.501 ns) + CELL(0.275 ns) = 4.445 ns; Loc. = LCCOMB_X27_Y35_N30; Fanout = 2; COMB Node = 'ALUOp\[2\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { always0~2 ALUOp[2]~20 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.275 ns) 5.141 ns ALUOp\[3\]~21 5 COMB LCCOMB_X28_Y35_N10 1 " "Info: 5: + IC(0.421 ns) + CELL(0.275 ns) = 5.141 ns; Loc. = LCCOMB_X28_Y35_N10; Fanout = 1; COMB Node = 'ALUOp\[3\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { ALUOp[2]~20 ALUOp[3]~21 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.844 ns ALUOp\[3\]~23 6 COMB LCCOMB_X28_Y35_N18 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.844 ns; Loc. = LCCOMB_X28_Y35_N18; Fanout = 1; COMB Node = 'ALUOp\[3\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { ALUOp[3]~21 ALUOp[3]~23 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.000 ns) 6.744 ns ALUOp\[3\]~23clkctrl 7 COMB CLKCTRL_G10 4 " "Info: 7: + IC(0.900 ns) + CELL(0.000 ns) = 6.744 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'ALUOp\[3\]~23clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { ALUOp[3]~23 ALUOp[3]~23clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.150 ns) 8.273 ns ALUOp\[0\]\$latch 8 REG LCCOMB_X27_Y35_N18 1 " "Info: 8: + IC(1.379 ns) + CELL(0.150 ns) = 8.273 ns; Loc. = LCCOMB_X27_Y35_N18; Fanout = 1; REG Node = 'ALUOp\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { ALUOp[3]~23clkctrl ALUOp[0]$latch } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.683 ns ( 32.43 % ) " "Info: Total cell delay = 2.683 ns ( 32.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.590 ns ( 67.57 % ) " "Info: Total interconnect delay = 5.590 ns ( 67.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { shamt[0] LessThan0~0 always0~2 ALUOp[2]~20 ALUOp[3]~21 ALUOp[3]~23 ALUOp[3]~23clkctrl ALUOp[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { shamt[0] {} shamt[0]~combout {} LessThan0~0 {} always0~2 {} ALUOp[2]~20 {} ALUOp[3]~21 {} ALUOp[3]~23 {} ALUOp[3]~23clkctrl {} ALUOp[0]$latch {} } { 0.000ns 0.000ns 1.868ns 0.256ns 0.501ns 0.421ns 0.265ns 0.900ns 1.379ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.060 ns + Longest register pin " "Info: + Longest register to pin delay is 4.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALUOp\[0\]\$latch 1 REG LCCOMB_X27_Y35_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y35_N18; Fanout = 1; REG Node = 'ALUOp\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOp[0]$latch } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(2.798 ns) 4.060 ns ALUOp\[0\] 2 PIN PIN_C16 0 " "Info: 2: + IC(1.262 ns) + CELL(2.798 ns) = 4.060 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'ALUOp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { ALUOp[0]$latch ALUOp[0] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 68.92 % ) " "Info: Total cell delay = 2.798 ns ( 68.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.262 ns ( 31.08 % ) " "Info: Total interconnect delay = 1.262 ns ( 31.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { ALUOp[0]$latch ALUOp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { ALUOp[0]$latch {} ALUOp[0] {} } { 0.000ns 1.262ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.273 ns" { shamt[0] LessThan0~0 always0~2 ALUOp[2]~20 ALUOp[3]~21 ALUOp[3]~23 ALUOp[3]~23clkctrl ALUOp[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.273 ns" { shamt[0] {} shamt[0]~combout {} LessThan0~0 {} always0~2 {} ALUOp[2]~20 {} ALUOp[3]~21 {} ALUOp[3]~23 {} ALUOp[3]~23clkctrl {} ALUOp[0]$latch {} } { 0.000ns 0.000ns 1.868ns 0.256ns 0.501ns 0.421ns 0.265ns 0.900ns 1.379ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { ALUOp[0]$latch ALUOp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { ALUOp[0]$latch {} ALUOp[0] {} } { 0.000ns 1.262ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALUOp\[3\]\$latch func\[0\] shamt\[0\] 4.754 ns register " "Info: th for register \"ALUOp\[3\]\$latch\" (data pin = \"func\[0\]\", clock pin = \"shamt\[0\]\") is 4.754 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "shamt\[0\] destination 8.268 ns + Longest register " "Info: + Longest clock path from clock \"shamt\[0\]\" to destination register is 8.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns shamt\[0\] 1 CLK PIN_F21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F21; Fanout = 1; CLK Node = 'shamt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shamt[0] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.438 ns) 3.138 ns LessThan0~0 2 COMB LCCOMB_X28_Y35_N8 1 " "Info: 2: + IC(1.868 ns) + CELL(0.438 ns) = 3.138 ns; Loc. = LCCOMB_X28_Y35_N8; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { shamt[0] LessThan0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.669 ns always0~2 3 COMB LCCOMB_X28_Y35_N0 4 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.669 ns; Loc. = LCCOMB_X28_Y35_N0; Fanout = 4; COMB Node = 'always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { LessThan0~0 always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.275 ns) 4.445 ns ALUOp\[2\]~20 4 COMB LCCOMB_X27_Y35_N30 2 " "Info: 4: + IC(0.501 ns) + CELL(0.275 ns) = 4.445 ns; Loc. = LCCOMB_X27_Y35_N30; Fanout = 2; COMB Node = 'ALUOp\[2\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { always0~2 ALUOp[2]~20 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.275 ns) 5.141 ns ALUOp\[3\]~21 5 COMB LCCOMB_X28_Y35_N10 1 " "Info: 5: + IC(0.421 ns) + CELL(0.275 ns) = 5.141 ns; Loc. = LCCOMB_X28_Y35_N10; Fanout = 1; COMB Node = 'ALUOp\[3\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { ALUOp[2]~20 ALUOp[3]~21 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.844 ns ALUOp\[3\]~23 6 COMB LCCOMB_X28_Y35_N18 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.844 ns; Loc. = LCCOMB_X28_Y35_N18; Fanout = 1; COMB Node = 'ALUOp\[3\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { ALUOp[3]~21 ALUOp[3]~23 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.000 ns) 6.744 ns ALUOp\[3\]~23clkctrl 7 COMB CLKCTRL_G10 4 " "Info: 7: + IC(0.900 ns) + CELL(0.000 ns) = 6.744 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'ALUOp\[3\]~23clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { ALUOp[3]~23 ALUOp[3]~23clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.150 ns) 8.268 ns ALUOp\[3\]\$latch 8 REG LCCOMB_X28_Y35_N16 1 " "Info: 8: + IC(1.374 ns) + CELL(0.150 ns) = 8.268 ns; Loc. = LCCOMB_X28_Y35_N16; Fanout = 1; REG Node = 'ALUOp\[3\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { ALUOp[3]~23clkctrl ALUOp[3]$latch } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.683 ns ( 32.45 % ) " "Info: Total cell delay = 2.683 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 67.55 % ) " "Info: Total interconnect delay = 5.585 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { shamt[0] LessThan0~0 always0~2 ALUOp[2]~20 ALUOp[3]~21 ALUOp[3]~23 ALUOp[3]~23clkctrl ALUOp[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.268 ns" { shamt[0] {} shamt[0]~combout {} LessThan0~0 {} always0~2 {} ALUOp[2]~20 {} ALUOp[3]~21 {} ALUOp[3]~23 {} ALUOp[3]~23clkctrl {} ALUOp[3]$latch {} } { 0.000ns 0.000ns 1.868ns 0.256ns 0.501ns 0.421ns 0.265ns 0.900ns 1.374ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.514 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns func\[0\] 1 CLK PIN_C12 12 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 12; CLK Node = 'func\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { func[0] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.150 ns) 2.249 ns ALUOp\[3\]~18 2 COMB LCCOMB_X27_Y35_N16 2 " "Info: 2: + IC(1.259 ns) + CELL(0.150 ns) = 2.249 ns; Loc. = LCCOMB_X27_Y35_N16; Fanout = 2; COMB Node = 'ALUOp\[3\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { func[0] ALUOp[3]~18 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 2.847 ns ALUOp\[3\]~34 3 COMB LCCOMB_X28_Y35_N22 1 " "Info: 3: + IC(0.448 ns) + CELL(0.150 ns) = 2.847 ns; Loc. = LCCOMB_X28_Y35_N22; Fanout = 1; COMB Node = 'ALUOp\[3\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALUOp[3]~18 ALUOp[3]~34 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 3.514 ns ALUOp\[3\]\$latch 4 REG LCCOMB_X28_Y35_N16 1 " "Info: 4: + IC(0.248 ns) + CELL(0.419 ns) = 3.514 ns; Loc. = LCCOMB_X28_Y35_N16; Fanout = 1; REG Node = 'ALUOp\[3\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { ALUOp[3]~34 ALUOp[3]$latch } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "D:/Project1/SCControlJ2.v" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.559 ns ( 44.37 % ) " "Info: Total cell delay = 1.559 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 55.63 % ) " "Info: Total interconnect delay = 1.955 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { func[0] ALUOp[3]~18 ALUOp[3]~34 ALUOp[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { func[0] {} func[0]~combout {} ALUOp[3]~18 {} ALUOp[3]~34 {} ALUOp[3]$latch {} } { 0.000ns 0.000ns 1.259ns 0.448ns 0.248ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { shamt[0] LessThan0~0 always0~2 ALUOp[2]~20 ALUOp[3]~21 ALUOp[3]~23 ALUOp[3]~23clkctrl ALUOp[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.268 ns" { shamt[0] {} shamt[0]~combout {} LessThan0~0 {} always0~2 {} ALUOp[2]~20 {} ALUOp[3]~21 {} ALUOp[3]~23 {} ALUOp[3]~23clkctrl {} ALUOp[3]$latch {} } { 0.000ns 0.000ns 1.868ns 0.256ns 0.501ns 0.421ns 0.265ns 0.900ns 1.374ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.275ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.514 ns" { func[0] ALUOp[3]~18 ALUOp[3]~34 ALUOp[3]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.514 ns" { func[0] {} func[0]~combout {} ALUOp[3]~18 {} ALUOp[3]~34 {} ALUOp[3]$latch {} } { 0.000ns 0.000ns 1.259ns 0.448ns 0.248ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 03:46:01 2010 " "Info: Processing ended: Thu Oct 21 03:46:01 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
