Analysis & Synthesis report for 1_1_0
Tue Jun 15 11:09:52 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state
 11. State Machine - |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst
 20. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper
 21. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper
 22. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface
 23. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst
 24. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst
 25. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst
 26. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper
 27. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper
 28. Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. Port Connectivity Checks: "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst"
 31. Port Connectivity Checks: "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst"
 32. Port Connectivity Checks: "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst"
 33. Signal Tap Logic Analyzer Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 36. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 15 11:09:52 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; 1_1_0                                       ;
; Top-level Entity Name           ; DE1_SoC_ReferenceTop                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1634                                        ;
; Total pins                      ; 97                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,288                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                    ;
; Top-level entity name                                                           ; DE1_SoC_ReferenceTop ; 1_1_0              ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; On                   ; Off                ;
; VHDL Show LMF Mapping Messages                                                  ; Off                  ;                    ;
; VHDL Version                                                                    ; VHDL_2008            ; VHDL_1993          ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../vhdl_code/RX/RX_modulation_top.vhd                           ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd                                                                    ;             ;
; ../../vhdl_code/RX/MOD_interface_rx.vhd                            ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd                                                                     ;             ;
; ../../vhdl_code/RX/mod_deshaper.vhd                                ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd                                                                         ;             ;
; ../../vhdl_code/TX/TX_modulation_top.vhd                           ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd                                                                    ;             ;
; ../../vhdl_code/TX/mod_shaper.vhd                                  ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd                                                                           ;             ;
; ../../vhdl_code/TX/Mod_interface_TX.vhd                            ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd                                                                     ;             ;
; ../hdl/sync.vhd                                                    ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd                                                               ;             ;
; ../hdl/sin_gen.vhd                                                 ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd                                                            ;             ;
; ../hdl/sender_top.vhd                                              ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd                                                         ;             ;
; ../hdl/reciever_top.vhd                                            ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd                                                       ;             ;
; ../hdl/reciever.vhd                                                ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd                                                           ;             ;
; ../hdl/modulator.vhd                                               ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd                                                          ;             ;
; ../hdl/demodulator.vhd                                             ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd                                                        ;             ;
; ../hdl/cos_gen.vhd                                                 ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd                                                            ;             ;
; ../hdl/buffer_tx.vhd                                               ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd                                                          ;             ;
; ../hdl/buffer_rx.vhd                                               ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd                                                          ;             ;
; ../hdl/DE1_SoC_ReferenceTop.vhd                                    ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd                                               ;             ;
; ../hdl/fpga_top.vhd                                                ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd                                                           ;             ;
; ../hdl/modulation_top.vhd                                          ; yes             ; User VHDL File                               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd                                                     ;             ;
; ip_pll.vhd                                                         ; yes             ; User Wizard-Generated File                   ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd                                                         ; ip_pll      ;
; ip_pll/ip_pll_0002.v                                               ; yes             ; User Verilog HDL File                        ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v                                               ; ip_pll      ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                               ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                             ;             ;
; db/altsyncram_4c84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/altsyncram_4c84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                             ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                  ;             ;
; db/cntr_c9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_c9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                              ; altera_sld  ;
; db/ip/sld78a6c0c4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/haraldbid/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 890            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 610            ;
;     -- 7 input functions                    ; 7              ;
;     -- 6 input functions                    ; 103            ;
;     -- 5 input functions                    ; 159            ;
;     -- 4 input functions                    ; 112            ;
;     -- <=3 input functions                  ; 229            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1634           ;
;                                             ;                ;
; I/O pins                                    ; 97             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 12288          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1085           ;
; Total fan-out                               ; 9486           ;
; Average fan-out                             ; 3.62           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC_ReferenceTop                                                                                                                   ; 610 (1)             ; 1634 (0)                  ; 12288             ; 0          ; 97   ; 0            ; |DE1_SoC_ReferenceTop                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_ReferenceTop              ; work         ;
;    |fpga_top:fpga_top_inst|                                                                                                             ; 195 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst                                                                                                                                                                                                                                                                                                                     ; fpga_top                          ; work         ;
;       |modulation_top:modulation_inst|                                                                                                  ; 195 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst                                                                                                                                                                                                                                                                                      ; modulation_top                    ; work         ;
;          |ip_pll:pll_inst|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst                                                                                                                                                                                                                                                                      ; ip_pll                            ; ip_pll       ;
;             |ip_pll_0002:ip_pll_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst                                                                                                                                                                                                                                              ; ip_pll_0002                       ; ip_pll       ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                      ; altera_pll                        ; work         ;
;          |reciever_top:reciever_inst|                                                                                                   ; 67 (0)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst                                                                                                                                                                                                                                                           ; reciever_top                      ; work         ;
;             |buffer_rx:buff_inst|                                                                                                       ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst                                                                                                                                                                                                                                       ; buffer_rx                         ; work         ;
;             |demodulator:demod_inst|                                                                                                    ; 58 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst                                                                                                                                                                                                                                    ; demodulator                       ; work         ;
;                |RX_modulation_top:mod_inst|                                                                                             ; 58 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst                                                                                                                                                                                                         ; RX_modulation_top                 ; work         ;
;                   |Mod_interface_RX:u_mod_interface|                                                                                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface                                                                                                                                                                        ; Mod_interface_RX                  ; work         ;
;                   |mod_deshaper:im_deshaper|                                                                                            ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper                                                                                                                                                                                ; mod_deshaper                      ; work         ;
;                   |mod_deshaper:re_deshaper|                                                                                            ; 21 (21)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper                                                                                                                                                                                ; mod_deshaper                      ; work         ;
;             |reciever:receiv_ins|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins                                                                                                                                                                                                                                       ; reciever                          ; work         ;
;          |sender_top:sender_inst|                                                                                                       ; 128 (28)            ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst                                                                                                                                                                                                                                                               ; sender_top                        ; work         ;
;             |buffer_tx:buff_inst|                                                                                                       ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst                                                                                                                                                                                                                                           ; buffer_tx                         ; work         ;
;             |cos_gen:cos_inst|                                                                                                          ; 16 (16)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst                                                                                                                                                                                                                                              ; cos_gen                           ; work         ;
;             |modulator:mod_inst|                                                                                                        ; 72 (0)              ; 49 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst                                                                                                                                                                                                                                            ; modulator                         ; work         ;
;                |TX_modulation_top:tx_mod_inst|                                                                                          ; 72 (0)              ; 49 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst                                                                                                                                                                                                              ; TX_modulation_top                 ; work         ;
;                   |Mod_interface_TX:u_mod_interface|                                                                                    ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface                                                                                                                                                                             ; Mod_interface_TX                  ; work         ;
;                   |mod_shaper:im_shaper|                                                                                                ; 39 (39)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper                                                                                                                                                                                         ; mod_shaper                        ; work         ;
;                   |mod_shaper:re_shaper|                                                                                                ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper                                                                                                                                                                                         ; mod_shaper                        ; work         ;
;             |sin_gen:sin_inst|                                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst                                                                                                                                                                                                                                              ; sin_gen                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 324 (2)             ; 1426 (192)                ; 12288             ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 322 (0)             ; 1234 (0)                  ; 12288             ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 322 (67)            ; 1234 (458)                ; 12288             ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4c84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c84:auto_generated                                                                                                                                                 ; altsyncram_4c84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 117 (1)             ; 496 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 96 (0)              ; 480 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 288 (288)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 96 (0)              ; 192 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (20)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 145 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_c9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated                                                             ; cntr_c9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 96           ; 128          ; 96           ; 12288 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst                                                                                                                                                                                               ; ip_pll.vhd      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state                         ;
+------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+-----------------------+------------------+
; Name                   ; state.wait2_state ; state.wait1_state ; state.end_state ; state.shift_state ; state.loadsecond_state ; state.loadfirst_state ; state.idle_state ;
+------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+-----------------------+------------------+
; state.idle_state       ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                     ; 0                ;
; state.loadfirst_state  ; 0                 ; 0                 ; 0               ; 0                 ; 0                      ; 1                     ; 1                ;
; state.loadsecond_state ; 0                 ; 0                 ; 0               ; 0                 ; 1                      ; 0                     ; 1                ;
; state.shift_state      ; 0                 ; 0                 ; 0               ; 1                 ; 0                      ; 0                     ; 1                ;
; state.end_state        ; 0                 ; 0                 ; 1               ; 0                 ; 0                      ; 0                     ; 1                ;
; state.wait1_state      ; 0                 ; 1                 ; 0               ; 0                 ; 0                      ; 0                     ; 1                ;
; state.wait2_state      ; 1                 ; 0                 ; 0               ; 0                 ; 0                      ; 0                     ; 1                ;
+------------------------+-------------------+-------------------+-----------------+-------------------+------------------------+-----------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|state ;
+--------------------+-------------------+-------------------+--------------------+------------------------------------------------------------+
; Name               ; state.delay_state ; state.valid_state ; state.middle_state ; state.idle_state                                           ;
+--------------------+-------------------+-------------------+--------------------+------------------------------------------------------------+
; state.idle_state   ; 0                 ; 0                 ; 0                  ; 0                                                          ;
; state.middle_state ; 0                 ; 0                 ; 1                  ; 1                                                          ;
; state.valid_state  ; 0                 ; 1                 ; 0                  ; 1                                                          ;
; state.delay_state  ; 1                 ; 0                 ; 0                  ; 1                                                          ;
+--------------------+-------------------+-------------------+--------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst|phase_cnt[4]                                                                             ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt[4]                                                                             ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst|phase_cnt[3]                                                                             ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt[3]                                                                             ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst|phase_cnt[2]                                                                             ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt[2]                                                                             ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst|phase_cnt[1]                                                                             ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt[1]                                                                             ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst|phase_cnt[0]                                                                             ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt[0]                                                                             ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|o_valid                    ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|o_valid                    ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|cnt[3]                     ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|cnt[3]                     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|cnt[2]                     ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|cnt[2]                     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|cnt[1]                     ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|cnt[1]                     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|cnt[0]                     ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|cnt[0]                     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|cnt[4]                     ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|cnt[4]                     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|s_lock                     ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|s_lock                     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|s_lock                              ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|s_lock                              ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|cnt[0]                              ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|cnt[0]                              ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|cnt[1]                              ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|cnt[1]                              ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|cnt[2]                              ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|cnt[2]                              ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|cnt[3]                              ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|cnt[3]                              ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|cnt[4]                              ; Merged with fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|cnt[4]                              ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state.wait2_state                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 19                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1634  ;
; Number of registers using Synchronous Clear  ; 178   ;
; Number of registers using Synchronous Load   ; 207   ;
; Number of registers using Asynchronous Clear ; 526   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 633   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|time_cnt[7]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt[3]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper|o_symbol                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[0]                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|cnt[4]                                                                                                                                                                                       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|o_result[6]                                                                                                                                                                                           ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|o_result[8]                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper|cnt[1]                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper|cnt[3]                                                                                                                                                                                                ;
; 6:1                ; 36 bits   ; 144 LEs       ; 0 LEs                ; 144 LEs                ; Yes        ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper|s_sum[17]                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                               ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                             ;
; fractional_vco_multiplier            ; false                  ; String                                                                                             ;
; pll_type                             ; General                ; String                                                                                             ;
; pll_subtype                          ; General                ; String                                                                                             ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                     ;
; operation_mode                       ; normal                 ; String                                                                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                     ;
; data_rate                            ; 0                      ; Signed Integer                                                                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                     ;
; output_clock_frequency0              ; 125.000000 MHz         ; String                                                                                             ;
; phase_shift0                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency1              ; 125.000000 MHz         ; String                                                                                             ;
; phase_shift1                         ; 3000 ps                ; String                                                                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency2              ; 65.217391 MHz          ; String                                                                                             ;
; phase_shift2                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                             ;
; phase_shift3                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                             ;
; phase_shift4                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                             ;
; phase_shift5                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                             ;
; phase_shift6                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                             ;
; phase_shift7                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                             ;
; phase_shift8                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                             ;
; phase_shift9                         ; 0 ps                   ; String                                                                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                             ;
; phase_shift10                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                             ;
; phase_shift11                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                             ;
; phase_shift12                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                             ;
; phase_shift13                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                             ;
; phase_shift14                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                             ;
; phase_shift15                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                             ;
; phase_shift16                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                             ;
; phase_shift17                        ; 0 ps                   ; String                                                                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                     ;
; clock_name_0                         ;                        ; String                                                                                             ;
; clock_name_1                         ;                        ; String                                                                                             ;
; clock_name_2                         ;                        ; String                                                                                             ;
; clock_name_3                         ;                        ; String                                                                                             ;
; clock_name_4                         ;                        ; String                                                                                             ;
; clock_name_5                         ;                        ; String                                                                                             ;
; clock_name_6                         ;                        ; String                                                                                             ;
; clock_name_7                         ;                        ; String                                                                                             ;
; clock_name_8                         ;                        ; String                                                                                             ;
; clock_name_global_0                  ; false                  ; String                                                                                             ;
; clock_name_global_1                  ; false                  ; String                                                                                             ;
; clock_name_global_2                  ; false                  ; String                                                                                             ;
; clock_name_global_3                  ; false                  ; String                                                                                             ;
; clock_name_global_4                  ; false                  ; String                                                                                             ;
; clock_name_global_5                  ; false                  ; String                                                                                             ;
; clock_name_global_6                  ; false                  ; String                                                                                             ;
; clock_name_global_7                  ; false                  ; String                                                                                             ;
; clock_name_global_8                  ; false                  ; String                                                                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                     ;
; pll_slf_rst                          ; false                  ; String                                                                                             ;
; pll_bw_sel                           ; low                    ; String                                                                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                             ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; dac_data_width ; 14    ; Signed Integer                                                                                                                                    ;
; pulse_width    ; 17    ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G_SHIFTREG_SIZE ; 16    ; Signed Integer                                                                                                                                                        ;
; G_MANTISSA_SIZE ; 13    ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:im_shaper ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G_SHIFTREG_SIZE ; 16    ; Signed Integer                                                                                                                                                        ;
; G_MANTISSA_SIZE ; 13    ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pulse_width    ; 2     ; Signed Integer                                                                                                                                                                     ;
; standoff       ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; data_width     ; 14    ; Signed Integer                                                                                                    ;
; pulse_width    ; 17    ; Signed Integer                                                                                                    ;
; phase_width    ; 5     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; data_width     ; 14    ; Signed Integer                                                                                                    ;
; pulse_width    ; 17    ; Signed Integer                                                                                                    ;
; phase_width    ; 5     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; dac_data_width ; 14    ; Signed Integer                                                                                                                                         ;
; pulse_width    ; 17    ; Signed Integer                                                                                                                                         ;
; msg_data_width ; 8     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G_SHIFTREG_SIZE ; 16    ; Signed Integer                                                                                                                                                                 ;
; G_MANTISSA_SIZE ; 13    ; Signed Integer                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:im_deshaper ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G_SHIFTREG_SIZE ; 16    ; Signed Integer                                                                                                                                                                 ;
; G_MANTISSA_SIZE ; 13    ; Signed Integer                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pulse_width    ; 17    ; Signed Integer                                                                                                                                                                          ;
; standoff       ; 0     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 96                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 96                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 309                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 96                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; ctrl_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                      ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; ctrl_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst"        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 96                  ; 96               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 118                         ;
;     CLR               ; 14                          ;
;     ENA               ; 15                          ;
;     ENA SCLR          ; 64                          ;
;     SCLR              ; 14                          ;
;     SLD               ; 1                           ;
;     plain             ; 10                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 196                         ;
;     arith             ; 72                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 10                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 118                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 13                          ;
; boundary_port         ; 97                          ;
; generic_pll           ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.63                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 1426                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 124                                                    ;
;     ENA               ; 59                                                     ;
;     ENA CLR           ; 323                                                    ;
;     ENA CLR SCLR      ; 22                                                     ;
;     ENA SCLR          ; 27                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 28                                                     ;
;     SCLR SLD          ; 11                                                     ;
;     plain             ; 793                                                    ;
; arriav_lcell_comb     ; 324                                                    ;
;     arith             ; 76                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 71                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 248                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 8                                                      ;
;         2 data inputs ; 8                                                      ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 23                                                     ;
;         5 data inputs ; 119                                                    ;
;         6 data inputs ; 77                                                     ;
; boundary_port         ; 564                                                    ;
; stratixv_ram_block    ; 96                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.92                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                  ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                             ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                      ; N/A     ;
; GPIO_0[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[0]                                                                                                                                                                     ; N/A     ;
; GPIO_0[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[0]                                                                                                                                                                     ; N/A     ;
; GPIO_0[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[10]                                                                                                                                                                    ; N/A     ;
; GPIO_0[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[10]                                                                                                                                                                    ; N/A     ;
; GPIO_0[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[11]                                                                                                                                                                    ; N/A     ;
; GPIO_0[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[11]                                                                                                                                                                    ; N/A     ;
; GPIO_0[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[12]                                                                                                                                                                    ; N/A     ;
; GPIO_0[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[12]                                                                                                                                                                    ; N/A     ;
; GPIO_0[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[13]                                                                                                                                                                    ; N/A     ;
; GPIO_0[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[13]                                                                                                                                                                    ; N/A     ;
; GPIO_0[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[14]                                                                                                                                                                    ; N/A     ;
; GPIO_0[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[14]                                                                                                                                                                    ; N/A     ;
; GPIO_0[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[15]                                                                                                                                                                    ; N/A     ;
; GPIO_0[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[15]                                                                                                                                                                    ; N/A     ;
; GPIO_0[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[16]                                                                                                                                                                    ; N/A     ;
; GPIO_0[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[16]                                                                                                                                                                    ; N/A     ;
; GPIO_0[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[17]                                                                                                                                                                    ; N/A     ;
; GPIO_0[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[17]                                                                                                                                                                    ; N/A     ;
; GPIO_0[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[18]                                                                                                                                                                    ; N/A     ;
; GPIO_0[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[18]                                                                                                                                                                    ; N/A     ;
; GPIO_0[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[19]                                                                                                                                                                    ; N/A     ;
; GPIO_0[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[19]                                                                                                                                                                    ; N/A     ;
; GPIO_0[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[1]                                                                                                                                                                     ; N/A     ;
; GPIO_0[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[1]                                                                                                                                                                     ; N/A     ;
; GPIO_0[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[20]                                                                                                                                                                    ; N/A     ;
; GPIO_0[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[20]                                                                                                                                                                    ; N/A     ;
; GPIO_0[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[21]                                                                                                                                                                    ; N/A     ;
; GPIO_0[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[21]                                                                                                                                                                    ; N/A     ;
; GPIO_0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[22]                                                                                                                                                                    ; N/A     ;
; GPIO_0[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[22]                                                                                                                                                                    ; N/A     ;
; GPIO_0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[23]                                                                                                                                                                    ; N/A     ;
; GPIO_0[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[23]                                                                                                                                                                    ; N/A     ;
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                                                                                                                                                                    ; N/A     ;
; GPIO_0[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[24]                                                                                                                                                                    ; N/A     ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                                                                                                                                                                    ; N/A     ;
; GPIO_0[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[25]                                                                                                                                                                    ; N/A     ;
; GPIO_0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[26]                                                                                                                                                                    ; N/A     ;
; GPIO_0[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[26]                                                                                                                                                                    ; N/A     ;
; GPIO_0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                                                                                                                                                                    ; N/A     ;
; GPIO_0[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                                                                                                                                                                    ; N/A     ;
; GPIO_0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[28]                                                                                                                                                                    ; N/A     ;
; GPIO_0[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[28]                                                                                                                                                                    ; N/A     ;
; GPIO_0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[29]                                                                                                                                                                    ; N/A     ;
; GPIO_0[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[29]                                                                                                                                                                    ; N/A     ;
; GPIO_0[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[2]                                                                                                                                                                     ; N/A     ;
; GPIO_0[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[2]                                                                                                                                                                     ; N/A     ;
; GPIO_0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                                                                                                                                                                    ; N/A     ;
; GPIO_0[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[30]                                                                                                                                                                    ; N/A     ;
; GPIO_0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                                                                                                                                                                    ; N/A     ;
; GPIO_0[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[31]                                                                                                                                                                    ; N/A     ;
; GPIO_0[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                                                                                                                                                                    ; N/A     ;
; GPIO_0[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[32]                                                                                                                                                                    ; N/A     ;
; GPIO_0[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                                                                                                                                                                    ; N/A     ;
; GPIO_0[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[33]                                                                                                                                                                    ; N/A     ;
; GPIO_0[34]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[34]                                                                                                                                                                    ; N/A     ;
; GPIO_0[34]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[34]                                                                                                                                                                    ; N/A     ;
; GPIO_0[35]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[35]                                                                                                                                                                    ; N/A     ;
; GPIO_0[35]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[35]                                                                                                                                                                    ; N/A     ;
; GPIO_0[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[3]                                                                                                                                                                     ; N/A     ;
; GPIO_0[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[3]                                                                                                                                                                     ; N/A     ;
; GPIO_0[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[4]                                                                                                                                                                     ; N/A     ;
; GPIO_0[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[4]                                                                                                                                                                     ; N/A     ;
; GPIO_0[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[5]                                                                                                                                                                     ; N/A     ;
; GPIO_0[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[5]                                                                                                                                                                     ; N/A     ;
; GPIO_0[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[6]                                                                                                                                                                     ; N/A     ;
; GPIO_0[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[6]                                                                                                                                                                     ; N/A     ;
; GPIO_0[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[7]                                                                                                                                                                     ; N/A     ;
; GPIO_0[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[7]                                                                                                                                                                     ; N/A     ;
; GPIO_0[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[8]                                                                                                                                                                     ; N/A     ;
; GPIO_0[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[8]                                                                                                                                                                     ; N/A     ;
; GPIO_0[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[9]                                                                                                                                                                     ; N/A     ;
; GPIO_0[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[9]                                                                                                                                                                     ; N/A     ;
; GPIO_1[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[0]                                                                                                                                                                     ; N/A     ;
; GPIO_1[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[0]                                                                                                                                                                     ; N/A     ;
; GPIO_1[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[10]                                                                                                                                                                    ; N/A     ;
; GPIO_1[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[10]                                                                                                                                                                    ; N/A     ;
; GPIO_1[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[11]                                                                                                                                                                    ; N/A     ;
; GPIO_1[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[11]                                                                                                                                                                    ; N/A     ;
; GPIO_1[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[12]                                                                                                                                                                    ; N/A     ;
; GPIO_1[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[12]                                                                                                                                                                    ; N/A     ;
; GPIO_1[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[13]                                                                                                                                                                    ; N/A     ;
; GPIO_1[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[13]                                                                                                                                                                    ; N/A     ;
; GPIO_1[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[14]                                                                                                                                                                    ; N/A     ;
; GPIO_1[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[14]                                                                                                                                                                    ; N/A     ;
; GPIO_1[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[15]                                                                                                                                                                    ; N/A     ;
; GPIO_1[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[15]                                                                                                                                                                    ; N/A     ;
; GPIO_1[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[16]                                                                                                                                                                    ; N/A     ;
; GPIO_1[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[16]                                                                                                                                                                    ; N/A     ;
; GPIO_1[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[17]                                                                                                                                                                    ; N/A     ;
; GPIO_1[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[17]                                                                                                                                                                    ; N/A     ;
; GPIO_1[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[18]                                                                                                                                                                    ; N/A     ;
; GPIO_1[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[18]                                                                                                                                                                    ; N/A     ;
; GPIO_1[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[19]                                                                                                                                                                    ; N/A     ;
; GPIO_1[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[19]                                                                                                                                                                    ; N/A     ;
; GPIO_1[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[1]                                                                                                                                                                     ; N/A     ;
; GPIO_1[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[1]                                                                                                                                                                     ; N/A     ;
; GPIO_1[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[20]                                                                                                                                                                    ; N/A     ;
; GPIO_1[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[20]                                                                                                                                                                    ; N/A     ;
; GPIO_1[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[21]                                                                                                                                                                    ; N/A     ;
; GPIO_1[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[21]                                                                                                                                                                    ; N/A     ;
; GPIO_1[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[22]                                                                                                                                                                    ; N/A     ;
; GPIO_1[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[22]                                                                                                                                                                    ; N/A     ;
; GPIO_1[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[23]                                                                                                                                                                    ; N/A     ;
; GPIO_1[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[23]                                                                                                                                                                    ; N/A     ;
; GPIO_1[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[24]                                                                                                                                                                    ; N/A     ;
; GPIO_1[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[24]                                                                                                                                                                    ; N/A     ;
; GPIO_1[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[25]                                                                                                                                                                    ; N/A     ;
; GPIO_1[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[25]                                                                                                                                                                    ; N/A     ;
; GPIO_1[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[26]                                                                                                                                                                    ; N/A     ;
; GPIO_1[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[26]                                                                                                                                                                    ; N/A     ;
; GPIO_1[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[27]                                                                                                                                                                    ; N/A     ;
; GPIO_1[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[27]                                                                                                                                                                    ; N/A     ;
; GPIO_1[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[28]                                                                                                                                                                    ; N/A     ;
; GPIO_1[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[28]                                                                                                                                                                    ; N/A     ;
; GPIO_1[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[29]                                                                                                                                                                    ; N/A     ;
; GPIO_1[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[29]                                                                                                                                                                    ; N/A     ;
; GPIO_1[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[2]                                                                                                                                                                     ; N/A     ;
; GPIO_1[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[2]                                                                                                                                                                     ; N/A     ;
; GPIO_1[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[30]                                                                                                                                                                    ; N/A     ;
; GPIO_1[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[30]                                                                                                                                                                    ; N/A     ;
; GPIO_1[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[31]                                                                                                                                                                    ; N/A     ;
; GPIO_1[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[31]                                                                                                                                                                    ; N/A     ;
; GPIO_1[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[32]                                                                                                                                                                    ; N/A     ;
; GPIO_1[32]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[32]                                                                                                                                                                    ; N/A     ;
; GPIO_1[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[33]                                                                                                                                                                    ; N/A     ;
; GPIO_1[33]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[33]                                                                                                                                                                    ; N/A     ;
; GPIO_1[34]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[34]                                                                                                                                                                    ; N/A     ;
; GPIO_1[34]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[34]                                                                                                                                                                    ; N/A     ;
; GPIO_1[35]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[35]                                                                                                                                                                    ; N/A     ;
; GPIO_1[35]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[35]                                                                                                                                                                    ; N/A     ;
; GPIO_1[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[3]                                                                                                                                                                     ; N/A     ;
; GPIO_1[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[3]                                                                                                                                                                     ; N/A     ;
; GPIO_1[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[4]                                                                                                                                                                     ; N/A     ;
; GPIO_1[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[4]                                                                                                                                                                     ; N/A     ;
; GPIO_1[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                                                                                                                                                                     ; N/A     ;
; GPIO_1[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[5]                                                                                                                                                                     ; N/A     ;
; GPIO_1[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[6]                                                                                                                                                                     ; N/A     ;
; GPIO_1[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[6]                                                                                                                                                                     ; N/A     ;
; GPIO_1[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[7]                                                                                                                                                                     ; N/A     ;
; GPIO_1[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[7]                                                                                                                                                                     ; N/A     ;
; GPIO_1[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[8]                                                                                                                                                                     ; N/A     ;
; GPIO_1[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[8]                                                                                                                                                                     ; N/A     ;
; GPIO_1[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[9]                                                                                                                                                                     ; N/A     ;
; GPIO_1[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_1[9]                                                                                                                                                                     ; N/A     ;
; KEY_N[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[0]                                                                                                                                                                      ; N/A     ;
; KEY_N[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[0]                                                                                                                                                                      ; N/A     ;
; KEY_N[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[1]                                                                                                                                                                      ; N/A     ;
; KEY_N[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[1]                                                                                                                                                                      ; N/A     ;
; KEY_N[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[2]                                                                                                                                                                      ; N/A     ;
; KEY_N[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[2]                                                                                                                                                                      ; N/A     ;
; KEY_N[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[3]                                                                                                                                                                      ; N/A     ;
; KEY_N[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY_N[3]                                                                                                                                                                      ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|shift2                                                                   ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|shift2                                                                   ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|fifo_wr                                                                  ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|fifo_wr                                                                  ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|Selector0~0                                                                  ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|Selector0~0                                                                  ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface|data_o[1] ; N/A     ;
; LEDR[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface|data_o[1] ; N/A     ;
; LEDR[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface|data_o[0] ; N/A     ;
; LEDR[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface|data_o[0] ; N/A     ;
; LEDR[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; LEDR[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                          ; N/A     ;
; SW[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                                                                         ; N/A     ;
; SW[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                                                                         ; N/A     ;
; SW[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                                                                                                         ; N/A     ;
; SW[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                                                                                                         ; N/A     ;
; SW[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                                                                                                         ; N/A     ;
; SW[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                                                                                                         ; N/A     ;
; SW[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                                                                                                         ; N/A     ;
; SW[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                                                                                                         ; N/A     ;
; SW[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                                                                                                                                                         ; N/A     ;
; SW[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                                                                                                                                                         ; N/A     ;
; SW[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                                                                                                                                                         ; N/A     ;
; SW[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                                                                                                                                                         ; N/A     ;
; SW[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                                                                                                                                                         ; N/A     ;
; SW[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                                                                                                                                                         ; N/A     ;
; SW[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                                                                                                                                                                         ; N/A     ;
; SW[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                                                                                                                                                                         ; N/A     ;
; SW[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[8]                                                                                                                                                                         ; N/A     ;
; SW[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[8]                                                                                                                                                                         ; N/A     ;
; SW[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]                                                                                                                                                                         ; N/A     ;
; SW[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]                                                                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                           ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 15 11:09:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0
Warning (125092): Tcl Script File soc_system/synthesis/soc_system.qip not found
    Info (125063): set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd
    Info (12022): Found design unit 1: RX_modulation_top-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd Line: 26
    Info (12023): Found entity 1: RX_modulation_top File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd
    Info (12022): Found design unit 1: Mod_interface_RX-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd Line: 21
    Info (12023): Found entity 1: Mod_interface_RX File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd
    Info (12022): Found design unit 1: mod_deshaper-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd Line: 22
    Info (12023): Found entity 1: mod_deshaper File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd
    Info (12022): Found design unit 1: TX_modulation_top-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd Line: 34
    Info (12023): Found entity 1: TX_modulation_top File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd
    Info (12022): Found design unit 1: mod_shaper-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd Line: 22
    Info (12023): Found entity 1: mod_shaper File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd
    Info (12022): Found design unit 1: Mod_interface_TX-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd Line: 22
    Info (12023): Found entity 1: Mod_interface_TX File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd
    Info (12022): Found design unit 1: sync-arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd Line: 13
    Info (12023): Found entity 1: sync File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd
    Info (12022): Found design unit 1: sin_gen-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd Line: 24
    Info (12023): Found entity 1: sin_gen File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd
    Info (12022): Found design unit 1: sender-loopback_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd Line: 13
    Info (12023): Found entity 1: sender File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd
    Info (12022): Found design unit 1: sender_top-arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd Line: 16
    Info (12023): Found entity 1: sender_top File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd
    Info (12022): Found design unit 1: reciever_top-loopback_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd Line: 14
    Info (12023): Found entity 1: reciever_top File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd
    Info (12022): Found design unit 1: reciever-loopback_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd Line: 14
    Info (12023): Found entity 1: reciever File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd
    Info (12022): Found design unit 1: modulator-arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd Line: 13
    Info (12023): Found entity 1: modulator File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd
    Info (12022): Found design unit 1: demodulator-arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd Line: 13
    Info (12023): Found entity 1: demodulator File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd
    Info (12022): Found design unit 1: cos_gen-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd Line: 20
    Info (12023): Found entity 1: cos_gen File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd
    Info (12022): Found design unit 1: buffer_tx-arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd Line: 18
    Info (12023): Found entity 1: buffer_tx File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd
    Info (12022): Found design unit 1: buffer_rx-arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd Line: 18
    Info (12023): Found entity 1: buffer_rx File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd Line: 9
Warning (12019): Can't analyze file -- file ../hdl/framing_top.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file fifo8_8.vhd
    Info (12022): Found design unit 1: fifo8_8-SYN File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo8_8.vhd Line: 57
    Info (12023): Found entity 1: fifo8_8 File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo8_8.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd
    Info (12022): Found design unit 1: DE1_SoC_ReferenceTop-reference_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 48
    Info (12023): Found entity 1: DE1_SoC_ReferenceTop File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd
    Info (12022): Found design unit 1: fpga_top-fpga_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd Line: 17
    Info (12023): Found entity 1: fpga_top File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd Line: 4
Info (12021): Found 4 design units, including 2 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd
    Info (12022): Found design unit 1: fifo_convert_avalon_to_classic-to_classic_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd Line: 57
    Info (12022): Found design unit 2: fifo_convert_classic_to_avalon-to_avalon_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd Line: 103
    Info (12023): Found entity 1: fifo_convert_avalon_to_classic File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd Line: 6
    Info (12023): Found entity 2: fifo_convert_classic_to_avalon File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd
    Info (12022): Found design unit 1: modulation_top-loopback_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd Line: 20
    Info (12023): Found entity 1: modulation_top File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fifo32_8.vhd
    Info (12022): Found design unit 1: fifo32_8-SYN File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo32_8.vhd Line: 58
    Info (12023): Found entity 1: fifo32_8 File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo32_8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd
    Info (12022): Found design unit 1: status_control_manager-manager_arch File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd Line: 30
    Info (12023): Found entity 1: status_control_manager File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fifo24_8.vhd
    Info (12022): Found design unit 1: fifo24_8-SYN File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo24_8.vhd Line: 58
    Info (12023): Found entity 1: fifo24_8 File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo24_8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ip_pll.vhd
    Info (12022): Found design unit 1: ip_pll-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd Line: 21
    Info (12023): Found entity 1: ip_pll File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ip_pll/ip_pll_0002.v
    Info (12023): Found entity 1: ip_pll_0002 File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v Line: 2
Info (12127): Elaborating entity "DE1_SoC_ReferenceTop" for the top level hierarchy
Info (12128): Elaborating entity "fpga_top" for hierarchy "fpga_top:fpga_top_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 74
Warning (10873): Using initial value X (don't care) for net "LEDR[9]" at fpga_top.vhd(12) File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd Line: 12
Warning (10873): Using initial value X (don't care) for net "LEDR[6..3]" at fpga_top.vhd(12) File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd Line: 12
Info (12128): Elaborating entity "modulation_top" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at modulation_top.vhd(56): object "sender_write" assigned a value but never read File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd Line: 56
Info (12128): Elaborating entity "ip_pll" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd Line: 63
Info (12128): Elaborating entity "ip_pll_0002" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd Line: 35
Info (12128): Elaborating entity "altera_pll" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v Line: 91
Info (12133): Instantiated megafunction "fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "65.217391 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sender_top" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd Line: 72
Info (12128): Elaborating entity "buffer_tx" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd Line: 83
Info (12128): Elaborating entity "modulator" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at modulator.vhd(38): object "ctrl" assigned a value but never read File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd Line: 38
Info (12128): Elaborating entity "TX_modulation_top" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd Line: 44
Info (12128): Elaborating entity "mod_shaper" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_shaper:re_shaper" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd Line: 65
Info (12128): Elaborating entity "Mod_interface_TX" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd Line: 81
Info (12128): Elaborating entity "sin_gen" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd Line: 104
Info (12128): Elaborating entity "cos_gen" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd Line: 109
Info (12128): Elaborating entity "reciever_top" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd Line: 84
Info (12128): Elaborating entity "buffer_rx" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd Line: 61
Info (12128): Elaborating entity "demodulator" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at demodulator.vhd(15): object "ctrl" assigned a value but never read File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd Line: 15
Info (12128): Elaborating entity "RX_modulation_top" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd Line: 39
Info (12128): Elaborating entity "mod_deshaper" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deshaper:re_deshaper" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd Line: 60
Info (12128): Elaborating entity "Mod_interface_RX" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd Line: 77
Info (12128): Elaborating entity "sync" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|sync:sync_inst" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd Line: 79
Info (12128): Elaborating entity "reciever" for hierarchy "fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4c84.tdf
    Info (12023): Found entity 1: altsyncram_4c84 File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/altsyncram_4c84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf
    Info (12023): Found entity 1: cntr_c9i File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_c9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.15.11:09:33 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[6]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[7]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[8]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[9]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[10]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[12]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[13]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[18]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[22]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[32]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[33]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[34]" and its non-tri-state driver. File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[32]" is fed by VCC File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13033): The pin "GPIO_0[33]" is fed by VCC File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13033): The pin "GPIO_0[35]" is fed by VCC File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13033): The pin "GPIO_1[35]" is fed by VCC File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[16]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13010): Node "GPIO_0[18]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13010): Node "GPIO_0[32]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13010): Node "GPIO_0[33]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13010): Node "GPIO_0[35]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Warning (13010): Node "GPIO_1[1]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[3]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[4]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[5]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[6]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[7]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[8]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[9]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[10]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[11]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[12]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[13]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[14]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[15]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[16]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[17]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[18]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[19]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[21]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[22]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[23]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[24]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[25]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[26]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[27]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[28]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[29]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[30]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[31]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[32]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[33]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[34]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Warning (13010): Node "GPIO_1[35]~synth" File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 32
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 32
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 32
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 32
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 32
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 225 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2072 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 1871 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Tue Jun 15 11:09:52 2021
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:19


