<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T04-counter\src\T04-counter.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.7.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 06 13:01:09 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>counter</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW1N-1</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>16(1 LUTs, 15 ALUs) / 1152</td>
<td>1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>16 / 945</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 945</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>16 / 945</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 4</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table><br/>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>243.3(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>data_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n20_s/I0</td>
</tr>
<tr>
<td>3.241</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n20_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>3.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19_s/COUT</td>
</tr>
<tr>
<td>3.298</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>3.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n18_s/COUT</td>
</tr>
<tr>
<td>3.355</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n17_s/CIN</td>
</tr>
<tr>
<td>3.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n17_s/COUT</td>
</tr>
<tr>
<td>3.412</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n16_s/CIN</td>
</tr>
<tr>
<td>3.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n16_s/COUT</td>
</tr>
<tr>
<td>3.469</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n15_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n15_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n14_s/CIN</td>
</tr>
<tr>
<td>3.583</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n14_s/COUT</td>
</tr>
<tr>
<td>3.583</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>3.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n13_s/COUT</td>
</tr>
<tr>
<td>3.640</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>3.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n12_s/COUT</td>
</tr>
<tr>
<td>3.697</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>3.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n11_s/COUT</td>
</tr>
<tr>
<td>3.754</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>3.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n10_s/COUT</td>
</tr>
<tr>
<td>3.811</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n9_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n9_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n8_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n8_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n7_s/CIN</td>
</tr>
<tr>
<td>3.982</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n7_s/COUT</td>
</tr>
<tr>
<td>3.982</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n6_s/CIN</td>
</tr>
<tr>
<td>4.545</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n6_s/SUM</td>
</tr>
<tr>
<td>5.025</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_15_s2/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_15_s2/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.262, 61.462%; route: 0.960, 26.085%; tC2Q: 0.458, 12.454% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>data_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n20_s/I0</td>
</tr>
<tr>
<td>3.241</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n20_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>3.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19_s/COUT</td>
</tr>
<tr>
<td>3.298</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>3.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n18_s/COUT</td>
</tr>
<tr>
<td>3.355</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n17_s/CIN</td>
</tr>
<tr>
<td>3.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n17_s/COUT</td>
</tr>
<tr>
<td>3.412</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n16_s/CIN</td>
</tr>
<tr>
<td>3.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n16_s/COUT</td>
</tr>
<tr>
<td>3.469</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n15_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n15_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n14_s/CIN</td>
</tr>
<tr>
<td>3.583</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n14_s/COUT</td>
</tr>
<tr>
<td>3.583</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>3.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n13_s/COUT</td>
</tr>
<tr>
<td>3.640</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>3.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n12_s/COUT</td>
</tr>
<tr>
<td>3.697</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>3.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n11_s/COUT</td>
</tr>
<tr>
<td>3.754</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>3.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n10_s/COUT</td>
</tr>
<tr>
<td>3.811</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n9_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n9_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n8_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n8_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n7_s/CIN</td>
</tr>
<tr>
<td>4.488</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n7_s/SUM</td>
</tr>
<tr>
<td>4.968</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_14_s1/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_14_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.964, 73.009%; route: 0.726, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.467, 65.256%; route: 1.920, 28.048%; tC2Q: 0.458, 6.696% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.964, 73.009%; route: 0.726, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>data_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n20_s/I0</td>
</tr>
<tr>
<td>3.241</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n20_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>3.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19_s/COUT</td>
</tr>
<tr>
<td>3.298</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>3.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n18_s/COUT</td>
</tr>
<tr>
<td>3.355</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n17_s/CIN</td>
</tr>
<tr>
<td>3.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n17_s/COUT</td>
</tr>
<tr>
<td>3.412</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n16_s/CIN</td>
</tr>
<tr>
<td>3.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n16_s/COUT</td>
</tr>
<tr>
<td>3.469</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n15_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n15_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n14_s/CIN</td>
</tr>
<tr>
<td>3.583</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n14_s/COUT</td>
</tr>
<tr>
<td>3.583</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>3.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n13_s/COUT</td>
</tr>
<tr>
<td>3.640</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>3.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n12_s/COUT</td>
</tr>
<tr>
<td>3.697</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>3.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n11_s/COUT</td>
</tr>
<tr>
<td>3.754</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>3.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n10_s/COUT</td>
</tr>
<tr>
<td>3.811</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n9_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n9_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n8_s/CIN</td>
</tr>
<tr>
<td>4.431</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n8_s/SUM</td>
</tr>
<tr>
<td>4.911</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_13_s1/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_13_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.946, 73.009%; route: 1.089, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.615, 66.460%; route: 2.880, 28.935%; tC2Q: 0.458, 4.605% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 2.946, 73.009%; route: 1.089, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>data_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n20_s/I0</td>
</tr>
<tr>
<td>3.241</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n20_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>3.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19_s/COUT</td>
</tr>
<tr>
<td>3.298</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>3.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n18_s/COUT</td>
</tr>
<tr>
<td>3.355</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n17_s/CIN</td>
</tr>
<tr>
<td>3.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n17_s/COUT</td>
</tr>
<tr>
<td>3.412</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n16_s/CIN</td>
</tr>
<tr>
<td>3.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n16_s/COUT</td>
</tr>
<tr>
<td>3.469</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n15_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n15_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n14_s/CIN</td>
</tr>
<tr>
<td>3.583</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n14_s/COUT</td>
</tr>
<tr>
<td>3.583</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>3.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n13_s/COUT</td>
</tr>
<tr>
<td>3.640</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>3.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n12_s/COUT</td>
</tr>
<tr>
<td>3.697</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>3.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n11_s/COUT</td>
</tr>
<tr>
<td>3.754</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>3.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n10_s/COUT</td>
</tr>
<tr>
<td>3.811</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n9_s/CIN</td>
</tr>
<tr>
<td>4.374</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n9_s/SUM</td>
</tr>
<tr>
<td>4.854</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_12_s1/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_12_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 3.927, 73.009%; route: 1.452, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.706, 66.947%; route: 3.840, 29.529%; tC2Q: 0.458, 3.524% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 3.927, 73.009%; route: 1.452, 26.991% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>data_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n20_s/I0</td>
</tr>
<tr>
<td>3.241</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n20_s/COUT</td>
</tr>
<tr>
<td>3.241</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n19_s/CIN</td>
</tr>
<tr>
<td>3.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19_s/COUT</td>
</tr>
<tr>
<td>3.298</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n18_s/CIN</td>
</tr>
<tr>
<td>3.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n18_s/COUT</td>
</tr>
<tr>
<td>3.355</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n17_s/CIN</td>
</tr>
<tr>
<td>3.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n17_s/COUT</td>
</tr>
<tr>
<td>3.412</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n16_s/CIN</td>
</tr>
<tr>
<td>3.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n16_s/COUT</td>
</tr>
<tr>
<td>3.469</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n15_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n15_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n14_s/CIN</td>
</tr>
<tr>
<td>3.583</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n14_s/COUT</td>
</tr>
<tr>
<td>3.583</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n13_s/CIN</td>
</tr>
<tr>
<td>3.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n13_s/COUT</td>
</tr>
<tr>
<td>3.640</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n12_s/CIN</td>
</tr>
<tr>
<td>3.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n12_s/COUT</td>
</tr>
<tr>
<td>3.697</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>3.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n11_s/COUT</td>
</tr>
<tr>
<td>3.754</td>
<td>0</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>4.317</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n10_s/SUM</td>
</tr>
<tr>
<td>4.797</td>
<td>0.48</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_11_s1/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.981</td>
<td>0.981</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.344</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>data_11_s1/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 4.909, 73.009%; route: 1.815, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.740, 67.132%; route: 4.800, 30.003%; tC2Q: 0.458, 2.865% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 4.909, 73.009%; route: 1.815, 26.991% </td></tr>
</table>
<br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:0s realtime, 0h:0m:0s cputime
<br/>
Memory peak: 115.7MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
