;redcode
;assert 1
	SPL 0, #-2
	SUB #10, <462
	MOV -717, <-32
	MOV -17, <-20
	SLT <301, 103
	MOV -11, <-20
	DJN -1, @-20
	SUB <0, @1
	SUB <0, @1
	JMP <121, #106
	ADD #12, @1
	MOV -11, <-20
	SPL 0, #-2
	SUB @127, <106
	SUB @127, @106
	ADD <127, @-106
	ADD <127, @-106
	ADD <127, @-106
	ADD #12, @1
	JMN 0, #-2
	MOV -11, <-20
	MOV -7, <-20
	SUB @121, @106
	MOV -11, <-20
	ADD 110, 9
	MOV -11, @-20
	JMN 0, #-2
	SUB -737, <-32
	ADD 110, 9
	SLT 110, 9
	SUB #10, <462
	SLT <301, 103
	SUB #10, <462
	DJN -1, -871
	MOV -717, <32
	MOV -11, <-20
	MOV -717, <-32
	SUB #10, <462
	SPL 0, #-2
	ADD 110, 9
	SPL 0, #-2
	ADD 110, 9
	SUB #10, <462
	MOV -717, <-32
	SUB #10, <462
	SPL 0, #-2
	JMP <121, #106
	MOV -717, <-32
	MOV -717, <-32
	SUB #10, <462
	SLT 271, @60
	MOV -17, <-20
	SLT <301, 103
	MOV -11, <-20
	DJN -1, @-20
	SUB <0, @1
	SUB <0, @1
	JMP <121, #106
	ADD #12, @1
	MOV -11, <-20
	SPL 0, #-2
	SUB @127, <106
	SUB @127, @106
