<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xcvu440-flga2892-2-e">
	<pins>
		<!-- clocks -->
		<pin index="0" name="CLK0_GTX05N" loc="P9"/>
		<pin index="1" name="CLK0_GTX05P" loc="P10"/>
		<pin index="2" name="CLK0_GTX06N" loc="Y9"/>
		<pin index="3" name="CLK0_GTX06P" loc="Y10"/>
		<pin index="4" name="CLK0_GTX07N" loc="E7"/>
		<pin index="5" name="CLK0_GTX07P" loc="E8"/>
		<pin index="6" name="CLK1_GTX07N" loc="T9"/>
		<pin index="7" name="CLK1_GTX07P" loc="T10"/>
		<pin index="8" name="CLK1_GTX08N" loc="AB9"/>
		<pin index="9" name="CLK1_GTX08P" loc="AB10"/>
		<pin index="10" name="CLK1_GTX09N" loc="H9"/>
		<pin index="11" name="CLK1_GTX09P" loc="H10"/>
		<pin index="12" name="CLK2_GTX05N" loc="C7"/>
		<pin index="13" name="CLK2_GTX05P" loc="C8"/>
		<pin index="14" name="CLK3_GTX08N" loc="M9"/>
		<pin index="15" name="CLK3_GTX08P" loc="M10"/>
		<pin index="16" name="CLK3_GTX09N" loc="AF9"/>
		<pin index="17" name="CLK3_GTX09P" loc="AF10"/>
		<pin index="18" name="CLK0_FPGA3N" iostandard="LVDS" loc="BE33"/>
		<pin index="19" name="CLK0_FPGA3P" iostandard="LVDS" loc="BD33"/>
		<pin index="20" name="CLK1_FPGA3N" iostandard="LVDS" loc="BC33"/>
		<pin index="21" name="CLK1_FPGA3P" iostandard="LVDS" loc="BC32"/>
		<pin index="22" name="CLK2_FPGA3N" iostandard="LVDS" loc="BB32"/>
		<pin index="23" name="CLK2_FPGA3P" iostandard="LVDS" loc="BA32"/>
		<pin index="24" name="CLK3_FPGA3N" iostandard="LVDS" loc="BA33"/>
		<pin index="25" name="CLK3_FPGA3P" iostandard="LVDS" loc="AY33"/>
		<pin index="26" name="CLK_REF_FPGA3N" loc="AT48"/>
		<pin index="27" name="CLK_REF_FPGA3P" loc="AR48"/>
		<pin index="28" name="FPGA3_CLK_200_N" iostandard="DIFF_SSTL12" loc="Y48"/>
		<pin index="29" name="FPGA3_CLK_200_P" iostandard="DIFF_SSTL12" loc="Y47"/>

		<!-- SODIMM -->
		<pin index="30" name="FPGA3_SODIMM_A00" iostandard="SSTL12_DCI" loc="AB54"/>
		<pin index="31" name="FPGA3_SODIMM_A01" iostandard="SSTL12_DCI" loc="AA52"/>
		<pin index="32" name="FPGA3_SODIMM_A02" iostandard="SSTL12_DCI" loc="AA54"/>
		<pin index="33" name="FPGA3_SODIMM_A03" iostandard="SSTL12_DCI" loc="AB52"/>
		<pin index="34" name="FPGA3_SODIMM_A04" iostandard="SSTL12_DCI" loc="Y54"/>
		<pin index="35" name="FPGA3_SODIMM_A05" iostandard="SSTL12_DCI" loc="AB51"/>
		<pin index="36" name="FPGA3_SODIMM_A06" iostandard="SSTL12_DCI" loc="AB50"/>
		<pin index="37" name="FPGA3_SODIMM_A07" iostandard="SSTL12_DCI" loc="Y51"/>
		<pin index="38" name="FPGA3_SODIMM_A08" iostandard="SSTL12_DCI" loc="Y52"/>
		<pin index="39" name="FPGA3_SODIMM_A09" iostandard="SSTL12_DCI" loc="Y50"/>
		<pin index="40" name="FPGA3_SODIMM_A10" iostandard="SSTL12_DCI" loc="AC51"/>
		<pin index="41" name="FPGA3_SODIMM_A11" iostandard="SSTL12_DCI" loc="AA50"/>
		<pin index="42" name="FPGA3_SODIMM_A12" iostandard="SSTL12_DCI" loc="AA48"/>
		<pin index="43" name="FPGA3_SODIMM_A13" iostandard="SSTL12_DCI" loc="AC52"/>
		<pin index="44" name="FPGA3_SODIMM_A14" iostandard="SSTL12_DCI" loc="AC54"/>
		<pin index="45" name="FPGA3_SODIMM_A15" iostandard="SSTL12_DCI" loc="AD53"/>
		<pin index="46" name="FPGA3_SODIMM_A16" iostandard="SSTL12_DCI" loc="AC53"/>
		<pin index="47" name="FPGA3_SODIMM_ACT_N" iostandard="SSTL12_DCI" loc="Y46"/>
		<pin index="48" name="FPGA3_SODIMM_ALERT0_N" loc="W46"/>
		<pin index="49" name="FPGA3_SODIMM_ALERT1_N" loc="W43"/>
		<pin index="50" name="FPGA3_SODIMM_BA0" iostandard="SSTL12_DCI" loc="AC48"/>
		<pin index="51" name="FPGA3_SODIMM_BA1" iostandard="SSTL12_DCI" loc="AB47"/>
		<pin index="52" name="FPGA3_SODIMM_BG0" iostandard="SSTL12_DCI" loc="AA47"/>
		<pin index="53" name="FPGA3_SODIMM_BG1" iostandard="SSTL12_DCI" loc="AA49"/>
		<pin index="54" name="FPGA3_SODIMM_CK0_N" iostandard="DIFF_SSTL12_DCI" loc="Y53"/>
		<pin index="55" name="FPGA3_SODIMM_CK0_P" iostandard="DIFF_SSTL12_DCI" loc="AA53"/>
		<pin index="56" name="FPGA3_SODIMM_CK1_N" iostandard="DIFF_SSTL12_DCI" loc="AB49"/>
		<pin index="57" name="FPGA3_SODIMM_CK1_P" iostandard="DIFF_SSTL12_DCI" loc="AC49"/>
		<pin index="58" name="FPGA3_SODIMM_CK2_N" iostandard="DIFF_SSTL12_DCI" loc="AB46"/>
		<pin index="59" name="FPGA3_SODIMM_CK2_P" iostandard="DIFF_SSTL12_DCI" loc="AB45"/>
		<pin index="60" name="FPGA3_SODIMM_CK3_N" iostandard="DIFF_SSTL12_DCI" loc="AB44"/>
		<pin index="61" name="FPGA3_SODIMM_CK3_P" iostandard="DIFF_SSTL12_DCI" loc="AC44"/>
		<pin index="62" name="FPGA3_SODIMM_CKE0" iostandard="SSTL12_DCI" loc="W44"/>
		<pin index="63" name="FPGA3_SODIMM_CKE1" iostandard="SSTL12_DCI" loc="W45"/>
		<pin index="64" name="FPGA3_SODIMM_CKE2" iostandard="SSTL12_DCI" loc="W41"/>
		<pin index="65" name="FPGA3_SODIMM_CKE3" iostandard="SSTL12_DCI" loc="Y42"/>
		<pin index="66" name="FPGA3_SODIMM_CS0_N" iostandard="SSTL12_DCI" loc="AA44"/>
		<pin index="67" name="FPGA3_SODIMM_CS1_N" iostandard="SSTL12_DCI" loc="AB42"/>
		<pin index="68" name="FPGA3_SODIMM_CS2_N" iostandard="SSTL12_DCI" loc="AC46"/>
		<pin index="69" name="FPGA3_SODIMM_CS3_N" iostandard="SSTL12_DCI" loc="AC43"/>
		<pin index="70" name="FPGA3_SODIMM_CS4_N" iostandard="SSTL12_DCI" loc="Y41"/>
		<pin index="71" name="FPGA3_SODIMM_CS5_N" iostandard="SSTL12_DCI" loc="Y43"/>
		<pin index="72" name="FPGA3_SODIMM_CS6_N" iostandard="SSTL12_DCI" loc="Y45"/>
		<pin index="73" name="FPGA3_SODIMM_CS7_N" iostandard="SSTL12_DCI" loc="AC42"/>
		<pin index="74" name="FPGA3_SODIMM_DM0" iostandard="POD12_DCI" loc="W53"/>
		<pin index="75" name="FPGA3_SODIMM_DM1" iostandard="POD12_DCI" loc="W51"/>
		<pin index="76" name="FPGA3_SODIMM_DM2" iostandard="POD12_DCI" loc="U47"/>
		<pin index="77" name="FPGA3_SODIMM_DM3" iostandard="POD12_DCI" loc="V43"/>
		<pin index="78" name="FPGA3_SODIMM_DM4" iostandard="POD12_DCI" loc="AH44"/>
		<pin index="79" name="FPGA3_SODIMM_DM5" iostandard="POD12_DCI" loc="AE46"/>
		<pin index="80" name="FPGA3_SODIMM_DM6" iostandard="POD12_DCI" loc="AH49"/>
		<pin index="81" name="FPGA3_SODIMM_DM7" iostandard="POD12_DCI" loc="AH51"/>
		<pin index="82" name="FPGA3_SODIMM_DQ00" iostandard="POD12_DCI" loc="T53"/>
		<pin index="83" name="FPGA3_SODIMM_DQ01" iostandard="POD12_DCI" loc="T52"/>
		<pin index="84" name="FPGA3_SODIMM_DQ02" iostandard="POD12_DCI" loc="U52"/>
		<pin index="85" name="FPGA3_SODIMM_DQ03" iostandard="POD12_DCI" loc="V52"/>
		<pin index="86" name="FPGA3_SODIMM_DQ04" iostandard="POD12_DCI" loc="R52"/>
		<pin index="87" name="FPGA3_SODIMM_DQ05" iostandard="POD12_DCI" loc="R51"/>
		<pin index="88" name="FPGA3_SODIMM_DQ06" iostandard="POD12_DCI" loc="V53"/>
		<pin index="89" name="FPGA3_SODIMM_DQ07" iostandard="POD12_DCI" loc="V54"/>
		<pin index="90" name="FPGA3_SODIMM_DQ08" iostandard="POD12_DCI" loc="U50"/>
		<pin index="91" name="FPGA3_SODIMM_DQ09" iostandard="POD12_DCI" loc="V49"/>
		<pin index="92" name="FPGA3_SODIMM_DQ10" iostandard="POD12_DCI" loc="T48"/>
		<pin index="93" name="FPGA3_SODIMM_DQ11" iostandard="POD12_DCI" loc="U49"/>
		<pin index="94" name="FPGA3_SODIMM_DQ12" iostandard="POD12_DCI" loc="T49"/>
		<pin index="95" name="FPGA3_SODIMM_DQ13" iostandard="POD12_DCI" loc="T50"/>
		<pin index="96" name="FPGA3_SODIMM_DQ14" iostandard="POD12_DCI" loc="W50"/>
		<pin index="97" name="FPGA3_SODIMM_DQ15" iostandard="POD12_DCI" loc="W49"/>
		<pin index="98" name="FPGA3_SODIMM_DQ16" iostandard="POD12_DCI" loc="R48"/>
		<pin index="99" name="FPGA3_SODIMM_DQ17" iostandard="POD12_DCI" loc="R47"/>
		<pin index="100" name="FPGA3_SODIMM_DQ18" iostandard="POD12_DCI" loc="U44"/>
		<pin index="101" name="FPGA3_SODIMM_DQ19" iostandard="POD12_DCI" loc="U45"/>
		<pin index="102" name="FPGA3_SODIMM_DQ20" iostandard="POD12_DCI" loc="R46"/>
		<pin index="103" name="FPGA3_SODIMM_DQ21" iostandard="POD12_DCI" loc="R45"/>
		<pin index="104" name="FPGA3_SODIMM_DQ22" iostandard="POD12_DCI" loc="V46"/>
		<pin index="105" name="FPGA3_SODIMM_DQ23" iostandard="POD12_DCI" loc="U46"/>
		<pin index="106" name="FPGA3_SODIMM_DQ24" iostandard="POD12_DCI" loc="T42"/>
		<pin index="107" name="FPGA3_SODIMM_DQ25" iostandard="POD12_DCI" loc="T43"/>
		<pin index="108" name="FPGA3_SODIMM_DQ26" iostandard="POD12_DCI" loc="U40"/>
		<pin index="109" name="FPGA3_SODIMM_DQ27" iostandard="POD12_DCI" loc="T40"/>
		<pin index="110" name="FPGA3_SODIMM_DQ28" iostandard="POD12_DCI" loc="R40"/>
		<pin index="111" name="FPGA3_SODIMM_DQ29" iostandard="POD12_DCI" loc="R41"/>
		<pin index="112" name="FPGA3_SODIMM_DQ30" iostandard="POD12_DCI" loc="U42"/>
		<pin index="113" name="FPGA3_SODIMM_DQ31" iostandard="POD12_DCI" loc="V42"/>
		<pin index="114" name="FPGA3_SODIMM_DQ32" iostandard="POD12_DCI" loc="AE43"/>
		<pin index="115" name="FPGA3_SODIMM_DQ33" iostandard="POD12_DCI" loc="AE41"/>
		<pin index="116" name="FPGA3_SODIMM_DQ34" iostandard="POD12_DCI" loc="AG41"/>
		<pin index="117" name="FPGA3_SODIMM_DQ35" iostandard="POD12_DCI" loc="AG42"/>
		<pin index="118" name="FPGA3_SODIMM_DQ36" iostandard="POD12_DCI" loc="AD41"/>
		<pin index="119" name="FPGA3_SODIMM_DQ37" iostandard="POD12_DCI" loc="AE42"/>
		<pin index="120" name="FPGA3_SODIMM_DQ38" iostandard="POD12_DCI" loc="AH42"/>
		<pin index="121" name="FPGA3_SODIMM_DQ39" iostandard="POD12_DCI" loc="AH43"/>
		<pin index="122" name="FPGA3_SODIMM_DQ40" iostandard="POD12_DCI" loc="AE45"/>
		<pin index="123" name="FPGA3_SODIMM_DQ41" iostandard="POD12_DCI" loc="AF45"/>
		<pin index="124" name="FPGA3_SODIMM_DQ42" iostandard="POD12_DCI" loc="AH46"/>
		<pin index="125" name="FPGA3_SODIMM_DQ43" iostandard="POD12_DCI" loc="AH47"/>
		<pin index="126" name="FPGA3_SODIMM_DQ44" iostandard="POD12_DCI" loc="AG46"/>
		<pin index="127" name="FPGA3_SODIMM_DQ45" iostandard="POD12_DCI" loc="AG45"/>
		<pin index="128" name="FPGA3_SODIMM_DQ46" iostandard="POD12_DCI" loc="AF47"/>
		<pin index="129" name="FPGA3_SODIMM_DQ47" iostandard="POD12_DCI" loc="AG47"/>
		<pin index="130" name="FPGA3_SODIMM_DQ48" iostandard="POD12_DCI" loc="AF50"/>
		<pin index="131" name="FPGA3_SODIMM_DQ49" iostandard="POD12_DCI" loc="AG50"/>
		<pin index="132" name="FPGA3_SODIMM_DQ50" iostandard="POD12_DCI" loc="AE48"/>
		<pin index="133" name="FPGA3_SODIMM_DQ51" iostandard="POD12_DCI" loc="AE47"/>
		<pin index="134" name="FPGA3_SODIMM_DQ52" iostandard="POD12_DCI" loc="AE50"/>
		<pin index="135" name="FPGA3_SODIMM_DQ53" iostandard="POD12_DCI" loc="AD50"/>
		<pin index="136" name="FPGA3_SODIMM_DQ54" iostandard="POD12_DCI" loc="AF49"/>
		<pin index="137" name="FPGA3_SODIMM_DQ55" iostandard="POD12_DCI" loc="AF48"/>
		<pin index="138" name="FPGA3_SODIMM_DQ56" iostandard="POD12_DCI" loc="AF54"/>
		<pin index="139" name="FPGA3_SODIMM_DQ57" iostandard="POD12_DCI" loc="AG54"/>
		<pin index="140" name="FPGA3_SODIMM_DQ58" iostandard="POD12_DCI" loc="AE51"/>
		<pin index="141" name="FPGA3_SODIMM_DQ59" iostandard="POD12_DCI" loc="AD51"/>
		<pin index="142" name="FPGA3_SODIMM_DQ60" iostandard="POD12_DCI" loc="AE53"/>
		<pin index="143" name="FPGA3_SODIMM_DQ61" iostandard="POD12_DCI" loc="AE52"/>
		<pin index="144" name="FPGA3_SODIMM_DQ62" iostandard="POD12_DCI" loc="AG52"/>
		<pin index="145" name="FPGA3_SODIMM_DQ63" iostandard="POD12_DCI" loc="AG51"/>
		<pin index="146" name="FPGA3_SODIMM_DQS0_N" iostandard="DIFF_POD12_DCI" loc="T54"/>
		<pin index="147" name="FPGA3_SODIMM_DQS0_P" iostandard="DIFF_POD12_DCI" loc="U54"/>
		<pin index="148" name="FPGA3_SODIMM_DQS1_N" iostandard="DIFF_POD12_DCI" loc="V48"/>
		<pin index="149" name="FPGA3_SODIMM_DQS1_P" iostandard="DIFF_POD12_DCI" loc="W48"/>
		<pin index="150" name="FPGA3_SODIMM_DQS2_N" iostandard="DIFF_POD12_DCI" loc="T45"/>
		<pin index="151" name="FPGA3_SODIMM_DQS2_P" iostandard="DIFF_POD12_DCI" loc="T44"/>
		<pin index="152" name="FPGA3_SODIMM_DQS3_N" iostandard="DIFF_POD12_DCI" loc="R43"/>
		<pin index="153" name="FPGA3_SODIMM_DQS3_P" iostandard="DIFF_POD12_DCI" loc="R42"/>
		<pin index="154" name="FPGA3_SODIMM_DQS4_N" iostandard="DIFF_POD12_DCI" loc="AF43"/>
		<pin index="155" name="FPGA3_SODIMM_DQS4_P" iostandard="DIFF_POD12_DCI" loc="AF42"/>
		<pin index="156" name="FPGA3_SODIMM_DQS5_N" iostandard="DIFF_POD12_DCI" loc="AD45"/>
		<pin index="157" name="FPGA3_SODIMM_DQS5_P" iostandard="DIFF_POD12_DCI" loc="AD44"/>
		<pin index="158" name="FPGA3_SODIMM_DQS6_N" iostandard="DIFF_POD12_DCI" loc="AD49"/>
		<pin index="159" name="FPGA3_SODIMM_DQS6_P" iostandard="DIFF_POD12_DCI" loc="AD48"/>
		<pin index="160" name="FPGA3_SODIMM_DQS7_N" iostandard="DIFF_POD12_DCI" loc="AF53"/>
		<pin index="161" name="FPGA3_SODIMM_DQS7_P" iostandard="DIFF_POD12_DCI" loc="AF52"/>
		<pin index="162" name="FPGA3_SODIMM_EVENT0_N" loc="AG49"/>
		<pin index="163" name="FPGA3_SODIMM_EVENT1_N" loc="AD46"/>
		<pin index="164" name="FPGA3_SODIMM_ODT0" iostandard="SSTL12_DCI" loc="AB41"/>
		<pin index="165" name="FPGA3_SODIMM_ODT1" iostandard="SSTL12_DCI" loc="AC47"/>
		<pin index="166" name="FPGA3_SODIMM_ODT2" iostandard="SSTL12_DCI" loc="AA42"/>
		<pin index="167" name="FPGA3_SODIMM_ODT3" iostandard="SSTL12_DCI" loc="AA43"/>
		<pin index="168" name="FPGA3_SODIMM_PARITY" loc="AA45"/>
		<pin index="169" name="FPGA3_SODIMM_RESET_N" iostandard="LVCMOS12" loc="U41"/>
		<pin index="170" name="FPGA3_SODIMM_SCL" loc="AD43"/>
		<pin index="171" name="FPGA3_SODIMM_SDA" loc="AF44"/>

	</pins>
</part_info>
