// Seed: 719082359
module module_0;
  wire id_2;
  tri0 id_3;
  wire id_4, id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  generate
    assign id_6 = id_2;
  endgenerate
  localparam id_8 = 1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge 1)
    if (1) begin : LABEL_0
      id_3 = -1;
    end
  assign module_0.id_3 = 0;
endmodule
