INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/PP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/multiplier_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/top_level_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab5/Lab5.srcs/sim_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
