@echo off
REM ****************************************************************************
REM Vivado (TM) v2023.2 (64-bit)
REM
REM Filename    : simulate.bat
REM Simulator   : AMD Vivado Simulator
REM Description : Script for simulating the design by launching the simulator
REM
<<<<<<< HEAD
REM Generated by Vivado on Tue Jan 30 22:59:30 +0800 2024
=======
REM Generated by Vivado on Wed Jan 31 10:34:35 +0800 2024
>>>>>>> 55671f385c0d08e2faf56855663cc70d316613a7
REM SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
REM
REM Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
REM Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
REM
REM usage: simulate.bat
REM
REM ****************************************************************************
REM simulate design
<<<<<<< HEAD
echo "xsim testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch testfixture.tcl -view E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/Layer3_wave.wcfg -log simulate.log"
call xsim  testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch testfixture.tcl -view E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/Layer3_wave.wcfg -log simulate.log
=======
echo "xsim testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch testfixture.tcl -view C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/Layer3_wave.wcfg -log simulate.log"
call xsim  testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch testfixture.tcl -view C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/Layer3_wave.wcfg -log simulate.log
>>>>>>> 55671f385c0d08e2faf56855663cc70d316613a7
if "%errorlevel%"=="0" goto SUCCESS
if "%errorlevel%"=="1" goto END
:END
exit 1
:SUCCESS
exit 0
