

================================================================
== Vivado HLS Report for 'QIO_accel_hw_int_s'
================================================================
* Date:           Wed Jan 27 11:20:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      310|      310| 3.100 us | 3.100 us |  310|  310|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Galois_LFSR_32_33_hw_fu_156  |Galois_LFSR_32_33_hw  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QIO_hw_loop1  |      128|      128|         2|          -|          -|    64|    no    |
        |- QIO_hw_loop2  |       50|       50|         5|          -|          -|    10|    no    |
        |- QIO_hw_loop3  |      128|      128|         2|          -|          -|    64|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%current_val = alloca [64 x i32], align 16" [QIO/QIO.h:23]   --->   Operation 12 'alloca' 'current_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%new_val = alloca [64 x i32], align 16" [QIO/QIO.h:24]   --->   Operation 13 'alloca' 'new_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:36]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln36 = icmp eq i7 %i_0, -64" [QIO/QIO.h:36]   --->   Operation 16 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [QIO/QIO.h:36]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader15.preheader, label %2" [QIO/QIO.h:36]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %i_0 to i64" [QIO/QIO.h:37]   --->   Operation 20 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr [64 x i32]* %init_val, i64 0, i64 %zext_ln37" [QIO/QIO.h:37]   --->   Operation 21 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO.h:37]   --->   Operation 22 'load' 'init_val_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%new_val_addr = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 0" [QIO/QIO.h:60]   --->   Operation 23 'getelementptr' 'new_val_addr' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr, align 16" [QIO/QIO.h:66]   --->   Operation 24 'load' 'new_val_load' <Predicate = (icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [QIO/QIO.h:36]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO.h:37]   --->   Operation 26 'load' 'init_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%current_val_addr_1 = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 %zext_ln37" [QIO/QIO.h:37]   --->   Operation 27 'getelementptr' 'current_val_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_addr_1, align 4" [QIO/QIO.h:37]   --->   Operation 28 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%new_val_addr_1 = getelementptr inbounds [64 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO.h:38]   --->   Operation 29 'getelementptr' 'new_val_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %new_val_addr_1, align 4" [QIO/QIO.h:38]   --->   Operation 30 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:36]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.25>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%current_val_addr = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 0" [QIO/QIO.h:54]   --->   Operation 32 'getelementptr' 'current_val_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr, align 16" [QIO/QIO.h:66]   --->   Operation 33 'load' 'new_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader15" [QIO/QIO.h:41]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_1, %3 ], [ 0, %.preheader15.preheader ]"   --->   Operation 35 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %i1_0, -6" [QIO/QIO.h:41]   --->   Operation 36 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 37 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i1_0, 1" [QIO/QIO.h:41]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %.preheader.preheader, label %3" [QIO/QIO.h:41]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_addr, align 16" [QIO/QIO.h:66]   --->   Operation 40 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [QIO/QIO.h:70]   --->   Operation 41 'br' <Predicate = (icmp_ln41)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 1.86>
ST_6 : Operation 42 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:43]   --->   Operation 42 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.86>
ST_7 : Operation 43 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:47]   --->   Operation 43 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.86>
ST_8 : Operation 44 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:50]   --->   Operation 44 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 1.86>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [QIO/QIO.h:41]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.86ns)   --->   "call fastcc void @Galois_LFSR_32_33_hw()" [QIO/QIO.h:61]   --->   Operation 46 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader15" [QIO/QIO.h:41]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 3.25>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%i2_0 = phi i7 [ %i_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 48 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln70 = icmp eq i7 %i2_0, -64" [QIO/QIO.h:70]   --->   Operation 49 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i2_0, 1" [QIO/QIO.h:70]   --->   Operation 51 'add' 'i_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %5, label %4" [QIO/QIO.h:70]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %i2_0 to i64" [QIO/QIO.h:71]   --->   Operation 53 'zext' 'zext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%current_val_addr_2 = getelementptr inbounds [64 x i32]* %current_val, i64 0, i64 %zext_ln71" [QIO/QIO.h:71]   --->   Operation 54 'getelementptr' 'current_val_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 55 [2/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr_2, align 4" [QIO/QIO.h:71]   --->   Operation 55 'load' 'current_val_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO.h:73]   --->   Operation 56 'ret' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 6.50>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [QIO/QIO.h:70]   --->   Operation 57 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/2] (3.25ns)   --->   "%current_val_load = load i32* %current_val_addr_2, align 4" [QIO/QIO.h:71]   --->   Operation 58 'load' 'current_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr [64 x i32]* %final_val, i64 0, i64 %zext_ln71" [QIO/QIO.h:71]   --->   Operation 59 'getelementptr' 'final_val_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (3.25ns)   --->   "store i32 %current_val_load, i32* %final_val_addr, align 4" [QIO/QIO.h:71]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [QIO/QIO.h:70]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ init_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ final_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ guard_variable_for_G]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ lfsr33_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
current_val        (alloca           ) [ 001111111111]
new_val            (alloca           ) [ 001100000000]
br_ln36            (br               ) [ 011100000000]
i_0                (phi              ) [ 001000000000]
icmp_ln36          (icmp             ) [ 001100000000]
empty              (speclooptripcount) [ 000000000000]
i                  (add              ) [ 011100000000]
br_ln36            (br               ) [ 000000000000]
zext_ln37          (zext             ) [ 000100000000]
init_val_addr      (getelementptr    ) [ 000100000000]
new_val_addr       (getelementptr    ) [ 000010000000]
specloopname_ln36  (specloopname     ) [ 000000000000]
init_val_load      (load             ) [ 000000000000]
current_val_addr_1 (getelementptr    ) [ 000000000000]
store_ln37         (store            ) [ 000000000000]
new_val_addr_1     (getelementptr    ) [ 000000000000]
store_ln38         (store            ) [ 000000000000]
br_ln36            (br               ) [ 011100000000]
current_val_addr   (getelementptr    ) [ 000001111100]
new_val_load       (load             ) [ 000001111100]
br_ln41            (br               ) [ 000011111100]
i1_0               (phi              ) [ 000001000000]
icmp_ln41          (icmp             ) [ 000001111100]
empty_7            (speclooptripcount) [ 000000000000]
i_1                (add              ) [ 000011111100]
br_ln41            (br               ) [ 000000000000]
store_ln66         (store            ) [ 000000000000]
br_ln70            (br               ) [ 000001111111]
call_ln43          (call             ) [ 000000000000]
call_ln47          (call             ) [ 000000000000]
call_ln50          (call             ) [ 000000000000]
specloopname_ln41  (specloopname     ) [ 000000000000]
call_ln61          (call             ) [ 000000000000]
br_ln41            (br               ) [ 000011111100]
i2_0               (phi              ) [ 000000000010]
icmp_ln70          (icmp             ) [ 000000000011]
empty_8            (speclooptripcount) [ 000000000000]
i_2                (add              ) [ 000001000011]
br_ln70            (br               ) [ 000000000000]
zext_ln71          (zext             ) [ 000000000001]
current_val_addr_2 (getelementptr    ) [ 000000000001]
ret_ln73           (ret              ) [ 000000000000]
specloopname_ln70  (specloopname     ) [ 000000000000]
current_val_load   (load             ) [ 000000000000]
final_val_addr     (getelementptr    ) [ 000000000000]
store_ln71         (store            ) [ 000000000000]
br_ln70            (br               ) [ 000001000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="init_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="final_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="guard_variable_for_G">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_G"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lfsr33_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr33_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Galois_LFSR_32_33_hw"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="current_val_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_val/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="new_val_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_val/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="init_val_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_val_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_val_load/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="new_val_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="1" slack="0"/>
<pin id="65" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_val_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="new_val_load/2 store_ln38/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="current_val_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="1"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_addr_1/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/3 store_ln66/5 current_val_load/10 "/>
</bind>
</comp>

<comp id="87" class="1004" name="new_val_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="1"/>
<pin id="91" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_val_addr_1/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="current_val_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="current_val_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_addr_2/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="final_val_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="1"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_val_addr/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln71_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/11 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="1"/>
<pin id="125" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i1_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i1_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i2_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="1"/>
<pin id="147" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i2_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_Galois_LFSR_32_33_hw_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="33" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/6 call_ln47/7 call_ln50/8 call_ln61/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln36_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln37_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln41_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln70_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln71_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/10 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="218" class="1005" name="zext_ln37_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="224" class="1005" name="init_val_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="1"/>
<pin id="226" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="init_val_addr "/>
</bind>
</comp>

<comp id="229" class="1005" name="new_val_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="1"/>
<pin id="231" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="new_val_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="current_val_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="1"/>
<pin id="236" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_val_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="new_val_load_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_val_load "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="zext_ln71_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="265" class="1005" name="current_val_addr_2_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_val_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="55" pin="3"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="55" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="102" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="80" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="127" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="127" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="127" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="185"><net_src comp="138" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="138" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="149" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="149" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="149" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="216"><net_src comp="170" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="221"><net_src comp="176" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="227"><net_src comp="48" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="232"><net_src comp="61" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="237"><net_src comp="95" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="242"><net_src comp="68" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="250"><net_src comp="187" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="258"><net_src comp="199" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="263"><net_src comp="205" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="268"><net_src comp="102" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: final_val | {11 }
	Port: lfsr33_V | {6 7 8 9 }
 - Input state : 
	Port: QIO_accel_hw<int> : init_val | {2 3 }
	Port: QIO_accel_hw<int> : guard_variable_for_G | {6 7 8 9 }
	Port: QIO_accel_hw<int> : lfsr33_V | {6 7 8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln36 : 1
		i : 1
		br_ln36 : 2
		zext_ln37 : 1
		init_val_addr : 2
		init_val_load : 3
		new_val_load : 1
	State 3
		store_ln37 : 1
		store_ln38 : 1
	State 4
	State 5
		icmp_ln41 : 1
		i_1 : 1
		br_ln41 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln70 : 1
		i_2 : 1
		br_ln70 : 2
		zext_ln71 : 1
		current_val_addr_2 : 2
		current_val_load : 3
	State 11
		store_ln71 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   call   | grp_Galois_LFSR_32_33_hw_fu_156 |    0    |    98   |
|----------|---------------------------------|---------|---------|
|          |             i_fu_170            |    0    |    15   |
|    add   |            i_1_fu_187           |    0    |    13   |
|          |            i_2_fu_199           |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln36_fu_164        |    0    |    11   |
|   icmp   |         icmp_ln41_fu_181        |    0    |    9    |
|          |         icmp_ln70_fu_193        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|   zext   |         zext_ln37_fu_176        |    0    |    0    |
|          |         zext_ln71_fu_205        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   172   |
|----------|---------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|current_val|    1   |    0   |    0   |    0   |
|  new_val  |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|current_val_addr_2_reg_265|    6   |
| current_val_addr_reg_234 |    6   |
|       i1_0_reg_134       |    4   |
|       i2_0_reg_145       |    7   |
|        i_0_reg_123       |    7   |
|        i_1_reg_247       |    4   |
|        i_2_reg_255       |    7   |
|         i_reg_213        |    7   |
|   init_val_addr_reg_224  |    6   |
|   new_val_addr_reg_229   |    6   |
|   new_val_load_reg_239   |   32   |
|     zext_ln37_reg_218    |   64   |
|     zext_ln71_reg_260    |   64   |
+--------------------------+--------+
|           Total          |   220  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_68 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_80 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_80 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   118  || 7.21325 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   172  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   54   |    -   |
|  Register |    -   |    -   |   220  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   220  |   226  |    0   |
+-----------+--------+--------+--------+--------+--------+
