Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a7aab739e7f4ee8af250187be0aaa77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot EDGEDETECT_tb_behav xil_defaultlib.EDGEDETECT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
<<<<<<< HEAD
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.EDGEDETECT [edgedetect_default]
Compiling architecture structural of entity xil_defaultlib.edgedetect_tb
Built simulation snapshot EDGEDETECT_tb_behav
=======
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
>>>>>>> master
