// Seed: 1506182789
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    input wire id_10,
    output wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri0 id_18,
    input supply1 id_19
);
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wor id_14
);
  logic [7:0] id_16;
  always_comb id_16[1] = 1 & 1;
  module_0(
      id_6,
      id_5,
      id_14,
      id_5,
      id_1,
      id_1,
      id_8,
      id_4,
      id_14,
      id_8,
      id_12,
      id_0,
      id_6,
      id_10,
      id_1,
      id_1,
      id_12,
      id_6,
      id_13,
      id_7
  );
  assign id_3 = id_2 & 1;
endmodule
