/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [18:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_4z ? in_data[146] : celloutsig_1_0z;
  assign celloutsig_0_4z = ~(in_data[20] & celloutsig_0_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_4z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_1z[14]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_1z[7]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_5z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[0] & celloutsig_0_2z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z | celloutsig_0_7z[9]) & celloutsig_0_6z);
  assign celloutsig_0_1z = in_data[92] ^ celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_9z ^ celloutsig_0_5z[1];
  assign celloutsig_0_14z = ~(celloutsig_0_9z ^ celloutsig_0_1z);
  assign celloutsig_1_12z = celloutsig_1_1z[3:0] / { 1'h1, in_data[153], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_16z = 1'h1 && { celloutsig_0_7z[8:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_6z = { celloutsig_1_1z[10:6], celloutsig_1_5z } && { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_7z[4:2] || celloutsig_1_15z[2:0];
  assign celloutsig_0_17z = { in_data[38:32], celloutsig_0_10z } || { in_data[15], celloutsig_0_5z[5:4], celloutsig_0_1z, celloutsig_0_5z[2], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, 1'h1, celloutsig_0_2z[1:0], celloutsig_0_1z } < { in_data[21], celloutsig_0_5z[11:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_3z & ~(celloutsig_1_13z);
  assign celloutsig_1_15z = { celloutsig_1_1z[14:8], celloutsig_1_3z, celloutsig_1_9z } % { 1'h1, celloutsig_1_1z[15:8] };
  assign celloutsig_0_18z = { in_data[28:19], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, in_data[57:46], celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_0z = | in_data[43:41];
  assign celloutsig_1_2z = | { celloutsig_1_1z[13:10], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_0z = | in_data[111:102];
  assign celloutsig_1_7z = { celloutsig_1_1z[4:0], celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_1z[6:1], celloutsig_1_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 19'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_5z[11:7], in_data[15], celloutsig_0_5z[5:4], celloutsig_0_1z, celloutsig_0_5z[2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, 1'h1, celloutsig_0_2z[1:0], celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[140:124];
  assign celloutsig_0_2z[1:0] = { celloutsig_0_1z, celloutsig_0_0z } ~^ { celloutsig_0_0z, celloutsig_0_1z };
  assign { celloutsig_0_5z[2], celloutsig_0_5z[5:4], celloutsig_0_5z[0], celloutsig_0_5z[11:7], celloutsig_0_5z[1] } = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, in_data[20:16], celloutsig_0_0z } ~^ { celloutsig_0_2z[1], celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z[0] };
  assign celloutsig_0_2z[2] = 1'h1;
  assign { celloutsig_0_5z[12], celloutsig_0_5z[6], celloutsig_0_5z[3] } = { in_data[21], in_data[15], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
