// Seed: 1000483229
module module_0;
  reg id_1;
  assign module_2.id_1 = 0;
  wire id_2;
  always id_1 <= id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  output uwire id_1;
  assign id_4 = id_4;
  assign id_1 = (1);
  wire id_5;
  ;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    input wor id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9
);
  logic id_11;
  wire id_12, id_13;
  if (1) begin : LABEL_0
    wire id_14;
    assign id_4 = -1;
  end
  wire [-1 'b0 : -1 'b0] id_15, id_16;
  module_0 modCall_1 ();
endmodule
