
dfu2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08078000  08078000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e14  08078198  08078198  00008198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0807efac  0807efac  0000efac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0807f050  0807f050  000100dc  2**0
                  CONTENTS
  4 .ARM          00000008  0807f050  0807f050  0000f050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0807f058  0807f058  000100dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0807f058  0807f058  0000f058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0807f05c  0807f05c  0000f05c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000dc  20000000  0807f060  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e38  200000dc  0807f13c  000100dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f14  0807f13c  00010f14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000100dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001010c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d343  00000000  00000000  0001014f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002eb3  00000000  00000000  0001d492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ca0  00000000  00000000  00020348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000955  00000000  00000000  00020fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017ffc  00000000  00000000  0002193d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f941  00000000  00000000  00039939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086d7f  00000000  00000000  0004927a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003204  00000000  00000000  000cfffc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000d3200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08078198 <__do_global_dtors_aux>:
 8078198:	b510      	push	{r4, lr}
 807819a:	4c05      	ldr	r4, [pc, #20]	; (80781b0 <__do_global_dtors_aux+0x18>)
 807819c:	7823      	ldrb	r3, [r4, #0]
 807819e:	b933      	cbnz	r3, 80781ae <__do_global_dtors_aux+0x16>
 80781a0:	4b04      	ldr	r3, [pc, #16]	; (80781b4 <__do_global_dtors_aux+0x1c>)
 80781a2:	b113      	cbz	r3, 80781aa <__do_global_dtors_aux+0x12>
 80781a4:	4804      	ldr	r0, [pc, #16]	; (80781b8 <__do_global_dtors_aux+0x20>)
 80781a6:	f3af 8000 	nop.w
 80781aa:	2301      	movs	r3, #1
 80781ac:	7023      	strb	r3, [r4, #0]
 80781ae:	bd10      	pop	{r4, pc}
 80781b0:	200000dc 	.word	0x200000dc
 80781b4:	00000000 	.word	0x00000000
 80781b8:	0807ef94 	.word	0x0807ef94

080781bc <frame_dummy>:
 80781bc:	b508      	push	{r3, lr}
 80781be:	4b03      	ldr	r3, [pc, #12]	; (80781cc <frame_dummy+0x10>)
 80781c0:	b11b      	cbz	r3, 80781ca <frame_dummy+0xe>
 80781c2:	4903      	ldr	r1, [pc, #12]	; (80781d0 <frame_dummy+0x14>)
 80781c4:	4803      	ldr	r0, [pc, #12]	; (80781d4 <frame_dummy+0x18>)
 80781c6:	f3af 8000 	nop.w
 80781ca:	bd08      	pop	{r3, pc}
 80781cc:	00000000 	.word	0x00000000
 80781d0:	200000e0 	.word	0x200000e0
 80781d4:	0807ef94 	.word	0x0807ef94

080781d8 <__aeabi_uldivmod>:
 80781d8:	b953      	cbnz	r3, 80781f0 <__aeabi_uldivmod+0x18>
 80781da:	b94a      	cbnz	r2, 80781f0 <__aeabi_uldivmod+0x18>
 80781dc:	2900      	cmp	r1, #0
 80781de:	bf08      	it	eq
 80781e0:	2800      	cmpeq	r0, #0
 80781e2:	bf1c      	itt	ne
 80781e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80781e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80781ec:	f000 b970 	b.w	80784d0 <__aeabi_idiv0>
 80781f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80781f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80781f8:	f000 f806 	bl	8078208 <__udivmoddi4>
 80781fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8078200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8078204:	b004      	add	sp, #16
 8078206:	4770      	bx	lr

08078208 <__udivmoddi4>:
 8078208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 807820c:	9e08      	ldr	r6, [sp, #32]
 807820e:	460d      	mov	r5, r1
 8078210:	4604      	mov	r4, r0
 8078212:	460f      	mov	r7, r1
 8078214:	2b00      	cmp	r3, #0
 8078216:	d14a      	bne.n	80782ae <__udivmoddi4+0xa6>
 8078218:	428a      	cmp	r2, r1
 807821a:	4694      	mov	ip, r2
 807821c:	d965      	bls.n	80782ea <__udivmoddi4+0xe2>
 807821e:	fab2 f382 	clz	r3, r2
 8078222:	b143      	cbz	r3, 8078236 <__udivmoddi4+0x2e>
 8078224:	fa02 fc03 	lsl.w	ip, r2, r3
 8078228:	f1c3 0220 	rsb	r2, r3, #32
 807822c:	409f      	lsls	r7, r3
 807822e:	fa20 f202 	lsr.w	r2, r0, r2
 8078232:	4317      	orrs	r7, r2
 8078234:	409c      	lsls	r4, r3
 8078236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 807823a:	fa1f f58c 	uxth.w	r5, ip
 807823e:	fbb7 f1fe 	udiv	r1, r7, lr
 8078242:	0c22      	lsrs	r2, r4, #16
 8078244:	fb0e 7711 	mls	r7, lr, r1, r7
 8078248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 807824c:	fb01 f005 	mul.w	r0, r1, r5
 8078250:	4290      	cmp	r0, r2
 8078252:	d90a      	bls.n	807826a <__udivmoddi4+0x62>
 8078254:	eb1c 0202 	adds.w	r2, ip, r2
 8078258:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 807825c:	f080 811c 	bcs.w	8078498 <__udivmoddi4+0x290>
 8078260:	4290      	cmp	r0, r2
 8078262:	f240 8119 	bls.w	8078498 <__udivmoddi4+0x290>
 8078266:	3902      	subs	r1, #2
 8078268:	4462      	add	r2, ip
 807826a:	1a12      	subs	r2, r2, r0
 807826c:	b2a4      	uxth	r4, r4
 807826e:	fbb2 f0fe 	udiv	r0, r2, lr
 8078272:	fb0e 2210 	mls	r2, lr, r0, r2
 8078276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 807827a:	fb00 f505 	mul.w	r5, r0, r5
 807827e:	42a5      	cmp	r5, r4
 8078280:	d90a      	bls.n	8078298 <__udivmoddi4+0x90>
 8078282:	eb1c 0404 	adds.w	r4, ip, r4
 8078286:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 807828a:	f080 8107 	bcs.w	807849c <__udivmoddi4+0x294>
 807828e:	42a5      	cmp	r5, r4
 8078290:	f240 8104 	bls.w	807849c <__udivmoddi4+0x294>
 8078294:	4464      	add	r4, ip
 8078296:	3802      	subs	r0, #2
 8078298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 807829c:	1b64      	subs	r4, r4, r5
 807829e:	2100      	movs	r1, #0
 80782a0:	b11e      	cbz	r6, 80782aa <__udivmoddi4+0xa2>
 80782a2:	40dc      	lsrs	r4, r3
 80782a4:	2300      	movs	r3, #0
 80782a6:	e9c6 4300 	strd	r4, r3, [r6]
 80782aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80782ae:	428b      	cmp	r3, r1
 80782b0:	d908      	bls.n	80782c4 <__udivmoddi4+0xbc>
 80782b2:	2e00      	cmp	r6, #0
 80782b4:	f000 80ed 	beq.w	8078492 <__udivmoddi4+0x28a>
 80782b8:	2100      	movs	r1, #0
 80782ba:	e9c6 0500 	strd	r0, r5, [r6]
 80782be:	4608      	mov	r0, r1
 80782c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80782c4:	fab3 f183 	clz	r1, r3
 80782c8:	2900      	cmp	r1, #0
 80782ca:	d149      	bne.n	8078360 <__udivmoddi4+0x158>
 80782cc:	42ab      	cmp	r3, r5
 80782ce:	d302      	bcc.n	80782d6 <__udivmoddi4+0xce>
 80782d0:	4282      	cmp	r2, r0
 80782d2:	f200 80f8 	bhi.w	80784c6 <__udivmoddi4+0x2be>
 80782d6:	1a84      	subs	r4, r0, r2
 80782d8:	eb65 0203 	sbc.w	r2, r5, r3
 80782dc:	2001      	movs	r0, #1
 80782de:	4617      	mov	r7, r2
 80782e0:	2e00      	cmp	r6, #0
 80782e2:	d0e2      	beq.n	80782aa <__udivmoddi4+0xa2>
 80782e4:	e9c6 4700 	strd	r4, r7, [r6]
 80782e8:	e7df      	b.n	80782aa <__udivmoddi4+0xa2>
 80782ea:	b902      	cbnz	r2, 80782ee <__udivmoddi4+0xe6>
 80782ec:	deff      	udf	#255	; 0xff
 80782ee:	fab2 f382 	clz	r3, r2
 80782f2:	2b00      	cmp	r3, #0
 80782f4:	f040 8090 	bne.w	8078418 <__udivmoddi4+0x210>
 80782f8:	1a8a      	subs	r2, r1, r2
 80782fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80782fe:	fa1f fe8c 	uxth.w	lr, ip
 8078302:	2101      	movs	r1, #1
 8078304:	fbb2 f5f7 	udiv	r5, r2, r7
 8078308:	fb07 2015 	mls	r0, r7, r5, r2
 807830c:	0c22      	lsrs	r2, r4, #16
 807830e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8078312:	fb0e f005 	mul.w	r0, lr, r5
 8078316:	4290      	cmp	r0, r2
 8078318:	d908      	bls.n	807832c <__udivmoddi4+0x124>
 807831a:	eb1c 0202 	adds.w	r2, ip, r2
 807831e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8078322:	d202      	bcs.n	807832a <__udivmoddi4+0x122>
 8078324:	4290      	cmp	r0, r2
 8078326:	f200 80cb 	bhi.w	80784c0 <__udivmoddi4+0x2b8>
 807832a:	4645      	mov	r5, r8
 807832c:	1a12      	subs	r2, r2, r0
 807832e:	b2a4      	uxth	r4, r4
 8078330:	fbb2 f0f7 	udiv	r0, r2, r7
 8078334:	fb07 2210 	mls	r2, r7, r0, r2
 8078338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 807833c:	fb0e fe00 	mul.w	lr, lr, r0
 8078340:	45a6      	cmp	lr, r4
 8078342:	d908      	bls.n	8078356 <__udivmoddi4+0x14e>
 8078344:	eb1c 0404 	adds.w	r4, ip, r4
 8078348:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 807834c:	d202      	bcs.n	8078354 <__udivmoddi4+0x14c>
 807834e:	45a6      	cmp	lr, r4
 8078350:	f200 80bb 	bhi.w	80784ca <__udivmoddi4+0x2c2>
 8078354:	4610      	mov	r0, r2
 8078356:	eba4 040e 	sub.w	r4, r4, lr
 807835a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 807835e:	e79f      	b.n	80782a0 <__udivmoddi4+0x98>
 8078360:	f1c1 0720 	rsb	r7, r1, #32
 8078364:	408b      	lsls	r3, r1
 8078366:	fa22 fc07 	lsr.w	ip, r2, r7
 807836a:	ea4c 0c03 	orr.w	ip, ip, r3
 807836e:	fa05 f401 	lsl.w	r4, r5, r1
 8078372:	fa20 f307 	lsr.w	r3, r0, r7
 8078376:	40fd      	lsrs	r5, r7
 8078378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 807837c:	4323      	orrs	r3, r4
 807837e:	fbb5 f8f9 	udiv	r8, r5, r9
 8078382:	fa1f fe8c 	uxth.w	lr, ip
 8078386:	fb09 5518 	mls	r5, r9, r8, r5
 807838a:	0c1c      	lsrs	r4, r3, #16
 807838c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8078390:	fb08 f50e 	mul.w	r5, r8, lr
 8078394:	42a5      	cmp	r5, r4
 8078396:	fa02 f201 	lsl.w	r2, r2, r1
 807839a:	fa00 f001 	lsl.w	r0, r0, r1
 807839e:	d90b      	bls.n	80783b8 <__udivmoddi4+0x1b0>
 80783a0:	eb1c 0404 	adds.w	r4, ip, r4
 80783a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80783a8:	f080 8088 	bcs.w	80784bc <__udivmoddi4+0x2b4>
 80783ac:	42a5      	cmp	r5, r4
 80783ae:	f240 8085 	bls.w	80784bc <__udivmoddi4+0x2b4>
 80783b2:	f1a8 0802 	sub.w	r8, r8, #2
 80783b6:	4464      	add	r4, ip
 80783b8:	1b64      	subs	r4, r4, r5
 80783ba:	b29d      	uxth	r5, r3
 80783bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80783c0:	fb09 4413 	mls	r4, r9, r3, r4
 80783c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80783c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80783cc:	45a6      	cmp	lr, r4
 80783ce:	d908      	bls.n	80783e2 <__udivmoddi4+0x1da>
 80783d0:	eb1c 0404 	adds.w	r4, ip, r4
 80783d4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80783d8:	d26c      	bcs.n	80784b4 <__udivmoddi4+0x2ac>
 80783da:	45a6      	cmp	lr, r4
 80783dc:	d96a      	bls.n	80784b4 <__udivmoddi4+0x2ac>
 80783de:	3b02      	subs	r3, #2
 80783e0:	4464      	add	r4, ip
 80783e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80783e6:	fba3 9502 	umull	r9, r5, r3, r2
 80783ea:	eba4 040e 	sub.w	r4, r4, lr
 80783ee:	42ac      	cmp	r4, r5
 80783f0:	46c8      	mov	r8, r9
 80783f2:	46ae      	mov	lr, r5
 80783f4:	d356      	bcc.n	80784a4 <__udivmoddi4+0x29c>
 80783f6:	d053      	beq.n	80784a0 <__udivmoddi4+0x298>
 80783f8:	b156      	cbz	r6, 8078410 <__udivmoddi4+0x208>
 80783fa:	ebb0 0208 	subs.w	r2, r0, r8
 80783fe:	eb64 040e 	sbc.w	r4, r4, lr
 8078402:	fa04 f707 	lsl.w	r7, r4, r7
 8078406:	40ca      	lsrs	r2, r1
 8078408:	40cc      	lsrs	r4, r1
 807840a:	4317      	orrs	r7, r2
 807840c:	e9c6 7400 	strd	r7, r4, [r6]
 8078410:	4618      	mov	r0, r3
 8078412:	2100      	movs	r1, #0
 8078414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8078418:	f1c3 0120 	rsb	r1, r3, #32
 807841c:	fa02 fc03 	lsl.w	ip, r2, r3
 8078420:	fa20 f201 	lsr.w	r2, r0, r1
 8078424:	fa25 f101 	lsr.w	r1, r5, r1
 8078428:	409d      	lsls	r5, r3
 807842a:	432a      	orrs	r2, r5
 807842c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8078430:	fa1f fe8c 	uxth.w	lr, ip
 8078434:	fbb1 f0f7 	udiv	r0, r1, r7
 8078438:	fb07 1510 	mls	r5, r7, r0, r1
 807843c:	0c11      	lsrs	r1, r2, #16
 807843e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8078442:	fb00 f50e 	mul.w	r5, r0, lr
 8078446:	428d      	cmp	r5, r1
 8078448:	fa04 f403 	lsl.w	r4, r4, r3
 807844c:	d908      	bls.n	8078460 <__udivmoddi4+0x258>
 807844e:	eb1c 0101 	adds.w	r1, ip, r1
 8078452:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8078456:	d22f      	bcs.n	80784b8 <__udivmoddi4+0x2b0>
 8078458:	428d      	cmp	r5, r1
 807845a:	d92d      	bls.n	80784b8 <__udivmoddi4+0x2b0>
 807845c:	3802      	subs	r0, #2
 807845e:	4461      	add	r1, ip
 8078460:	1b49      	subs	r1, r1, r5
 8078462:	b292      	uxth	r2, r2
 8078464:	fbb1 f5f7 	udiv	r5, r1, r7
 8078468:	fb07 1115 	mls	r1, r7, r5, r1
 807846c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8078470:	fb05 f10e 	mul.w	r1, r5, lr
 8078474:	4291      	cmp	r1, r2
 8078476:	d908      	bls.n	807848a <__udivmoddi4+0x282>
 8078478:	eb1c 0202 	adds.w	r2, ip, r2
 807847c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8078480:	d216      	bcs.n	80784b0 <__udivmoddi4+0x2a8>
 8078482:	4291      	cmp	r1, r2
 8078484:	d914      	bls.n	80784b0 <__udivmoddi4+0x2a8>
 8078486:	3d02      	subs	r5, #2
 8078488:	4462      	add	r2, ip
 807848a:	1a52      	subs	r2, r2, r1
 807848c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8078490:	e738      	b.n	8078304 <__udivmoddi4+0xfc>
 8078492:	4631      	mov	r1, r6
 8078494:	4630      	mov	r0, r6
 8078496:	e708      	b.n	80782aa <__udivmoddi4+0xa2>
 8078498:	4639      	mov	r1, r7
 807849a:	e6e6      	b.n	807826a <__udivmoddi4+0x62>
 807849c:	4610      	mov	r0, r2
 807849e:	e6fb      	b.n	8078298 <__udivmoddi4+0x90>
 80784a0:	4548      	cmp	r0, r9
 80784a2:	d2a9      	bcs.n	80783f8 <__udivmoddi4+0x1f0>
 80784a4:	ebb9 0802 	subs.w	r8, r9, r2
 80784a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80784ac:	3b01      	subs	r3, #1
 80784ae:	e7a3      	b.n	80783f8 <__udivmoddi4+0x1f0>
 80784b0:	4645      	mov	r5, r8
 80784b2:	e7ea      	b.n	807848a <__udivmoddi4+0x282>
 80784b4:	462b      	mov	r3, r5
 80784b6:	e794      	b.n	80783e2 <__udivmoddi4+0x1da>
 80784b8:	4640      	mov	r0, r8
 80784ba:	e7d1      	b.n	8078460 <__udivmoddi4+0x258>
 80784bc:	46d0      	mov	r8, sl
 80784be:	e77b      	b.n	80783b8 <__udivmoddi4+0x1b0>
 80784c0:	3d02      	subs	r5, #2
 80784c2:	4462      	add	r2, ip
 80784c4:	e732      	b.n	807832c <__udivmoddi4+0x124>
 80784c6:	4608      	mov	r0, r1
 80784c8:	e70a      	b.n	80782e0 <__udivmoddi4+0xd8>
 80784ca:	4464      	add	r4, ip
 80784cc:	3802      	subs	r0, #2
 80784ce:	e742      	b.n	8078356 <__udivmoddi4+0x14e>

080784d0 <__aeabi_idiv0>:
 80784d0:	4770      	bx	lr
 80784d2:	bf00      	nop

080784d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80784d4:	b580      	push	{r7, lr}
 80784d6:	b082      	sub	sp, #8
 80784d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80784da:	f000 f98d 	bl	80787f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80784de:	f000 f82b 	bl	8078538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80784e2:	f000 f893 	bl	807860c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80784e6:	f005 ffb9 	bl	807e45c <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  MX_USB_DEVICE_Init();
 80784ea:	f005 ffb7 	bl	807e45c <MX_USB_DEVICE_Init>

  dfu_test();
 80784ee:	f005 ffae 	bl	807e44e <dfu_test>

  uint32_t now = 0, then = 0;
 80784f2:	2300      	movs	r3, #0
 80784f4:	603b      	str	r3, [r7, #0]
 80784f6:	2300      	movs	r3, #0
 80784f8:	607b      	str	r3, [r7, #4]

  while (1)
  {

	now = HAL_GetTick();
 80784fa:	f000 f9e3 	bl	80788c4 <HAL_GetTick>
 80784fe:	6038      	str	r0, [r7, #0]
	if (now % 50 == 0 && now != then)
 8078500:	683a      	ldr	r2, [r7, #0]
 8078502:	4b0b      	ldr	r3, [pc, #44]	; (8078530 <main+0x5c>)
 8078504:	fba3 1302 	umull	r1, r3, r3, r2
 8078508:	091b      	lsrs	r3, r3, #4
 807850a:	2132      	movs	r1, #50	; 0x32
 807850c:	fb01 f303 	mul.w	r3, r1, r3
 8078510:	1ad3      	subs	r3, r2, r3
 8078512:	2b00      	cmp	r3, #0
 8078514:	d1f1      	bne.n	80784fa <main+0x26>
 8078516:	683a      	ldr	r2, [r7, #0]
 8078518:	687b      	ldr	r3, [r7, #4]
 807851a:	429a      	cmp	r2, r3
 807851c:	d0ed      	beq.n	80784fa <main+0x26>
	{

		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 807851e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8078522:	4804      	ldr	r0, [pc, #16]	; (8078534 <main+0x60>)
 8078524:	f000 ff95 	bl	8079452 <HAL_GPIO_TogglePin>

		then = now;
 8078528:	683b      	ldr	r3, [r7, #0]
 807852a:	607b      	str	r3, [r7, #4]
	now = HAL_GetTick();
 807852c:	e7e5      	b.n	80784fa <main+0x26>
 807852e:	bf00      	nop
 8078530:	51eb851f 	.word	0x51eb851f
 8078534:	40020800 	.word	0x40020800

08078538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8078538:	b580      	push	{r7, lr}
 807853a:	b094      	sub	sp, #80	; 0x50
 807853c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 807853e:	f107 0320 	add.w	r3, r7, #32
 8078542:	2230      	movs	r2, #48	; 0x30
 8078544:	2100      	movs	r1, #0
 8078546:	4618      	mov	r0, r3
 8078548:	f006 fcf8 	bl	807ef3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 807854c:	f107 030c 	add.w	r3, r7, #12
 8078550:	2200      	movs	r2, #0
 8078552:	601a      	str	r2, [r3, #0]
 8078554:	605a      	str	r2, [r3, #4]
 8078556:	609a      	str	r2, [r3, #8]
 8078558:	60da      	str	r2, [r3, #12]
 807855a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 807855c:	2300      	movs	r3, #0
 807855e:	60bb      	str	r3, [r7, #8]
 8078560:	4b28      	ldr	r3, [pc, #160]	; (8078604 <SystemClock_Config+0xcc>)
 8078562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8078564:	4a27      	ldr	r2, [pc, #156]	; (8078604 <SystemClock_Config+0xcc>)
 8078566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807856a:	6413      	str	r3, [r2, #64]	; 0x40
 807856c:	4b25      	ldr	r3, [pc, #148]	; (8078604 <SystemClock_Config+0xcc>)
 807856e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8078570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8078574:	60bb      	str	r3, [r7, #8]
 8078576:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8078578:	2300      	movs	r3, #0
 807857a:	607b      	str	r3, [r7, #4]
 807857c:	4b22      	ldr	r3, [pc, #136]	; (8078608 <SystemClock_Config+0xd0>)
 807857e:	681b      	ldr	r3, [r3, #0]
 8078580:	4a21      	ldr	r2, [pc, #132]	; (8078608 <SystemClock_Config+0xd0>)
 8078582:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8078586:	6013      	str	r3, [r2, #0]
 8078588:	4b1f      	ldr	r3, [pc, #124]	; (8078608 <SystemClock_Config+0xd0>)
 807858a:	681b      	ldr	r3, [r3, #0]
 807858c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8078590:	607b      	str	r3, [r7, #4]
 8078592:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8078594:	2301      	movs	r3, #1
 8078596:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8078598:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 807859c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 807859e:	2302      	movs	r3, #2
 80785a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80785a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80785a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80785a8:	2319      	movs	r3, #25
 80785aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80785ac:	23c0      	movs	r3, #192	; 0xc0
 80785ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80785b0:	2302      	movs	r3, #2
 80785b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80785b4:	2304      	movs	r3, #4
 80785b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80785b8:	f107 0320 	add.w	r3, r7, #32
 80785bc:	4618      	mov	r0, r3
 80785be:	f002 f8bd 	bl	807a73c <HAL_RCC_OscConfig>
 80785c2:	4603      	mov	r3, r0
 80785c4:	2b00      	cmp	r3, #0
 80785c6:	d001      	beq.n	80785cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80785c8:	f000 f872 	bl	80786b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80785cc:	230f      	movs	r3, #15
 80785ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80785d0:	2302      	movs	r3, #2
 80785d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80785d4:	2300      	movs	r3, #0
 80785d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80785d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80785dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80785de:	2300      	movs	r3, #0
 80785e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80785e2:	f107 030c 	add.w	r3, r7, #12
 80785e6:	2103      	movs	r1, #3
 80785e8:	4618      	mov	r0, r3
 80785ea:	f002 fb1f 	bl	807ac2c <HAL_RCC_ClockConfig>
 80785ee:	4603      	mov	r3, r0
 80785f0:	2b00      	cmp	r3, #0
 80785f2:	d001      	beq.n	80785f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80785f4:	f000 f85c 	bl	80786b0 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80785f8:	f002 fbfe 	bl	807adf8 <HAL_RCC_EnableCSS>
}
 80785fc:	bf00      	nop
 80785fe:	3750      	adds	r7, #80	; 0x50
 8078600:	46bd      	mov	sp, r7
 8078602:	bd80      	pop	{r7, pc}
 8078604:	40023800 	.word	0x40023800
 8078608:	40007000 	.word	0x40007000

0807860c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 807860c:	b580      	push	{r7, lr}
 807860e:	b088      	sub	sp, #32
 8078610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8078612:	f107 030c 	add.w	r3, r7, #12
 8078616:	2200      	movs	r2, #0
 8078618:	601a      	str	r2, [r3, #0]
 807861a:	605a      	str	r2, [r3, #4]
 807861c:	609a      	str	r2, [r3, #8]
 807861e:	60da      	str	r2, [r3, #12]
 8078620:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8078622:	2300      	movs	r3, #0
 8078624:	60bb      	str	r3, [r7, #8]
 8078626:	4b20      	ldr	r3, [pc, #128]	; (80786a8 <MX_GPIO_Init+0x9c>)
 8078628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 807862a:	4a1f      	ldr	r2, [pc, #124]	; (80786a8 <MX_GPIO_Init+0x9c>)
 807862c:	f043 0304 	orr.w	r3, r3, #4
 8078630:	6313      	str	r3, [r2, #48]	; 0x30
 8078632:	4b1d      	ldr	r3, [pc, #116]	; (80786a8 <MX_GPIO_Init+0x9c>)
 8078634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8078636:	f003 0304 	and.w	r3, r3, #4
 807863a:	60bb      	str	r3, [r7, #8]
 807863c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 807863e:	2300      	movs	r3, #0
 8078640:	607b      	str	r3, [r7, #4]
 8078642:	4b19      	ldr	r3, [pc, #100]	; (80786a8 <MX_GPIO_Init+0x9c>)
 8078644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8078646:	4a18      	ldr	r2, [pc, #96]	; (80786a8 <MX_GPIO_Init+0x9c>)
 8078648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 807864c:	6313      	str	r3, [r2, #48]	; 0x30
 807864e:	4b16      	ldr	r3, [pc, #88]	; (80786a8 <MX_GPIO_Init+0x9c>)
 8078650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8078652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8078656:	607b      	str	r3, [r7, #4]
 8078658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 807865a:	2300      	movs	r3, #0
 807865c:	603b      	str	r3, [r7, #0]
 807865e:	4b12      	ldr	r3, [pc, #72]	; (80786a8 <MX_GPIO_Init+0x9c>)
 8078660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8078662:	4a11      	ldr	r2, [pc, #68]	; (80786a8 <MX_GPIO_Init+0x9c>)
 8078664:	f043 0301 	orr.w	r3, r3, #1
 8078668:	6313      	str	r3, [r2, #48]	; 0x30
 807866a:	4b0f      	ldr	r3, [pc, #60]	; (80786a8 <MX_GPIO_Init+0x9c>)
 807866c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 807866e:	f003 0301 	and.w	r3, r3, #1
 8078672:	603b      	str	r3, [r7, #0]
 8078674:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8078676:	2201      	movs	r2, #1
 8078678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 807867c:	480b      	ldr	r0, [pc, #44]	; (80786ac <MX_GPIO_Init+0xa0>)
 807867e:	f000 fecf 	bl	8079420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8078682:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8078686:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8078688:	2311      	movs	r3, #17
 807868a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 807868c:	2300      	movs	r3, #0
 807868e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8078690:	2300      	movs	r3, #0
 8078692:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8078694:	f107 030c 	add.w	r3, r7, #12
 8078698:	4619      	mov	r1, r3
 807869a:	4804      	ldr	r0, [pc, #16]	; (80786ac <MX_GPIO_Init+0xa0>)
 807869c:	f000 fd3c 	bl	8079118 <HAL_GPIO_Init>

}
 80786a0:	bf00      	nop
 80786a2:	3720      	adds	r7, #32
 80786a4:	46bd      	mov	sp, r7
 80786a6:	bd80      	pop	{r7, pc}
 80786a8:	40023800 	.word	0x40023800
 80786ac:	40020800 	.word	0x40020800

080786b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80786b0:	b480      	push	{r7}
 80786b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80786b4:	b672      	cpsid	i
}
 80786b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80786b8:	e7fe      	b.n	80786b8 <Error_Handler+0x8>
	...

080786bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80786bc:	b480      	push	{r7}
 80786be:	b083      	sub	sp, #12
 80786c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80786c2:	2300      	movs	r3, #0
 80786c4:	607b      	str	r3, [r7, #4]
 80786c6:	4b10      	ldr	r3, [pc, #64]	; (8078708 <HAL_MspInit+0x4c>)
 80786c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80786ca:	4a0f      	ldr	r2, [pc, #60]	; (8078708 <HAL_MspInit+0x4c>)
 80786cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80786d0:	6453      	str	r3, [r2, #68]	; 0x44
 80786d2:	4b0d      	ldr	r3, [pc, #52]	; (8078708 <HAL_MspInit+0x4c>)
 80786d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80786d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80786da:	607b      	str	r3, [r7, #4]
 80786dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80786de:	2300      	movs	r3, #0
 80786e0:	603b      	str	r3, [r7, #0]
 80786e2:	4b09      	ldr	r3, [pc, #36]	; (8078708 <HAL_MspInit+0x4c>)
 80786e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80786e6:	4a08      	ldr	r2, [pc, #32]	; (8078708 <HAL_MspInit+0x4c>)
 80786e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80786ec:	6413      	str	r3, [r2, #64]	; 0x40
 80786ee:	4b06      	ldr	r3, [pc, #24]	; (8078708 <HAL_MspInit+0x4c>)
 80786f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80786f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80786f6:	603b      	str	r3, [r7, #0]
 80786f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80786fa:	bf00      	nop
 80786fc:	370c      	adds	r7, #12
 80786fe:	46bd      	mov	sp, r7
 8078700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078704:	4770      	bx	lr
 8078706:	bf00      	nop
 8078708:	40023800 	.word	0x40023800

0807870c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 807870c:	b580      	push	{r7, lr}
 807870e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8078710:	f002 fc50 	bl	807afb4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8078714:	e7fe      	b.n	8078714 <NMI_Handler+0x8>

08078716 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8078716:	b480      	push	{r7}
 8078718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 807871a:	e7fe      	b.n	807871a <HardFault_Handler+0x4>

0807871c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 807871c:	b480      	push	{r7}
 807871e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8078720:	e7fe      	b.n	8078720 <MemManage_Handler+0x4>

08078722 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8078722:	b480      	push	{r7}
 8078724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8078726:	e7fe      	b.n	8078726 <BusFault_Handler+0x4>

08078728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8078728:	b480      	push	{r7}
 807872a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 807872c:	e7fe      	b.n	807872c <UsageFault_Handler+0x4>

0807872e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 807872e:	b480      	push	{r7}
 8078730:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8078732:	bf00      	nop
 8078734:	46bd      	mov	sp, r7
 8078736:	f85d 7b04 	ldr.w	r7, [sp], #4
 807873a:	4770      	bx	lr

0807873c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 807873c:	b480      	push	{r7}
 807873e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8078740:	bf00      	nop
 8078742:	46bd      	mov	sp, r7
 8078744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078748:	4770      	bx	lr

0807874a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 807874a:	b480      	push	{r7}
 807874c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 807874e:	bf00      	nop
 8078750:	46bd      	mov	sp, r7
 8078752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078756:	4770      	bx	lr

08078758 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8078758:	b580      	push	{r7, lr}
 807875a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 807875c:	f000 f89e 	bl	807889c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8078760:	bf00      	nop
 8078762:	bd80      	pop	{r7, pc}

08078764 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8078764:	b580      	push	{r7, lr}
 8078766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8078768:	4802      	ldr	r0, [pc, #8]	; (8078774 <OTG_FS_IRQHandler+0x10>)
 807876a:	f001 f815 	bl	8079798 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 807876e:	bf00      	nop
 8078770:	bd80      	pop	{r7, pc}
 8078772:	bf00      	nop
 8078774:	200006ec 	.word	0x200006ec

08078778 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8078778:	b480      	push	{r7}
 807877a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 807877c:	4b07      	ldr	r3, [pc, #28]	; (807879c <SystemInit+0x24>)
 807877e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8078782:	4a06      	ldr	r2, [pc, #24]	; (807879c <SystemInit+0x24>)
 8078784:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8078788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 807878c:	4b03      	ldr	r3, [pc, #12]	; (807879c <SystemInit+0x24>)
 807878e:	4a04      	ldr	r2, [pc, #16]	; (80787a0 <SystemInit+0x28>)
 8078790:	609a      	str	r2, [r3, #8]
#endif
}
 8078792:	bf00      	nop
 8078794:	46bd      	mov	sp, r7
 8078796:	f85d 7b04 	ldr.w	r7, [sp], #4
 807879a:	4770      	bx	lr
 807879c:	e000ed00 	.word	0xe000ed00
 80787a0:	08078000 	.word	0x08078000

080787a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80787a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80787dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80787a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80787aa:	e003      	b.n	80787b4 <LoopCopyDataInit>

080787ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80787ac:	4b0c      	ldr	r3, [pc, #48]	; (80787e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80787ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80787b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80787b2:	3104      	adds	r1, #4

080787b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80787b4:	480b      	ldr	r0, [pc, #44]	; (80787e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80787b6:	4b0c      	ldr	r3, [pc, #48]	; (80787e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80787b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80787ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80787bc:	d3f6      	bcc.n	80787ac <CopyDataInit>
  ldr  r2, =_sbss
 80787be:	4a0b      	ldr	r2, [pc, #44]	; (80787ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80787c0:	e002      	b.n	80787c8 <LoopFillZerobss>

080787c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80787c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80787c4:	f842 3b04 	str.w	r3, [r2], #4

080787c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80787c8:	4b09      	ldr	r3, [pc, #36]	; (80787f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80787ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80787cc:	d3f9      	bcc.n	80787c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80787ce:	f7ff ffd3 	bl	8078778 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80787d2:	f006 fbbb 	bl	807ef4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80787d6:	f7ff fe7d 	bl	80784d4 <main>
  bx  lr    
 80787da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80787dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80787e0:	0807f060 	.word	0x0807f060
  ldr  r0, =_sdata
 80787e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80787e8:	200000dc 	.word	0x200000dc
  ldr  r2, =_sbss
 80787ec:	200000dc 	.word	0x200000dc
  ldr  r3, = _ebss
 80787f0:	20000f14 	.word	0x20000f14

080787f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80787f4:	e7fe      	b.n	80787f4 <ADC_IRQHandler>
	...

080787f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80787f8:	b580      	push	{r7, lr}
 80787fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80787fc:	4b0e      	ldr	r3, [pc, #56]	; (8078838 <HAL_Init+0x40>)
 80787fe:	681b      	ldr	r3, [r3, #0]
 8078800:	4a0d      	ldr	r2, [pc, #52]	; (8078838 <HAL_Init+0x40>)
 8078802:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8078806:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8078808:	4b0b      	ldr	r3, [pc, #44]	; (8078838 <HAL_Init+0x40>)
 807880a:	681b      	ldr	r3, [r3, #0]
 807880c:	4a0a      	ldr	r2, [pc, #40]	; (8078838 <HAL_Init+0x40>)
 807880e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8078812:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8078814:	4b08      	ldr	r3, [pc, #32]	; (8078838 <HAL_Init+0x40>)
 8078816:	681b      	ldr	r3, [r3, #0]
 8078818:	4a07      	ldr	r2, [pc, #28]	; (8078838 <HAL_Init+0x40>)
 807881a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 807881e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8078820:	2003      	movs	r0, #3
 8078822:	f000 f94f 	bl	8078ac4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8078826:	2000      	movs	r0, #0
 8078828:	f000 f808 	bl	807883c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 807882c:	f7ff ff46 	bl	80786bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8078830:	2300      	movs	r3, #0
}
 8078832:	4618      	mov	r0, r3
 8078834:	bd80      	pop	{r7, pc}
 8078836:	bf00      	nop
 8078838:	40023c00 	.word	0x40023c00

0807883c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 807883c:	b580      	push	{r7, lr}
 807883e:	b082      	sub	sp, #8
 8078840:	af00      	add	r7, sp, #0
 8078842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8078844:	4b12      	ldr	r3, [pc, #72]	; (8078890 <HAL_InitTick+0x54>)
 8078846:	681a      	ldr	r2, [r3, #0]
 8078848:	4b12      	ldr	r3, [pc, #72]	; (8078894 <HAL_InitTick+0x58>)
 807884a:	781b      	ldrb	r3, [r3, #0]
 807884c:	4619      	mov	r1, r3
 807884e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8078852:	fbb3 f3f1 	udiv	r3, r3, r1
 8078856:	fbb2 f3f3 	udiv	r3, r2, r3
 807885a:	4618      	mov	r0, r3
 807885c:	f000 f967 	bl	8078b2e <HAL_SYSTICK_Config>
 8078860:	4603      	mov	r3, r0
 8078862:	2b00      	cmp	r3, #0
 8078864:	d001      	beq.n	807886a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8078866:	2301      	movs	r3, #1
 8078868:	e00e      	b.n	8078888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 807886a:	687b      	ldr	r3, [r7, #4]
 807886c:	2b0f      	cmp	r3, #15
 807886e:	d80a      	bhi.n	8078886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8078870:	2200      	movs	r2, #0
 8078872:	6879      	ldr	r1, [r7, #4]
 8078874:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8078878:	f000 f92f 	bl	8078ada <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 807887c:	4a06      	ldr	r2, [pc, #24]	; (8078898 <HAL_InitTick+0x5c>)
 807887e:	687b      	ldr	r3, [r7, #4]
 8078880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8078882:	2300      	movs	r3, #0
 8078884:	e000      	b.n	8078888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8078886:	2301      	movs	r3, #1
}
 8078888:	4618      	mov	r0, r3
 807888a:	3708      	adds	r7, #8
 807888c:	46bd      	mov	sp, r7
 807888e:	bd80      	pop	{r7, pc}
 8078890:	20000000 	.word	0x20000000
 8078894:	20000008 	.word	0x20000008
 8078898:	20000004 	.word	0x20000004

0807889c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 807889c:	b480      	push	{r7}
 807889e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80788a0:	4b06      	ldr	r3, [pc, #24]	; (80788bc <HAL_IncTick+0x20>)
 80788a2:	781b      	ldrb	r3, [r3, #0]
 80788a4:	461a      	mov	r2, r3
 80788a6:	4b06      	ldr	r3, [pc, #24]	; (80788c0 <HAL_IncTick+0x24>)
 80788a8:	681b      	ldr	r3, [r3, #0]
 80788aa:	4413      	add	r3, r2
 80788ac:	4a04      	ldr	r2, [pc, #16]	; (80788c0 <HAL_IncTick+0x24>)
 80788ae:	6013      	str	r3, [r2, #0]
}
 80788b0:	bf00      	nop
 80788b2:	46bd      	mov	sp, r7
 80788b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80788b8:	4770      	bx	lr
 80788ba:	bf00      	nop
 80788bc:	20000008 	.word	0x20000008
 80788c0:	200000f8 	.word	0x200000f8

080788c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80788c4:	b480      	push	{r7}
 80788c6:	af00      	add	r7, sp, #0
  return uwTick;
 80788c8:	4b03      	ldr	r3, [pc, #12]	; (80788d8 <HAL_GetTick+0x14>)
 80788ca:	681b      	ldr	r3, [r3, #0]
}
 80788cc:	4618      	mov	r0, r3
 80788ce:	46bd      	mov	sp, r7
 80788d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80788d4:	4770      	bx	lr
 80788d6:	bf00      	nop
 80788d8:	200000f8 	.word	0x200000f8

080788dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80788dc:	b580      	push	{r7, lr}
 80788de:	b084      	sub	sp, #16
 80788e0:	af00      	add	r7, sp, #0
 80788e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80788e4:	f7ff ffee 	bl	80788c4 <HAL_GetTick>
 80788e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80788ea:	687b      	ldr	r3, [r7, #4]
 80788ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80788ee:	68fb      	ldr	r3, [r7, #12]
 80788f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80788f4:	d005      	beq.n	8078902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80788f6:	4b0a      	ldr	r3, [pc, #40]	; (8078920 <HAL_Delay+0x44>)
 80788f8:	781b      	ldrb	r3, [r3, #0]
 80788fa:	461a      	mov	r2, r3
 80788fc:	68fb      	ldr	r3, [r7, #12]
 80788fe:	4413      	add	r3, r2
 8078900:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8078902:	bf00      	nop
 8078904:	f7ff ffde 	bl	80788c4 <HAL_GetTick>
 8078908:	4602      	mov	r2, r0
 807890a:	68bb      	ldr	r3, [r7, #8]
 807890c:	1ad3      	subs	r3, r2, r3
 807890e:	68fa      	ldr	r2, [r7, #12]
 8078910:	429a      	cmp	r2, r3
 8078912:	d8f7      	bhi.n	8078904 <HAL_Delay+0x28>
  {
  }
}
 8078914:	bf00      	nop
 8078916:	bf00      	nop
 8078918:	3710      	adds	r7, #16
 807891a:	46bd      	mov	sp, r7
 807891c:	bd80      	pop	{r7, pc}
 807891e:	bf00      	nop
 8078920:	20000008 	.word	0x20000008

08078924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8078924:	b480      	push	{r7}
 8078926:	b085      	sub	sp, #20
 8078928:	af00      	add	r7, sp, #0
 807892a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 807892c:	687b      	ldr	r3, [r7, #4]
 807892e:	f003 0307 	and.w	r3, r3, #7
 8078932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8078934:	4b0c      	ldr	r3, [pc, #48]	; (8078968 <__NVIC_SetPriorityGrouping+0x44>)
 8078936:	68db      	ldr	r3, [r3, #12]
 8078938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 807893a:	68ba      	ldr	r2, [r7, #8]
 807893c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8078940:	4013      	ands	r3, r2
 8078942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8078944:	68fb      	ldr	r3, [r7, #12]
 8078946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8078948:	68bb      	ldr	r3, [r7, #8]
 807894a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 807894c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8078950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8078954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8078956:	4a04      	ldr	r2, [pc, #16]	; (8078968 <__NVIC_SetPriorityGrouping+0x44>)
 8078958:	68bb      	ldr	r3, [r7, #8]
 807895a:	60d3      	str	r3, [r2, #12]
}
 807895c:	bf00      	nop
 807895e:	3714      	adds	r7, #20
 8078960:	46bd      	mov	sp, r7
 8078962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078966:	4770      	bx	lr
 8078968:	e000ed00 	.word	0xe000ed00

0807896c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 807896c:	b480      	push	{r7}
 807896e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8078970:	4b04      	ldr	r3, [pc, #16]	; (8078984 <__NVIC_GetPriorityGrouping+0x18>)
 8078972:	68db      	ldr	r3, [r3, #12]
 8078974:	0a1b      	lsrs	r3, r3, #8
 8078976:	f003 0307 	and.w	r3, r3, #7
}
 807897a:	4618      	mov	r0, r3
 807897c:	46bd      	mov	sp, r7
 807897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078982:	4770      	bx	lr
 8078984:	e000ed00 	.word	0xe000ed00

08078988 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8078988:	b480      	push	{r7}
 807898a:	b083      	sub	sp, #12
 807898c:	af00      	add	r7, sp, #0
 807898e:	4603      	mov	r3, r0
 8078990:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8078992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8078996:	2b00      	cmp	r3, #0
 8078998:	db0b      	blt.n	80789b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 807899a:	79fb      	ldrb	r3, [r7, #7]
 807899c:	f003 021f 	and.w	r2, r3, #31
 80789a0:	4907      	ldr	r1, [pc, #28]	; (80789c0 <__NVIC_EnableIRQ+0x38>)
 80789a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80789a6:	095b      	lsrs	r3, r3, #5
 80789a8:	2001      	movs	r0, #1
 80789aa:	fa00 f202 	lsl.w	r2, r0, r2
 80789ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80789b2:	bf00      	nop
 80789b4:	370c      	adds	r7, #12
 80789b6:	46bd      	mov	sp, r7
 80789b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80789bc:	4770      	bx	lr
 80789be:	bf00      	nop
 80789c0:	e000e100 	.word	0xe000e100

080789c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80789c4:	b480      	push	{r7}
 80789c6:	b083      	sub	sp, #12
 80789c8:	af00      	add	r7, sp, #0
 80789ca:	4603      	mov	r3, r0
 80789cc:	6039      	str	r1, [r7, #0]
 80789ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80789d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80789d4:	2b00      	cmp	r3, #0
 80789d6:	db0a      	blt.n	80789ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80789d8:	683b      	ldr	r3, [r7, #0]
 80789da:	b2da      	uxtb	r2, r3
 80789dc:	490c      	ldr	r1, [pc, #48]	; (8078a10 <__NVIC_SetPriority+0x4c>)
 80789de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80789e2:	0112      	lsls	r2, r2, #4
 80789e4:	b2d2      	uxtb	r2, r2
 80789e6:	440b      	add	r3, r1
 80789e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80789ec:	e00a      	b.n	8078a04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80789ee:	683b      	ldr	r3, [r7, #0]
 80789f0:	b2da      	uxtb	r2, r3
 80789f2:	4908      	ldr	r1, [pc, #32]	; (8078a14 <__NVIC_SetPriority+0x50>)
 80789f4:	79fb      	ldrb	r3, [r7, #7]
 80789f6:	f003 030f 	and.w	r3, r3, #15
 80789fa:	3b04      	subs	r3, #4
 80789fc:	0112      	lsls	r2, r2, #4
 80789fe:	b2d2      	uxtb	r2, r2
 8078a00:	440b      	add	r3, r1
 8078a02:	761a      	strb	r2, [r3, #24]
}
 8078a04:	bf00      	nop
 8078a06:	370c      	adds	r7, #12
 8078a08:	46bd      	mov	sp, r7
 8078a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078a0e:	4770      	bx	lr
 8078a10:	e000e100 	.word	0xe000e100
 8078a14:	e000ed00 	.word	0xe000ed00

08078a18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8078a18:	b480      	push	{r7}
 8078a1a:	b089      	sub	sp, #36	; 0x24
 8078a1c:	af00      	add	r7, sp, #0
 8078a1e:	60f8      	str	r0, [r7, #12]
 8078a20:	60b9      	str	r1, [r7, #8]
 8078a22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8078a24:	68fb      	ldr	r3, [r7, #12]
 8078a26:	f003 0307 	and.w	r3, r3, #7
 8078a2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8078a2c:	69fb      	ldr	r3, [r7, #28]
 8078a2e:	f1c3 0307 	rsb	r3, r3, #7
 8078a32:	2b04      	cmp	r3, #4
 8078a34:	bf28      	it	cs
 8078a36:	2304      	movcs	r3, #4
 8078a38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8078a3a:	69fb      	ldr	r3, [r7, #28]
 8078a3c:	3304      	adds	r3, #4
 8078a3e:	2b06      	cmp	r3, #6
 8078a40:	d902      	bls.n	8078a48 <NVIC_EncodePriority+0x30>
 8078a42:	69fb      	ldr	r3, [r7, #28]
 8078a44:	3b03      	subs	r3, #3
 8078a46:	e000      	b.n	8078a4a <NVIC_EncodePriority+0x32>
 8078a48:	2300      	movs	r3, #0
 8078a4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8078a4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8078a50:	69bb      	ldr	r3, [r7, #24]
 8078a52:	fa02 f303 	lsl.w	r3, r2, r3
 8078a56:	43da      	mvns	r2, r3
 8078a58:	68bb      	ldr	r3, [r7, #8]
 8078a5a:	401a      	ands	r2, r3
 8078a5c:	697b      	ldr	r3, [r7, #20]
 8078a5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8078a60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8078a64:	697b      	ldr	r3, [r7, #20]
 8078a66:	fa01 f303 	lsl.w	r3, r1, r3
 8078a6a:	43d9      	mvns	r1, r3
 8078a6c:	687b      	ldr	r3, [r7, #4]
 8078a6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8078a70:	4313      	orrs	r3, r2
         );
}
 8078a72:	4618      	mov	r0, r3
 8078a74:	3724      	adds	r7, #36	; 0x24
 8078a76:	46bd      	mov	sp, r7
 8078a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078a7c:	4770      	bx	lr
	...

08078a80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8078a80:	b580      	push	{r7, lr}
 8078a82:	b082      	sub	sp, #8
 8078a84:	af00      	add	r7, sp, #0
 8078a86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8078a88:	687b      	ldr	r3, [r7, #4]
 8078a8a:	3b01      	subs	r3, #1
 8078a8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8078a90:	d301      	bcc.n	8078a96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8078a92:	2301      	movs	r3, #1
 8078a94:	e00f      	b.n	8078ab6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8078a96:	4a0a      	ldr	r2, [pc, #40]	; (8078ac0 <SysTick_Config+0x40>)
 8078a98:	687b      	ldr	r3, [r7, #4]
 8078a9a:	3b01      	subs	r3, #1
 8078a9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8078a9e:	210f      	movs	r1, #15
 8078aa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8078aa4:	f7ff ff8e 	bl	80789c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8078aa8:	4b05      	ldr	r3, [pc, #20]	; (8078ac0 <SysTick_Config+0x40>)
 8078aaa:	2200      	movs	r2, #0
 8078aac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8078aae:	4b04      	ldr	r3, [pc, #16]	; (8078ac0 <SysTick_Config+0x40>)
 8078ab0:	2207      	movs	r2, #7
 8078ab2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8078ab4:	2300      	movs	r3, #0
}
 8078ab6:	4618      	mov	r0, r3
 8078ab8:	3708      	adds	r7, #8
 8078aba:	46bd      	mov	sp, r7
 8078abc:	bd80      	pop	{r7, pc}
 8078abe:	bf00      	nop
 8078ac0:	e000e010 	.word	0xe000e010

08078ac4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8078ac4:	b580      	push	{r7, lr}
 8078ac6:	b082      	sub	sp, #8
 8078ac8:	af00      	add	r7, sp, #0
 8078aca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8078acc:	6878      	ldr	r0, [r7, #4]
 8078ace:	f7ff ff29 	bl	8078924 <__NVIC_SetPriorityGrouping>
}
 8078ad2:	bf00      	nop
 8078ad4:	3708      	adds	r7, #8
 8078ad6:	46bd      	mov	sp, r7
 8078ad8:	bd80      	pop	{r7, pc}

08078ada <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8078ada:	b580      	push	{r7, lr}
 8078adc:	b086      	sub	sp, #24
 8078ade:	af00      	add	r7, sp, #0
 8078ae0:	4603      	mov	r3, r0
 8078ae2:	60b9      	str	r1, [r7, #8]
 8078ae4:	607a      	str	r2, [r7, #4]
 8078ae6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8078ae8:	2300      	movs	r3, #0
 8078aea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8078aec:	f7ff ff3e 	bl	807896c <__NVIC_GetPriorityGrouping>
 8078af0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8078af2:	687a      	ldr	r2, [r7, #4]
 8078af4:	68b9      	ldr	r1, [r7, #8]
 8078af6:	6978      	ldr	r0, [r7, #20]
 8078af8:	f7ff ff8e 	bl	8078a18 <NVIC_EncodePriority>
 8078afc:	4602      	mov	r2, r0
 8078afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8078b02:	4611      	mov	r1, r2
 8078b04:	4618      	mov	r0, r3
 8078b06:	f7ff ff5d 	bl	80789c4 <__NVIC_SetPriority>
}
 8078b0a:	bf00      	nop
 8078b0c:	3718      	adds	r7, #24
 8078b0e:	46bd      	mov	sp, r7
 8078b10:	bd80      	pop	{r7, pc}

08078b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8078b12:	b580      	push	{r7, lr}
 8078b14:	b082      	sub	sp, #8
 8078b16:	af00      	add	r7, sp, #0
 8078b18:	4603      	mov	r3, r0
 8078b1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8078b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8078b20:	4618      	mov	r0, r3
 8078b22:	f7ff ff31 	bl	8078988 <__NVIC_EnableIRQ>
}
 8078b26:	bf00      	nop
 8078b28:	3708      	adds	r7, #8
 8078b2a:	46bd      	mov	sp, r7
 8078b2c:	bd80      	pop	{r7, pc}

08078b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8078b2e:	b580      	push	{r7, lr}
 8078b30:	b082      	sub	sp, #8
 8078b32:	af00      	add	r7, sp, #0
 8078b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8078b36:	6878      	ldr	r0, [r7, #4]
 8078b38:	f7ff ffa2 	bl	8078a80 <SysTick_Config>
 8078b3c:	4603      	mov	r3, r0
}
 8078b3e:	4618      	mov	r0, r3
 8078b40:	3708      	adds	r7, #8
 8078b42:	46bd      	mov	sp, r7
 8078b44:	bd80      	pop	{r7, pc}
	...

08078b48 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8078b48:	b580      	push	{r7, lr}
 8078b4a:	b086      	sub	sp, #24
 8078b4c:	af00      	add	r7, sp, #0
 8078b4e:	60f8      	str	r0, [r7, #12]
 8078b50:	60b9      	str	r1, [r7, #8]
 8078b52:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8078b56:	2301      	movs	r3, #1
 8078b58:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8078b5a:	4b23      	ldr	r3, [pc, #140]	; (8078be8 <HAL_FLASH_Program+0xa0>)
 8078b5c:	7e1b      	ldrb	r3, [r3, #24]
 8078b5e:	2b01      	cmp	r3, #1
 8078b60:	d101      	bne.n	8078b66 <HAL_FLASH_Program+0x1e>
 8078b62:	2302      	movs	r3, #2
 8078b64:	e03b      	b.n	8078bde <HAL_FLASH_Program+0x96>
 8078b66:	4b20      	ldr	r3, [pc, #128]	; (8078be8 <HAL_FLASH_Program+0xa0>)
 8078b68:	2201      	movs	r2, #1
 8078b6a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8078b6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8078b70:	f000 f870 	bl	8078c54 <FLASH_WaitForLastOperation>
 8078b74:	4603      	mov	r3, r0
 8078b76:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8078b78:	7dfb      	ldrb	r3, [r7, #23]
 8078b7a:	2b00      	cmp	r3, #0
 8078b7c:	d12b      	bne.n	8078bd6 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8078b7e:	68fb      	ldr	r3, [r7, #12]
 8078b80:	2b00      	cmp	r3, #0
 8078b82:	d105      	bne.n	8078b90 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8078b84:	783b      	ldrb	r3, [r7, #0]
 8078b86:	4619      	mov	r1, r3
 8078b88:	68b8      	ldr	r0, [r7, #8]
 8078b8a:	f000 f91b 	bl	8078dc4 <FLASH_Program_Byte>
 8078b8e:	e016      	b.n	8078bbe <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8078b90:	68fb      	ldr	r3, [r7, #12]
 8078b92:	2b01      	cmp	r3, #1
 8078b94:	d105      	bne.n	8078ba2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8078b96:	883b      	ldrh	r3, [r7, #0]
 8078b98:	4619      	mov	r1, r3
 8078b9a:	68b8      	ldr	r0, [r7, #8]
 8078b9c:	f000 f8ee 	bl	8078d7c <FLASH_Program_HalfWord>
 8078ba0:	e00d      	b.n	8078bbe <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8078ba2:	68fb      	ldr	r3, [r7, #12]
 8078ba4:	2b02      	cmp	r3, #2
 8078ba6:	d105      	bne.n	8078bb4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8078ba8:	683b      	ldr	r3, [r7, #0]
 8078baa:	4619      	mov	r1, r3
 8078bac:	68b8      	ldr	r0, [r7, #8]
 8078bae:	f000 f8c3 	bl	8078d38 <FLASH_Program_Word>
 8078bb2:	e004      	b.n	8078bbe <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8078bb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8078bb8:	68b8      	ldr	r0, [r7, #8]
 8078bba:	f000 f88b 	bl	8078cd4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8078bbe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8078bc2:	f000 f847 	bl	8078c54 <FLASH_WaitForLastOperation>
 8078bc6:	4603      	mov	r3, r0
 8078bc8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8078bca:	4b08      	ldr	r3, [pc, #32]	; (8078bec <HAL_FLASH_Program+0xa4>)
 8078bcc:	691b      	ldr	r3, [r3, #16]
 8078bce:	4a07      	ldr	r2, [pc, #28]	; (8078bec <HAL_FLASH_Program+0xa4>)
 8078bd0:	f023 0301 	bic.w	r3, r3, #1
 8078bd4:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8078bd6:	4b04      	ldr	r3, [pc, #16]	; (8078be8 <HAL_FLASH_Program+0xa0>)
 8078bd8:	2200      	movs	r2, #0
 8078bda:	761a      	strb	r2, [r3, #24]
  
  return status;
 8078bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8078bde:	4618      	mov	r0, r3
 8078be0:	3718      	adds	r7, #24
 8078be2:	46bd      	mov	sp, r7
 8078be4:	bd80      	pop	{r7, pc}
 8078be6:	bf00      	nop
 8078be8:	200000fc 	.word	0x200000fc
 8078bec:	40023c00 	.word	0x40023c00

08078bf0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8078bf0:	b480      	push	{r7}
 8078bf2:	b083      	sub	sp, #12
 8078bf4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8078bf6:	2300      	movs	r3, #0
 8078bf8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8078bfa:	4b0b      	ldr	r3, [pc, #44]	; (8078c28 <HAL_FLASH_Unlock+0x38>)
 8078bfc:	691b      	ldr	r3, [r3, #16]
 8078bfe:	2b00      	cmp	r3, #0
 8078c00:	da0b      	bge.n	8078c1a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8078c02:	4b09      	ldr	r3, [pc, #36]	; (8078c28 <HAL_FLASH_Unlock+0x38>)
 8078c04:	4a09      	ldr	r2, [pc, #36]	; (8078c2c <HAL_FLASH_Unlock+0x3c>)
 8078c06:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8078c08:	4b07      	ldr	r3, [pc, #28]	; (8078c28 <HAL_FLASH_Unlock+0x38>)
 8078c0a:	4a09      	ldr	r2, [pc, #36]	; (8078c30 <HAL_FLASH_Unlock+0x40>)
 8078c0c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8078c0e:	4b06      	ldr	r3, [pc, #24]	; (8078c28 <HAL_FLASH_Unlock+0x38>)
 8078c10:	691b      	ldr	r3, [r3, #16]
 8078c12:	2b00      	cmp	r3, #0
 8078c14:	da01      	bge.n	8078c1a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8078c16:	2301      	movs	r3, #1
 8078c18:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8078c1a:	79fb      	ldrb	r3, [r7, #7]
}
 8078c1c:	4618      	mov	r0, r3
 8078c1e:	370c      	adds	r7, #12
 8078c20:	46bd      	mov	sp, r7
 8078c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078c26:	4770      	bx	lr
 8078c28:	40023c00 	.word	0x40023c00
 8078c2c:	45670123 	.word	0x45670123
 8078c30:	cdef89ab 	.word	0xcdef89ab

08078c34 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8078c34:	b480      	push	{r7}
 8078c36:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8078c38:	4b05      	ldr	r3, [pc, #20]	; (8078c50 <HAL_FLASH_Lock+0x1c>)
 8078c3a:	691b      	ldr	r3, [r3, #16]
 8078c3c:	4a04      	ldr	r2, [pc, #16]	; (8078c50 <HAL_FLASH_Lock+0x1c>)
 8078c3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8078c42:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8078c44:	2300      	movs	r3, #0
}
 8078c46:	4618      	mov	r0, r3
 8078c48:	46bd      	mov	sp, r7
 8078c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078c4e:	4770      	bx	lr
 8078c50:	40023c00 	.word	0x40023c00

08078c54 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8078c54:	b580      	push	{r7, lr}
 8078c56:	b084      	sub	sp, #16
 8078c58:	af00      	add	r7, sp, #0
 8078c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8078c5c:	2300      	movs	r3, #0
 8078c5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8078c60:	4b1a      	ldr	r3, [pc, #104]	; (8078ccc <FLASH_WaitForLastOperation+0x78>)
 8078c62:	2200      	movs	r2, #0
 8078c64:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8078c66:	f7ff fe2d 	bl	80788c4 <HAL_GetTick>
 8078c6a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8078c6c:	e010      	b.n	8078c90 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8078c6e:	687b      	ldr	r3, [r7, #4]
 8078c70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8078c74:	d00c      	beq.n	8078c90 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8078c76:	687b      	ldr	r3, [r7, #4]
 8078c78:	2b00      	cmp	r3, #0
 8078c7a:	d007      	beq.n	8078c8c <FLASH_WaitForLastOperation+0x38>
 8078c7c:	f7ff fe22 	bl	80788c4 <HAL_GetTick>
 8078c80:	4602      	mov	r2, r0
 8078c82:	68fb      	ldr	r3, [r7, #12]
 8078c84:	1ad3      	subs	r3, r2, r3
 8078c86:	687a      	ldr	r2, [r7, #4]
 8078c88:	429a      	cmp	r2, r3
 8078c8a:	d201      	bcs.n	8078c90 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8078c8c:	2303      	movs	r3, #3
 8078c8e:	e019      	b.n	8078cc4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8078c90:	4b0f      	ldr	r3, [pc, #60]	; (8078cd0 <FLASH_WaitForLastOperation+0x7c>)
 8078c92:	68db      	ldr	r3, [r3, #12]
 8078c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8078c98:	2b00      	cmp	r3, #0
 8078c9a:	d1e8      	bne.n	8078c6e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8078c9c:	4b0c      	ldr	r3, [pc, #48]	; (8078cd0 <FLASH_WaitForLastOperation+0x7c>)
 8078c9e:	68db      	ldr	r3, [r3, #12]
 8078ca0:	f003 0301 	and.w	r3, r3, #1
 8078ca4:	2b00      	cmp	r3, #0
 8078ca6:	d002      	beq.n	8078cae <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8078ca8:	4b09      	ldr	r3, [pc, #36]	; (8078cd0 <FLASH_WaitForLastOperation+0x7c>)
 8078caa:	2201      	movs	r2, #1
 8078cac:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8078cae:	4b08      	ldr	r3, [pc, #32]	; (8078cd0 <FLASH_WaitForLastOperation+0x7c>)
 8078cb0:	68db      	ldr	r3, [r3, #12]
 8078cb2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8078cb6:	2b00      	cmp	r3, #0
 8078cb8:	d003      	beq.n	8078cc2 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8078cba:	f000 f8a5 	bl	8078e08 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8078cbe:	2301      	movs	r3, #1
 8078cc0:	e000      	b.n	8078cc4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8078cc2:	2300      	movs	r3, #0
  
}  
 8078cc4:	4618      	mov	r0, r3
 8078cc6:	3710      	adds	r7, #16
 8078cc8:	46bd      	mov	sp, r7
 8078cca:	bd80      	pop	{r7, pc}
 8078ccc:	200000fc 	.word	0x200000fc
 8078cd0:	40023c00 	.word	0x40023c00

08078cd4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8078cd4:	b480      	push	{r7}
 8078cd6:	b085      	sub	sp, #20
 8078cd8:	af00      	add	r7, sp, #0
 8078cda:	60f8      	str	r0, [r7, #12]
 8078cdc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8078ce0:	4b14      	ldr	r3, [pc, #80]	; (8078d34 <FLASH_Program_DoubleWord+0x60>)
 8078ce2:	691b      	ldr	r3, [r3, #16]
 8078ce4:	4a13      	ldr	r2, [pc, #76]	; (8078d34 <FLASH_Program_DoubleWord+0x60>)
 8078ce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8078cea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8078cec:	4b11      	ldr	r3, [pc, #68]	; (8078d34 <FLASH_Program_DoubleWord+0x60>)
 8078cee:	691b      	ldr	r3, [r3, #16]
 8078cf0:	4a10      	ldr	r2, [pc, #64]	; (8078d34 <FLASH_Program_DoubleWord+0x60>)
 8078cf2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8078cf6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8078cf8:	4b0e      	ldr	r3, [pc, #56]	; (8078d34 <FLASH_Program_DoubleWord+0x60>)
 8078cfa:	691b      	ldr	r3, [r3, #16]
 8078cfc:	4a0d      	ldr	r2, [pc, #52]	; (8078d34 <FLASH_Program_DoubleWord+0x60>)
 8078cfe:	f043 0301 	orr.w	r3, r3, #1
 8078d02:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8078d04:	68fb      	ldr	r3, [r7, #12]
 8078d06:	683a      	ldr	r2, [r7, #0]
 8078d08:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8078d0a:	f3bf 8f6f 	isb	sy
}
 8078d0e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8078d10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8078d14:	f04f 0200 	mov.w	r2, #0
 8078d18:	f04f 0300 	mov.w	r3, #0
 8078d1c:	000a      	movs	r2, r1
 8078d1e:	2300      	movs	r3, #0
 8078d20:	68f9      	ldr	r1, [r7, #12]
 8078d22:	3104      	adds	r1, #4
 8078d24:	4613      	mov	r3, r2
 8078d26:	600b      	str	r3, [r1, #0]
}
 8078d28:	bf00      	nop
 8078d2a:	3714      	adds	r7, #20
 8078d2c:	46bd      	mov	sp, r7
 8078d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078d32:	4770      	bx	lr
 8078d34:	40023c00 	.word	0x40023c00

08078d38 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8078d38:	b480      	push	{r7}
 8078d3a:	b083      	sub	sp, #12
 8078d3c:	af00      	add	r7, sp, #0
 8078d3e:	6078      	str	r0, [r7, #4]
 8078d40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8078d42:	4b0d      	ldr	r3, [pc, #52]	; (8078d78 <FLASH_Program_Word+0x40>)
 8078d44:	691b      	ldr	r3, [r3, #16]
 8078d46:	4a0c      	ldr	r2, [pc, #48]	; (8078d78 <FLASH_Program_Word+0x40>)
 8078d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8078d4c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8078d4e:	4b0a      	ldr	r3, [pc, #40]	; (8078d78 <FLASH_Program_Word+0x40>)
 8078d50:	691b      	ldr	r3, [r3, #16]
 8078d52:	4a09      	ldr	r2, [pc, #36]	; (8078d78 <FLASH_Program_Word+0x40>)
 8078d54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8078d58:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8078d5a:	4b07      	ldr	r3, [pc, #28]	; (8078d78 <FLASH_Program_Word+0x40>)
 8078d5c:	691b      	ldr	r3, [r3, #16]
 8078d5e:	4a06      	ldr	r2, [pc, #24]	; (8078d78 <FLASH_Program_Word+0x40>)
 8078d60:	f043 0301 	orr.w	r3, r3, #1
 8078d64:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8078d66:	687b      	ldr	r3, [r7, #4]
 8078d68:	683a      	ldr	r2, [r7, #0]
 8078d6a:	601a      	str	r2, [r3, #0]
}
 8078d6c:	bf00      	nop
 8078d6e:	370c      	adds	r7, #12
 8078d70:	46bd      	mov	sp, r7
 8078d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078d76:	4770      	bx	lr
 8078d78:	40023c00 	.word	0x40023c00

08078d7c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8078d7c:	b480      	push	{r7}
 8078d7e:	b083      	sub	sp, #12
 8078d80:	af00      	add	r7, sp, #0
 8078d82:	6078      	str	r0, [r7, #4]
 8078d84:	460b      	mov	r3, r1
 8078d86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8078d88:	4b0d      	ldr	r3, [pc, #52]	; (8078dc0 <FLASH_Program_HalfWord+0x44>)
 8078d8a:	691b      	ldr	r3, [r3, #16]
 8078d8c:	4a0c      	ldr	r2, [pc, #48]	; (8078dc0 <FLASH_Program_HalfWord+0x44>)
 8078d8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8078d92:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8078d94:	4b0a      	ldr	r3, [pc, #40]	; (8078dc0 <FLASH_Program_HalfWord+0x44>)
 8078d96:	691b      	ldr	r3, [r3, #16]
 8078d98:	4a09      	ldr	r2, [pc, #36]	; (8078dc0 <FLASH_Program_HalfWord+0x44>)
 8078d9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8078d9e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8078da0:	4b07      	ldr	r3, [pc, #28]	; (8078dc0 <FLASH_Program_HalfWord+0x44>)
 8078da2:	691b      	ldr	r3, [r3, #16]
 8078da4:	4a06      	ldr	r2, [pc, #24]	; (8078dc0 <FLASH_Program_HalfWord+0x44>)
 8078da6:	f043 0301 	orr.w	r3, r3, #1
 8078daa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8078dac:	687b      	ldr	r3, [r7, #4]
 8078dae:	887a      	ldrh	r2, [r7, #2]
 8078db0:	801a      	strh	r2, [r3, #0]
}
 8078db2:	bf00      	nop
 8078db4:	370c      	adds	r7, #12
 8078db6:	46bd      	mov	sp, r7
 8078db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078dbc:	4770      	bx	lr
 8078dbe:	bf00      	nop
 8078dc0:	40023c00 	.word	0x40023c00

08078dc4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8078dc4:	b480      	push	{r7}
 8078dc6:	b083      	sub	sp, #12
 8078dc8:	af00      	add	r7, sp, #0
 8078dca:	6078      	str	r0, [r7, #4]
 8078dcc:	460b      	mov	r3, r1
 8078dce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8078dd0:	4b0c      	ldr	r3, [pc, #48]	; (8078e04 <FLASH_Program_Byte+0x40>)
 8078dd2:	691b      	ldr	r3, [r3, #16]
 8078dd4:	4a0b      	ldr	r2, [pc, #44]	; (8078e04 <FLASH_Program_Byte+0x40>)
 8078dd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8078dda:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8078ddc:	4b09      	ldr	r3, [pc, #36]	; (8078e04 <FLASH_Program_Byte+0x40>)
 8078dde:	4a09      	ldr	r2, [pc, #36]	; (8078e04 <FLASH_Program_Byte+0x40>)
 8078de0:	691b      	ldr	r3, [r3, #16]
 8078de2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8078de4:	4b07      	ldr	r3, [pc, #28]	; (8078e04 <FLASH_Program_Byte+0x40>)
 8078de6:	691b      	ldr	r3, [r3, #16]
 8078de8:	4a06      	ldr	r2, [pc, #24]	; (8078e04 <FLASH_Program_Byte+0x40>)
 8078dea:	f043 0301 	orr.w	r3, r3, #1
 8078dee:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8078df0:	687b      	ldr	r3, [r7, #4]
 8078df2:	78fa      	ldrb	r2, [r7, #3]
 8078df4:	701a      	strb	r2, [r3, #0]
}
 8078df6:	bf00      	nop
 8078df8:	370c      	adds	r7, #12
 8078dfa:	46bd      	mov	sp, r7
 8078dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078e00:	4770      	bx	lr
 8078e02:	bf00      	nop
 8078e04:	40023c00 	.word	0x40023c00

08078e08 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8078e08:	b480      	push	{r7}
 8078e0a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8078e0c:	4b2f      	ldr	r3, [pc, #188]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e0e:	68db      	ldr	r3, [r3, #12]
 8078e10:	f003 0310 	and.w	r3, r3, #16
 8078e14:	2b00      	cmp	r3, #0
 8078e16:	d008      	beq.n	8078e2a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8078e18:	4b2d      	ldr	r3, [pc, #180]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e1a:	69db      	ldr	r3, [r3, #28]
 8078e1c:	f043 0310 	orr.w	r3, r3, #16
 8078e20:	4a2b      	ldr	r2, [pc, #172]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e22:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8078e24:	4b29      	ldr	r3, [pc, #164]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e26:	2210      	movs	r2, #16
 8078e28:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8078e2a:	4b28      	ldr	r3, [pc, #160]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e2c:	68db      	ldr	r3, [r3, #12]
 8078e2e:	f003 0320 	and.w	r3, r3, #32
 8078e32:	2b00      	cmp	r3, #0
 8078e34:	d008      	beq.n	8078e48 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8078e36:	4b26      	ldr	r3, [pc, #152]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e38:	69db      	ldr	r3, [r3, #28]
 8078e3a:	f043 0308 	orr.w	r3, r3, #8
 8078e3e:	4a24      	ldr	r2, [pc, #144]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e40:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8078e42:	4b22      	ldr	r3, [pc, #136]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e44:	2220      	movs	r2, #32
 8078e46:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8078e48:	4b20      	ldr	r3, [pc, #128]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e4a:	68db      	ldr	r3, [r3, #12]
 8078e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8078e50:	2b00      	cmp	r3, #0
 8078e52:	d008      	beq.n	8078e66 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8078e54:	4b1e      	ldr	r3, [pc, #120]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e56:	69db      	ldr	r3, [r3, #28]
 8078e58:	f043 0304 	orr.w	r3, r3, #4
 8078e5c:	4a1c      	ldr	r2, [pc, #112]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e5e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8078e60:	4b1a      	ldr	r3, [pc, #104]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e62:	2240      	movs	r2, #64	; 0x40
 8078e64:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8078e66:	4b19      	ldr	r3, [pc, #100]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e68:	68db      	ldr	r3, [r3, #12]
 8078e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8078e6e:	2b00      	cmp	r3, #0
 8078e70:	d008      	beq.n	8078e84 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8078e72:	4b17      	ldr	r3, [pc, #92]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e74:	69db      	ldr	r3, [r3, #28]
 8078e76:	f043 0302 	orr.w	r3, r3, #2
 8078e7a:	4a15      	ldr	r2, [pc, #84]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e7c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8078e7e:	4b13      	ldr	r3, [pc, #76]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e80:	2280      	movs	r2, #128	; 0x80
 8078e82:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8078e84:	4b11      	ldr	r3, [pc, #68]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e86:	68db      	ldr	r3, [r3, #12]
 8078e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8078e8c:	2b00      	cmp	r3, #0
 8078e8e:	d009      	beq.n	8078ea4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8078e90:	4b0f      	ldr	r3, [pc, #60]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e92:	69db      	ldr	r3, [r3, #28]
 8078e94:	f043 0301 	orr.w	r3, r3, #1
 8078e98:	4a0d      	ldr	r2, [pc, #52]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078e9a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8078e9c:	4b0b      	ldr	r3, [pc, #44]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078e9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8078ea2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8078ea4:	4b09      	ldr	r3, [pc, #36]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078ea6:	68db      	ldr	r3, [r3, #12]
 8078ea8:	f003 0302 	and.w	r3, r3, #2
 8078eac:	2b00      	cmp	r3, #0
 8078eae:	d008      	beq.n	8078ec2 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8078eb0:	4b07      	ldr	r3, [pc, #28]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078eb2:	69db      	ldr	r3, [r3, #28]
 8078eb4:	f043 0320 	orr.w	r3, r3, #32
 8078eb8:	4a05      	ldr	r2, [pc, #20]	; (8078ed0 <FLASH_SetErrorCode+0xc8>)
 8078eba:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8078ebc:	4b03      	ldr	r3, [pc, #12]	; (8078ecc <FLASH_SetErrorCode+0xc4>)
 8078ebe:	2202      	movs	r2, #2
 8078ec0:	60da      	str	r2, [r3, #12]
  }
}
 8078ec2:	bf00      	nop
 8078ec4:	46bd      	mov	sp, r7
 8078ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078eca:	4770      	bx	lr
 8078ecc:	40023c00 	.word	0x40023c00
 8078ed0:	200000fc 	.word	0x200000fc

08078ed4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8078ed4:	b580      	push	{r7, lr}
 8078ed6:	b084      	sub	sp, #16
 8078ed8:	af00      	add	r7, sp, #0
 8078eda:	6078      	str	r0, [r7, #4]
 8078edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8078ede:	2301      	movs	r3, #1
 8078ee0:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8078ee2:	2300      	movs	r3, #0
 8078ee4:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8078ee6:	4b31      	ldr	r3, [pc, #196]	; (8078fac <HAL_FLASHEx_Erase+0xd8>)
 8078ee8:	7e1b      	ldrb	r3, [r3, #24]
 8078eea:	2b01      	cmp	r3, #1
 8078eec:	d101      	bne.n	8078ef2 <HAL_FLASHEx_Erase+0x1e>
 8078eee:	2302      	movs	r3, #2
 8078ef0:	e058      	b.n	8078fa4 <HAL_FLASHEx_Erase+0xd0>
 8078ef2:	4b2e      	ldr	r3, [pc, #184]	; (8078fac <HAL_FLASHEx_Erase+0xd8>)
 8078ef4:	2201      	movs	r2, #1
 8078ef6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8078ef8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8078efc:	f7ff feaa 	bl	8078c54 <FLASH_WaitForLastOperation>
 8078f00:	4603      	mov	r3, r0
 8078f02:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8078f04:	7bfb      	ldrb	r3, [r7, #15]
 8078f06:	2b00      	cmp	r3, #0
 8078f08:	d148      	bne.n	8078f9c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8078f0a:	683b      	ldr	r3, [r7, #0]
 8078f0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8078f10:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8078f12:	687b      	ldr	r3, [r7, #4]
 8078f14:	681b      	ldr	r3, [r3, #0]
 8078f16:	2b01      	cmp	r3, #1
 8078f18:	d115      	bne.n	8078f46 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8078f1a:	687b      	ldr	r3, [r7, #4]
 8078f1c:	691b      	ldr	r3, [r3, #16]
 8078f1e:	b2da      	uxtb	r2, r3
 8078f20:	687b      	ldr	r3, [r7, #4]
 8078f22:	685b      	ldr	r3, [r3, #4]
 8078f24:	4619      	mov	r1, r3
 8078f26:	4610      	mov	r0, r2
 8078f28:	f000 f844 	bl	8078fb4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8078f2c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8078f30:	f7ff fe90 	bl	8078c54 <FLASH_WaitForLastOperation>
 8078f34:	4603      	mov	r3, r0
 8078f36:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8078f38:	4b1d      	ldr	r3, [pc, #116]	; (8078fb0 <HAL_FLASHEx_Erase+0xdc>)
 8078f3a:	691b      	ldr	r3, [r3, #16]
 8078f3c:	4a1c      	ldr	r2, [pc, #112]	; (8078fb0 <HAL_FLASHEx_Erase+0xdc>)
 8078f3e:	f023 0304 	bic.w	r3, r3, #4
 8078f42:	6113      	str	r3, [r2, #16]
 8078f44:	e028      	b.n	8078f98 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8078f46:	687b      	ldr	r3, [r7, #4]
 8078f48:	689b      	ldr	r3, [r3, #8]
 8078f4a:	60bb      	str	r3, [r7, #8]
 8078f4c:	e01c      	b.n	8078f88 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8078f4e:	687b      	ldr	r3, [r7, #4]
 8078f50:	691b      	ldr	r3, [r3, #16]
 8078f52:	b2db      	uxtb	r3, r3
 8078f54:	4619      	mov	r1, r3
 8078f56:	68b8      	ldr	r0, [r7, #8]
 8078f58:	f000 f850 	bl	8078ffc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8078f5c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8078f60:	f7ff fe78 	bl	8078c54 <FLASH_WaitForLastOperation>
 8078f64:	4603      	mov	r3, r0
 8078f66:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8078f68:	4b11      	ldr	r3, [pc, #68]	; (8078fb0 <HAL_FLASHEx_Erase+0xdc>)
 8078f6a:	691b      	ldr	r3, [r3, #16]
 8078f6c:	4a10      	ldr	r2, [pc, #64]	; (8078fb0 <HAL_FLASHEx_Erase+0xdc>)
 8078f6e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8078f72:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8078f74:	7bfb      	ldrb	r3, [r7, #15]
 8078f76:	2b00      	cmp	r3, #0
 8078f78:	d003      	beq.n	8078f82 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8078f7a:	683b      	ldr	r3, [r7, #0]
 8078f7c:	68ba      	ldr	r2, [r7, #8]
 8078f7e:	601a      	str	r2, [r3, #0]
          break;
 8078f80:	e00a      	b.n	8078f98 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8078f82:	68bb      	ldr	r3, [r7, #8]
 8078f84:	3301      	adds	r3, #1
 8078f86:	60bb      	str	r3, [r7, #8]
 8078f88:	687b      	ldr	r3, [r7, #4]
 8078f8a:	68da      	ldr	r2, [r3, #12]
 8078f8c:	687b      	ldr	r3, [r7, #4]
 8078f8e:	689b      	ldr	r3, [r3, #8]
 8078f90:	4413      	add	r3, r2
 8078f92:	68ba      	ldr	r2, [r7, #8]
 8078f94:	429a      	cmp	r2, r3
 8078f96:	d3da      	bcc.n	8078f4e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8078f98:	f000 f878 	bl	807908c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8078f9c:	4b03      	ldr	r3, [pc, #12]	; (8078fac <HAL_FLASHEx_Erase+0xd8>)
 8078f9e:	2200      	movs	r2, #0
 8078fa0:	761a      	strb	r2, [r3, #24]

  return status;
 8078fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8078fa4:	4618      	mov	r0, r3
 8078fa6:	3710      	adds	r7, #16
 8078fa8:	46bd      	mov	sp, r7
 8078faa:	bd80      	pop	{r7, pc}
 8078fac:	200000fc 	.word	0x200000fc
 8078fb0:	40023c00 	.word	0x40023c00

08078fb4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8078fb4:	b480      	push	{r7}
 8078fb6:	b083      	sub	sp, #12
 8078fb8:	af00      	add	r7, sp, #0
 8078fba:	4603      	mov	r3, r0
 8078fbc:	6039      	str	r1, [r7, #0]
 8078fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8078fc0:	4b0d      	ldr	r3, [pc, #52]	; (8078ff8 <FLASH_MassErase+0x44>)
 8078fc2:	691b      	ldr	r3, [r3, #16]
 8078fc4:	4a0c      	ldr	r2, [pc, #48]	; (8078ff8 <FLASH_MassErase+0x44>)
 8078fc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8078fca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8078fcc:	4b0a      	ldr	r3, [pc, #40]	; (8078ff8 <FLASH_MassErase+0x44>)
 8078fce:	691b      	ldr	r3, [r3, #16]
 8078fd0:	4a09      	ldr	r2, [pc, #36]	; (8078ff8 <FLASH_MassErase+0x44>)
 8078fd2:	f043 0304 	orr.w	r3, r3, #4
 8078fd6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8078fd8:	4b07      	ldr	r3, [pc, #28]	; (8078ff8 <FLASH_MassErase+0x44>)
 8078fda:	691a      	ldr	r2, [r3, #16]
 8078fdc:	79fb      	ldrb	r3, [r7, #7]
 8078fde:	021b      	lsls	r3, r3, #8
 8078fe0:	4313      	orrs	r3, r2
 8078fe2:	4a05      	ldr	r2, [pc, #20]	; (8078ff8 <FLASH_MassErase+0x44>)
 8078fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8078fe8:	6113      	str	r3, [r2, #16]
}
 8078fea:	bf00      	nop
 8078fec:	370c      	adds	r7, #12
 8078fee:	46bd      	mov	sp, r7
 8078ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8078ff4:	4770      	bx	lr
 8078ff6:	bf00      	nop
 8078ff8:	40023c00 	.word	0x40023c00

08078ffc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8078ffc:	b480      	push	{r7}
 8078ffe:	b085      	sub	sp, #20
 8079000:	af00      	add	r7, sp, #0
 8079002:	6078      	str	r0, [r7, #4]
 8079004:	460b      	mov	r3, r1
 8079006:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8079008:	2300      	movs	r3, #0
 807900a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 807900c:	78fb      	ldrb	r3, [r7, #3]
 807900e:	2b00      	cmp	r3, #0
 8079010:	d102      	bne.n	8079018 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8079012:	2300      	movs	r3, #0
 8079014:	60fb      	str	r3, [r7, #12]
 8079016:	e010      	b.n	807903a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8079018:	78fb      	ldrb	r3, [r7, #3]
 807901a:	2b01      	cmp	r3, #1
 807901c:	d103      	bne.n	8079026 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 807901e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8079022:	60fb      	str	r3, [r7, #12]
 8079024:	e009      	b.n	807903a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8079026:	78fb      	ldrb	r3, [r7, #3]
 8079028:	2b02      	cmp	r3, #2
 807902a:	d103      	bne.n	8079034 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 807902c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8079030:	60fb      	str	r3, [r7, #12]
 8079032:	e002      	b.n	807903a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8079034:	f44f 7340 	mov.w	r3, #768	; 0x300
 8079038:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 807903a:	4b13      	ldr	r3, [pc, #76]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 807903c:	691b      	ldr	r3, [r3, #16]
 807903e:	4a12      	ldr	r2, [pc, #72]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 8079040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8079044:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8079046:	4b10      	ldr	r3, [pc, #64]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 8079048:	691a      	ldr	r2, [r3, #16]
 807904a:	490f      	ldr	r1, [pc, #60]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 807904c:	68fb      	ldr	r3, [r7, #12]
 807904e:	4313      	orrs	r3, r2
 8079050:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8079052:	4b0d      	ldr	r3, [pc, #52]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 8079054:	691b      	ldr	r3, [r3, #16]
 8079056:	4a0c      	ldr	r2, [pc, #48]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 8079058:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 807905c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 807905e:	4b0a      	ldr	r3, [pc, #40]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 8079060:	691a      	ldr	r2, [r3, #16]
 8079062:	687b      	ldr	r3, [r7, #4]
 8079064:	00db      	lsls	r3, r3, #3
 8079066:	4313      	orrs	r3, r2
 8079068:	4a07      	ldr	r2, [pc, #28]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 807906a:	f043 0302 	orr.w	r3, r3, #2
 807906e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8079070:	4b05      	ldr	r3, [pc, #20]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 8079072:	691b      	ldr	r3, [r3, #16]
 8079074:	4a04      	ldr	r2, [pc, #16]	; (8079088 <FLASH_Erase_Sector+0x8c>)
 8079076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 807907a:	6113      	str	r3, [r2, #16]
}
 807907c:	bf00      	nop
 807907e:	3714      	adds	r7, #20
 8079080:	46bd      	mov	sp, r7
 8079082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8079086:	4770      	bx	lr
 8079088:	40023c00 	.word	0x40023c00

0807908c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 807908c:	b480      	push	{r7}
 807908e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8079090:	4b20      	ldr	r3, [pc, #128]	; (8079114 <FLASH_FlushCaches+0x88>)
 8079092:	681b      	ldr	r3, [r3, #0]
 8079094:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8079098:	2b00      	cmp	r3, #0
 807909a:	d017      	beq.n	80790cc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 807909c:	4b1d      	ldr	r3, [pc, #116]	; (8079114 <FLASH_FlushCaches+0x88>)
 807909e:	681b      	ldr	r3, [r3, #0]
 80790a0:	4a1c      	ldr	r2, [pc, #112]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790a2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80790a6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80790a8:	4b1a      	ldr	r3, [pc, #104]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790aa:	681b      	ldr	r3, [r3, #0]
 80790ac:	4a19      	ldr	r2, [pc, #100]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80790b2:	6013      	str	r3, [r2, #0]
 80790b4:	4b17      	ldr	r3, [pc, #92]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790b6:	681b      	ldr	r3, [r3, #0]
 80790b8:	4a16      	ldr	r2, [pc, #88]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80790be:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80790c0:	4b14      	ldr	r3, [pc, #80]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790c2:	681b      	ldr	r3, [r3, #0]
 80790c4:	4a13      	ldr	r2, [pc, #76]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80790ca:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80790cc:	4b11      	ldr	r3, [pc, #68]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790ce:	681b      	ldr	r3, [r3, #0]
 80790d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80790d4:	2b00      	cmp	r3, #0
 80790d6:	d017      	beq.n	8079108 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80790d8:	4b0e      	ldr	r3, [pc, #56]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790da:	681b      	ldr	r3, [r3, #0]
 80790dc:	4a0d      	ldr	r2, [pc, #52]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80790e2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80790e4:	4b0b      	ldr	r3, [pc, #44]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790e6:	681b      	ldr	r3, [r3, #0]
 80790e8:	4a0a      	ldr	r2, [pc, #40]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80790ee:	6013      	str	r3, [r2, #0]
 80790f0:	4b08      	ldr	r3, [pc, #32]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790f2:	681b      	ldr	r3, [r3, #0]
 80790f4:	4a07      	ldr	r2, [pc, #28]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80790fa:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80790fc:	4b05      	ldr	r3, [pc, #20]	; (8079114 <FLASH_FlushCaches+0x88>)
 80790fe:	681b      	ldr	r3, [r3, #0]
 8079100:	4a04      	ldr	r2, [pc, #16]	; (8079114 <FLASH_FlushCaches+0x88>)
 8079102:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8079106:	6013      	str	r3, [r2, #0]
  }
}
 8079108:	bf00      	nop
 807910a:	46bd      	mov	sp, r7
 807910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8079110:	4770      	bx	lr
 8079112:	bf00      	nop
 8079114:	40023c00 	.word	0x40023c00

08079118 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8079118:	b480      	push	{r7}
 807911a:	b089      	sub	sp, #36	; 0x24
 807911c:	af00      	add	r7, sp, #0
 807911e:	6078      	str	r0, [r7, #4]
 8079120:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8079122:	2300      	movs	r3, #0
 8079124:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8079126:	2300      	movs	r3, #0
 8079128:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 807912a:	2300      	movs	r3, #0
 807912c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 807912e:	2300      	movs	r3, #0
 8079130:	61fb      	str	r3, [r7, #28]
 8079132:	e159      	b.n	80793e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8079134:	2201      	movs	r2, #1
 8079136:	69fb      	ldr	r3, [r7, #28]
 8079138:	fa02 f303 	lsl.w	r3, r2, r3
 807913c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 807913e:	683b      	ldr	r3, [r7, #0]
 8079140:	681b      	ldr	r3, [r3, #0]
 8079142:	697a      	ldr	r2, [r7, #20]
 8079144:	4013      	ands	r3, r2
 8079146:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8079148:	693a      	ldr	r2, [r7, #16]
 807914a:	697b      	ldr	r3, [r7, #20]
 807914c:	429a      	cmp	r2, r3
 807914e:	f040 8148 	bne.w	80793e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8079152:	683b      	ldr	r3, [r7, #0]
 8079154:	685b      	ldr	r3, [r3, #4]
 8079156:	f003 0303 	and.w	r3, r3, #3
 807915a:	2b01      	cmp	r3, #1
 807915c:	d005      	beq.n	807916a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 807915e:	683b      	ldr	r3, [r7, #0]
 8079160:	685b      	ldr	r3, [r3, #4]
 8079162:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8079166:	2b02      	cmp	r3, #2
 8079168:	d130      	bne.n	80791cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 807916a:	687b      	ldr	r3, [r7, #4]
 807916c:	689b      	ldr	r3, [r3, #8]
 807916e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8079170:	69fb      	ldr	r3, [r7, #28]
 8079172:	005b      	lsls	r3, r3, #1
 8079174:	2203      	movs	r2, #3
 8079176:	fa02 f303 	lsl.w	r3, r2, r3
 807917a:	43db      	mvns	r3, r3
 807917c:	69ba      	ldr	r2, [r7, #24]
 807917e:	4013      	ands	r3, r2
 8079180:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8079182:	683b      	ldr	r3, [r7, #0]
 8079184:	68da      	ldr	r2, [r3, #12]
 8079186:	69fb      	ldr	r3, [r7, #28]
 8079188:	005b      	lsls	r3, r3, #1
 807918a:	fa02 f303 	lsl.w	r3, r2, r3
 807918e:	69ba      	ldr	r2, [r7, #24]
 8079190:	4313      	orrs	r3, r2
 8079192:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8079194:	687b      	ldr	r3, [r7, #4]
 8079196:	69ba      	ldr	r2, [r7, #24]
 8079198:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 807919a:	687b      	ldr	r3, [r7, #4]
 807919c:	685b      	ldr	r3, [r3, #4]
 807919e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80791a0:	2201      	movs	r2, #1
 80791a2:	69fb      	ldr	r3, [r7, #28]
 80791a4:	fa02 f303 	lsl.w	r3, r2, r3
 80791a8:	43db      	mvns	r3, r3
 80791aa:	69ba      	ldr	r2, [r7, #24]
 80791ac:	4013      	ands	r3, r2
 80791ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80791b0:	683b      	ldr	r3, [r7, #0]
 80791b2:	685b      	ldr	r3, [r3, #4]
 80791b4:	091b      	lsrs	r3, r3, #4
 80791b6:	f003 0201 	and.w	r2, r3, #1
 80791ba:	69fb      	ldr	r3, [r7, #28]
 80791bc:	fa02 f303 	lsl.w	r3, r2, r3
 80791c0:	69ba      	ldr	r2, [r7, #24]
 80791c2:	4313      	orrs	r3, r2
 80791c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80791c6:	687b      	ldr	r3, [r7, #4]
 80791c8:	69ba      	ldr	r2, [r7, #24]
 80791ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80791cc:	683b      	ldr	r3, [r7, #0]
 80791ce:	685b      	ldr	r3, [r3, #4]
 80791d0:	f003 0303 	and.w	r3, r3, #3
 80791d4:	2b03      	cmp	r3, #3
 80791d6:	d017      	beq.n	8079208 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80791d8:	687b      	ldr	r3, [r7, #4]
 80791da:	68db      	ldr	r3, [r3, #12]
 80791dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80791de:	69fb      	ldr	r3, [r7, #28]
 80791e0:	005b      	lsls	r3, r3, #1
 80791e2:	2203      	movs	r2, #3
 80791e4:	fa02 f303 	lsl.w	r3, r2, r3
 80791e8:	43db      	mvns	r3, r3
 80791ea:	69ba      	ldr	r2, [r7, #24]
 80791ec:	4013      	ands	r3, r2
 80791ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80791f0:	683b      	ldr	r3, [r7, #0]
 80791f2:	689a      	ldr	r2, [r3, #8]
 80791f4:	69fb      	ldr	r3, [r7, #28]
 80791f6:	005b      	lsls	r3, r3, #1
 80791f8:	fa02 f303 	lsl.w	r3, r2, r3
 80791fc:	69ba      	ldr	r2, [r7, #24]
 80791fe:	4313      	orrs	r3, r2
 8079200:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8079202:	687b      	ldr	r3, [r7, #4]
 8079204:	69ba      	ldr	r2, [r7, #24]
 8079206:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8079208:	683b      	ldr	r3, [r7, #0]
 807920a:	685b      	ldr	r3, [r3, #4]
 807920c:	f003 0303 	and.w	r3, r3, #3
 8079210:	2b02      	cmp	r3, #2
 8079212:	d123      	bne.n	807925c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8079214:	69fb      	ldr	r3, [r7, #28]
 8079216:	08da      	lsrs	r2, r3, #3
 8079218:	687b      	ldr	r3, [r7, #4]
 807921a:	3208      	adds	r2, #8
 807921c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8079220:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8079222:	69fb      	ldr	r3, [r7, #28]
 8079224:	f003 0307 	and.w	r3, r3, #7
 8079228:	009b      	lsls	r3, r3, #2
 807922a:	220f      	movs	r2, #15
 807922c:	fa02 f303 	lsl.w	r3, r2, r3
 8079230:	43db      	mvns	r3, r3
 8079232:	69ba      	ldr	r2, [r7, #24]
 8079234:	4013      	ands	r3, r2
 8079236:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8079238:	683b      	ldr	r3, [r7, #0]
 807923a:	691a      	ldr	r2, [r3, #16]
 807923c:	69fb      	ldr	r3, [r7, #28]
 807923e:	f003 0307 	and.w	r3, r3, #7
 8079242:	009b      	lsls	r3, r3, #2
 8079244:	fa02 f303 	lsl.w	r3, r2, r3
 8079248:	69ba      	ldr	r2, [r7, #24]
 807924a:	4313      	orrs	r3, r2
 807924c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 807924e:	69fb      	ldr	r3, [r7, #28]
 8079250:	08da      	lsrs	r2, r3, #3
 8079252:	687b      	ldr	r3, [r7, #4]
 8079254:	3208      	adds	r2, #8
 8079256:	69b9      	ldr	r1, [r7, #24]
 8079258:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 807925c:	687b      	ldr	r3, [r7, #4]
 807925e:	681b      	ldr	r3, [r3, #0]
 8079260:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8079262:	69fb      	ldr	r3, [r7, #28]
 8079264:	005b      	lsls	r3, r3, #1
 8079266:	2203      	movs	r2, #3
 8079268:	fa02 f303 	lsl.w	r3, r2, r3
 807926c:	43db      	mvns	r3, r3
 807926e:	69ba      	ldr	r2, [r7, #24]
 8079270:	4013      	ands	r3, r2
 8079272:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8079274:	683b      	ldr	r3, [r7, #0]
 8079276:	685b      	ldr	r3, [r3, #4]
 8079278:	f003 0203 	and.w	r2, r3, #3
 807927c:	69fb      	ldr	r3, [r7, #28]
 807927e:	005b      	lsls	r3, r3, #1
 8079280:	fa02 f303 	lsl.w	r3, r2, r3
 8079284:	69ba      	ldr	r2, [r7, #24]
 8079286:	4313      	orrs	r3, r2
 8079288:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 807928a:	687b      	ldr	r3, [r7, #4]
 807928c:	69ba      	ldr	r2, [r7, #24]
 807928e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8079290:	683b      	ldr	r3, [r7, #0]
 8079292:	685b      	ldr	r3, [r3, #4]
 8079294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8079298:	2b00      	cmp	r3, #0
 807929a:	f000 80a2 	beq.w	80793e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 807929e:	2300      	movs	r3, #0
 80792a0:	60fb      	str	r3, [r7, #12]
 80792a2:	4b57      	ldr	r3, [pc, #348]	; (8079400 <HAL_GPIO_Init+0x2e8>)
 80792a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80792a6:	4a56      	ldr	r2, [pc, #344]	; (8079400 <HAL_GPIO_Init+0x2e8>)
 80792a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80792ac:	6453      	str	r3, [r2, #68]	; 0x44
 80792ae:	4b54      	ldr	r3, [pc, #336]	; (8079400 <HAL_GPIO_Init+0x2e8>)
 80792b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80792b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80792b6:	60fb      	str	r3, [r7, #12]
 80792b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80792ba:	4a52      	ldr	r2, [pc, #328]	; (8079404 <HAL_GPIO_Init+0x2ec>)
 80792bc:	69fb      	ldr	r3, [r7, #28]
 80792be:	089b      	lsrs	r3, r3, #2
 80792c0:	3302      	adds	r3, #2
 80792c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80792c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80792c8:	69fb      	ldr	r3, [r7, #28]
 80792ca:	f003 0303 	and.w	r3, r3, #3
 80792ce:	009b      	lsls	r3, r3, #2
 80792d0:	220f      	movs	r2, #15
 80792d2:	fa02 f303 	lsl.w	r3, r2, r3
 80792d6:	43db      	mvns	r3, r3
 80792d8:	69ba      	ldr	r2, [r7, #24]
 80792da:	4013      	ands	r3, r2
 80792dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80792de:	687b      	ldr	r3, [r7, #4]
 80792e0:	4a49      	ldr	r2, [pc, #292]	; (8079408 <HAL_GPIO_Init+0x2f0>)
 80792e2:	4293      	cmp	r3, r2
 80792e4:	d019      	beq.n	807931a <HAL_GPIO_Init+0x202>
 80792e6:	687b      	ldr	r3, [r7, #4]
 80792e8:	4a48      	ldr	r2, [pc, #288]	; (807940c <HAL_GPIO_Init+0x2f4>)
 80792ea:	4293      	cmp	r3, r2
 80792ec:	d013      	beq.n	8079316 <HAL_GPIO_Init+0x1fe>
 80792ee:	687b      	ldr	r3, [r7, #4]
 80792f0:	4a47      	ldr	r2, [pc, #284]	; (8079410 <HAL_GPIO_Init+0x2f8>)
 80792f2:	4293      	cmp	r3, r2
 80792f4:	d00d      	beq.n	8079312 <HAL_GPIO_Init+0x1fa>
 80792f6:	687b      	ldr	r3, [r7, #4]
 80792f8:	4a46      	ldr	r2, [pc, #280]	; (8079414 <HAL_GPIO_Init+0x2fc>)
 80792fa:	4293      	cmp	r3, r2
 80792fc:	d007      	beq.n	807930e <HAL_GPIO_Init+0x1f6>
 80792fe:	687b      	ldr	r3, [r7, #4]
 8079300:	4a45      	ldr	r2, [pc, #276]	; (8079418 <HAL_GPIO_Init+0x300>)
 8079302:	4293      	cmp	r3, r2
 8079304:	d101      	bne.n	807930a <HAL_GPIO_Init+0x1f2>
 8079306:	2304      	movs	r3, #4
 8079308:	e008      	b.n	807931c <HAL_GPIO_Init+0x204>
 807930a:	2307      	movs	r3, #7
 807930c:	e006      	b.n	807931c <HAL_GPIO_Init+0x204>
 807930e:	2303      	movs	r3, #3
 8079310:	e004      	b.n	807931c <HAL_GPIO_Init+0x204>
 8079312:	2302      	movs	r3, #2
 8079314:	e002      	b.n	807931c <HAL_GPIO_Init+0x204>
 8079316:	2301      	movs	r3, #1
 8079318:	e000      	b.n	807931c <HAL_GPIO_Init+0x204>
 807931a:	2300      	movs	r3, #0
 807931c:	69fa      	ldr	r2, [r7, #28]
 807931e:	f002 0203 	and.w	r2, r2, #3
 8079322:	0092      	lsls	r2, r2, #2
 8079324:	4093      	lsls	r3, r2
 8079326:	69ba      	ldr	r2, [r7, #24]
 8079328:	4313      	orrs	r3, r2
 807932a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 807932c:	4935      	ldr	r1, [pc, #212]	; (8079404 <HAL_GPIO_Init+0x2ec>)
 807932e:	69fb      	ldr	r3, [r7, #28]
 8079330:	089b      	lsrs	r3, r3, #2
 8079332:	3302      	adds	r3, #2
 8079334:	69ba      	ldr	r2, [r7, #24]
 8079336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 807933a:	4b38      	ldr	r3, [pc, #224]	; (807941c <HAL_GPIO_Init+0x304>)
 807933c:	681b      	ldr	r3, [r3, #0]
 807933e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8079340:	693b      	ldr	r3, [r7, #16]
 8079342:	43db      	mvns	r3, r3
 8079344:	69ba      	ldr	r2, [r7, #24]
 8079346:	4013      	ands	r3, r2
 8079348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 807934a:	683b      	ldr	r3, [r7, #0]
 807934c:	685b      	ldr	r3, [r3, #4]
 807934e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8079352:	2b00      	cmp	r3, #0
 8079354:	d003      	beq.n	807935e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8079356:	69ba      	ldr	r2, [r7, #24]
 8079358:	693b      	ldr	r3, [r7, #16]
 807935a:	4313      	orrs	r3, r2
 807935c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 807935e:	4a2f      	ldr	r2, [pc, #188]	; (807941c <HAL_GPIO_Init+0x304>)
 8079360:	69bb      	ldr	r3, [r7, #24]
 8079362:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8079364:	4b2d      	ldr	r3, [pc, #180]	; (807941c <HAL_GPIO_Init+0x304>)
 8079366:	685b      	ldr	r3, [r3, #4]
 8079368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 807936a:	693b      	ldr	r3, [r7, #16]
 807936c:	43db      	mvns	r3, r3
 807936e:	69ba      	ldr	r2, [r7, #24]
 8079370:	4013      	ands	r3, r2
 8079372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8079374:	683b      	ldr	r3, [r7, #0]
 8079376:	685b      	ldr	r3, [r3, #4]
 8079378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 807937c:	2b00      	cmp	r3, #0
 807937e:	d003      	beq.n	8079388 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8079380:	69ba      	ldr	r2, [r7, #24]
 8079382:	693b      	ldr	r3, [r7, #16]
 8079384:	4313      	orrs	r3, r2
 8079386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8079388:	4a24      	ldr	r2, [pc, #144]	; (807941c <HAL_GPIO_Init+0x304>)
 807938a:	69bb      	ldr	r3, [r7, #24]
 807938c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 807938e:	4b23      	ldr	r3, [pc, #140]	; (807941c <HAL_GPIO_Init+0x304>)
 8079390:	689b      	ldr	r3, [r3, #8]
 8079392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8079394:	693b      	ldr	r3, [r7, #16]
 8079396:	43db      	mvns	r3, r3
 8079398:	69ba      	ldr	r2, [r7, #24]
 807939a:	4013      	ands	r3, r2
 807939c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 807939e:	683b      	ldr	r3, [r7, #0]
 80793a0:	685b      	ldr	r3, [r3, #4]
 80793a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80793a6:	2b00      	cmp	r3, #0
 80793a8:	d003      	beq.n	80793b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80793aa:	69ba      	ldr	r2, [r7, #24]
 80793ac:	693b      	ldr	r3, [r7, #16]
 80793ae:	4313      	orrs	r3, r2
 80793b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80793b2:	4a1a      	ldr	r2, [pc, #104]	; (807941c <HAL_GPIO_Init+0x304>)
 80793b4:	69bb      	ldr	r3, [r7, #24]
 80793b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80793b8:	4b18      	ldr	r3, [pc, #96]	; (807941c <HAL_GPIO_Init+0x304>)
 80793ba:	68db      	ldr	r3, [r3, #12]
 80793bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80793be:	693b      	ldr	r3, [r7, #16]
 80793c0:	43db      	mvns	r3, r3
 80793c2:	69ba      	ldr	r2, [r7, #24]
 80793c4:	4013      	ands	r3, r2
 80793c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80793c8:	683b      	ldr	r3, [r7, #0]
 80793ca:	685b      	ldr	r3, [r3, #4]
 80793cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80793d0:	2b00      	cmp	r3, #0
 80793d2:	d003      	beq.n	80793dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80793d4:	69ba      	ldr	r2, [r7, #24]
 80793d6:	693b      	ldr	r3, [r7, #16]
 80793d8:	4313      	orrs	r3, r2
 80793da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80793dc:	4a0f      	ldr	r2, [pc, #60]	; (807941c <HAL_GPIO_Init+0x304>)
 80793de:	69bb      	ldr	r3, [r7, #24]
 80793e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80793e2:	69fb      	ldr	r3, [r7, #28]
 80793e4:	3301      	adds	r3, #1
 80793e6:	61fb      	str	r3, [r7, #28]
 80793e8:	69fb      	ldr	r3, [r7, #28]
 80793ea:	2b0f      	cmp	r3, #15
 80793ec:	f67f aea2 	bls.w	8079134 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80793f0:	bf00      	nop
 80793f2:	bf00      	nop
 80793f4:	3724      	adds	r7, #36	; 0x24
 80793f6:	46bd      	mov	sp, r7
 80793f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80793fc:	4770      	bx	lr
 80793fe:	bf00      	nop
 8079400:	40023800 	.word	0x40023800
 8079404:	40013800 	.word	0x40013800
 8079408:	40020000 	.word	0x40020000
 807940c:	40020400 	.word	0x40020400
 8079410:	40020800 	.word	0x40020800
 8079414:	40020c00 	.word	0x40020c00
 8079418:	40021000 	.word	0x40021000
 807941c:	40013c00 	.word	0x40013c00

08079420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8079420:	b480      	push	{r7}
 8079422:	b083      	sub	sp, #12
 8079424:	af00      	add	r7, sp, #0
 8079426:	6078      	str	r0, [r7, #4]
 8079428:	460b      	mov	r3, r1
 807942a:	807b      	strh	r3, [r7, #2]
 807942c:	4613      	mov	r3, r2
 807942e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8079430:	787b      	ldrb	r3, [r7, #1]
 8079432:	2b00      	cmp	r3, #0
 8079434:	d003      	beq.n	807943e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8079436:	887a      	ldrh	r2, [r7, #2]
 8079438:	687b      	ldr	r3, [r7, #4]
 807943a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 807943c:	e003      	b.n	8079446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 807943e:	887b      	ldrh	r3, [r7, #2]
 8079440:	041a      	lsls	r2, r3, #16
 8079442:	687b      	ldr	r3, [r7, #4]
 8079444:	619a      	str	r2, [r3, #24]
}
 8079446:	bf00      	nop
 8079448:	370c      	adds	r7, #12
 807944a:	46bd      	mov	sp, r7
 807944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8079450:	4770      	bx	lr

08079452 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8079452:	b480      	push	{r7}
 8079454:	b085      	sub	sp, #20
 8079456:	af00      	add	r7, sp, #0
 8079458:	6078      	str	r0, [r7, #4]
 807945a:	460b      	mov	r3, r1
 807945c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 807945e:	687b      	ldr	r3, [r7, #4]
 8079460:	695b      	ldr	r3, [r3, #20]
 8079462:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8079464:	887a      	ldrh	r2, [r7, #2]
 8079466:	68fb      	ldr	r3, [r7, #12]
 8079468:	4013      	ands	r3, r2
 807946a:	041a      	lsls	r2, r3, #16
 807946c:	68fb      	ldr	r3, [r7, #12]
 807946e:	43d9      	mvns	r1, r3
 8079470:	887b      	ldrh	r3, [r7, #2]
 8079472:	400b      	ands	r3, r1
 8079474:	431a      	orrs	r2, r3
 8079476:	687b      	ldr	r3, [r7, #4]
 8079478:	619a      	str	r2, [r3, #24]
}
 807947a:	bf00      	nop
 807947c:	3714      	adds	r7, #20
 807947e:	46bd      	mov	sp, r7
 8079480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8079484:	4770      	bx	lr

08079486 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8079486:	b5f0      	push	{r4, r5, r6, r7, lr}
 8079488:	b08f      	sub	sp, #60	; 0x3c
 807948a:	af0a      	add	r7, sp, #40	; 0x28
 807948c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 807948e:	687b      	ldr	r3, [r7, #4]
 8079490:	2b00      	cmp	r3, #0
 8079492:	d101      	bne.n	8079498 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8079494:	2301      	movs	r3, #1
 8079496:	e10f      	b.n	80796b8 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8079498:	687b      	ldr	r3, [r7, #4]
 807949a:	681b      	ldr	r3, [r3, #0]
 807949c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 807949e:	687b      	ldr	r3, [r7, #4]
 80794a0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80794a4:	b2db      	uxtb	r3, r3
 80794a6:	2b00      	cmp	r3, #0
 80794a8:	d106      	bne.n	80794b8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80794aa:	687b      	ldr	r3, [r7, #4]
 80794ac:	2200      	movs	r2, #0
 80794ae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80794b2:	6878      	ldr	r0, [r7, #4]
 80794b4:	f005 fa4e 	bl	807e954 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80794b8:	687b      	ldr	r3, [r7, #4]
 80794ba:	2203      	movs	r2, #3
 80794bc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80794c0:	68bb      	ldr	r3, [r7, #8]
 80794c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80794c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80794c8:	2b00      	cmp	r3, #0
 80794ca:	d102      	bne.n	80794d2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80794cc:	687b      	ldr	r3, [r7, #4]
 80794ce:	2200      	movs	r2, #0
 80794d0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80794d2:	687b      	ldr	r3, [r7, #4]
 80794d4:	681b      	ldr	r3, [r3, #0]
 80794d6:	4618      	mov	r0, r3
 80794d8:	f001 fe9b 	bl	807b212 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80794dc:	687b      	ldr	r3, [r7, #4]
 80794de:	681b      	ldr	r3, [r3, #0]
 80794e0:	603b      	str	r3, [r7, #0]
 80794e2:	687e      	ldr	r6, [r7, #4]
 80794e4:	466d      	mov	r5, sp
 80794e6:	f106 0410 	add.w	r4, r6, #16
 80794ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80794ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80794ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80794f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80794f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80794f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80794fa:	1d33      	adds	r3, r6, #4
 80794fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80794fe:	6838      	ldr	r0, [r7, #0]
 8079500:	f001 fd73 	bl	807afea <USB_CoreInit>
 8079504:	4603      	mov	r3, r0
 8079506:	2b00      	cmp	r3, #0
 8079508:	d005      	beq.n	8079516 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 807950a:	687b      	ldr	r3, [r7, #4]
 807950c:	2202      	movs	r2, #2
 807950e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8079512:	2301      	movs	r3, #1
 8079514:	e0d0      	b.n	80796b8 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8079516:	687b      	ldr	r3, [r7, #4]
 8079518:	681b      	ldr	r3, [r3, #0]
 807951a:	2100      	movs	r1, #0
 807951c:	4618      	mov	r0, r3
 807951e:	f001 fe89 	bl	807b234 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8079522:	2300      	movs	r3, #0
 8079524:	73fb      	strb	r3, [r7, #15]
 8079526:	e04a      	b.n	80795be <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8079528:	7bfa      	ldrb	r2, [r7, #15]
 807952a:	6879      	ldr	r1, [r7, #4]
 807952c:	4613      	mov	r3, r2
 807952e:	00db      	lsls	r3, r3, #3
 8079530:	1a9b      	subs	r3, r3, r2
 8079532:	009b      	lsls	r3, r3, #2
 8079534:	440b      	add	r3, r1
 8079536:	333d      	adds	r3, #61	; 0x3d
 8079538:	2201      	movs	r2, #1
 807953a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 807953c:	7bfa      	ldrb	r2, [r7, #15]
 807953e:	6879      	ldr	r1, [r7, #4]
 8079540:	4613      	mov	r3, r2
 8079542:	00db      	lsls	r3, r3, #3
 8079544:	1a9b      	subs	r3, r3, r2
 8079546:	009b      	lsls	r3, r3, #2
 8079548:	440b      	add	r3, r1
 807954a:	333c      	adds	r3, #60	; 0x3c
 807954c:	7bfa      	ldrb	r2, [r7, #15]
 807954e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8079550:	7bfa      	ldrb	r2, [r7, #15]
 8079552:	7bfb      	ldrb	r3, [r7, #15]
 8079554:	b298      	uxth	r0, r3
 8079556:	6879      	ldr	r1, [r7, #4]
 8079558:	4613      	mov	r3, r2
 807955a:	00db      	lsls	r3, r3, #3
 807955c:	1a9b      	subs	r3, r3, r2
 807955e:	009b      	lsls	r3, r3, #2
 8079560:	440b      	add	r3, r1
 8079562:	3342      	adds	r3, #66	; 0x42
 8079564:	4602      	mov	r2, r0
 8079566:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8079568:	7bfa      	ldrb	r2, [r7, #15]
 807956a:	6879      	ldr	r1, [r7, #4]
 807956c:	4613      	mov	r3, r2
 807956e:	00db      	lsls	r3, r3, #3
 8079570:	1a9b      	subs	r3, r3, r2
 8079572:	009b      	lsls	r3, r3, #2
 8079574:	440b      	add	r3, r1
 8079576:	333f      	adds	r3, #63	; 0x3f
 8079578:	2200      	movs	r2, #0
 807957a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 807957c:	7bfa      	ldrb	r2, [r7, #15]
 807957e:	6879      	ldr	r1, [r7, #4]
 8079580:	4613      	mov	r3, r2
 8079582:	00db      	lsls	r3, r3, #3
 8079584:	1a9b      	subs	r3, r3, r2
 8079586:	009b      	lsls	r3, r3, #2
 8079588:	440b      	add	r3, r1
 807958a:	3344      	adds	r3, #68	; 0x44
 807958c:	2200      	movs	r2, #0
 807958e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8079590:	7bfa      	ldrb	r2, [r7, #15]
 8079592:	6879      	ldr	r1, [r7, #4]
 8079594:	4613      	mov	r3, r2
 8079596:	00db      	lsls	r3, r3, #3
 8079598:	1a9b      	subs	r3, r3, r2
 807959a:	009b      	lsls	r3, r3, #2
 807959c:	440b      	add	r3, r1
 807959e:	3348      	adds	r3, #72	; 0x48
 80795a0:	2200      	movs	r2, #0
 80795a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80795a4:	7bfa      	ldrb	r2, [r7, #15]
 80795a6:	6879      	ldr	r1, [r7, #4]
 80795a8:	4613      	mov	r3, r2
 80795aa:	00db      	lsls	r3, r3, #3
 80795ac:	1a9b      	subs	r3, r3, r2
 80795ae:	009b      	lsls	r3, r3, #2
 80795b0:	440b      	add	r3, r1
 80795b2:	3350      	adds	r3, #80	; 0x50
 80795b4:	2200      	movs	r2, #0
 80795b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80795b8:	7bfb      	ldrb	r3, [r7, #15]
 80795ba:	3301      	adds	r3, #1
 80795bc:	73fb      	strb	r3, [r7, #15]
 80795be:	7bfa      	ldrb	r2, [r7, #15]
 80795c0:	687b      	ldr	r3, [r7, #4]
 80795c2:	685b      	ldr	r3, [r3, #4]
 80795c4:	429a      	cmp	r2, r3
 80795c6:	d3af      	bcc.n	8079528 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80795c8:	2300      	movs	r3, #0
 80795ca:	73fb      	strb	r3, [r7, #15]
 80795cc:	e044      	b.n	8079658 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80795ce:	7bfa      	ldrb	r2, [r7, #15]
 80795d0:	6879      	ldr	r1, [r7, #4]
 80795d2:	4613      	mov	r3, r2
 80795d4:	00db      	lsls	r3, r3, #3
 80795d6:	1a9b      	subs	r3, r3, r2
 80795d8:	009b      	lsls	r3, r3, #2
 80795da:	440b      	add	r3, r1
 80795dc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80795e0:	2200      	movs	r2, #0
 80795e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80795e4:	7bfa      	ldrb	r2, [r7, #15]
 80795e6:	6879      	ldr	r1, [r7, #4]
 80795e8:	4613      	mov	r3, r2
 80795ea:	00db      	lsls	r3, r3, #3
 80795ec:	1a9b      	subs	r3, r3, r2
 80795ee:	009b      	lsls	r3, r3, #2
 80795f0:	440b      	add	r3, r1
 80795f2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80795f6:	7bfa      	ldrb	r2, [r7, #15]
 80795f8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80795fa:	7bfa      	ldrb	r2, [r7, #15]
 80795fc:	6879      	ldr	r1, [r7, #4]
 80795fe:	4613      	mov	r3, r2
 8079600:	00db      	lsls	r3, r3, #3
 8079602:	1a9b      	subs	r3, r3, r2
 8079604:	009b      	lsls	r3, r3, #2
 8079606:	440b      	add	r3, r1
 8079608:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 807960c:	2200      	movs	r2, #0
 807960e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8079610:	7bfa      	ldrb	r2, [r7, #15]
 8079612:	6879      	ldr	r1, [r7, #4]
 8079614:	4613      	mov	r3, r2
 8079616:	00db      	lsls	r3, r3, #3
 8079618:	1a9b      	subs	r3, r3, r2
 807961a:	009b      	lsls	r3, r3, #2
 807961c:	440b      	add	r3, r1
 807961e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8079622:	2200      	movs	r2, #0
 8079624:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8079626:	7bfa      	ldrb	r2, [r7, #15]
 8079628:	6879      	ldr	r1, [r7, #4]
 807962a:	4613      	mov	r3, r2
 807962c:	00db      	lsls	r3, r3, #3
 807962e:	1a9b      	subs	r3, r3, r2
 8079630:	009b      	lsls	r3, r3, #2
 8079632:	440b      	add	r3, r1
 8079634:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8079638:	2200      	movs	r2, #0
 807963a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 807963c:	7bfa      	ldrb	r2, [r7, #15]
 807963e:	6879      	ldr	r1, [r7, #4]
 8079640:	4613      	mov	r3, r2
 8079642:	00db      	lsls	r3, r3, #3
 8079644:	1a9b      	subs	r3, r3, r2
 8079646:	009b      	lsls	r3, r3, #2
 8079648:	440b      	add	r3, r1
 807964a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 807964e:	2200      	movs	r2, #0
 8079650:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8079652:	7bfb      	ldrb	r3, [r7, #15]
 8079654:	3301      	adds	r3, #1
 8079656:	73fb      	strb	r3, [r7, #15]
 8079658:	7bfa      	ldrb	r2, [r7, #15]
 807965a:	687b      	ldr	r3, [r7, #4]
 807965c:	685b      	ldr	r3, [r3, #4]
 807965e:	429a      	cmp	r2, r3
 8079660:	d3b5      	bcc.n	80795ce <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8079662:	687b      	ldr	r3, [r7, #4]
 8079664:	681b      	ldr	r3, [r3, #0]
 8079666:	603b      	str	r3, [r7, #0]
 8079668:	687e      	ldr	r6, [r7, #4]
 807966a:	466d      	mov	r5, sp
 807966c:	f106 0410 	add.w	r4, r6, #16
 8079670:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8079672:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8079674:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8079676:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8079678:	e894 0003 	ldmia.w	r4, {r0, r1}
 807967c:	e885 0003 	stmia.w	r5, {r0, r1}
 8079680:	1d33      	adds	r3, r6, #4
 8079682:	cb0e      	ldmia	r3, {r1, r2, r3}
 8079684:	6838      	ldr	r0, [r7, #0]
 8079686:	f001 fdff 	bl	807b288 <USB_DevInit>
 807968a:	4603      	mov	r3, r0
 807968c:	2b00      	cmp	r3, #0
 807968e:	d005      	beq.n	807969c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8079690:	687b      	ldr	r3, [r7, #4]
 8079692:	2202      	movs	r2, #2
 8079694:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8079698:	2301      	movs	r3, #1
 807969a:	e00d      	b.n	80796b8 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 807969c:	687b      	ldr	r3, [r7, #4]
 807969e:	2200      	movs	r2, #0
 80796a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80796a4:	687b      	ldr	r3, [r7, #4]
 80796a6:	2201      	movs	r2, #1
 80796a8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80796ac:	687b      	ldr	r3, [r7, #4]
 80796ae:	681b      	ldr	r3, [r3, #0]
 80796b0:	4618      	mov	r0, r3
 80796b2:	f002 fd6b 	bl	807c18c <USB_DevDisconnect>

  return HAL_OK;
 80796b6:	2300      	movs	r3, #0
}
 80796b8:	4618      	mov	r0, r3
 80796ba:	3714      	adds	r7, #20
 80796bc:	46bd      	mov	sp, r7
 80796be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080796c0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80796c0:	b580      	push	{r7, lr}
 80796c2:	b084      	sub	sp, #16
 80796c4:	af00      	add	r7, sp, #0
 80796c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80796c8:	687b      	ldr	r3, [r7, #4]
 80796ca:	681b      	ldr	r3, [r3, #0]
 80796cc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80796ce:	687b      	ldr	r3, [r7, #4]
 80796d0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80796d4:	2b01      	cmp	r3, #1
 80796d6:	d101      	bne.n	80796dc <HAL_PCD_Start+0x1c>
 80796d8:	2302      	movs	r3, #2
 80796da:	e020      	b.n	807971e <HAL_PCD_Start+0x5e>
 80796dc:	687b      	ldr	r3, [r7, #4]
 80796de:	2201      	movs	r2, #1
 80796e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80796e4:	687b      	ldr	r3, [r7, #4]
 80796e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80796e8:	2b01      	cmp	r3, #1
 80796ea:	d109      	bne.n	8079700 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80796ec:	687b      	ldr	r3, [r7, #4]
 80796ee:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80796f0:	2b01      	cmp	r3, #1
 80796f2:	d005      	beq.n	8079700 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80796f4:	68fb      	ldr	r3, [r7, #12]
 80796f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80796f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80796fc:	68fb      	ldr	r3, [r7, #12]
 80796fe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8079700:	687b      	ldr	r3, [r7, #4]
 8079702:	681b      	ldr	r3, [r3, #0]
 8079704:	4618      	mov	r0, r3
 8079706:	f001 fd73 	bl	807b1f0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 807970a:	687b      	ldr	r3, [r7, #4]
 807970c:	681b      	ldr	r3, [r3, #0]
 807970e:	4618      	mov	r0, r3
 8079710:	f002 fd1b 	bl	807c14a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8079714:	687b      	ldr	r3, [r7, #4]
 8079716:	2200      	movs	r2, #0
 8079718:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 807971c:	2300      	movs	r3, #0
}
 807971e:	4618      	mov	r0, r3
 8079720:	3710      	adds	r7, #16
 8079722:	46bd      	mov	sp, r7
 8079724:	bd80      	pop	{r7, pc}

08079726 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8079726:	b580      	push	{r7, lr}
 8079728:	b084      	sub	sp, #16
 807972a:	af00      	add	r7, sp, #0
 807972c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 807972e:	687b      	ldr	r3, [r7, #4]
 8079730:	681b      	ldr	r3, [r3, #0]
 8079732:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8079734:	687b      	ldr	r3, [r7, #4]
 8079736:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 807973a:	2b01      	cmp	r3, #1
 807973c:	d101      	bne.n	8079742 <HAL_PCD_Stop+0x1c>
 807973e:	2302      	movs	r3, #2
 8079740:	e026      	b.n	8079790 <HAL_PCD_Stop+0x6a>
 8079742:	687b      	ldr	r3, [r7, #4]
 8079744:	2201      	movs	r2, #1
 8079746:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_DISABLE(hpcd);
 807974a:	687b      	ldr	r3, [r7, #4]
 807974c:	681b      	ldr	r3, [r3, #0]
 807974e:	4618      	mov	r0, r3
 8079750:	f001 fd5f 	bl	807b212 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8079754:	687b      	ldr	r3, [r7, #4]
 8079756:	681b      	ldr	r3, [r3, #0]
 8079758:	4618      	mov	r0, r3
 807975a:	f002 fd17 	bl	807c18c <USB_DevDisconnect>

  (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 807975e:	687b      	ldr	r3, [r7, #4]
 8079760:	681b      	ldr	r3, [r3, #0]
 8079762:	2110      	movs	r1, #16
 8079764:	4618      	mov	r0, r3
 8079766:	f001 fef3 	bl	807b550 <USB_FlushTxFifo>

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 807976a:	687b      	ldr	r3, [r7, #4]
 807976c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 807976e:	2b01      	cmp	r3, #1
 8079770:	d109      	bne.n	8079786 <HAL_PCD_Stop+0x60>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8079772:	687b      	ldr	r3, [r7, #4]
 8079774:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8079776:	2b01      	cmp	r3, #1
 8079778:	d005      	beq.n	8079786 <HAL_PCD_Stop+0x60>
  {
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 807977a:	68fb      	ldr	r3, [r7, #12]
 807977c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807977e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8079782:	68fb      	ldr	r3, [r7, #12]
 8079784:	639a      	str	r2, [r3, #56]	; 0x38
  }
  __HAL_UNLOCK(hpcd);
 8079786:	687b      	ldr	r3, [r7, #4]
 8079788:	2200      	movs	r2, #0
 807978a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 807978e:	2300      	movs	r3, #0
}
 8079790:	4618      	mov	r0, r3
 8079792:	3710      	adds	r7, #16
 8079794:	46bd      	mov	sp, r7
 8079796:	bd80      	pop	{r7, pc}

08079798 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8079798:	b590      	push	{r4, r7, lr}
 807979a:	b08d      	sub	sp, #52	; 0x34
 807979c:	af00      	add	r7, sp, #0
 807979e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80797a0:	687b      	ldr	r3, [r7, #4]
 80797a2:	681b      	ldr	r3, [r3, #0]
 80797a4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80797a6:	6a3b      	ldr	r3, [r7, #32]
 80797a8:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80797aa:	687b      	ldr	r3, [r7, #4]
 80797ac:	681b      	ldr	r3, [r3, #0]
 80797ae:	4618      	mov	r0, r3
 80797b0:	f002 fda0 	bl	807c2f4 <USB_GetMode>
 80797b4:	4603      	mov	r3, r0
 80797b6:	2b00      	cmp	r3, #0
 80797b8:	f040 839d 	bne.w	8079ef6 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80797bc:	687b      	ldr	r3, [r7, #4]
 80797be:	681b      	ldr	r3, [r3, #0]
 80797c0:	4618      	mov	r0, r3
 80797c2:	f002 fd04 	bl	807c1ce <USB_ReadInterrupts>
 80797c6:	4603      	mov	r3, r0
 80797c8:	2b00      	cmp	r3, #0
 80797ca:	f000 8393 	beq.w	8079ef4 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80797ce:	687b      	ldr	r3, [r7, #4]
 80797d0:	681b      	ldr	r3, [r3, #0]
 80797d2:	4618      	mov	r0, r3
 80797d4:	f002 fcfb 	bl	807c1ce <USB_ReadInterrupts>
 80797d8:	4603      	mov	r3, r0
 80797da:	f003 0302 	and.w	r3, r3, #2
 80797de:	2b02      	cmp	r3, #2
 80797e0:	d107      	bne.n	80797f2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80797e2:	687b      	ldr	r3, [r7, #4]
 80797e4:	681b      	ldr	r3, [r3, #0]
 80797e6:	695a      	ldr	r2, [r3, #20]
 80797e8:	687b      	ldr	r3, [r7, #4]
 80797ea:	681b      	ldr	r3, [r3, #0]
 80797ec:	f002 0202 	and.w	r2, r2, #2
 80797f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80797f2:	687b      	ldr	r3, [r7, #4]
 80797f4:	681b      	ldr	r3, [r3, #0]
 80797f6:	4618      	mov	r0, r3
 80797f8:	f002 fce9 	bl	807c1ce <USB_ReadInterrupts>
 80797fc:	4603      	mov	r3, r0
 80797fe:	f003 0310 	and.w	r3, r3, #16
 8079802:	2b10      	cmp	r3, #16
 8079804:	d161      	bne.n	80798ca <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8079806:	687b      	ldr	r3, [r7, #4]
 8079808:	681b      	ldr	r3, [r3, #0]
 807980a:	699a      	ldr	r2, [r3, #24]
 807980c:	687b      	ldr	r3, [r7, #4]
 807980e:	681b      	ldr	r3, [r3, #0]
 8079810:	f022 0210 	bic.w	r2, r2, #16
 8079814:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8079816:	6a3b      	ldr	r3, [r7, #32]
 8079818:	6a1b      	ldr	r3, [r3, #32]
 807981a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 807981c:	69bb      	ldr	r3, [r7, #24]
 807981e:	f003 020f 	and.w	r2, r3, #15
 8079822:	4613      	mov	r3, r2
 8079824:	00db      	lsls	r3, r3, #3
 8079826:	1a9b      	subs	r3, r3, r2
 8079828:	009b      	lsls	r3, r3, #2
 807982a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 807982e:	687a      	ldr	r2, [r7, #4]
 8079830:	4413      	add	r3, r2
 8079832:	3304      	adds	r3, #4
 8079834:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8079836:	69bb      	ldr	r3, [r7, #24]
 8079838:	0c5b      	lsrs	r3, r3, #17
 807983a:	f003 030f 	and.w	r3, r3, #15
 807983e:	2b02      	cmp	r3, #2
 8079840:	d124      	bne.n	807988c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8079842:	69ba      	ldr	r2, [r7, #24]
 8079844:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8079848:	4013      	ands	r3, r2
 807984a:	2b00      	cmp	r3, #0
 807984c:	d035      	beq.n	80798ba <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 807984e:	697b      	ldr	r3, [r7, #20]
 8079850:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8079852:	69bb      	ldr	r3, [r7, #24]
 8079854:	091b      	lsrs	r3, r3, #4
 8079856:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8079858:	f3c3 030a 	ubfx	r3, r3, #0, #11
 807985c:	b29b      	uxth	r3, r3
 807985e:	461a      	mov	r2, r3
 8079860:	6a38      	ldr	r0, [r7, #32]
 8079862:	f002 fb4f 	bl	807bf04 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8079866:	697b      	ldr	r3, [r7, #20]
 8079868:	68da      	ldr	r2, [r3, #12]
 807986a:	69bb      	ldr	r3, [r7, #24]
 807986c:	091b      	lsrs	r3, r3, #4
 807986e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8079872:	441a      	add	r2, r3
 8079874:	697b      	ldr	r3, [r7, #20]
 8079876:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8079878:	697b      	ldr	r3, [r7, #20]
 807987a:	699a      	ldr	r2, [r3, #24]
 807987c:	69bb      	ldr	r3, [r7, #24]
 807987e:	091b      	lsrs	r3, r3, #4
 8079880:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8079884:	441a      	add	r2, r3
 8079886:	697b      	ldr	r3, [r7, #20]
 8079888:	619a      	str	r2, [r3, #24]
 807988a:	e016      	b.n	80798ba <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 807988c:	69bb      	ldr	r3, [r7, #24]
 807988e:	0c5b      	lsrs	r3, r3, #17
 8079890:	f003 030f 	and.w	r3, r3, #15
 8079894:	2b06      	cmp	r3, #6
 8079896:	d110      	bne.n	80798ba <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8079898:	687b      	ldr	r3, [r7, #4]
 807989a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 807989e:	2208      	movs	r2, #8
 80798a0:	4619      	mov	r1, r3
 80798a2:	6a38      	ldr	r0, [r7, #32]
 80798a4:	f002 fb2e 	bl	807bf04 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80798a8:	697b      	ldr	r3, [r7, #20]
 80798aa:	699a      	ldr	r2, [r3, #24]
 80798ac:	69bb      	ldr	r3, [r7, #24]
 80798ae:	091b      	lsrs	r3, r3, #4
 80798b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80798b4:	441a      	add	r2, r3
 80798b6:	697b      	ldr	r3, [r7, #20]
 80798b8:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80798ba:	687b      	ldr	r3, [r7, #4]
 80798bc:	681b      	ldr	r3, [r3, #0]
 80798be:	699a      	ldr	r2, [r3, #24]
 80798c0:	687b      	ldr	r3, [r7, #4]
 80798c2:	681b      	ldr	r3, [r3, #0]
 80798c4:	f042 0210 	orr.w	r2, r2, #16
 80798c8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80798ca:	687b      	ldr	r3, [r7, #4]
 80798cc:	681b      	ldr	r3, [r3, #0]
 80798ce:	4618      	mov	r0, r3
 80798d0:	f002 fc7d 	bl	807c1ce <USB_ReadInterrupts>
 80798d4:	4603      	mov	r3, r0
 80798d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80798da:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80798de:	d16e      	bne.n	80799be <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80798e0:	2300      	movs	r3, #0
 80798e2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80798e4:	687b      	ldr	r3, [r7, #4]
 80798e6:	681b      	ldr	r3, [r3, #0]
 80798e8:	4618      	mov	r0, r3
 80798ea:	f002 fc83 	bl	807c1f4 <USB_ReadDevAllOutEpInterrupt>
 80798ee:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80798f0:	e062      	b.n	80799b8 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80798f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80798f4:	f003 0301 	and.w	r3, r3, #1
 80798f8:	2b00      	cmp	r3, #0
 80798fa:	d057      	beq.n	80799ac <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80798fc:	687b      	ldr	r3, [r7, #4]
 80798fe:	681b      	ldr	r3, [r3, #0]
 8079900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8079902:	b2d2      	uxtb	r2, r2
 8079904:	4611      	mov	r1, r2
 8079906:	4618      	mov	r0, r3
 8079908:	f002 fca8 	bl	807c25c <USB_ReadDevOutEPInterrupt>
 807990c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 807990e:	693b      	ldr	r3, [r7, #16]
 8079910:	f003 0301 	and.w	r3, r3, #1
 8079914:	2b00      	cmp	r3, #0
 8079916:	d00c      	beq.n	8079932 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8079918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807991a:	015a      	lsls	r2, r3, #5
 807991c:	69fb      	ldr	r3, [r7, #28]
 807991e:	4413      	add	r3, r2
 8079920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8079924:	461a      	mov	r2, r3
 8079926:	2301      	movs	r3, #1
 8079928:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 807992a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 807992c:	6878      	ldr	r0, [r7, #4]
 807992e:	f000 fd4f 	bl	807a3d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8079932:	693b      	ldr	r3, [r7, #16]
 8079934:	f003 0308 	and.w	r3, r3, #8
 8079938:	2b00      	cmp	r3, #0
 807993a:	d00c      	beq.n	8079956 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 807993c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807993e:	015a      	lsls	r2, r3, #5
 8079940:	69fb      	ldr	r3, [r7, #28]
 8079942:	4413      	add	r3, r2
 8079944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8079948:	461a      	mov	r2, r3
 807994a:	2308      	movs	r3, #8
 807994c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 807994e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8079950:	6878      	ldr	r0, [r7, #4]
 8079952:	f000 fe49 	bl	807a5e8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8079956:	693b      	ldr	r3, [r7, #16]
 8079958:	f003 0310 	and.w	r3, r3, #16
 807995c:	2b00      	cmp	r3, #0
 807995e:	d008      	beq.n	8079972 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8079960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079962:	015a      	lsls	r2, r3, #5
 8079964:	69fb      	ldr	r3, [r7, #28]
 8079966:	4413      	add	r3, r2
 8079968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807996c:	461a      	mov	r2, r3
 807996e:	2310      	movs	r3, #16
 8079970:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8079972:	693b      	ldr	r3, [r7, #16]
 8079974:	f003 0320 	and.w	r3, r3, #32
 8079978:	2b00      	cmp	r3, #0
 807997a:	d008      	beq.n	807998e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 807997c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807997e:	015a      	lsls	r2, r3, #5
 8079980:	69fb      	ldr	r3, [r7, #28]
 8079982:	4413      	add	r3, r2
 8079984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8079988:	461a      	mov	r2, r3
 807998a:	2320      	movs	r3, #32
 807998c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 807998e:	693b      	ldr	r3, [r7, #16]
 8079990:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8079994:	2b00      	cmp	r3, #0
 8079996:	d009      	beq.n	80799ac <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8079998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807999a:	015a      	lsls	r2, r3, #5
 807999c:	69fb      	ldr	r3, [r7, #28]
 807999e:	4413      	add	r3, r2
 80799a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80799a4:	461a      	mov	r2, r3
 80799a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80799aa:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80799ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80799ae:	3301      	adds	r3, #1
 80799b0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80799b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80799b4:	085b      	lsrs	r3, r3, #1
 80799b6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80799b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80799ba:	2b00      	cmp	r3, #0
 80799bc:	d199      	bne.n	80798f2 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80799be:	687b      	ldr	r3, [r7, #4]
 80799c0:	681b      	ldr	r3, [r3, #0]
 80799c2:	4618      	mov	r0, r3
 80799c4:	f002 fc03 	bl	807c1ce <USB_ReadInterrupts>
 80799c8:	4603      	mov	r3, r0
 80799ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80799ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80799d2:	f040 80c0 	bne.w	8079b56 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80799d6:	687b      	ldr	r3, [r7, #4]
 80799d8:	681b      	ldr	r3, [r3, #0]
 80799da:	4618      	mov	r0, r3
 80799dc:	f002 fc24 	bl	807c228 <USB_ReadDevAllInEpInterrupt>
 80799e0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80799e2:	2300      	movs	r3, #0
 80799e4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80799e6:	e0b2      	b.n	8079b4e <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80799e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80799ea:	f003 0301 	and.w	r3, r3, #1
 80799ee:	2b00      	cmp	r3, #0
 80799f0:	f000 80a7 	beq.w	8079b42 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80799f4:	687b      	ldr	r3, [r7, #4]
 80799f6:	681b      	ldr	r3, [r3, #0]
 80799f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80799fa:	b2d2      	uxtb	r2, r2
 80799fc:	4611      	mov	r1, r2
 80799fe:	4618      	mov	r0, r3
 8079a00:	f002 fc4a 	bl	807c298 <USB_ReadDevInEPInterrupt>
 8079a04:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8079a06:	693b      	ldr	r3, [r7, #16]
 8079a08:	f003 0301 	and.w	r3, r3, #1
 8079a0c:	2b00      	cmp	r3, #0
 8079a0e:	d057      	beq.n	8079ac0 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8079a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079a12:	f003 030f 	and.w	r3, r3, #15
 8079a16:	2201      	movs	r2, #1
 8079a18:	fa02 f303 	lsl.w	r3, r2, r3
 8079a1c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8079a1e:	69fb      	ldr	r3, [r7, #28]
 8079a20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079a24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8079a26:	68fb      	ldr	r3, [r7, #12]
 8079a28:	43db      	mvns	r3, r3
 8079a2a:	69f9      	ldr	r1, [r7, #28]
 8079a2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8079a30:	4013      	ands	r3, r2
 8079a32:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8079a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079a36:	015a      	lsls	r2, r3, #5
 8079a38:	69fb      	ldr	r3, [r7, #28]
 8079a3a:	4413      	add	r3, r2
 8079a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079a40:	461a      	mov	r2, r3
 8079a42:	2301      	movs	r3, #1
 8079a44:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8079a46:	687b      	ldr	r3, [r7, #4]
 8079a48:	691b      	ldr	r3, [r3, #16]
 8079a4a:	2b01      	cmp	r3, #1
 8079a4c:	d132      	bne.n	8079ab4 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8079a4e:	6879      	ldr	r1, [r7, #4]
 8079a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8079a52:	4613      	mov	r3, r2
 8079a54:	00db      	lsls	r3, r3, #3
 8079a56:	1a9b      	subs	r3, r3, r2
 8079a58:	009b      	lsls	r3, r3, #2
 8079a5a:	440b      	add	r3, r1
 8079a5c:	3348      	adds	r3, #72	; 0x48
 8079a5e:	6819      	ldr	r1, [r3, #0]
 8079a60:	6878      	ldr	r0, [r7, #4]
 8079a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8079a64:	4613      	mov	r3, r2
 8079a66:	00db      	lsls	r3, r3, #3
 8079a68:	1a9b      	subs	r3, r3, r2
 8079a6a:	009b      	lsls	r3, r3, #2
 8079a6c:	4403      	add	r3, r0
 8079a6e:	3344      	adds	r3, #68	; 0x44
 8079a70:	681b      	ldr	r3, [r3, #0]
 8079a72:	4419      	add	r1, r3
 8079a74:	6878      	ldr	r0, [r7, #4]
 8079a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8079a78:	4613      	mov	r3, r2
 8079a7a:	00db      	lsls	r3, r3, #3
 8079a7c:	1a9b      	subs	r3, r3, r2
 8079a7e:	009b      	lsls	r3, r3, #2
 8079a80:	4403      	add	r3, r0
 8079a82:	3348      	adds	r3, #72	; 0x48
 8079a84:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8079a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079a88:	2b00      	cmp	r3, #0
 8079a8a:	d113      	bne.n	8079ab4 <HAL_PCD_IRQHandler+0x31c>
 8079a8c:	6879      	ldr	r1, [r7, #4]
 8079a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8079a90:	4613      	mov	r3, r2
 8079a92:	00db      	lsls	r3, r3, #3
 8079a94:	1a9b      	subs	r3, r3, r2
 8079a96:	009b      	lsls	r3, r3, #2
 8079a98:	440b      	add	r3, r1
 8079a9a:	3350      	adds	r3, #80	; 0x50
 8079a9c:	681b      	ldr	r3, [r3, #0]
 8079a9e:	2b00      	cmp	r3, #0
 8079aa0:	d108      	bne.n	8079ab4 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8079aa2:	687b      	ldr	r3, [r7, #4]
 8079aa4:	6818      	ldr	r0, [r3, #0]
 8079aa6:	687b      	ldr	r3, [r7, #4]
 8079aa8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8079aac:	461a      	mov	r2, r3
 8079aae:	2101      	movs	r1, #1
 8079ab0:	f002 fc52 	bl	807c358 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8079ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079ab6:	b2db      	uxtb	r3, r3
 8079ab8:	4619      	mov	r1, r3
 8079aba:	6878      	ldr	r0, [r7, #4]
 8079abc:	f004 ffcb 	bl	807ea56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8079ac0:	693b      	ldr	r3, [r7, #16]
 8079ac2:	f003 0308 	and.w	r3, r3, #8
 8079ac6:	2b00      	cmp	r3, #0
 8079ac8:	d008      	beq.n	8079adc <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8079aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079acc:	015a      	lsls	r2, r3, #5
 8079ace:	69fb      	ldr	r3, [r7, #28]
 8079ad0:	4413      	add	r3, r2
 8079ad2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079ad6:	461a      	mov	r2, r3
 8079ad8:	2308      	movs	r3, #8
 8079ada:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8079adc:	693b      	ldr	r3, [r7, #16]
 8079ade:	f003 0310 	and.w	r3, r3, #16
 8079ae2:	2b00      	cmp	r3, #0
 8079ae4:	d008      	beq.n	8079af8 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8079ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079ae8:	015a      	lsls	r2, r3, #5
 8079aea:	69fb      	ldr	r3, [r7, #28]
 8079aec:	4413      	add	r3, r2
 8079aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079af2:	461a      	mov	r2, r3
 8079af4:	2310      	movs	r3, #16
 8079af6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8079af8:	693b      	ldr	r3, [r7, #16]
 8079afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8079afe:	2b00      	cmp	r3, #0
 8079b00:	d008      	beq.n	8079b14 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8079b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079b04:	015a      	lsls	r2, r3, #5
 8079b06:	69fb      	ldr	r3, [r7, #28]
 8079b08:	4413      	add	r3, r2
 8079b0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079b0e:	461a      	mov	r2, r3
 8079b10:	2340      	movs	r3, #64	; 0x40
 8079b12:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8079b14:	693b      	ldr	r3, [r7, #16]
 8079b16:	f003 0302 	and.w	r3, r3, #2
 8079b1a:	2b00      	cmp	r3, #0
 8079b1c:	d008      	beq.n	8079b30 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8079b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079b20:	015a      	lsls	r2, r3, #5
 8079b22:	69fb      	ldr	r3, [r7, #28]
 8079b24:	4413      	add	r3, r2
 8079b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079b2a:	461a      	mov	r2, r3
 8079b2c:	2302      	movs	r3, #2
 8079b2e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8079b30:	693b      	ldr	r3, [r7, #16]
 8079b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8079b36:	2b00      	cmp	r3, #0
 8079b38:	d003      	beq.n	8079b42 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8079b3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8079b3c:	6878      	ldr	r0, [r7, #4]
 8079b3e:	f000 fbb9 	bl	807a2b4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8079b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079b44:	3301      	adds	r3, #1
 8079b46:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8079b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8079b4a:	085b      	lsrs	r3, r3, #1
 8079b4c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8079b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8079b50:	2b00      	cmp	r3, #0
 8079b52:	f47f af49 	bne.w	80799e8 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8079b56:	687b      	ldr	r3, [r7, #4]
 8079b58:	681b      	ldr	r3, [r3, #0]
 8079b5a:	4618      	mov	r0, r3
 8079b5c:	f002 fb37 	bl	807c1ce <USB_ReadInterrupts>
 8079b60:	4603      	mov	r3, r0
 8079b62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8079b66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8079b6a:	d122      	bne.n	8079bb2 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8079b6c:	69fb      	ldr	r3, [r7, #28]
 8079b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079b72:	685b      	ldr	r3, [r3, #4]
 8079b74:	69fa      	ldr	r2, [r7, #28]
 8079b76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079b7a:	f023 0301 	bic.w	r3, r3, #1
 8079b7e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8079b80:	687b      	ldr	r3, [r7, #4]
 8079b82:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8079b86:	2b01      	cmp	r3, #1
 8079b88:	d108      	bne.n	8079b9c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8079b8a:	687b      	ldr	r3, [r7, #4]
 8079b8c:	2200      	movs	r2, #0
 8079b8e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8079b92:	2100      	movs	r1, #0
 8079b94:	6878      	ldr	r0, [r7, #4]
 8079b96:	f000 fdc5 	bl	807a724 <HAL_PCDEx_LPM_Callback>
 8079b9a:	e002      	b.n	8079ba2 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8079b9c:	6878      	ldr	r0, [r7, #4]
 8079b9e:	f004 ffc7 	bl	807eb30 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8079ba2:	687b      	ldr	r3, [r7, #4]
 8079ba4:	681b      	ldr	r3, [r3, #0]
 8079ba6:	695a      	ldr	r2, [r3, #20]
 8079ba8:	687b      	ldr	r3, [r7, #4]
 8079baa:	681b      	ldr	r3, [r3, #0]
 8079bac:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8079bb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8079bb2:	687b      	ldr	r3, [r7, #4]
 8079bb4:	681b      	ldr	r3, [r3, #0]
 8079bb6:	4618      	mov	r0, r3
 8079bb8:	f002 fb09 	bl	807c1ce <USB_ReadInterrupts>
 8079bbc:	4603      	mov	r3, r0
 8079bbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8079bc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8079bc6:	d112      	bne.n	8079bee <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8079bc8:	69fb      	ldr	r3, [r7, #28]
 8079bca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079bce:	689b      	ldr	r3, [r3, #8]
 8079bd0:	f003 0301 	and.w	r3, r3, #1
 8079bd4:	2b01      	cmp	r3, #1
 8079bd6:	d102      	bne.n	8079bde <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8079bd8:	6878      	ldr	r0, [r7, #4]
 8079bda:	f004 ff83 	bl	807eae4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8079bde:	687b      	ldr	r3, [r7, #4]
 8079be0:	681b      	ldr	r3, [r3, #0]
 8079be2:	695a      	ldr	r2, [r3, #20]
 8079be4:	687b      	ldr	r3, [r7, #4]
 8079be6:	681b      	ldr	r3, [r3, #0]
 8079be8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8079bec:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8079bee:	687b      	ldr	r3, [r7, #4]
 8079bf0:	681b      	ldr	r3, [r3, #0]
 8079bf2:	4618      	mov	r0, r3
 8079bf4:	f002 faeb 	bl	807c1ce <USB_ReadInterrupts>
 8079bf8:	4603      	mov	r3, r0
 8079bfa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8079bfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8079c02:	f040 80c7 	bne.w	8079d94 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8079c06:	69fb      	ldr	r3, [r7, #28]
 8079c08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079c0c:	685b      	ldr	r3, [r3, #4]
 8079c0e:	69fa      	ldr	r2, [r7, #28]
 8079c10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079c14:	f023 0301 	bic.w	r3, r3, #1
 8079c18:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8079c1a:	687b      	ldr	r3, [r7, #4]
 8079c1c:	681b      	ldr	r3, [r3, #0]
 8079c1e:	2110      	movs	r1, #16
 8079c20:	4618      	mov	r0, r3
 8079c22:	f001 fc95 	bl	807b550 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8079c26:	2300      	movs	r3, #0
 8079c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8079c2a:	e056      	b.n	8079cda <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8079c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8079c2e:	015a      	lsls	r2, r3, #5
 8079c30:	69fb      	ldr	r3, [r7, #28]
 8079c32:	4413      	add	r3, r2
 8079c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079c38:	461a      	mov	r2, r3
 8079c3a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8079c3e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8079c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8079c42:	015a      	lsls	r2, r3, #5
 8079c44:	69fb      	ldr	r3, [r7, #28]
 8079c46:	4413      	add	r3, r2
 8079c48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079c4c:	681b      	ldr	r3, [r3, #0]
 8079c4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8079c50:	0151      	lsls	r1, r2, #5
 8079c52:	69fa      	ldr	r2, [r7, #28]
 8079c54:	440a      	add	r2, r1
 8079c56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8079c5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8079c5e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8079c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8079c62:	015a      	lsls	r2, r3, #5
 8079c64:	69fb      	ldr	r3, [r7, #28]
 8079c66:	4413      	add	r3, r2
 8079c68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8079c6c:	681b      	ldr	r3, [r3, #0]
 8079c6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8079c70:	0151      	lsls	r1, r2, #5
 8079c72:	69fa      	ldr	r2, [r7, #28]
 8079c74:	440a      	add	r2, r1
 8079c76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8079c7a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8079c7e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8079c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8079c82:	015a      	lsls	r2, r3, #5
 8079c84:	69fb      	ldr	r3, [r7, #28]
 8079c86:	4413      	add	r3, r2
 8079c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8079c8c:	461a      	mov	r2, r3
 8079c8e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8079c92:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8079c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8079c96:	015a      	lsls	r2, r3, #5
 8079c98:	69fb      	ldr	r3, [r7, #28]
 8079c9a:	4413      	add	r3, r2
 8079c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8079ca0:	681b      	ldr	r3, [r3, #0]
 8079ca2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8079ca4:	0151      	lsls	r1, r2, #5
 8079ca6:	69fa      	ldr	r2, [r7, #28]
 8079ca8:	440a      	add	r2, r1
 8079caa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8079cae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8079cb2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8079cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8079cb6:	015a      	lsls	r2, r3, #5
 8079cb8:	69fb      	ldr	r3, [r7, #28]
 8079cba:	4413      	add	r3, r2
 8079cbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8079cc0:	681b      	ldr	r3, [r3, #0]
 8079cc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8079cc4:	0151      	lsls	r1, r2, #5
 8079cc6:	69fa      	ldr	r2, [r7, #28]
 8079cc8:	440a      	add	r2, r1
 8079cca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8079cce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8079cd2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8079cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8079cd6:	3301      	adds	r3, #1
 8079cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8079cda:	687b      	ldr	r3, [r7, #4]
 8079cdc:	685b      	ldr	r3, [r3, #4]
 8079cde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8079ce0:	429a      	cmp	r2, r3
 8079ce2:	d3a3      	bcc.n	8079c2c <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8079ce4:	69fb      	ldr	r3, [r7, #28]
 8079ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079cea:	69db      	ldr	r3, [r3, #28]
 8079cec:	69fa      	ldr	r2, [r7, #28]
 8079cee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079cf2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8079cf6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8079cf8:	687b      	ldr	r3, [r7, #4]
 8079cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8079cfc:	2b00      	cmp	r3, #0
 8079cfe:	d016      	beq.n	8079d2e <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8079d00:	69fb      	ldr	r3, [r7, #28]
 8079d02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8079d0a:	69fa      	ldr	r2, [r7, #28]
 8079d0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079d10:	f043 030b 	orr.w	r3, r3, #11
 8079d14:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8079d18:	69fb      	ldr	r3, [r7, #28]
 8079d1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8079d20:	69fa      	ldr	r2, [r7, #28]
 8079d22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079d26:	f043 030b 	orr.w	r3, r3, #11
 8079d2a:	6453      	str	r3, [r2, #68]	; 0x44
 8079d2c:	e015      	b.n	8079d5a <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8079d2e:	69fb      	ldr	r3, [r7, #28]
 8079d30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079d34:	695b      	ldr	r3, [r3, #20]
 8079d36:	69fa      	ldr	r2, [r7, #28]
 8079d38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079d3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8079d40:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8079d44:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8079d46:	69fb      	ldr	r3, [r7, #28]
 8079d48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079d4c:	691b      	ldr	r3, [r3, #16]
 8079d4e:	69fa      	ldr	r2, [r7, #28]
 8079d50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079d54:	f043 030b 	orr.w	r3, r3, #11
 8079d58:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8079d5a:	69fb      	ldr	r3, [r7, #28]
 8079d5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8079d60:	681b      	ldr	r3, [r3, #0]
 8079d62:	69fa      	ldr	r2, [r7, #28]
 8079d64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8079d68:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8079d6c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8079d6e:	687b      	ldr	r3, [r7, #4]
 8079d70:	6818      	ldr	r0, [r3, #0]
 8079d72:	687b      	ldr	r3, [r7, #4]
 8079d74:	691b      	ldr	r3, [r3, #16]
 8079d76:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8079d78:	687b      	ldr	r3, [r7, #4]
 8079d7a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8079d7e:	461a      	mov	r2, r3
 8079d80:	f002 faea 	bl	807c358 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8079d84:	687b      	ldr	r3, [r7, #4]
 8079d86:	681b      	ldr	r3, [r3, #0]
 8079d88:	695a      	ldr	r2, [r3, #20]
 8079d8a:	687b      	ldr	r3, [r7, #4]
 8079d8c:	681b      	ldr	r3, [r3, #0]
 8079d8e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8079d92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8079d94:	687b      	ldr	r3, [r7, #4]
 8079d96:	681b      	ldr	r3, [r3, #0]
 8079d98:	4618      	mov	r0, r3
 8079d9a:	f002 fa18 	bl	807c1ce <USB_ReadInterrupts>
 8079d9e:	4603      	mov	r3, r0
 8079da0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8079da4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8079da8:	d124      	bne.n	8079df4 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8079daa:	687b      	ldr	r3, [r7, #4]
 8079dac:	681b      	ldr	r3, [r3, #0]
 8079dae:	4618      	mov	r0, r3
 8079db0:	f002 faae 	bl	807c310 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8079db4:	687b      	ldr	r3, [r7, #4]
 8079db6:	681b      	ldr	r3, [r3, #0]
 8079db8:	4618      	mov	r0, r3
 8079dba:	f001 fc2a 	bl	807b612 <USB_GetDevSpeed>
 8079dbe:	4603      	mov	r3, r0
 8079dc0:	461a      	mov	r2, r3
 8079dc2:	687b      	ldr	r3, [r7, #4]
 8079dc4:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8079dc6:	687b      	ldr	r3, [r7, #4]
 8079dc8:	681c      	ldr	r4, [r3, #0]
 8079dca:	f001 f8e7 	bl	807af9c <HAL_RCC_GetHCLKFreq>
 8079dce:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8079dd0:	687b      	ldr	r3, [r7, #4]
 8079dd2:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8079dd4:	b2db      	uxtb	r3, r3
 8079dd6:	461a      	mov	r2, r3
 8079dd8:	4620      	mov	r0, r4
 8079dda:	f001 f967 	bl	807b0ac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8079dde:	6878      	ldr	r0, [r7, #4]
 8079de0:	f004 fe61 	bl	807eaa6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8079de4:	687b      	ldr	r3, [r7, #4]
 8079de6:	681b      	ldr	r3, [r3, #0]
 8079de8:	695a      	ldr	r2, [r3, #20]
 8079dea:	687b      	ldr	r3, [r7, #4]
 8079dec:	681b      	ldr	r3, [r3, #0]
 8079dee:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8079df2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8079df4:	687b      	ldr	r3, [r7, #4]
 8079df6:	681b      	ldr	r3, [r3, #0]
 8079df8:	4618      	mov	r0, r3
 8079dfa:	f002 f9e8 	bl	807c1ce <USB_ReadInterrupts>
 8079dfe:	4603      	mov	r3, r0
 8079e00:	f003 0308 	and.w	r3, r3, #8
 8079e04:	2b08      	cmp	r3, #8
 8079e06:	d10a      	bne.n	8079e1e <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8079e08:	6878      	ldr	r0, [r7, #4]
 8079e0a:	f004 fe3e 	bl	807ea8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8079e0e:	687b      	ldr	r3, [r7, #4]
 8079e10:	681b      	ldr	r3, [r3, #0]
 8079e12:	695a      	ldr	r2, [r3, #20]
 8079e14:	687b      	ldr	r3, [r7, #4]
 8079e16:	681b      	ldr	r3, [r3, #0]
 8079e18:	f002 0208 	and.w	r2, r2, #8
 8079e1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8079e1e:	687b      	ldr	r3, [r7, #4]
 8079e20:	681b      	ldr	r3, [r3, #0]
 8079e22:	4618      	mov	r0, r3
 8079e24:	f002 f9d3 	bl	807c1ce <USB_ReadInterrupts>
 8079e28:	4603      	mov	r3, r0
 8079e2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8079e2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8079e32:	d10f      	bne.n	8079e54 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8079e34:	2300      	movs	r3, #0
 8079e36:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8079e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079e3a:	b2db      	uxtb	r3, r3
 8079e3c:	4619      	mov	r1, r3
 8079e3e:	6878      	ldr	r0, [r7, #4]
 8079e40:	f004 fe96 	bl	807eb70 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8079e44:	687b      	ldr	r3, [r7, #4]
 8079e46:	681b      	ldr	r3, [r3, #0]
 8079e48:	695a      	ldr	r2, [r3, #20]
 8079e4a:	687b      	ldr	r3, [r7, #4]
 8079e4c:	681b      	ldr	r3, [r3, #0]
 8079e4e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8079e52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8079e54:	687b      	ldr	r3, [r7, #4]
 8079e56:	681b      	ldr	r3, [r3, #0]
 8079e58:	4618      	mov	r0, r3
 8079e5a:	f002 f9b8 	bl	807c1ce <USB_ReadInterrupts>
 8079e5e:	4603      	mov	r3, r0
 8079e60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8079e64:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8079e68:	d10f      	bne.n	8079e8a <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8079e6a:	2300      	movs	r3, #0
 8079e6c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8079e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8079e70:	b2db      	uxtb	r3, r3
 8079e72:	4619      	mov	r1, r3
 8079e74:	6878      	ldr	r0, [r7, #4]
 8079e76:	f004 fe69 	bl	807eb4c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8079e7a:	687b      	ldr	r3, [r7, #4]
 8079e7c:	681b      	ldr	r3, [r3, #0]
 8079e7e:	695a      	ldr	r2, [r3, #20]
 8079e80:	687b      	ldr	r3, [r7, #4]
 8079e82:	681b      	ldr	r3, [r3, #0]
 8079e84:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8079e88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8079e8a:	687b      	ldr	r3, [r7, #4]
 8079e8c:	681b      	ldr	r3, [r3, #0]
 8079e8e:	4618      	mov	r0, r3
 8079e90:	f002 f99d 	bl	807c1ce <USB_ReadInterrupts>
 8079e94:	4603      	mov	r3, r0
 8079e96:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8079e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8079e9e:	d10a      	bne.n	8079eb6 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8079ea0:	6878      	ldr	r0, [r7, #4]
 8079ea2:	f004 fe77 	bl	807eb94 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8079ea6:	687b      	ldr	r3, [r7, #4]
 8079ea8:	681b      	ldr	r3, [r3, #0]
 8079eaa:	695a      	ldr	r2, [r3, #20]
 8079eac:	687b      	ldr	r3, [r7, #4]
 8079eae:	681b      	ldr	r3, [r3, #0]
 8079eb0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8079eb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8079eb6:	687b      	ldr	r3, [r7, #4]
 8079eb8:	681b      	ldr	r3, [r3, #0]
 8079eba:	4618      	mov	r0, r3
 8079ebc:	f002 f987 	bl	807c1ce <USB_ReadInterrupts>
 8079ec0:	4603      	mov	r3, r0
 8079ec2:	f003 0304 	and.w	r3, r3, #4
 8079ec6:	2b04      	cmp	r3, #4
 8079ec8:	d115      	bne.n	8079ef6 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8079eca:	687b      	ldr	r3, [r7, #4]
 8079ecc:	681b      	ldr	r3, [r3, #0]
 8079ece:	685b      	ldr	r3, [r3, #4]
 8079ed0:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8079ed2:	69bb      	ldr	r3, [r7, #24]
 8079ed4:	f003 0304 	and.w	r3, r3, #4
 8079ed8:	2b00      	cmp	r3, #0
 8079eda:	d002      	beq.n	8079ee2 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8079edc:	6878      	ldr	r0, [r7, #4]
 8079ede:	f004 fe67 	bl	807ebb0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8079ee2:	687b      	ldr	r3, [r7, #4]
 8079ee4:	681b      	ldr	r3, [r3, #0]
 8079ee6:	6859      	ldr	r1, [r3, #4]
 8079ee8:	687b      	ldr	r3, [r7, #4]
 8079eea:	681b      	ldr	r3, [r3, #0]
 8079eec:	69ba      	ldr	r2, [r7, #24]
 8079eee:	430a      	orrs	r2, r1
 8079ef0:	605a      	str	r2, [r3, #4]
 8079ef2:	e000      	b.n	8079ef6 <HAL_PCD_IRQHandler+0x75e>
      return;
 8079ef4:	bf00      	nop
    }
  }
}
 8079ef6:	3734      	adds	r7, #52	; 0x34
 8079ef8:	46bd      	mov	sp, r7
 8079efa:	bd90      	pop	{r4, r7, pc}

08079efc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8079efc:	b580      	push	{r7, lr}
 8079efe:	b082      	sub	sp, #8
 8079f00:	af00      	add	r7, sp, #0
 8079f02:	6078      	str	r0, [r7, #4]
 8079f04:	460b      	mov	r3, r1
 8079f06:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8079f08:	687b      	ldr	r3, [r7, #4]
 8079f0a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8079f0e:	2b01      	cmp	r3, #1
 8079f10:	d101      	bne.n	8079f16 <HAL_PCD_SetAddress+0x1a>
 8079f12:	2302      	movs	r3, #2
 8079f14:	e013      	b.n	8079f3e <HAL_PCD_SetAddress+0x42>
 8079f16:	687b      	ldr	r3, [r7, #4]
 8079f18:	2201      	movs	r2, #1
 8079f1a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8079f1e:	687b      	ldr	r3, [r7, #4]
 8079f20:	78fa      	ldrb	r2, [r7, #3]
 8079f22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8079f26:	687b      	ldr	r3, [r7, #4]
 8079f28:	681b      	ldr	r3, [r3, #0]
 8079f2a:	78fa      	ldrb	r2, [r7, #3]
 8079f2c:	4611      	mov	r1, r2
 8079f2e:	4618      	mov	r0, r3
 8079f30:	f002 f8e5 	bl	807c0fe <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8079f34:	687b      	ldr	r3, [r7, #4]
 8079f36:	2200      	movs	r2, #0
 8079f38:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8079f3c:	2300      	movs	r3, #0
}
 8079f3e:	4618      	mov	r0, r3
 8079f40:	3708      	adds	r7, #8
 8079f42:	46bd      	mov	sp, r7
 8079f44:	bd80      	pop	{r7, pc}

08079f46 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8079f46:	b580      	push	{r7, lr}
 8079f48:	b084      	sub	sp, #16
 8079f4a:	af00      	add	r7, sp, #0
 8079f4c:	6078      	str	r0, [r7, #4]
 8079f4e:	4608      	mov	r0, r1
 8079f50:	4611      	mov	r1, r2
 8079f52:	461a      	mov	r2, r3
 8079f54:	4603      	mov	r3, r0
 8079f56:	70fb      	strb	r3, [r7, #3]
 8079f58:	460b      	mov	r3, r1
 8079f5a:	803b      	strh	r3, [r7, #0]
 8079f5c:	4613      	mov	r3, r2
 8079f5e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8079f60:	2300      	movs	r3, #0
 8079f62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8079f64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8079f68:	2b00      	cmp	r3, #0
 8079f6a:	da0f      	bge.n	8079f8c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8079f6c:	78fb      	ldrb	r3, [r7, #3]
 8079f6e:	f003 020f 	and.w	r2, r3, #15
 8079f72:	4613      	mov	r3, r2
 8079f74:	00db      	lsls	r3, r3, #3
 8079f76:	1a9b      	subs	r3, r3, r2
 8079f78:	009b      	lsls	r3, r3, #2
 8079f7a:	3338      	adds	r3, #56	; 0x38
 8079f7c:	687a      	ldr	r2, [r7, #4]
 8079f7e:	4413      	add	r3, r2
 8079f80:	3304      	adds	r3, #4
 8079f82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8079f84:	68fb      	ldr	r3, [r7, #12]
 8079f86:	2201      	movs	r2, #1
 8079f88:	705a      	strb	r2, [r3, #1]
 8079f8a:	e00f      	b.n	8079fac <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8079f8c:	78fb      	ldrb	r3, [r7, #3]
 8079f8e:	f003 020f 	and.w	r2, r3, #15
 8079f92:	4613      	mov	r3, r2
 8079f94:	00db      	lsls	r3, r3, #3
 8079f96:	1a9b      	subs	r3, r3, r2
 8079f98:	009b      	lsls	r3, r3, #2
 8079f9a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8079f9e:	687a      	ldr	r2, [r7, #4]
 8079fa0:	4413      	add	r3, r2
 8079fa2:	3304      	adds	r3, #4
 8079fa4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8079fa6:	68fb      	ldr	r3, [r7, #12]
 8079fa8:	2200      	movs	r2, #0
 8079faa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8079fac:	78fb      	ldrb	r3, [r7, #3]
 8079fae:	f003 030f 	and.w	r3, r3, #15
 8079fb2:	b2da      	uxtb	r2, r3
 8079fb4:	68fb      	ldr	r3, [r7, #12]
 8079fb6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8079fb8:	883a      	ldrh	r2, [r7, #0]
 8079fba:	68fb      	ldr	r3, [r7, #12]
 8079fbc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8079fbe:	68fb      	ldr	r3, [r7, #12]
 8079fc0:	78ba      	ldrb	r2, [r7, #2]
 8079fc2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8079fc4:	68fb      	ldr	r3, [r7, #12]
 8079fc6:	785b      	ldrb	r3, [r3, #1]
 8079fc8:	2b00      	cmp	r3, #0
 8079fca:	d004      	beq.n	8079fd6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8079fcc:	68fb      	ldr	r3, [r7, #12]
 8079fce:	781b      	ldrb	r3, [r3, #0]
 8079fd0:	b29a      	uxth	r2, r3
 8079fd2:	68fb      	ldr	r3, [r7, #12]
 8079fd4:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8079fd6:	78bb      	ldrb	r3, [r7, #2]
 8079fd8:	2b02      	cmp	r3, #2
 8079fda:	d102      	bne.n	8079fe2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8079fdc:	68fb      	ldr	r3, [r7, #12]
 8079fde:	2200      	movs	r2, #0
 8079fe0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8079fe2:	687b      	ldr	r3, [r7, #4]
 8079fe4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8079fe8:	2b01      	cmp	r3, #1
 8079fea:	d101      	bne.n	8079ff0 <HAL_PCD_EP_Open+0xaa>
 8079fec:	2302      	movs	r3, #2
 8079fee:	e00e      	b.n	807a00e <HAL_PCD_EP_Open+0xc8>
 8079ff0:	687b      	ldr	r3, [r7, #4]
 8079ff2:	2201      	movs	r2, #1
 8079ff4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8079ff8:	687b      	ldr	r3, [r7, #4]
 8079ffa:	681b      	ldr	r3, [r3, #0]
 8079ffc:	68f9      	ldr	r1, [r7, #12]
 8079ffe:	4618      	mov	r0, r3
 807a000:	f001 fb2c 	bl	807b65c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 807a004:	687b      	ldr	r3, [r7, #4]
 807a006:	2200      	movs	r2, #0
 807a008:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 807a00c:	7afb      	ldrb	r3, [r7, #11]
}
 807a00e:	4618      	mov	r0, r3
 807a010:	3710      	adds	r7, #16
 807a012:	46bd      	mov	sp, r7
 807a014:	bd80      	pop	{r7, pc}

0807a016 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 807a016:	b580      	push	{r7, lr}
 807a018:	b086      	sub	sp, #24
 807a01a:	af00      	add	r7, sp, #0
 807a01c:	60f8      	str	r0, [r7, #12]
 807a01e:	607a      	str	r2, [r7, #4]
 807a020:	603b      	str	r3, [r7, #0]
 807a022:	460b      	mov	r3, r1
 807a024:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 807a026:	7afb      	ldrb	r3, [r7, #11]
 807a028:	f003 020f 	and.w	r2, r3, #15
 807a02c:	4613      	mov	r3, r2
 807a02e:	00db      	lsls	r3, r3, #3
 807a030:	1a9b      	subs	r3, r3, r2
 807a032:	009b      	lsls	r3, r3, #2
 807a034:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 807a038:	68fa      	ldr	r2, [r7, #12]
 807a03a:	4413      	add	r3, r2
 807a03c:	3304      	adds	r3, #4
 807a03e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 807a040:	697b      	ldr	r3, [r7, #20]
 807a042:	687a      	ldr	r2, [r7, #4]
 807a044:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 807a046:	697b      	ldr	r3, [r7, #20]
 807a048:	683a      	ldr	r2, [r7, #0]
 807a04a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 807a04c:	697b      	ldr	r3, [r7, #20]
 807a04e:	2200      	movs	r2, #0
 807a050:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 807a052:	697b      	ldr	r3, [r7, #20]
 807a054:	2200      	movs	r2, #0
 807a056:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 807a058:	7afb      	ldrb	r3, [r7, #11]
 807a05a:	f003 030f 	and.w	r3, r3, #15
 807a05e:	b2da      	uxtb	r2, r3
 807a060:	697b      	ldr	r3, [r7, #20]
 807a062:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 807a064:	68fb      	ldr	r3, [r7, #12]
 807a066:	691b      	ldr	r3, [r3, #16]
 807a068:	2b01      	cmp	r3, #1
 807a06a:	d102      	bne.n	807a072 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 807a06c:	687a      	ldr	r2, [r7, #4]
 807a06e:	697b      	ldr	r3, [r7, #20]
 807a070:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 807a072:	7afb      	ldrb	r3, [r7, #11]
 807a074:	f003 030f 	and.w	r3, r3, #15
 807a078:	2b00      	cmp	r3, #0
 807a07a:	d109      	bne.n	807a090 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 807a07c:	68fb      	ldr	r3, [r7, #12]
 807a07e:	6818      	ldr	r0, [r3, #0]
 807a080:	68fb      	ldr	r3, [r7, #12]
 807a082:	691b      	ldr	r3, [r3, #16]
 807a084:	b2db      	uxtb	r3, r3
 807a086:	461a      	mov	r2, r3
 807a088:	6979      	ldr	r1, [r7, #20]
 807a08a:	f001 fdb3 	bl	807bbf4 <USB_EP0StartXfer>
 807a08e:	e008      	b.n	807a0a2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 807a090:	68fb      	ldr	r3, [r7, #12]
 807a092:	6818      	ldr	r0, [r3, #0]
 807a094:	68fb      	ldr	r3, [r7, #12]
 807a096:	691b      	ldr	r3, [r3, #16]
 807a098:	b2db      	uxtb	r3, r3
 807a09a:	461a      	mov	r2, r3
 807a09c:	6979      	ldr	r1, [r7, #20]
 807a09e:	f001 fb65 	bl	807b76c <USB_EPStartXfer>
  }

  return HAL_OK;
 807a0a2:	2300      	movs	r3, #0
}
 807a0a4:	4618      	mov	r0, r3
 807a0a6:	3718      	adds	r7, #24
 807a0a8:	46bd      	mov	sp, r7
 807a0aa:	bd80      	pop	{r7, pc}

0807a0ac <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 807a0ac:	b580      	push	{r7, lr}
 807a0ae:	b086      	sub	sp, #24
 807a0b0:	af00      	add	r7, sp, #0
 807a0b2:	60f8      	str	r0, [r7, #12]
 807a0b4:	607a      	str	r2, [r7, #4]
 807a0b6:	603b      	str	r3, [r7, #0]
 807a0b8:	460b      	mov	r3, r1
 807a0ba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 807a0bc:	7afb      	ldrb	r3, [r7, #11]
 807a0be:	f003 020f 	and.w	r2, r3, #15
 807a0c2:	4613      	mov	r3, r2
 807a0c4:	00db      	lsls	r3, r3, #3
 807a0c6:	1a9b      	subs	r3, r3, r2
 807a0c8:	009b      	lsls	r3, r3, #2
 807a0ca:	3338      	adds	r3, #56	; 0x38
 807a0cc:	68fa      	ldr	r2, [r7, #12]
 807a0ce:	4413      	add	r3, r2
 807a0d0:	3304      	adds	r3, #4
 807a0d2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 807a0d4:	697b      	ldr	r3, [r7, #20]
 807a0d6:	687a      	ldr	r2, [r7, #4]
 807a0d8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 807a0da:	697b      	ldr	r3, [r7, #20]
 807a0dc:	683a      	ldr	r2, [r7, #0]
 807a0de:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 807a0e0:	697b      	ldr	r3, [r7, #20]
 807a0e2:	2200      	movs	r2, #0
 807a0e4:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 807a0e6:	697b      	ldr	r3, [r7, #20]
 807a0e8:	2201      	movs	r2, #1
 807a0ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 807a0ec:	7afb      	ldrb	r3, [r7, #11]
 807a0ee:	f003 030f 	and.w	r3, r3, #15
 807a0f2:	b2da      	uxtb	r2, r3
 807a0f4:	697b      	ldr	r3, [r7, #20]
 807a0f6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 807a0f8:	68fb      	ldr	r3, [r7, #12]
 807a0fa:	691b      	ldr	r3, [r3, #16]
 807a0fc:	2b01      	cmp	r3, #1
 807a0fe:	d102      	bne.n	807a106 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 807a100:	687a      	ldr	r2, [r7, #4]
 807a102:	697b      	ldr	r3, [r7, #20]
 807a104:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 807a106:	7afb      	ldrb	r3, [r7, #11]
 807a108:	f003 030f 	and.w	r3, r3, #15
 807a10c:	2b00      	cmp	r3, #0
 807a10e:	d109      	bne.n	807a124 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 807a110:	68fb      	ldr	r3, [r7, #12]
 807a112:	6818      	ldr	r0, [r3, #0]
 807a114:	68fb      	ldr	r3, [r7, #12]
 807a116:	691b      	ldr	r3, [r3, #16]
 807a118:	b2db      	uxtb	r3, r3
 807a11a:	461a      	mov	r2, r3
 807a11c:	6979      	ldr	r1, [r7, #20]
 807a11e:	f001 fd69 	bl	807bbf4 <USB_EP0StartXfer>
 807a122:	e008      	b.n	807a136 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 807a124:	68fb      	ldr	r3, [r7, #12]
 807a126:	6818      	ldr	r0, [r3, #0]
 807a128:	68fb      	ldr	r3, [r7, #12]
 807a12a:	691b      	ldr	r3, [r3, #16]
 807a12c:	b2db      	uxtb	r3, r3
 807a12e:	461a      	mov	r2, r3
 807a130:	6979      	ldr	r1, [r7, #20]
 807a132:	f001 fb1b 	bl	807b76c <USB_EPStartXfer>
  }

  return HAL_OK;
 807a136:	2300      	movs	r3, #0
}
 807a138:	4618      	mov	r0, r3
 807a13a:	3718      	adds	r7, #24
 807a13c:	46bd      	mov	sp, r7
 807a13e:	bd80      	pop	{r7, pc}

0807a140 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 807a140:	b580      	push	{r7, lr}
 807a142:	b084      	sub	sp, #16
 807a144:	af00      	add	r7, sp, #0
 807a146:	6078      	str	r0, [r7, #4]
 807a148:	460b      	mov	r3, r1
 807a14a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 807a14c:	78fb      	ldrb	r3, [r7, #3]
 807a14e:	f003 020f 	and.w	r2, r3, #15
 807a152:	687b      	ldr	r3, [r7, #4]
 807a154:	685b      	ldr	r3, [r3, #4]
 807a156:	429a      	cmp	r2, r3
 807a158:	d901      	bls.n	807a15e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 807a15a:	2301      	movs	r3, #1
 807a15c:	e050      	b.n	807a200 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 807a15e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 807a162:	2b00      	cmp	r3, #0
 807a164:	da0f      	bge.n	807a186 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 807a166:	78fb      	ldrb	r3, [r7, #3]
 807a168:	f003 020f 	and.w	r2, r3, #15
 807a16c:	4613      	mov	r3, r2
 807a16e:	00db      	lsls	r3, r3, #3
 807a170:	1a9b      	subs	r3, r3, r2
 807a172:	009b      	lsls	r3, r3, #2
 807a174:	3338      	adds	r3, #56	; 0x38
 807a176:	687a      	ldr	r2, [r7, #4]
 807a178:	4413      	add	r3, r2
 807a17a:	3304      	adds	r3, #4
 807a17c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 807a17e:	68fb      	ldr	r3, [r7, #12]
 807a180:	2201      	movs	r2, #1
 807a182:	705a      	strb	r2, [r3, #1]
 807a184:	e00d      	b.n	807a1a2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 807a186:	78fa      	ldrb	r2, [r7, #3]
 807a188:	4613      	mov	r3, r2
 807a18a:	00db      	lsls	r3, r3, #3
 807a18c:	1a9b      	subs	r3, r3, r2
 807a18e:	009b      	lsls	r3, r3, #2
 807a190:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 807a194:	687a      	ldr	r2, [r7, #4]
 807a196:	4413      	add	r3, r2
 807a198:	3304      	adds	r3, #4
 807a19a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 807a19c:	68fb      	ldr	r3, [r7, #12]
 807a19e:	2200      	movs	r2, #0
 807a1a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 807a1a2:	68fb      	ldr	r3, [r7, #12]
 807a1a4:	2201      	movs	r2, #1
 807a1a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 807a1a8:	78fb      	ldrb	r3, [r7, #3]
 807a1aa:	f003 030f 	and.w	r3, r3, #15
 807a1ae:	b2da      	uxtb	r2, r3
 807a1b0:	68fb      	ldr	r3, [r7, #12]
 807a1b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 807a1b4:	687b      	ldr	r3, [r7, #4]
 807a1b6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 807a1ba:	2b01      	cmp	r3, #1
 807a1bc:	d101      	bne.n	807a1c2 <HAL_PCD_EP_SetStall+0x82>
 807a1be:	2302      	movs	r3, #2
 807a1c0:	e01e      	b.n	807a200 <HAL_PCD_EP_SetStall+0xc0>
 807a1c2:	687b      	ldr	r3, [r7, #4]
 807a1c4:	2201      	movs	r2, #1
 807a1c6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 807a1ca:	687b      	ldr	r3, [r7, #4]
 807a1cc:	681b      	ldr	r3, [r3, #0]
 807a1ce:	68f9      	ldr	r1, [r7, #12]
 807a1d0:	4618      	mov	r0, r3
 807a1d2:	f001 fec0 	bl	807bf56 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 807a1d6:	78fb      	ldrb	r3, [r7, #3]
 807a1d8:	f003 030f 	and.w	r3, r3, #15
 807a1dc:	2b00      	cmp	r3, #0
 807a1de:	d10a      	bne.n	807a1f6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 807a1e0:	687b      	ldr	r3, [r7, #4]
 807a1e2:	6818      	ldr	r0, [r3, #0]
 807a1e4:	687b      	ldr	r3, [r7, #4]
 807a1e6:	691b      	ldr	r3, [r3, #16]
 807a1e8:	b2d9      	uxtb	r1, r3
 807a1ea:	687b      	ldr	r3, [r7, #4]
 807a1ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 807a1f0:	461a      	mov	r2, r3
 807a1f2:	f002 f8b1 	bl	807c358 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 807a1f6:	687b      	ldr	r3, [r7, #4]
 807a1f8:	2200      	movs	r2, #0
 807a1fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 807a1fe:	2300      	movs	r3, #0
}
 807a200:	4618      	mov	r0, r3
 807a202:	3710      	adds	r7, #16
 807a204:	46bd      	mov	sp, r7
 807a206:	bd80      	pop	{r7, pc}

0807a208 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 807a208:	b580      	push	{r7, lr}
 807a20a:	b084      	sub	sp, #16
 807a20c:	af00      	add	r7, sp, #0
 807a20e:	6078      	str	r0, [r7, #4]
 807a210:	460b      	mov	r3, r1
 807a212:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 807a214:	78fb      	ldrb	r3, [r7, #3]
 807a216:	f003 020f 	and.w	r2, r3, #15
 807a21a:	687b      	ldr	r3, [r7, #4]
 807a21c:	685b      	ldr	r3, [r3, #4]
 807a21e:	429a      	cmp	r2, r3
 807a220:	d901      	bls.n	807a226 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 807a222:	2301      	movs	r3, #1
 807a224:	e042      	b.n	807a2ac <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 807a226:	f997 3003 	ldrsb.w	r3, [r7, #3]
 807a22a:	2b00      	cmp	r3, #0
 807a22c:	da0f      	bge.n	807a24e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 807a22e:	78fb      	ldrb	r3, [r7, #3]
 807a230:	f003 020f 	and.w	r2, r3, #15
 807a234:	4613      	mov	r3, r2
 807a236:	00db      	lsls	r3, r3, #3
 807a238:	1a9b      	subs	r3, r3, r2
 807a23a:	009b      	lsls	r3, r3, #2
 807a23c:	3338      	adds	r3, #56	; 0x38
 807a23e:	687a      	ldr	r2, [r7, #4]
 807a240:	4413      	add	r3, r2
 807a242:	3304      	adds	r3, #4
 807a244:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 807a246:	68fb      	ldr	r3, [r7, #12]
 807a248:	2201      	movs	r2, #1
 807a24a:	705a      	strb	r2, [r3, #1]
 807a24c:	e00f      	b.n	807a26e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 807a24e:	78fb      	ldrb	r3, [r7, #3]
 807a250:	f003 020f 	and.w	r2, r3, #15
 807a254:	4613      	mov	r3, r2
 807a256:	00db      	lsls	r3, r3, #3
 807a258:	1a9b      	subs	r3, r3, r2
 807a25a:	009b      	lsls	r3, r3, #2
 807a25c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 807a260:	687a      	ldr	r2, [r7, #4]
 807a262:	4413      	add	r3, r2
 807a264:	3304      	adds	r3, #4
 807a266:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 807a268:	68fb      	ldr	r3, [r7, #12]
 807a26a:	2200      	movs	r2, #0
 807a26c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 807a26e:	68fb      	ldr	r3, [r7, #12]
 807a270:	2200      	movs	r2, #0
 807a272:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 807a274:	78fb      	ldrb	r3, [r7, #3]
 807a276:	f003 030f 	and.w	r3, r3, #15
 807a27a:	b2da      	uxtb	r2, r3
 807a27c:	68fb      	ldr	r3, [r7, #12]
 807a27e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 807a280:	687b      	ldr	r3, [r7, #4]
 807a282:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 807a286:	2b01      	cmp	r3, #1
 807a288:	d101      	bne.n	807a28e <HAL_PCD_EP_ClrStall+0x86>
 807a28a:	2302      	movs	r3, #2
 807a28c:	e00e      	b.n	807a2ac <HAL_PCD_EP_ClrStall+0xa4>
 807a28e:	687b      	ldr	r3, [r7, #4]
 807a290:	2201      	movs	r2, #1
 807a292:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 807a296:	687b      	ldr	r3, [r7, #4]
 807a298:	681b      	ldr	r3, [r3, #0]
 807a29a:	68f9      	ldr	r1, [r7, #12]
 807a29c:	4618      	mov	r0, r3
 807a29e:	f001 fec8 	bl	807c032 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 807a2a2:	687b      	ldr	r3, [r7, #4]
 807a2a4:	2200      	movs	r2, #0
 807a2a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 807a2aa:	2300      	movs	r3, #0
}
 807a2ac:	4618      	mov	r0, r3
 807a2ae:	3710      	adds	r7, #16
 807a2b0:	46bd      	mov	sp, r7
 807a2b2:	bd80      	pop	{r7, pc}

0807a2b4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 807a2b4:	b580      	push	{r7, lr}
 807a2b6:	b08a      	sub	sp, #40	; 0x28
 807a2b8:	af02      	add	r7, sp, #8
 807a2ba:	6078      	str	r0, [r7, #4]
 807a2bc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 807a2be:	687b      	ldr	r3, [r7, #4]
 807a2c0:	681b      	ldr	r3, [r3, #0]
 807a2c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807a2c4:	697b      	ldr	r3, [r7, #20]
 807a2c6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 807a2c8:	683a      	ldr	r2, [r7, #0]
 807a2ca:	4613      	mov	r3, r2
 807a2cc:	00db      	lsls	r3, r3, #3
 807a2ce:	1a9b      	subs	r3, r3, r2
 807a2d0:	009b      	lsls	r3, r3, #2
 807a2d2:	3338      	adds	r3, #56	; 0x38
 807a2d4:	687a      	ldr	r2, [r7, #4]
 807a2d6:	4413      	add	r3, r2
 807a2d8:	3304      	adds	r3, #4
 807a2da:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 807a2dc:	68fb      	ldr	r3, [r7, #12]
 807a2de:	699a      	ldr	r2, [r3, #24]
 807a2e0:	68fb      	ldr	r3, [r7, #12]
 807a2e2:	695b      	ldr	r3, [r3, #20]
 807a2e4:	429a      	cmp	r2, r3
 807a2e6:	d901      	bls.n	807a2ec <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 807a2e8:	2301      	movs	r3, #1
 807a2ea:	e06c      	b.n	807a3c6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 807a2ec:	68fb      	ldr	r3, [r7, #12]
 807a2ee:	695a      	ldr	r2, [r3, #20]
 807a2f0:	68fb      	ldr	r3, [r7, #12]
 807a2f2:	699b      	ldr	r3, [r3, #24]
 807a2f4:	1ad3      	subs	r3, r2, r3
 807a2f6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 807a2f8:	68fb      	ldr	r3, [r7, #12]
 807a2fa:	689b      	ldr	r3, [r3, #8]
 807a2fc:	69fa      	ldr	r2, [r7, #28]
 807a2fe:	429a      	cmp	r2, r3
 807a300:	d902      	bls.n	807a308 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 807a302:	68fb      	ldr	r3, [r7, #12]
 807a304:	689b      	ldr	r3, [r3, #8]
 807a306:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 807a308:	69fb      	ldr	r3, [r7, #28]
 807a30a:	3303      	adds	r3, #3
 807a30c:	089b      	lsrs	r3, r3, #2
 807a30e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 807a310:	e02b      	b.n	807a36a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 807a312:	68fb      	ldr	r3, [r7, #12]
 807a314:	695a      	ldr	r2, [r3, #20]
 807a316:	68fb      	ldr	r3, [r7, #12]
 807a318:	699b      	ldr	r3, [r3, #24]
 807a31a:	1ad3      	subs	r3, r2, r3
 807a31c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 807a31e:	68fb      	ldr	r3, [r7, #12]
 807a320:	689b      	ldr	r3, [r3, #8]
 807a322:	69fa      	ldr	r2, [r7, #28]
 807a324:	429a      	cmp	r2, r3
 807a326:	d902      	bls.n	807a32e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 807a328:	68fb      	ldr	r3, [r7, #12]
 807a32a:	689b      	ldr	r3, [r3, #8]
 807a32c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 807a32e:	69fb      	ldr	r3, [r7, #28]
 807a330:	3303      	adds	r3, #3
 807a332:	089b      	lsrs	r3, r3, #2
 807a334:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 807a336:	68fb      	ldr	r3, [r7, #12]
 807a338:	68d9      	ldr	r1, [r3, #12]
 807a33a:	683b      	ldr	r3, [r7, #0]
 807a33c:	b2da      	uxtb	r2, r3
 807a33e:	69fb      	ldr	r3, [r7, #28]
 807a340:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 807a342:	687b      	ldr	r3, [r7, #4]
 807a344:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 807a346:	b2db      	uxtb	r3, r3
 807a348:	9300      	str	r3, [sp, #0]
 807a34a:	4603      	mov	r3, r0
 807a34c:	6978      	ldr	r0, [r7, #20]
 807a34e:	f001 fda4 	bl	807be9a <USB_WritePacket>

    ep->xfer_buff  += len;
 807a352:	68fb      	ldr	r3, [r7, #12]
 807a354:	68da      	ldr	r2, [r3, #12]
 807a356:	69fb      	ldr	r3, [r7, #28]
 807a358:	441a      	add	r2, r3
 807a35a:	68fb      	ldr	r3, [r7, #12]
 807a35c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 807a35e:	68fb      	ldr	r3, [r7, #12]
 807a360:	699a      	ldr	r2, [r3, #24]
 807a362:	69fb      	ldr	r3, [r7, #28]
 807a364:	441a      	add	r2, r3
 807a366:	68fb      	ldr	r3, [r7, #12]
 807a368:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 807a36a:	683b      	ldr	r3, [r7, #0]
 807a36c:	015a      	lsls	r2, r3, #5
 807a36e:	693b      	ldr	r3, [r7, #16]
 807a370:	4413      	add	r3, r2
 807a372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807a376:	699b      	ldr	r3, [r3, #24]
 807a378:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 807a37a:	69ba      	ldr	r2, [r7, #24]
 807a37c:	429a      	cmp	r2, r3
 807a37e:	d809      	bhi.n	807a394 <PCD_WriteEmptyTxFifo+0xe0>
 807a380:	68fb      	ldr	r3, [r7, #12]
 807a382:	699a      	ldr	r2, [r3, #24]
 807a384:	68fb      	ldr	r3, [r7, #12]
 807a386:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 807a388:	429a      	cmp	r2, r3
 807a38a:	d203      	bcs.n	807a394 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 807a38c:	68fb      	ldr	r3, [r7, #12]
 807a38e:	695b      	ldr	r3, [r3, #20]
 807a390:	2b00      	cmp	r3, #0
 807a392:	d1be      	bne.n	807a312 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 807a394:	68fb      	ldr	r3, [r7, #12]
 807a396:	695a      	ldr	r2, [r3, #20]
 807a398:	68fb      	ldr	r3, [r7, #12]
 807a39a:	699b      	ldr	r3, [r3, #24]
 807a39c:	429a      	cmp	r2, r3
 807a39e:	d811      	bhi.n	807a3c4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 807a3a0:	683b      	ldr	r3, [r7, #0]
 807a3a2:	f003 030f 	and.w	r3, r3, #15
 807a3a6:	2201      	movs	r2, #1
 807a3a8:	fa02 f303 	lsl.w	r3, r2, r3
 807a3ac:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 807a3ae:	693b      	ldr	r3, [r7, #16]
 807a3b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807a3b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 807a3b6:	68bb      	ldr	r3, [r7, #8]
 807a3b8:	43db      	mvns	r3, r3
 807a3ba:	6939      	ldr	r1, [r7, #16]
 807a3bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 807a3c0:	4013      	ands	r3, r2
 807a3c2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 807a3c4:	2300      	movs	r3, #0
}
 807a3c6:	4618      	mov	r0, r3
 807a3c8:	3720      	adds	r7, #32
 807a3ca:	46bd      	mov	sp, r7
 807a3cc:	bd80      	pop	{r7, pc}
	...

0807a3d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 807a3d0:	b580      	push	{r7, lr}
 807a3d2:	b086      	sub	sp, #24
 807a3d4:	af00      	add	r7, sp, #0
 807a3d6:	6078      	str	r0, [r7, #4]
 807a3d8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 807a3da:	687b      	ldr	r3, [r7, #4]
 807a3dc:	681b      	ldr	r3, [r3, #0]
 807a3de:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807a3e0:	697b      	ldr	r3, [r7, #20]
 807a3e2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 807a3e4:	697b      	ldr	r3, [r7, #20]
 807a3e6:	333c      	adds	r3, #60	; 0x3c
 807a3e8:	3304      	adds	r3, #4
 807a3ea:	681b      	ldr	r3, [r3, #0]
 807a3ec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 807a3ee:	683b      	ldr	r3, [r7, #0]
 807a3f0:	015a      	lsls	r2, r3, #5
 807a3f2:	693b      	ldr	r3, [r7, #16]
 807a3f4:	4413      	add	r3, r2
 807a3f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a3fa:	689b      	ldr	r3, [r3, #8]
 807a3fc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 807a3fe:	687b      	ldr	r3, [r7, #4]
 807a400:	691b      	ldr	r3, [r3, #16]
 807a402:	2b01      	cmp	r3, #1
 807a404:	f040 80a0 	bne.w	807a548 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 807a408:	68bb      	ldr	r3, [r7, #8]
 807a40a:	f003 0308 	and.w	r3, r3, #8
 807a40e:	2b00      	cmp	r3, #0
 807a410:	d015      	beq.n	807a43e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 807a412:	68fb      	ldr	r3, [r7, #12]
 807a414:	4a72      	ldr	r2, [pc, #456]	; (807a5e0 <PCD_EP_OutXfrComplete_int+0x210>)
 807a416:	4293      	cmp	r3, r2
 807a418:	f240 80dd 	bls.w	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 807a41c:	68bb      	ldr	r3, [r7, #8]
 807a41e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 807a422:	2b00      	cmp	r3, #0
 807a424:	f000 80d7 	beq.w	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 807a428:	683b      	ldr	r3, [r7, #0]
 807a42a:	015a      	lsls	r2, r3, #5
 807a42c:	693b      	ldr	r3, [r7, #16]
 807a42e:	4413      	add	r3, r2
 807a430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a434:	461a      	mov	r2, r3
 807a436:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 807a43a:	6093      	str	r3, [r2, #8]
 807a43c:	e0cb      	b.n	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 807a43e:	68bb      	ldr	r3, [r7, #8]
 807a440:	f003 0320 	and.w	r3, r3, #32
 807a444:	2b00      	cmp	r3, #0
 807a446:	d009      	beq.n	807a45c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 807a448:	683b      	ldr	r3, [r7, #0]
 807a44a:	015a      	lsls	r2, r3, #5
 807a44c:	693b      	ldr	r3, [r7, #16]
 807a44e:	4413      	add	r3, r2
 807a450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a454:	461a      	mov	r2, r3
 807a456:	2320      	movs	r3, #32
 807a458:	6093      	str	r3, [r2, #8]
 807a45a:	e0bc      	b.n	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 807a45c:	68bb      	ldr	r3, [r7, #8]
 807a45e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 807a462:	2b00      	cmp	r3, #0
 807a464:	f040 80b7 	bne.w	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 807a468:	68fb      	ldr	r3, [r7, #12]
 807a46a:	4a5d      	ldr	r2, [pc, #372]	; (807a5e0 <PCD_EP_OutXfrComplete_int+0x210>)
 807a46c:	4293      	cmp	r3, r2
 807a46e:	d90f      	bls.n	807a490 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 807a470:	68bb      	ldr	r3, [r7, #8]
 807a472:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 807a476:	2b00      	cmp	r3, #0
 807a478:	d00a      	beq.n	807a490 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 807a47a:	683b      	ldr	r3, [r7, #0]
 807a47c:	015a      	lsls	r2, r3, #5
 807a47e:	693b      	ldr	r3, [r7, #16]
 807a480:	4413      	add	r3, r2
 807a482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a486:	461a      	mov	r2, r3
 807a488:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 807a48c:	6093      	str	r3, [r2, #8]
 807a48e:	e0a2      	b.n	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 807a490:	6879      	ldr	r1, [r7, #4]
 807a492:	683a      	ldr	r2, [r7, #0]
 807a494:	4613      	mov	r3, r2
 807a496:	00db      	lsls	r3, r3, #3
 807a498:	1a9b      	subs	r3, r3, r2
 807a49a:	009b      	lsls	r3, r3, #2
 807a49c:	440b      	add	r3, r1
 807a49e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 807a4a2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 807a4a4:	683b      	ldr	r3, [r7, #0]
 807a4a6:	0159      	lsls	r1, r3, #5
 807a4a8:	693b      	ldr	r3, [r7, #16]
 807a4aa:	440b      	add	r3, r1
 807a4ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a4b0:	691b      	ldr	r3, [r3, #16]
 807a4b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 807a4b6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 807a4b8:	6878      	ldr	r0, [r7, #4]
 807a4ba:	683a      	ldr	r2, [r7, #0]
 807a4bc:	4613      	mov	r3, r2
 807a4be:	00db      	lsls	r3, r3, #3
 807a4c0:	1a9b      	subs	r3, r3, r2
 807a4c2:	009b      	lsls	r3, r3, #2
 807a4c4:	4403      	add	r3, r0
 807a4c6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 807a4ca:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 807a4cc:	6879      	ldr	r1, [r7, #4]
 807a4ce:	683a      	ldr	r2, [r7, #0]
 807a4d0:	4613      	mov	r3, r2
 807a4d2:	00db      	lsls	r3, r3, #3
 807a4d4:	1a9b      	subs	r3, r3, r2
 807a4d6:	009b      	lsls	r3, r3, #2
 807a4d8:	440b      	add	r3, r1
 807a4da:	f503 7302 	add.w	r3, r3, #520	; 0x208
 807a4de:	6819      	ldr	r1, [r3, #0]
 807a4e0:	6878      	ldr	r0, [r7, #4]
 807a4e2:	683a      	ldr	r2, [r7, #0]
 807a4e4:	4613      	mov	r3, r2
 807a4e6:	00db      	lsls	r3, r3, #3
 807a4e8:	1a9b      	subs	r3, r3, r2
 807a4ea:	009b      	lsls	r3, r3, #2
 807a4ec:	4403      	add	r3, r0
 807a4ee:	f503 7301 	add.w	r3, r3, #516	; 0x204
 807a4f2:	681b      	ldr	r3, [r3, #0]
 807a4f4:	4419      	add	r1, r3
 807a4f6:	6878      	ldr	r0, [r7, #4]
 807a4f8:	683a      	ldr	r2, [r7, #0]
 807a4fa:	4613      	mov	r3, r2
 807a4fc:	00db      	lsls	r3, r3, #3
 807a4fe:	1a9b      	subs	r3, r3, r2
 807a500:	009b      	lsls	r3, r3, #2
 807a502:	4403      	add	r3, r0
 807a504:	f503 7302 	add.w	r3, r3, #520	; 0x208
 807a508:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 807a50a:	683b      	ldr	r3, [r7, #0]
 807a50c:	2b00      	cmp	r3, #0
 807a50e:	d114      	bne.n	807a53a <PCD_EP_OutXfrComplete_int+0x16a>
 807a510:	6879      	ldr	r1, [r7, #4]
 807a512:	683a      	ldr	r2, [r7, #0]
 807a514:	4613      	mov	r3, r2
 807a516:	00db      	lsls	r3, r3, #3
 807a518:	1a9b      	subs	r3, r3, r2
 807a51a:	009b      	lsls	r3, r3, #2
 807a51c:	440b      	add	r3, r1
 807a51e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 807a522:	681b      	ldr	r3, [r3, #0]
 807a524:	2b00      	cmp	r3, #0
 807a526:	d108      	bne.n	807a53a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 807a528:	687b      	ldr	r3, [r7, #4]
 807a52a:	6818      	ldr	r0, [r3, #0]
 807a52c:	687b      	ldr	r3, [r7, #4]
 807a52e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 807a532:	461a      	mov	r2, r3
 807a534:	2101      	movs	r1, #1
 807a536:	f001 ff0f 	bl	807c358 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 807a53a:	683b      	ldr	r3, [r7, #0]
 807a53c:	b2db      	uxtb	r3, r3
 807a53e:	4619      	mov	r1, r3
 807a540:	6878      	ldr	r0, [r7, #4]
 807a542:	f004 fa6d 	bl	807ea20 <HAL_PCD_DataOutStageCallback>
 807a546:	e046      	b.n	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 807a548:	68fb      	ldr	r3, [r7, #12]
 807a54a:	4a26      	ldr	r2, [pc, #152]	; (807a5e4 <PCD_EP_OutXfrComplete_int+0x214>)
 807a54c:	4293      	cmp	r3, r2
 807a54e:	d124      	bne.n	807a59a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 807a550:	68bb      	ldr	r3, [r7, #8]
 807a552:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 807a556:	2b00      	cmp	r3, #0
 807a558:	d00a      	beq.n	807a570 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 807a55a:	683b      	ldr	r3, [r7, #0]
 807a55c:	015a      	lsls	r2, r3, #5
 807a55e:	693b      	ldr	r3, [r7, #16]
 807a560:	4413      	add	r3, r2
 807a562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a566:	461a      	mov	r2, r3
 807a568:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 807a56c:	6093      	str	r3, [r2, #8]
 807a56e:	e032      	b.n	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 807a570:	68bb      	ldr	r3, [r7, #8]
 807a572:	f003 0320 	and.w	r3, r3, #32
 807a576:	2b00      	cmp	r3, #0
 807a578:	d008      	beq.n	807a58c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 807a57a:	683b      	ldr	r3, [r7, #0]
 807a57c:	015a      	lsls	r2, r3, #5
 807a57e:	693b      	ldr	r3, [r7, #16]
 807a580:	4413      	add	r3, r2
 807a582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a586:	461a      	mov	r2, r3
 807a588:	2320      	movs	r3, #32
 807a58a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 807a58c:	683b      	ldr	r3, [r7, #0]
 807a58e:	b2db      	uxtb	r3, r3
 807a590:	4619      	mov	r1, r3
 807a592:	6878      	ldr	r0, [r7, #4]
 807a594:	f004 fa44 	bl	807ea20 <HAL_PCD_DataOutStageCallback>
 807a598:	e01d      	b.n	807a5d6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 807a59a:	683b      	ldr	r3, [r7, #0]
 807a59c:	2b00      	cmp	r3, #0
 807a59e:	d114      	bne.n	807a5ca <PCD_EP_OutXfrComplete_int+0x1fa>
 807a5a0:	6879      	ldr	r1, [r7, #4]
 807a5a2:	683a      	ldr	r2, [r7, #0]
 807a5a4:	4613      	mov	r3, r2
 807a5a6:	00db      	lsls	r3, r3, #3
 807a5a8:	1a9b      	subs	r3, r3, r2
 807a5aa:	009b      	lsls	r3, r3, #2
 807a5ac:	440b      	add	r3, r1
 807a5ae:	f503 7304 	add.w	r3, r3, #528	; 0x210
 807a5b2:	681b      	ldr	r3, [r3, #0]
 807a5b4:	2b00      	cmp	r3, #0
 807a5b6:	d108      	bne.n	807a5ca <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 807a5b8:	687b      	ldr	r3, [r7, #4]
 807a5ba:	6818      	ldr	r0, [r3, #0]
 807a5bc:	687b      	ldr	r3, [r7, #4]
 807a5be:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 807a5c2:	461a      	mov	r2, r3
 807a5c4:	2100      	movs	r1, #0
 807a5c6:	f001 fec7 	bl	807c358 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 807a5ca:	683b      	ldr	r3, [r7, #0]
 807a5cc:	b2db      	uxtb	r3, r3
 807a5ce:	4619      	mov	r1, r3
 807a5d0:	6878      	ldr	r0, [r7, #4]
 807a5d2:	f004 fa25 	bl	807ea20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 807a5d6:	2300      	movs	r3, #0
}
 807a5d8:	4618      	mov	r0, r3
 807a5da:	3718      	adds	r7, #24
 807a5dc:	46bd      	mov	sp, r7
 807a5de:	bd80      	pop	{r7, pc}
 807a5e0:	4f54300a 	.word	0x4f54300a
 807a5e4:	4f54310a 	.word	0x4f54310a

0807a5e8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 807a5e8:	b580      	push	{r7, lr}
 807a5ea:	b086      	sub	sp, #24
 807a5ec:	af00      	add	r7, sp, #0
 807a5ee:	6078      	str	r0, [r7, #4]
 807a5f0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 807a5f2:	687b      	ldr	r3, [r7, #4]
 807a5f4:	681b      	ldr	r3, [r3, #0]
 807a5f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807a5f8:	697b      	ldr	r3, [r7, #20]
 807a5fa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 807a5fc:	697b      	ldr	r3, [r7, #20]
 807a5fe:	333c      	adds	r3, #60	; 0x3c
 807a600:	3304      	adds	r3, #4
 807a602:	681b      	ldr	r3, [r3, #0]
 807a604:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 807a606:	683b      	ldr	r3, [r7, #0]
 807a608:	015a      	lsls	r2, r3, #5
 807a60a:	693b      	ldr	r3, [r7, #16]
 807a60c:	4413      	add	r3, r2
 807a60e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a612:	689b      	ldr	r3, [r3, #8]
 807a614:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 807a616:	68fb      	ldr	r3, [r7, #12]
 807a618:	4a15      	ldr	r2, [pc, #84]	; (807a670 <PCD_EP_OutSetupPacket_int+0x88>)
 807a61a:	4293      	cmp	r3, r2
 807a61c:	d90e      	bls.n	807a63c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 807a61e:	68bb      	ldr	r3, [r7, #8]
 807a620:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 807a624:	2b00      	cmp	r3, #0
 807a626:	d009      	beq.n	807a63c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 807a628:	683b      	ldr	r3, [r7, #0]
 807a62a:	015a      	lsls	r2, r3, #5
 807a62c:	693b      	ldr	r3, [r7, #16]
 807a62e:	4413      	add	r3, r2
 807a630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807a634:	461a      	mov	r2, r3
 807a636:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 807a63a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 807a63c:	6878      	ldr	r0, [r7, #4]
 807a63e:	f004 f9dd 	bl	807e9fc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 807a642:	68fb      	ldr	r3, [r7, #12]
 807a644:	4a0a      	ldr	r2, [pc, #40]	; (807a670 <PCD_EP_OutSetupPacket_int+0x88>)
 807a646:	4293      	cmp	r3, r2
 807a648:	d90c      	bls.n	807a664 <PCD_EP_OutSetupPacket_int+0x7c>
 807a64a:	687b      	ldr	r3, [r7, #4]
 807a64c:	691b      	ldr	r3, [r3, #16]
 807a64e:	2b01      	cmp	r3, #1
 807a650:	d108      	bne.n	807a664 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 807a652:	687b      	ldr	r3, [r7, #4]
 807a654:	6818      	ldr	r0, [r3, #0]
 807a656:	687b      	ldr	r3, [r7, #4]
 807a658:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 807a65c:	461a      	mov	r2, r3
 807a65e:	2101      	movs	r1, #1
 807a660:	f001 fe7a 	bl	807c358 <USB_EP0_OutStart>
  }

  return HAL_OK;
 807a664:	2300      	movs	r3, #0
}
 807a666:	4618      	mov	r0, r3
 807a668:	3718      	adds	r7, #24
 807a66a:	46bd      	mov	sp, r7
 807a66c:	bd80      	pop	{r7, pc}
 807a66e:	bf00      	nop
 807a670:	4f54300a 	.word	0x4f54300a

0807a674 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 807a674:	b480      	push	{r7}
 807a676:	b085      	sub	sp, #20
 807a678:	af00      	add	r7, sp, #0
 807a67a:	6078      	str	r0, [r7, #4]
 807a67c:	460b      	mov	r3, r1
 807a67e:	70fb      	strb	r3, [r7, #3]
 807a680:	4613      	mov	r3, r2
 807a682:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 807a684:	687b      	ldr	r3, [r7, #4]
 807a686:	681b      	ldr	r3, [r3, #0]
 807a688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 807a68a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 807a68c:	78fb      	ldrb	r3, [r7, #3]
 807a68e:	2b00      	cmp	r3, #0
 807a690:	d107      	bne.n	807a6a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 807a692:	883b      	ldrh	r3, [r7, #0]
 807a694:	0419      	lsls	r1, r3, #16
 807a696:	687b      	ldr	r3, [r7, #4]
 807a698:	681b      	ldr	r3, [r3, #0]
 807a69a:	68ba      	ldr	r2, [r7, #8]
 807a69c:	430a      	orrs	r2, r1
 807a69e:	629a      	str	r2, [r3, #40]	; 0x28
 807a6a0:	e028      	b.n	807a6f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 807a6a2:	687b      	ldr	r3, [r7, #4]
 807a6a4:	681b      	ldr	r3, [r3, #0]
 807a6a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 807a6a8:	0c1b      	lsrs	r3, r3, #16
 807a6aa:	68ba      	ldr	r2, [r7, #8]
 807a6ac:	4413      	add	r3, r2
 807a6ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 807a6b0:	2300      	movs	r3, #0
 807a6b2:	73fb      	strb	r3, [r7, #15]
 807a6b4:	e00d      	b.n	807a6d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 807a6b6:	687b      	ldr	r3, [r7, #4]
 807a6b8:	681a      	ldr	r2, [r3, #0]
 807a6ba:	7bfb      	ldrb	r3, [r7, #15]
 807a6bc:	3340      	adds	r3, #64	; 0x40
 807a6be:	009b      	lsls	r3, r3, #2
 807a6c0:	4413      	add	r3, r2
 807a6c2:	685b      	ldr	r3, [r3, #4]
 807a6c4:	0c1b      	lsrs	r3, r3, #16
 807a6c6:	68ba      	ldr	r2, [r7, #8]
 807a6c8:	4413      	add	r3, r2
 807a6ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 807a6cc:	7bfb      	ldrb	r3, [r7, #15]
 807a6ce:	3301      	adds	r3, #1
 807a6d0:	73fb      	strb	r3, [r7, #15]
 807a6d2:	7bfa      	ldrb	r2, [r7, #15]
 807a6d4:	78fb      	ldrb	r3, [r7, #3]
 807a6d6:	3b01      	subs	r3, #1
 807a6d8:	429a      	cmp	r2, r3
 807a6da:	d3ec      	bcc.n	807a6b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 807a6dc:	883b      	ldrh	r3, [r7, #0]
 807a6de:	0418      	lsls	r0, r3, #16
 807a6e0:	687b      	ldr	r3, [r7, #4]
 807a6e2:	6819      	ldr	r1, [r3, #0]
 807a6e4:	78fb      	ldrb	r3, [r7, #3]
 807a6e6:	3b01      	subs	r3, #1
 807a6e8:	68ba      	ldr	r2, [r7, #8]
 807a6ea:	4302      	orrs	r2, r0
 807a6ec:	3340      	adds	r3, #64	; 0x40
 807a6ee:	009b      	lsls	r3, r3, #2
 807a6f0:	440b      	add	r3, r1
 807a6f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 807a6f4:	2300      	movs	r3, #0
}
 807a6f6:	4618      	mov	r0, r3
 807a6f8:	3714      	adds	r7, #20
 807a6fa:	46bd      	mov	sp, r7
 807a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 807a700:	4770      	bx	lr

0807a702 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 807a702:	b480      	push	{r7}
 807a704:	b083      	sub	sp, #12
 807a706:	af00      	add	r7, sp, #0
 807a708:	6078      	str	r0, [r7, #4]
 807a70a:	460b      	mov	r3, r1
 807a70c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 807a70e:	687b      	ldr	r3, [r7, #4]
 807a710:	681b      	ldr	r3, [r3, #0]
 807a712:	887a      	ldrh	r2, [r7, #2]
 807a714:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 807a716:	2300      	movs	r3, #0
}
 807a718:	4618      	mov	r0, r3
 807a71a:	370c      	adds	r7, #12
 807a71c:	46bd      	mov	sp, r7
 807a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 807a722:	4770      	bx	lr

0807a724 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 807a724:	b480      	push	{r7}
 807a726:	b083      	sub	sp, #12
 807a728:	af00      	add	r7, sp, #0
 807a72a:	6078      	str	r0, [r7, #4]
 807a72c:	460b      	mov	r3, r1
 807a72e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 807a730:	bf00      	nop
 807a732:	370c      	adds	r7, #12
 807a734:	46bd      	mov	sp, r7
 807a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 807a73a:	4770      	bx	lr

0807a73c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 807a73c:	b580      	push	{r7, lr}
 807a73e:	b086      	sub	sp, #24
 807a740:	af00      	add	r7, sp, #0
 807a742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 807a744:	687b      	ldr	r3, [r7, #4]
 807a746:	2b00      	cmp	r3, #0
 807a748:	d101      	bne.n	807a74e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 807a74a:	2301      	movs	r3, #1
 807a74c:	e267      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 807a74e:	687b      	ldr	r3, [r7, #4]
 807a750:	681b      	ldr	r3, [r3, #0]
 807a752:	f003 0301 	and.w	r3, r3, #1
 807a756:	2b00      	cmp	r3, #0
 807a758:	d075      	beq.n	807a846 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 807a75a:	4b88      	ldr	r3, [pc, #544]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a75c:	689b      	ldr	r3, [r3, #8]
 807a75e:	f003 030c 	and.w	r3, r3, #12
 807a762:	2b04      	cmp	r3, #4
 807a764:	d00c      	beq.n	807a780 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 807a766:	4b85      	ldr	r3, [pc, #532]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a768:	689b      	ldr	r3, [r3, #8]
 807a76a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 807a76e:	2b08      	cmp	r3, #8
 807a770:	d112      	bne.n	807a798 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 807a772:	4b82      	ldr	r3, [pc, #520]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a774:	685b      	ldr	r3, [r3, #4]
 807a776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 807a77a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 807a77e:	d10b      	bne.n	807a798 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 807a780:	4b7e      	ldr	r3, [pc, #504]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a782:	681b      	ldr	r3, [r3, #0]
 807a784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 807a788:	2b00      	cmp	r3, #0
 807a78a:	d05b      	beq.n	807a844 <HAL_RCC_OscConfig+0x108>
 807a78c:	687b      	ldr	r3, [r7, #4]
 807a78e:	685b      	ldr	r3, [r3, #4]
 807a790:	2b00      	cmp	r3, #0
 807a792:	d157      	bne.n	807a844 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 807a794:	2301      	movs	r3, #1
 807a796:	e242      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 807a798:	687b      	ldr	r3, [r7, #4]
 807a79a:	685b      	ldr	r3, [r3, #4]
 807a79c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 807a7a0:	d106      	bne.n	807a7b0 <HAL_RCC_OscConfig+0x74>
 807a7a2:	4b76      	ldr	r3, [pc, #472]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7a4:	681b      	ldr	r3, [r3, #0]
 807a7a6:	4a75      	ldr	r2, [pc, #468]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 807a7ac:	6013      	str	r3, [r2, #0]
 807a7ae:	e01d      	b.n	807a7ec <HAL_RCC_OscConfig+0xb0>
 807a7b0:	687b      	ldr	r3, [r7, #4]
 807a7b2:	685b      	ldr	r3, [r3, #4]
 807a7b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 807a7b8:	d10c      	bne.n	807a7d4 <HAL_RCC_OscConfig+0x98>
 807a7ba:	4b70      	ldr	r3, [pc, #448]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7bc:	681b      	ldr	r3, [r3, #0]
 807a7be:	4a6f      	ldr	r2, [pc, #444]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 807a7c4:	6013      	str	r3, [r2, #0]
 807a7c6:	4b6d      	ldr	r3, [pc, #436]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7c8:	681b      	ldr	r3, [r3, #0]
 807a7ca:	4a6c      	ldr	r2, [pc, #432]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 807a7d0:	6013      	str	r3, [r2, #0]
 807a7d2:	e00b      	b.n	807a7ec <HAL_RCC_OscConfig+0xb0>
 807a7d4:	4b69      	ldr	r3, [pc, #420]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7d6:	681b      	ldr	r3, [r3, #0]
 807a7d8:	4a68      	ldr	r2, [pc, #416]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 807a7de:	6013      	str	r3, [r2, #0]
 807a7e0:	4b66      	ldr	r3, [pc, #408]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7e2:	681b      	ldr	r3, [r3, #0]
 807a7e4:	4a65      	ldr	r2, [pc, #404]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a7e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 807a7ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 807a7ec:	687b      	ldr	r3, [r7, #4]
 807a7ee:	685b      	ldr	r3, [r3, #4]
 807a7f0:	2b00      	cmp	r3, #0
 807a7f2:	d013      	beq.n	807a81c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 807a7f4:	f7fe f866 	bl	80788c4 <HAL_GetTick>
 807a7f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 807a7fa:	e008      	b.n	807a80e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 807a7fc:	f7fe f862 	bl	80788c4 <HAL_GetTick>
 807a800:	4602      	mov	r2, r0
 807a802:	693b      	ldr	r3, [r7, #16]
 807a804:	1ad3      	subs	r3, r2, r3
 807a806:	2b64      	cmp	r3, #100	; 0x64
 807a808:	d901      	bls.n	807a80e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 807a80a:	2303      	movs	r3, #3
 807a80c:	e207      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 807a80e:	4b5b      	ldr	r3, [pc, #364]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a810:	681b      	ldr	r3, [r3, #0]
 807a812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 807a816:	2b00      	cmp	r3, #0
 807a818:	d0f0      	beq.n	807a7fc <HAL_RCC_OscConfig+0xc0>
 807a81a:	e014      	b.n	807a846 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 807a81c:	f7fe f852 	bl	80788c4 <HAL_GetTick>
 807a820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 807a822:	e008      	b.n	807a836 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 807a824:	f7fe f84e 	bl	80788c4 <HAL_GetTick>
 807a828:	4602      	mov	r2, r0
 807a82a:	693b      	ldr	r3, [r7, #16]
 807a82c:	1ad3      	subs	r3, r2, r3
 807a82e:	2b64      	cmp	r3, #100	; 0x64
 807a830:	d901      	bls.n	807a836 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 807a832:	2303      	movs	r3, #3
 807a834:	e1f3      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 807a836:	4b51      	ldr	r3, [pc, #324]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a838:	681b      	ldr	r3, [r3, #0]
 807a83a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 807a83e:	2b00      	cmp	r3, #0
 807a840:	d1f0      	bne.n	807a824 <HAL_RCC_OscConfig+0xe8>
 807a842:	e000      	b.n	807a846 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 807a844:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 807a846:	687b      	ldr	r3, [r7, #4]
 807a848:	681b      	ldr	r3, [r3, #0]
 807a84a:	f003 0302 	and.w	r3, r3, #2
 807a84e:	2b00      	cmp	r3, #0
 807a850:	d063      	beq.n	807a91a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 807a852:	4b4a      	ldr	r3, [pc, #296]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a854:	689b      	ldr	r3, [r3, #8]
 807a856:	f003 030c 	and.w	r3, r3, #12
 807a85a:	2b00      	cmp	r3, #0
 807a85c:	d00b      	beq.n	807a876 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 807a85e:	4b47      	ldr	r3, [pc, #284]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a860:	689b      	ldr	r3, [r3, #8]
 807a862:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 807a866:	2b08      	cmp	r3, #8
 807a868:	d11c      	bne.n	807a8a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 807a86a:	4b44      	ldr	r3, [pc, #272]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a86c:	685b      	ldr	r3, [r3, #4]
 807a86e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 807a872:	2b00      	cmp	r3, #0
 807a874:	d116      	bne.n	807a8a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 807a876:	4b41      	ldr	r3, [pc, #260]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a878:	681b      	ldr	r3, [r3, #0]
 807a87a:	f003 0302 	and.w	r3, r3, #2
 807a87e:	2b00      	cmp	r3, #0
 807a880:	d005      	beq.n	807a88e <HAL_RCC_OscConfig+0x152>
 807a882:	687b      	ldr	r3, [r7, #4]
 807a884:	68db      	ldr	r3, [r3, #12]
 807a886:	2b01      	cmp	r3, #1
 807a888:	d001      	beq.n	807a88e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 807a88a:	2301      	movs	r3, #1
 807a88c:	e1c7      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 807a88e:	4b3b      	ldr	r3, [pc, #236]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a890:	681b      	ldr	r3, [r3, #0]
 807a892:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 807a896:	687b      	ldr	r3, [r7, #4]
 807a898:	691b      	ldr	r3, [r3, #16]
 807a89a:	00db      	lsls	r3, r3, #3
 807a89c:	4937      	ldr	r1, [pc, #220]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a89e:	4313      	orrs	r3, r2
 807a8a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 807a8a2:	e03a      	b.n	807a91a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 807a8a4:	687b      	ldr	r3, [r7, #4]
 807a8a6:	68db      	ldr	r3, [r3, #12]
 807a8a8:	2b00      	cmp	r3, #0
 807a8aa:	d020      	beq.n	807a8ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 807a8ac:	4b34      	ldr	r3, [pc, #208]	; (807a980 <HAL_RCC_OscConfig+0x244>)
 807a8ae:	2201      	movs	r2, #1
 807a8b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 807a8b2:	f7fe f807 	bl	80788c4 <HAL_GetTick>
 807a8b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 807a8b8:	e008      	b.n	807a8cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 807a8ba:	f7fe f803 	bl	80788c4 <HAL_GetTick>
 807a8be:	4602      	mov	r2, r0
 807a8c0:	693b      	ldr	r3, [r7, #16]
 807a8c2:	1ad3      	subs	r3, r2, r3
 807a8c4:	2b02      	cmp	r3, #2
 807a8c6:	d901      	bls.n	807a8cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 807a8c8:	2303      	movs	r3, #3
 807a8ca:	e1a8      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 807a8cc:	4b2b      	ldr	r3, [pc, #172]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a8ce:	681b      	ldr	r3, [r3, #0]
 807a8d0:	f003 0302 	and.w	r3, r3, #2
 807a8d4:	2b00      	cmp	r3, #0
 807a8d6:	d0f0      	beq.n	807a8ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 807a8d8:	4b28      	ldr	r3, [pc, #160]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a8da:	681b      	ldr	r3, [r3, #0]
 807a8dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 807a8e0:	687b      	ldr	r3, [r7, #4]
 807a8e2:	691b      	ldr	r3, [r3, #16]
 807a8e4:	00db      	lsls	r3, r3, #3
 807a8e6:	4925      	ldr	r1, [pc, #148]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a8e8:	4313      	orrs	r3, r2
 807a8ea:	600b      	str	r3, [r1, #0]
 807a8ec:	e015      	b.n	807a91a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 807a8ee:	4b24      	ldr	r3, [pc, #144]	; (807a980 <HAL_RCC_OscConfig+0x244>)
 807a8f0:	2200      	movs	r2, #0
 807a8f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 807a8f4:	f7fd ffe6 	bl	80788c4 <HAL_GetTick>
 807a8f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 807a8fa:	e008      	b.n	807a90e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 807a8fc:	f7fd ffe2 	bl	80788c4 <HAL_GetTick>
 807a900:	4602      	mov	r2, r0
 807a902:	693b      	ldr	r3, [r7, #16]
 807a904:	1ad3      	subs	r3, r2, r3
 807a906:	2b02      	cmp	r3, #2
 807a908:	d901      	bls.n	807a90e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 807a90a:	2303      	movs	r3, #3
 807a90c:	e187      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 807a90e:	4b1b      	ldr	r3, [pc, #108]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a910:	681b      	ldr	r3, [r3, #0]
 807a912:	f003 0302 	and.w	r3, r3, #2
 807a916:	2b00      	cmp	r3, #0
 807a918:	d1f0      	bne.n	807a8fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 807a91a:	687b      	ldr	r3, [r7, #4]
 807a91c:	681b      	ldr	r3, [r3, #0]
 807a91e:	f003 0308 	and.w	r3, r3, #8
 807a922:	2b00      	cmp	r3, #0
 807a924:	d036      	beq.n	807a994 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 807a926:	687b      	ldr	r3, [r7, #4]
 807a928:	695b      	ldr	r3, [r3, #20]
 807a92a:	2b00      	cmp	r3, #0
 807a92c:	d016      	beq.n	807a95c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 807a92e:	4b15      	ldr	r3, [pc, #84]	; (807a984 <HAL_RCC_OscConfig+0x248>)
 807a930:	2201      	movs	r2, #1
 807a932:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 807a934:	f7fd ffc6 	bl	80788c4 <HAL_GetTick>
 807a938:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 807a93a:	e008      	b.n	807a94e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 807a93c:	f7fd ffc2 	bl	80788c4 <HAL_GetTick>
 807a940:	4602      	mov	r2, r0
 807a942:	693b      	ldr	r3, [r7, #16]
 807a944:	1ad3      	subs	r3, r2, r3
 807a946:	2b02      	cmp	r3, #2
 807a948:	d901      	bls.n	807a94e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 807a94a:	2303      	movs	r3, #3
 807a94c:	e167      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 807a94e:	4b0b      	ldr	r3, [pc, #44]	; (807a97c <HAL_RCC_OscConfig+0x240>)
 807a950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 807a952:	f003 0302 	and.w	r3, r3, #2
 807a956:	2b00      	cmp	r3, #0
 807a958:	d0f0      	beq.n	807a93c <HAL_RCC_OscConfig+0x200>
 807a95a:	e01b      	b.n	807a994 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 807a95c:	4b09      	ldr	r3, [pc, #36]	; (807a984 <HAL_RCC_OscConfig+0x248>)
 807a95e:	2200      	movs	r2, #0
 807a960:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 807a962:	f7fd ffaf 	bl	80788c4 <HAL_GetTick>
 807a966:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 807a968:	e00e      	b.n	807a988 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 807a96a:	f7fd ffab 	bl	80788c4 <HAL_GetTick>
 807a96e:	4602      	mov	r2, r0
 807a970:	693b      	ldr	r3, [r7, #16]
 807a972:	1ad3      	subs	r3, r2, r3
 807a974:	2b02      	cmp	r3, #2
 807a976:	d907      	bls.n	807a988 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 807a978:	2303      	movs	r3, #3
 807a97a:	e150      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
 807a97c:	40023800 	.word	0x40023800
 807a980:	42470000 	.word	0x42470000
 807a984:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 807a988:	4b88      	ldr	r3, [pc, #544]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807a98a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 807a98c:	f003 0302 	and.w	r3, r3, #2
 807a990:	2b00      	cmp	r3, #0
 807a992:	d1ea      	bne.n	807a96a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 807a994:	687b      	ldr	r3, [r7, #4]
 807a996:	681b      	ldr	r3, [r3, #0]
 807a998:	f003 0304 	and.w	r3, r3, #4
 807a99c:	2b00      	cmp	r3, #0
 807a99e:	f000 8097 	beq.w	807aad0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 807a9a2:	2300      	movs	r3, #0
 807a9a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 807a9a6:	4b81      	ldr	r3, [pc, #516]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807a9a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 807a9aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 807a9ae:	2b00      	cmp	r3, #0
 807a9b0:	d10f      	bne.n	807a9d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 807a9b2:	2300      	movs	r3, #0
 807a9b4:	60bb      	str	r3, [r7, #8]
 807a9b6:	4b7d      	ldr	r3, [pc, #500]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807a9b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 807a9ba:	4a7c      	ldr	r2, [pc, #496]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807a9bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807a9c0:	6413      	str	r3, [r2, #64]	; 0x40
 807a9c2:	4b7a      	ldr	r3, [pc, #488]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807a9c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 807a9c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 807a9ca:	60bb      	str	r3, [r7, #8]
 807a9cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 807a9ce:	2301      	movs	r3, #1
 807a9d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 807a9d2:	4b77      	ldr	r3, [pc, #476]	; (807abb0 <HAL_RCC_OscConfig+0x474>)
 807a9d4:	681b      	ldr	r3, [r3, #0]
 807a9d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 807a9da:	2b00      	cmp	r3, #0
 807a9dc:	d118      	bne.n	807aa10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 807a9de:	4b74      	ldr	r3, [pc, #464]	; (807abb0 <HAL_RCC_OscConfig+0x474>)
 807a9e0:	681b      	ldr	r3, [r3, #0]
 807a9e2:	4a73      	ldr	r2, [pc, #460]	; (807abb0 <HAL_RCC_OscConfig+0x474>)
 807a9e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 807a9e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 807a9ea:	f7fd ff6b 	bl	80788c4 <HAL_GetTick>
 807a9ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 807a9f0:	e008      	b.n	807aa04 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 807a9f2:	f7fd ff67 	bl	80788c4 <HAL_GetTick>
 807a9f6:	4602      	mov	r2, r0
 807a9f8:	693b      	ldr	r3, [r7, #16]
 807a9fa:	1ad3      	subs	r3, r2, r3
 807a9fc:	2b02      	cmp	r3, #2
 807a9fe:	d901      	bls.n	807aa04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 807aa00:	2303      	movs	r3, #3
 807aa02:	e10c      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 807aa04:	4b6a      	ldr	r3, [pc, #424]	; (807abb0 <HAL_RCC_OscConfig+0x474>)
 807aa06:	681b      	ldr	r3, [r3, #0]
 807aa08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 807aa0c:	2b00      	cmp	r3, #0
 807aa0e:	d0f0      	beq.n	807a9f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 807aa10:	687b      	ldr	r3, [r7, #4]
 807aa12:	689b      	ldr	r3, [r3, #8]
 807aa14:	2b01      	cmp	r3, #1
 807aa16:	d106      	bne.n	807aa26 <HAL_RCC_OscConfig+0x2ea>
 807aa18:	4b64      	ldr	r3, [pc, #400]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 807aa1c:	4a63      	ldr	r2, [pc, #396]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa1e:	f043 0301 	orr.w	r3, r3, #1
 807aa22:	6713      	str	r3, [r2, #112]	; 0x70
 807aa24:	e01c      	b.n	807aa60 <HAL_RCC_OscConfig+0x324>
 807aa26:	687b      	ldr	r3, [r7, #4]
 807aa28:	689b      	ldr	r3, [r3, #8]
 807aa2a:	2b05      	cmp	r3, #5
 807aa2c:	d10c      	bne.n	807aa48 <HAL_RCC_OscConfig+0x30c>
 807aa2e:	4b5f      	ldr	r3, [pc, #380]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 807aa32:	4a5e      	ldr	r2, [pc, #376]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa34:	f043 0304 	orr.w	r3, r3, #4
 807aa38:	6713      	str	r3, [r2, #112]	; 0x70
 807aa3a:	4b5c      	ldr	r3, [pc, #368]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 807aa3e:	4a5b      	ldr	r2, [pc, #364]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa40:	f043 0301 	orr.w	r3, r3, #1
 807aa44:	6713      	str	r3, [r2, #112]	; 0x70
 807aa46:	e00b      	b.n	807aa60 <HAL_RCC_OscConfig+0x324>
 807aa48:	4b58      	ldr	r3, [pc, #352]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 807aa4c:	4a57      	ldr	r2, [pc, #348]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa4e:	f023 0301 	bic.w	r3, r3, #1
 807aa52:	6713      	str	r3, [r2, #112]	; 0x70
 807aa54:	4b55      	ldr	r3, [pc, #340]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 807aa58:	4a54      	ldr	r2, [pc, #336]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa5a:	f023 0304 	bic.w	r3, r3, #4
 807aa5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 807aa60:	687b      	ldr	r3, [r7, #4]
 807aa62:	689b      	ldr	r3, [r3, #8]
 807aa64:	2b00      	cmp	r3, #0
 807aa66:	d015      	beq.n	807aa94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 807aa68:	f7fd ff2c 	bl	80788c4 <HAL_GetTick>
 807aa6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 807aa6e:	e00a      	b.n	807aa86 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 807aa70:	f7fd ff28 	bl	80788c4 <HAL_GetTick>
 807aa74:	4602      	mov	r2, r0
 807aa76:	693b      	ldr	r3, [r7, #16]
 807aa78:	1ad3      	subs	r3, r2, r3
 807aa7a:	f241 3288 	movw	r2, #5000	; 0x1388
 807aa7e:	4293      	cmp	r3, r2
 807aa80:	d901      	bls.n	807aa86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 807aa82:	2303      	movs	r3, #3
 807aa84:	e0cb      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 807aa86:	4b49      	ldr	r3, [pc, #292]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aa88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 807aa8a:	f003 0302 	and.w	r3, r3, #2
 807aa8e:	2b00      	cmp	r3, #0
 807aa90:	d0ee      	beq.n	807aa70 <HAL_RCC_OscConfig+0x334>
 807aa92:	e014      	b.n	807aabe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 807aa94:	f7fd ff16 	bl	80788c4 <HAL_GetTick>
 807aa98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 807aa9a:	e00a      	b.n	807aab2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 807aa9c:	f7fd ff12 	bl	80788c4 <HAL_GetTick>
 807aaa0:	4602      	mov	r2, r0
 807aaa2:	693b      	ldr	r3, [r7, #16]
 807aaa4:	1ad3      	subs	r3, r2, r3
 807aaa6:	f241 3288 	movw	r2, #5000	; 0x1388
 807aaaa:	4293      	cmp	r3, r2
 807aaac:	d901      	bls.n	807aab2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 807aaae:	2303      	movs	r3, #3
 807aab0:	e0b5      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 807aab2:	4b3e      	ldr	r3, [pc, #248]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 807aab6:	f003 0302 	and.w	r3, r3, #2
 807aaba:	2b00      	cmp	r3, #0
 807aabc:	d1ee      	bne.n	807aa9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 807aabe:	7dfb      	ldrb	r3, [r7, #23]
 807aac0:	2b01      	cmp	r3, #1
 807aac2:	d105      	bne.n	807aad0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 807aac4:	4b39      	ldr	r3, [pc, #228]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 807aac8:	4a38      	ldr	r2, [pc, #224]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aaca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 807aace:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 807aad0:	687b      	ldr	r3, [r7, #4]
 807aad2:	699b      	ldr	r3, [r3, #24]
 807aad4:	2b00      	cmp	r3, #0
 807aad6:	f000 80a1 	beq.w	807ac1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 807aada:	4b34      	ldr	r3, [pc, #208]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807aadc:	689b      	ldr	r3, [r3, #8]
 807aade:	f003 030c 	and.w	r3, r3, #12
 807aae2:	2b08      	cmp	r3, #8
 807aae4:	d05c      	beq.n	807aba0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 807aae6:	687b      	ldr	r3, [r7, #4]
 807aae8:	699b      	ldr	r3, [r3, #24]
 807aaea:	2b02      	cmp	r3, #2
 807aaec:	d141      	bne.n	807ab72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 807aaee:	4b31      	ldr	r3, [pc, #196]	; (807abb4 <HAL_RCC_OscConfig+0x478>)
 807aaf0:	2200      	movs	r2, #0
 807aaf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 807aaf4:	f7fd fee6 	bl	80788c4 <HAL_GetTick>
 807aaf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 807aafa:	e008      	b.n	807ab0e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 807aafc:	f7fd fee2 	bl	80788c4 <HAL_GetTick>
 807ab00:	4602      	mov	r2, r0
 807ab02:	693b      	ldr	r3, [r7, #16]
 807ab04:	1ad3      	subs	r3, r2, r3
 807ab06:	2b02      	cmp	r3, #2
 807ab08:	d901      	bls.n	807ab0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 807ab0a:	2303      	movs	r3, #3
 807ab0c:	e087      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 807ab0e:	4b27      	ldr	r3, [pc, #156]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807ab10:	681b      	ldr	r3, [r3, #0]
 807ab12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 807ab16:	2b00      	cmp	r3, #0
 807ab18:	d1f0      	bne.n	807aafc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 807ab1a:	687b      	ldr	r3, [r7, #4]
 807ab1c:	69da      	ldr	r2, [r3, #28]
 807ab1e:	687b      	ldr	r3, [r7, #4]
 807ab20:	6a1b      	ldr	r3, [r3, #32]
 807ab22:	431a      	orrs	r2, r3
 807ab24:	687b      	ldr	r3, [r7, #4]
 807ab26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 807ab28:	019b      	lsls	r3, r3, #6
 807ab2a:	431a      	orrs	r2, r3
 807ab2c:	687b      	ldr	r3, [r7, #4]
 807ab2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 807ab30:	085b      	lsrs	r3, r3, #1
 807ab32:	3b01      	subs	r3, #1
 807ab34:	041b      	lsls	r3, r3, #16
 807ab36:	431a      	orrs	r2, r3
 807ab38:	687b      	ldr	r3, [r7, #4]
 807ab3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807ab3c:	061b      	lsls	r3, r3, #24
 807ab3e:	491b      	ldr	r1, [pc, #108]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807ab40:	4313      	orrs	r3, r2
 807ab42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 807ab44:	4b1b      	ldr	r3, [pc, #108]	; (807abb4 <HAL_RCC_OscConfig+0x478>)
 807ab46:	2201      	movs	r2, #1
 807ab48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 807ab4a:	f7fd febb 	bl	80788c4 <HAL_GetTick>
 807ab4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 807ab50:	e008      	b.n	807ab64 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 807ab52:	f7fd feb7 	bl	80788c4 <HAL_GetTick>
 807ab56:	4602      	mov	r2, r0
 807ab58:	693b      	ldr	r3, [r7, #16]
 807ab5a:	1ad3      	subs	r3, r2, r3
 807ab5c:	2b02      	cmp	r3, #2
 807ab5e:	d901      	bls.n	807ab64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 807ab60:	2303      	movs	r3, #3
 807ab62:	e05c      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 807ab64:	4b11      	ldr	r3, [pc, #68]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807ab66:	681b      	ldr	r3, [r3, #0]
 807ab68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 807ab6c:	2b00      	cmp	r3, #0
 807ab6e:	d0f0      	beq.n	807ab52 <HAL_RCC_OscConfig+0x416>
 807ab70:	e054      	b.n	807ac1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 807ab72:	4b10      	ldr	r3, [pc, #64]	; (807abb4 <HAL_RCC_OscConfig+0x478>)
 807ab74:	2200      	movs	r2, #0
 807ab76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 807ab78:	f7fd fea4 	bl	80788c4 <HAL_GetTick>
 807ab7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 807ab7e:	e008      	b.n	807ab92 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 807ab80:	f7fd fea0 	bl	80788c4 <HAL_GetTick>
 807ab84:	4602      	mov	r2, r0
 807ab86:	693b      	ldr	r3, [r7, #16]
 807ab88:	1ad3      	subs	r3, r2, r3
 807ab8a:	2b02      	cmp	r3, #2
 807ab8c:	d901      	bls.n	807ab92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 807ab8e:	2303      	movs	r3, #3
 807ab90:	e045      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 807ab92:	4b06      	ldr	r3, [pc, #24]	; (807abac <HAL_RCC_OscConfig+0x470>)
 807ab94:	681b      	ldr	r3, [r3, #0]
 807ab96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 807ab9a:	2b00      	cmp	r3, #0
 807ab9c:	d1f0      	bne.n	807ab80 <HAL_RCC_OscConfig+0x444>
 807ab9e:	e03d      	b.n	807ac1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 807aba0:	687b      	ldr	r3, [r7, #4]
 807aba2:	699b      	ldr	r3, [r3, #24]
 807aba4:	2b01      	cmp	r3, #1
 807aba6:	d107      	bne.n	807abb8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 807aba8:	2301      	movs	r3, #1
 807abaa:	e038      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
 807abac:	40023800 	.word	0x40023800
 807abb0:	40007000 	.word	0x40007000
 807abb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 807abb8:	4b1b      	ldr	r3, [pc, #108]	; (807ac28 <HAL_RCC_OscConfig+0x4ec>)
 807abba:	685b      	ldr	r3, [r3, #4]
 807abbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 807abbe:	687b      	ldr	r3, [r7, #4]
 807abc0:	699b      	ldr	r3, [r3, #24]
 807abc2:	2b01      	cmp	r3, #1
 807abc4:	d028      	beq.n	807ac18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 807abc6:	68fb      	ldr	r3, [r7, #12]
 807abc8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 807abcc:	687b      	ldr	r3, [r7, #4]
 807abce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 807abd0:	429a      	cmp	r2, r3
 807abd2:	d121      	bne.n	807ac18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 807abd4:	68fb      	ldr	r3, [r7, #12]
 807abd6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 807abda:	687b      	ldr	r3, [r7, #4]
 807abdc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 807abde:	429a      	cmp	r2, r3
 807abe0:	d11a      	bne.n	807ac18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 807abe2:	68fa      	ldr	r2, [r7, #12]
 807abe4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 807abe8:	4013      	ands	r3, r2
 807abea:	687a      	ldr	r2, [r7, #4]
 807abec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 807abee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 807abf0:	4293      	cmp	r3, r2
 807abf2:	d111      	bne.n	807ac18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 807abf4:	68fb      	ldr	r3, [r7, #12]
 807abf6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 807abfa:	687b      	ldr	r3, [r7, #4]
 807abfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 807abfe:	085b      	lsrs	r3, r3, #1
 807ac00:	3b01      	subs	r3, #1
 807ac02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 807ac04:	429a      	cmp	r2, r3
 807ac06:	d107      	bne.n	807ac18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 807ac08:	68fb      	ldr	r3, [r7, #12]
 807ac0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 807ac0e:	687b      	ldr	r3, [r7, #4]
 807ac10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807ac12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 807ac14:	429a      	cmp	r2, r3
 807ac16:	d001      	beq.n	807ac1c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 807ac18:	2301      	movs	r3, #1
 807ac1a:	e000      	b.n	807ac1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 807ac1c:	2300      	movs	r3, #0
}
 807ac1e:	4618      	mov	r0, r3
 807ac20:	3718      	adds	r7, #24
 807ac22:	46bd      	mov	sp, r7
 807ac24:	bd80      	pop	{r7, pc}
 807ac26:	bf00      	nop
 807ac28:	40023800 	.word	0x40023800

0807ac2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 807ac2c:	b580      	push	{r7, lr}
 807ac2e:	b084      	sub	sp, #16
 807ac30:	af00      	add	r7, sp, #0
 807ac32:	6078      	str	r0, [r7, #4]
 807ac34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 807ac36:	687b      	ldr	r3, [r7, #4]
 807ac38:	2b00      	cmp	r3, #0
 807ac3a:	d101      	bne.n	807ac40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 807ac3c:	2301      	movs	r3, #1
 807ac3e:	e0cc      	b.n	807adda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 807ac40:	4b68      	ldr	r3, [pc, #416]	; (807ade4 <HAL_RCC_ClockConfig+0x1b8>)
 807ac42:	681b      	ldr	r3, [r3, #0]
 807ac44:	f003 0307 	and.w	r3, r3, #7
 807ac48:	683a      	ldr	r2, [r7, #0]
 807ac4a:	429a      	cmp	r2, r3
 807ac4c:	d90c      	bls.n	807ac68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 807ac4e:	4b65      	ldr	r3, [pc, #404]	; (807ade4 <HAL_RCC_ClockConfig+0x1b8>)
 807ac50:	683a      	ldr	r2, [r7, #0]
 807ac52:	b2d2      	uxtb	r2, r2
 807ac54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 807ac56:	4b63      	ldr	r3, [pc, #396]	; (807ade4 <HAL_RCC_ClockConfig+0x1b8>)
 807ac58:	681b      	ldr	r3, [r3, #0]
 807ac5a:	f003 0307 	and.w	r3, r3, #7
 807ac5e:	683a      	ldr	r2, [r7, #0]
 807ac60:	429a      	cmp	r2, r3
 807ac62:	d001      	beq.n	807ac68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 807ac64:	2301      	movs	r3, #1
 807ac66:	e0b8      	b.n	807adda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 807ac68:	687b      	ldr	r3, [r7, #4]
 807ac6a:	681b      	ldr	r3, [r3, #0]
 807ac6c:	f003 0302 	and.w	r3, r3, #2
 807ac70:	2b00      	cmp	r3, #0
 807ac72:	d020      	beq.n	807acb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 807ac74:	687b      	ldr	r3, [r7, #4]
 807ac76:	681b      	ldr	r3, [r3, #0]
 807ac78:	f003 0304 	and.w	r3, r3, #4
 807ac7c:	2b00      	cmp	r3, #0
 807ac7e:	d005      	beq.n	807ac8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 807ac80:	4b59      	ldr	r3, [pc, #356]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ac82:	689b      	ldr	r3, [r3, #8]
 807ac84:	4a58      	ldr	r2, [pc, #352]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ac86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 807ac8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 807ac8c:	687b      	ldr	r3, [r7, #4]
 807ac8e:	681b      	ldr	r3, [r3, #0]
 807ac90:	f003 0308 	and.w	r3, r3, #8
 807ac94:	2b00      	cmp	r3, #0
 807ac96:	d005      	beq.n	807aca4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 807ac98:	4b53      	ldr	r3, [pc, #332]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ac9a:	689b      	ldr	r3, [r3, #8]
 807ac9c:	4a52      	ldr	r2, [pc, #328]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ac9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 807aca2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 807aca4:	4b50      	ldr	r3, [pc, #320]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807aca6:	689b      	ldr	r3, [r3, #8]
 807aca8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 807acac:	687b      	ldr	r3, [r7, #4]
 807acae:	689b      	ldr	r3, [r3, #8]
 807acb0:	494d      	ldr	r1, [pc, #308]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807acb2:	4313      	orrs	r3, r2
 807acb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 807acb6:	687b      	ldr	r3, [r7, #4]
 807acb8:	681b      	ldr	r3, [r3, #0]
 807acba:	f003 0301 	and.w	r3, r3, #1
 807acbe:	2b00      	cmp	r3, #0
 807acc0:	d044      	beq.n	807ad4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 807acc2:	687b      	ldr	r3, [r7, #4]
 807acc4:	685b      	ldr	r3, [r3, #4]
 807acc6:	2b01      	cmp	r3, #1
 807acc8:	d107      	bne.n	807acda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 807acca:	4b47      	ldr	r3, [pc, #284]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807accc:	681b      	ldr	r3, [r3, #0]
 807acce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 807acd2:	2b00      	cmp	r3, #0
 807acd4:	d119      	bne.n	807ad0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 807acd6:	2301      	movs	r3, #1
 807acd8:	e07f      	b.n	807adda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 807acda:	687b      	ldr	r3, [r7, #4]
 807acdc:	685b      	ldr	r3, [r3, #4]
 807acde:	2b02      	cmp	r3, #2
 807ace0:	d003      	beq.n	807acea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 807ace2:	687b      	ldr	r3, [r7, #4]
 807ace4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 807ace6:	2b03      	cmp	r3, #3
 807ace8:	d107      	bne.n	807acfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 807acea:	4b3f      	ldr	r3, [pc, #252]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807acec:	681b      	ldr	r3, [r3, #0]
 807acee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 807acf2:	2b00      	cmp	r3, #0
 807acf4:	d109      	bne.n	807ad0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 807acf6:	2301      	movs	r3, #1
 807acf8:	e06f      	b.n	807adda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 807acfa:	4b3b      	ldr	r3, [pc, #236]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807acfc:	681b      	ldr	r3, [r3, #0]
 807acfe:	f003 0302 	and.w	r3, r3, #2
 807ad02:	2b00      	cmp	r3, #0
 807ad04:	d101      	bne.n	807ad0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 807ad06:	2301      	movs	r3, #1
 807ad08:	e067      	b.n	807adda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 807ad0a:	4b37      	ldr	r3, [pc, #220]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ad0c:	689b      	ldr	r3, [r3, #8]
 807ad0e:	f023 0203 	bic.w	r2, r3, #3
 807ad12:	687b      	ldr	r3, [r7, #4]
 807ad14:	685b      	ldr	r3, [r3, #4]
 807ad16:	4934      	ldr	r1, [pc, #208]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ad18:	4313      	orrs	r3, r2
 807ad1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 807ad1c:	f7fd fdd2 	bl	80788c4 <HAL_GetTick>
 807ad20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 807ad22:	e00a      	b.n	807ad3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 807ad24:	f7fd fdce 	bl	80788c4 <HAL_GetTick>
 807ad28:	4602      	mov	r2, r0
 807ad2a:	68fb      	ldr	r3, [r7, #12]
 807ad2c:	1ad3      	subs	r3, r2, r3
 807ad2e:	f241 3288 	movw	r2, #5000	; 0x1388
 807ad32:	4293      	cmp	r3, r2
 807ad34:	d901      	bls.n	807ad3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 807ad36:	2303      	movs	r3, #3
 807ad38:	e04f      	b.n	807adda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 807ad3a:	4b2b      	ldr	r3, [pc, #172]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ad3c:	689b      	ldr	r3, [r3, #8]
 807ad3e:	f003 020c 	and.w	r2, r3, #12
 807ad42:	687b      	ldr	r3, [r7, #4]
 807ad44:	685b      	ldr	r3, [r3, #4]
 807ad46:	009b      	lsls	r3, r3, #2
 807ad48:	429a      	cmp	r2, r3
 807ad4a:	d1eb      	bne.n	807ad24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 807ad4c:	4b25      	ldr	r3, [pc, #148]	; (807ade4 <HAL_RCC_ClockConfig+0x1b8>)
 807ad4e:	681b      	ldr	r3, [r3, #0]
 807ad50:	f003 0307 	and.w	r3, r3, #7
 807ad54:	683a      	ldr	r2, [r7, #0]
 807ad56:	429a      	cmp	r2, r3
 807ad58:	d20c      	bcs.n	807ad74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 807ad5a:	4b22      	ldr	r3, [pc, #136]	; (807ade4 <HAL_RCC_ClockConfig+0x1b8>)
 807ad5c:	683a      	ldr	r2, [r7, #0]
 807ad5e:	b2d2      	uxtb	r2, r2
 807ad60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 807ad62:	4b20      	ldr	r3, [pc, #128]	; (807ade4 <HAL_RCC_ClockConfig+0x1b8>)
 807ad64:	681b      	ldr	r3, [r3, #0]
 807ad66:	f003 0307 	and.w	r3, r3, #7
 807ad6a:	683a      	ldr	r2, [r7, #0]
 807ad6c:	429a      	cmp	r2, r3
 807ad6e:	d001      	beq.n	807ad74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 807ad70:	2301      	movs	r3, #1
 807ad72:	e032      	b.n	807adda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 807ad74:	687b      	ldr	r3, [r7, #4]
 807ad76:	681b      	ldr	r3, [r3, #0]
 807ad78:	f003 0304 	and.w	r3, r3, #4
 807ad7c:	2b00      	cmp	r3, #0
 807ad7e:	d008      	beq.n	807ad92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 807ad80:	4b19      	ldr	r3, [pc, #100]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ad82:	689b      	ldr	r3, [r3, #8]
 807ad84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 807ad88:	687b      	ldr	r3, [r7, #4]
 807ad8a:	68db      	ldr	r3, [r3, #12]
 807ad8c:	4916      	ldr	r1, [pc, #88]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ad8e:	4313      	orrs	r3, r2
 807ad90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 807ad92:	687b      	ldr	r3, [r7, #4]
 807ad94:	681b      	ldr	r3, [r3, #0]
 807ad96:	f003 0308 	and.w	r3, r3, #8
 807ad9a:	2b00      	cmp	r3, #0
 807ad9c:	d009      	beq.n	807adb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 807ad9e:	4b12      	ldr	r3, [pc, #72]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807ada0:	689b      	ldr	r3, [r3, #8]
 807ada2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 807ada6:	687b      	ldr	r3, [r7, #4]
 807ada8:	691b      	ldr	r3, [r3, #16]
 807adaa:	00db      	lsls	r3, r3, #3
 807adac:	490e      	ldr	r1, [pc, #56]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807adae:	4313      	orrs	r3, r2
 807adb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 807adb2:	f000 f82d 	bl	807ae10 <HAL_RCC_GetSysClockFreq>
 807adb6:	4602      	mov	r2, r0
 807adb8:	4b0b      	ldr	r3, [pc, #44]	; (807ade8 <HAL_RCC_ClockConfig+0x1bc>)
 807adba:	689b      	ldr	r3, [r3, #8]
 807adbc:	091b      	lsrs	r3, r3, #4
 807adbe:	f003 030f 	and.w	r3, r3, #15
 807adc2:	490a      	ldr	r1, [pc, #40]	; (807adec <HAL_RCC_ClockConfig+0x1c0>)
 807adc4:	5ccb      	ldrb	r3, [r1, r3]
 807adc6:	fa22 f303 	lsr.w	r3, r2, r3
 807adca:	4a09      	ldr	r2, [pc, #36]	; (807adf0 <HAL_RCC_ClockConfig+0x1c4>)
 807adcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 807adce:	4b09      	ldr	r3, [pc, #36]	; (807adf4 <HAL_RCC_ClockConfig+0x1c8>)
 807add0:	681b      	ldr	r3, [r3, #0]
 807add2:	4618      	mov	r0, r3
 807add4:	f7fd fd32 	bl	807883c <HAL_InitTick>

  return HAL_OK;
 807add8:	2300      	movs	r3, #0
}
 807adda:	4618      	mov	r0, r3
 807addc:	3710      	adds	r7, #16
 807adde:	46bd      	mov	sp, r7
 807ade0:	bd80      	pop	{r7, pc}
 807ade2:	bf00      	nop
 807ade4:	40023c00 	.word	0x40023c00
 807ade8:	40023800 	.word	0x40023800
 807adec:	0807f040 	.word	0x0807f040
 807adf0:	20000000 	.word	0x20000000
 807adf4:	20000004 	.word	0x20000004

0807adf8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 807adf8:	b480      	push	{r7}
 807adfa:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 807adfc:	4b03      	ldr	r3, [pc, #12]	; (807ae0c <HAL_RCC_EnableCSS+0x14>)
 807adfe:	2201      	movs	r2, #1
 807ae00:	601a      	str	r2, [r3, #0]
}
 807ae02:	bf00      	nop
 807ae04:	46bd      	mov	sp, r7
 807ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 807ae0a:	4770      	bx	lr
 807ae0c:	4247004c 	.word	0x4247004c

0807ae10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 807ae10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 807ae14:	b090      	sub	sp, #64	; 0x40
 807ae16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 807ae18:	2300      	movs	r3, #0
 807ae1a:	637b      	str	r3, [r7, #52]	; 0x34
 807ae1c:	2300      	movs	r3, #0
 807ae1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 807ae20:	2300      	movs	r3, #0
 807ae22:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 807ae24:	2300      	movs	r3, #0
 807ae26:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 807ae28:	4b59      	ldr	r3, [pc, #356]	; (807af90 <HAL_RCC_GetSysClockFreq+0x180>)
 807ae2a:	689b      	ldr	r3, [r3, #8]
 807ae2c:	f003 030c 	and.w	r3, r3, #12
 807ae30:	2b08      	cmp	r3, #8
 807ae32:	d00d      	beq.n	807ae50 <HAL_RCC_GetSysClockFreq+0x40>
 807ae34:	2b08      	cmp	r3, #8
 807ae36:	f200 80a1 	bhi.w	807af7c <HAL_RCC_GetSysClockFreq+0x16c>
 807ae3a:	2b00      	cmp	r3, #0
 807ae3c:	d002      	beq.n	807ae44 <HAL_RCC_GetSysClockFreq+0x34>
 807ae3e:	2b04      	cmp	r3, #4
 807ae40:	d003      	beq.n	807ae4a <HAL_RCC_GetSysClockFreq+0x3a>
 807ae42:	e09b      	b.n	807af7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 807ae44:	4b53      	ldr	r3, [pc, #332]	; (807af94 <HAL_RCC_GetSysClockFreq+0x184>)
 807ae46:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 807ae48:	e09b      	b.n	807af82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 807ae4a:	4b53      	ldr	r3, [pc, #332]	; (807af98 <HAL_RCC_GetSysClockFreq+0x188>)
 807ae4c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 807ae4e:	e098      	b.n	807af82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 807ae50:	4b4f      	ldr	r3, [pc, #316]	; (807af90 <HAL_RCC_GetSysClockFreq+0x180>)
 807ae52:	685b      	ldr	r3, [r3, #4]
 807ae54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 807ae58:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 807ae5a:	4b4d      	ldr	r3, [pc, #308]	; (807af90 <HAL_RCC_GetSysClockFreq+0x180>)
 807ae5c:	685b      	ldr	r3, [r3, #4]
 807ae5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 807ae62:	2b00      	cmp	r3, #0
 807ae64:	d028      	beq.n	807aeb8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 807ae66:	4b4a      	ldr	r3, [pc, #296]	; (807af90 <HAL_RCC_GetSysClockFreq+0x180>)
 807ae68:	685b      	ldr	r3, [r3, #4]
 807ae6a:	099b      	lsrs	r3, r3, #6
 807ae6c:	2200      	movs	r2, #0
 807ae6e:	623b      	str	r3, [r7, #32]
 807ae70:	627a      	str	r2, [r7, #36]	; 0x24
 807ae72:	6a3b      	ldr	r3, [r7, #32]
 807ae74:	f3c3 0008 	ubfx	r0, r3, #0, #9
 807ae78:	2100      	movs	r1, #0
 807ae7a:	4b47      	ldr	r3, [pc, #284]	; (807af98 <HAL_RCC_GetSysClockFreq+0x188>)
 807ae7c:	fb03 f201 	mul.w	r2, r3, r1
 807ae80:	2300      	movs	r3, #0
 807ae82:	fb00 f303 	mul.w	r3, r0, r3
 807ae86:	4413      	add	r3, r2
 807ae88:	4a43      	ldr	r2, [pc, #268]	; (807af98 <HAL_RCC_GetSysClockFreq+0x188>)
 807ae8a:	fba0 1202 	umull	r1, r2, r0, r2
 807ae8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 807ae90:	460a      	mov	r2, r1
 807ae92:	62ba      	str	r2, [r7, #40]	; 0x28
 807ae94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 807ae96:	4413      	add	r3, r2
 807ae98:	62fb      	str	r3, [r7, #44]	; 0x2c
 807ae9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 807ae9c:	2200      	movs	r2, #0
 807ae9e:	61bb      	str	r3, [r7, #24]
 807aea0:	61fa      	str	r2, [r7, #28]
 807aea2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 807aea6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 807aeaa:	f7fd f995 	bl	80781d8 <__aeabi_uldivmod>
 807aeae:	4602      	mov	r2, r0
 807aeb0:	460b      	mov	r3, r1
 807aeb2:	4613      	mov	r3, r2
 807aeb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 807aeb6:	e053      	b.n	807af60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 807aeb8:	4b35      	ldr	r3, [pc, #212]	; (807af90 <HAL_RCC_GetSysClockFreq+0x180>)
 807aeba:	685b      	ldr	r3, [r3, #4]
 807aebc:	099b      	lsrs	r3, r3, #6
 807aebe:	2200      	movs	r2, #0
 807aec0:	613b      	str	r3, [r7, #16]
 807aec2:	617a      	str	r2, [r7, #20]
 807aec4:	693b      	ldr	r3, [r7, #16]
 807aec6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 807aeca:	f04f 0b00 	mov.w	fp, #0
 807aece:	4652      	mov	r2, sl
 807aed0:	465b      	mov	r3, fp
 807aed2:	f04f 0000 	mov.w	r0, #0
 807aed6:	f04f 0100 	mov.w	r1, #0
 807aeda:	0159      	lsls	r1, r3, #5
 807aedc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 807aee0:	0150      	lsls	r0, r2, #5
 807aee2:	4602      	mov	r2, r0
 807aee4:	460b      	mov	r3, r1
 807aee6:	ebb2 080a 	subs.w	r8, r2, sl
 807aeea:	eb63 090b 	sbc.w	r9, r3, fp
 807aeee:	f04f 0200 	mov.w	r2, #0
 807aef2:	f04f 0300 	mov.w	r3, #0
 807aef6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 807aefa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 807aefe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 807af02:	ebb2 0408 	subs.w	r4, r2, r8
 807af06:	eb63 0509 	sbc.w	r5, r3, r9
 807af0a:	f04f 0200 	mov.w	r2, #0
 807af0e:	f04f 0300 	mov.w	r3, #0
 807af12:	00eb      	lsls	r3, r5, #3
 807af14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 807af18:	00e2      	lsls	r2, r4, #3
 807af1a:	4614      	mov	r4, r2
 807af1c:	461d      	mov	r5, r3
 807af1e:	eb14 030a 	adds.w	r3, r4, sl
 807af22:	603b      	str	r3, [r7, #0]
 807af24:	eb45 030b 	adc.w	r3, r5, fp
 807af28:	607b      	str	r3, [r7, #4]
 807af2a:	f04f 0200 	mov.w	r2, #0
 807af2e:	f04f 0300 	mov.w	r3, #0
 807af32:	e9d7 4500 	ldrd	r4, r5, [r7]
 807af36:	4629      	mov	r1, r5
 807af38:	028b      	lsls	r3, r1, #10
 807af3a:	4621      	mov	r1, r4
 807af3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 807af40:	4621      	mov	r1, r4
 807af42:	028a      	lsls	r2, r1, #10
 807af44:	4610      	mov	r0, r2
 807af46:	4619      	mov	r1, r3
 807af48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 807af4a:	2200      	movs	r2, #0
 807af4c:	60bb      	str	r3, [r7, #8]
 807af4e:	60fa      	str	r2, [r7, #12]
 807af50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 807af54:	f7fd f940 	bl	80781d8 <__aeabi_uldivmod>
 807af58:	4602      	mov	r2, r0
 807af5a:	460b      	mov	r3, r1
 807af5c:	4613      	mov	r3, r2
 807af5e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 807af60:	4b0b      	ldr	r3, [pc, #44]	; (807af90 <HAL_RCC_GetSysClockFreq+0x180>)
 807af62:	685b      	ldr	r3, [r3, #4]
 807af64:	0c1b      	lsrs	r3, r3, #16
 807af66:	f003 0303 	and.w	r3, r3, #3
 807af6a:	3301      	adds	r3, #1
 807af6c:	005b      	lsls	r3, r3, #1
 807af6e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 807af70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 807af72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807af74:	fbb2 f3f3 	udiv	r3, r2, r3
 807af78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 807af7a:	e002      	b.n	807af82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 807af7c:	4b05      	ldr	r3, [pc, #20]	; (807af94 <HAL_RCC_GetSysClockFreq+0x184>)
 807af7e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 807af80:	bf00      	nop
    }
  }
  return sysclockfreq;
 807af82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 807af84:	4618      	mov	r0, r3
 807af86:	3740      	adds	r7, #64	; 0x40
 807af88:	46bd      	mov	sp, r7
 807af8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 807af8e:	bf00      	nop
 807af90:	40023800 	.word	0x40023800
 807af94:	00f42400 	.word	0x00f42400
 807af98:	017d7840 	.word	0x017d7840

0807af9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 807af9c:	b480      	push	{r7}
 807af9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 807afa0:	4b03      	ldr	r3, [pc, #12]	; (807afb0 <HAL_RCC_GetHCLKFreq+0x14>)
 807afa2:	681b      	ldr	r3, [r3, #0]
}
 807afa4:	4618      	mov	r0, r3
 807afa6:	46bd      	mov	sp, r7
 807afa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 807afac:	4770      	bx	lr
 807afae:	bf00      	nop
 807afb0:	20000000 	.word	0x20000000

0807afb4 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 807afb4:	b580      	push	{r7, lr}
 807afb6:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 807afb8:	4b06      	ldr	r3, [pc, #24]	; (807afd4 <HAL_RCC_NMI_IRQHandler+0x20>)
 807afba:	68db      	ldr	r3, [r3, #12]
 807afbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 807afc0:	2b80      	cmp	r3, #128	; 0x80
 807afc2:	d104      	bne.n	807afce <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 807afc4:	f000 f80a 	bl	807afdc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 807afc8:	4b03      	ldr	r3, [pc, #12]	; (807afd8 <HAL_RCC_NMI_IRQHandler+0x24>)
 807afca:	2280      	movs	r2, #128	; 0x80
 807afcc:	701a      	strb	r2, [r3, #0]
  }
}
 807afce:	bf00      	nop
 807afd0:	bd80      	pop	{r7, pc}
 807afd2:	bf00      	nop
 807afd4:	40023800 	.word	0x40023800
 807afd8:	4002380e 	.word	0x4002380e

0807afdc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 807afdc:	b480      	push	{r7}
 807afde:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 807afe0:	bf00      	nop
 807afe2:	46bd      	mov	sp, r7
 807afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 807afe8:	4770      	bx	lr

0807afea <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 807afea:	b084      	sub	sp, #16
 807afec:	b580      	push	{r7, lr}
 807afee:	b084      	sub	sp, #16
 807aff0:	af00      	add	r7, sp, #0
 807aff2:	6078      	str	r0, [r7, #4]
 807aff4:	f107 001c 	add.w	r0, r7, #28
 807aff8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 807affc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807affe:	2b01      	cmp	r3, #1
 807b000:	d122      	bne.n	807b048 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 807b002:	687b      	ldr	r3, [r7, #4]
 807b004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b006:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 807b00a:	687b      	ldr	r3, [r7, #4]
 807b00c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 807b00e:	687b      	ldr	r3, [r7, #4]
 807b010:	68db      	ldr	r3, [r3, #12]
 807b012:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 807b016:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 807b01a:	687a      	ldr	r2, [r7, #4]
 807b01c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 807b01e:	687b      	ldr	r3, [r7, #4]
 807b020:	68db      	ldr	r3, [r3, #12]
 807b022:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 807b026:	687b      	ldr	r3, [r7, #4]
 807b028:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 807b02a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 807b02c:	2b01      	cmp	r3, #1
 807b02e:	d105      	bne.n	807b03c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 807b030:	687b      	ldr	r3, [r7, #4]
 807b032:	68db      	ldr	r3, [r3, #12]
 807b034:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 807b038:	687b      	ldr	r3, [r7, #4]
 807b03a:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 807b03c:	6878      	ldr	r0, [r7, #4]
 807b03e:	f001 f9e9 	bl	807c414 <USB_CoreReset>
 807b042:	4603      	mov	r3, r0
 807b044:	73fb      	strb	r3, [r7, #15]
 807b046:	e01a      	b.n	807b07e <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 807b048:	687b      	ldr	r3, [r7, #4]
 807b04a:	68db      	ldr	r3, [r3, #12]
 807b04c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 807b050:	687b      	ldr	r3, [r7, #4]
 807b052:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 807b054:	6878      	ldr	r0, [r7, #4]
 807b056:	f001 f9dd 	bl	807c414 <USB_CoreReset>
 807b05a:	4603      	mov	r3, r0
 807b05c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 807b05e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 807b060:	2b00      	cmp	r3, #0
 807b062:	d106      	bne.n	807b072 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 807b064:	687b      	ldr	r3, [r7, #4]
 807b066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b068:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 807b06c:	687b      	ldr	r3, [r7, #4]
 807b06e:	639a      	str	r2, [r3, #56]	; 0x38
 807b070:	e005      	b.n	807b07e <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 807b072:	687b      	ldr	r3, [r7, #4]
 807b074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b076:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 807b07a:	687b      	ldr	r3, [r7, #4]
 807b07c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 807b07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 807b080:	2b01      	cmp	r3, #1
 807b082:	d10b      	bne.n	807b09c <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 807b084:	687b      	ldr	r3, [r7, #4]
 807b086:	689b      	ldr	r3, [r3, #8]
 807b088:	f043 0206 	orr.w	r2, r3, #6
 807b08c:	687b      	ldr	r3, [r7, #4]
 807b08e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 807b090:	687b      	ldr	r3, [r7, #4]
 807b092:	689b      	ldr	r3, [r3, #8]
 807b094:	f043 0220 	orr.w	r2, r3, #32
 807b098:	687b      	ldr	r3, [r7, #4]
 807b09a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 807b09c:	7bfb      	ldrb	r3, [r7, #15]
}
 807b09e:	4618      	mov	r0, r3
 807b0a0:	3710      	adds	r7, #16
 807b0a2:	46bd      	mov	sp, r7
 807b0a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 807b0a8:	b004      	add	sp, #16
 807b0aa:	4770      	bx	lr

0807b0ac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 807b0ac:	b480      	push	{r7}
 807b0ae:	b087      	sub	sp, #28
 807b0b0:	af00      	add	r7, sp, #0
 807b0b2:	60f8      	str	r0, [r7, #12]
 807b0b4:	60b9      	str	r1, [r7, #8]
 807b0b6:	4613      	mov	r3, r2
 807b0b8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 807b0ba:	79fb      	ldrb	r3, [r7, #7]
 807b0bc:	2b02      	cmp	r3, #2
 807b0be:	d165      	bne.n	807b18c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 807b0c0:	68bb      	ldr	r3, [r7, #8]
 807b0c2:	4a41      	ldr	r2, [pc, #260]	; (807b1c8 <USB_SetTurnaroundTime+0x11c>)
 807b0c4:	4293      	cmp	r3, r2
 807b0c6:	d906      	bls.n	807b0d6 <USB_SetTurnaroundTime+0x2a>
 807b0c8:	68bb      	ldr	r3, [r7, #8]
 807b0ca:	4a40      	ldr	r2, [pc, #256]	; (807b1cc <USB_SetTurnaroundTime+0x120>)
 807b0cc:	4293      	cmp	r3, r2
 807b0ce:	d202      	bcs.n	807b0d6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 807b0d0:	230f      	movs	r3, #15
 807b0d2:	617b      	str	r3, [r7, #20]
 807b0d4:	e062      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 807b0d6:	68bb      	ldr	r3, [r7, #8]
 807b0d8:	4a3c      	ldr	r2, [pc, #240]	; (807b1cc <USB_SetTurnaroundTime+0x120>)
 807b0da:	4293      	cmp	r3, r2
 807b0dc:	d306      	bcc.n	807b0ec <USB_SetTurnaroundTime+0x40>
 807b0de:	68bb      	ldr	r3, [r7, #8]
 807b0e0:	4a3b      	ldr	r2, [pc, #236]	; (807b1d0 <USB_SetTurnaroundTime+0x124>)
 807b0e2:	4293      	cmp	r3, r2
 807b0e4:	d202      	bcs.n	807b0ec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 807b0e6:	230e      	movs	r3, #14
 807b0e8:	617b      	str	r3, [r7, #20]
 807b0ea:	e057      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 807b0ec:	68bb      	ldr	r3, [r7, #8]
 807b0ee:	4a38      	ldr	r2, [pc, #224]	; (807b1d0 <USB_SetTurnaroundTime+0x124>)
 807b0f0:	4293      	cmp	r3, r2
 807b0f2:	d306      	bcc.n	807b102 <USB_SetTurnaroundTime+0x56>
 807b0f4:	68bb      	ldr	r3, [r7, #8]
 807b0f6:	4a37      	ldr	r2, [pc, #220]	; (807b1d4 <USB_SetTurnaroundTime+0x128>)
 807b0f8:	4293      	cmp	r3, r2
 807b0fa:	d202      	bcs.n	807b102 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 807b0fc:	230d      	movs	r3, #13
 807b0fe:	617b      	str	r3, [r7, #20]
 807b100:	e04c      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 807b102:	68bb      	ldr	r3, [r7, #8]
 807b104:	4a33      	ldr	r2, [pc, #204]	; (807b1d4 <USB_SetTurnaroundTime+0x128>)
 807b106:	4293      	cmp	r3, r2
 807b108:	d306      	bcc.n	807b118 <USB_SetTurnaroundTime+0x6c>
 807b10a:	68bb      	ldr	r3, [r7, #8]
 807b10c:	4a32      	ldr	r2, [pc, #200]	; (807b1d8 <USB_SetTurnaroundTime+0x12c>)
 807b10e:	4293      	cmp	r3, r2
 807b110:	d802      	bhi.n	807b118 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 807b112:	230c      	movs	r3, #12
 807b114:	617b      	str	r3, [r7, #20]
 807b116:	e041      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 807b118:	68bb      	ldr	r3, [r7, #8]
 807b11a:	4a2f      	ldr	r2, [pc, #188]	; (807b1d8 <USB_SetTurnaroundTime+0x12c>)
 807b11c:	4293      	cmp	r3, r2
 807b11e:	d906      	bls.n	807b12e <USB_SetTurnaroundTime+0x82>
 807b120:	68bb      	ldr	r3, [r7, #8]
 807b122:	4a2e      	ldr	r2, [pc, #184]	; (807b1dc <USB_SetTurnaroundTime+0x130>)
 807b124:	4293      	cmp	r3, r2
 807b126:	d802      	bhi.n	807b12e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 807b128:	230b      	movs	r3, #11
 807b12a:	617b      	str	r3, [r7, #20]
 807b12c:	e036      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 807b12e:	68bb      	ldr	r3, [r7, #8]
 807b130:	4a2a      	ldr	r2, [pc, #168]	; (807b1dc <USB_SetTurnaroundTime+0x130>)
 807b132:	4293      	cmp	r3, r2
 807b134:	d906      	bls.n	807b144 <USB_SetTurnaroundTime+0x98>
 807b136:	68bb      	ldr	r3, [r7, #8]
 807b138:	4a29      	ldr	r2, [pc, #164]	; (807b1e0 <USB_SetTurnaroundTime+0x134>)
 807b13a:	4293      	cmp	r3, r2
 807b13c:	d802      	bhi.n	807b144 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 807b13e:	230a      	movs	r3, #10
 807b140:	617b      	str	r3, [r7, #20]
 807b142:	e02b      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 807b144:	68bb      	ldr	r3, [r7, #8]
 807b146:	4a26      	ldr	r2, [pc, #152]	; (807b1e0 <USB_SetTurnaroundTime+0x134>)
 807b148:	4293      	cmp	r3, r2
 807b14a:	d906      	bls.n	807b15a <USB_SetTurnaroundTime+0xae>
 807b14c:	68bb      	ldr	r3, [r7, #8]
 807b14e:	4a25      	ldr	r2, [pc, #148]	; (807b1e4 <USB_SetTurnaroundTime+0x138>)
 807b150:	4293      	cmp	r3, r2
 807b152:	d202      	bcs.n	807b15a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 807b154:	2309      	movs	r3, #9
 807b156:	617b      	str	r3, [r7, #20]
 807b158:	e020      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 807b15a:	68bb      	ldr	r3, [r7, #8]
 807b15c:	4a21      	ldr	r2, [pc, #132]	; (807b1e4 <USB_SetTurnaroundTime+0x138>)
 807b15e:	4293      	cmp	r3, r2
 807b160:	d306      	bcc.n	807b170 <USB_SetTurnaroundTime+0xc4>
 807b162:	68bb      	ldr	r3, [r7, #8]
 807b164:	4a20      	ldr	r2, [pc, #128]	; (807b1e8 <USB_SetTurnaroundTime+0x13c>)
 807b166:	4293      	cmp	r3, r2
 807b168:	d802      	bhi.n	807b170 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 807b16a:	2308      	movs	r3, #8
 807b16c:	617b      	str	r3, [r7, #20]
 807b16e:	e015      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 807b170:	68bb      	ldr	r3, [r7, #8]
 807b172:	4a1d      	ldr	r2, [pc, #116]	; (807b1e8 <USB_SetTurnaroundTime+0x13c>)
 807b174:	4293      	cmp	r3, r2
 807b176:	d906      	bls.n	807b186 <USB_SetTurnaroundTime+0xda>
 807b178:	68bb      	ldr	r3, [r7, #8]
 807b17a:	4a1c      	ldr	r2, [pc, #112]	; (807b1ec <USB_SetTurnaroundTime+0x140>)
 807b17c:	4293      	cmp	r3, r2
 807b17e:	d202      	bcs.n	807b186 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 807b180:	2307      	movs	r3, #7
 807b182:	617b      	str	r3, [r7, #20]
 807b184:	e00a      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 807b186:	2306      	movs	r3, #6
 807b188:	617b      	str	r3, [r7, #20]
 807b18a:	e007      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 807b18c:	79fb      	ldrb	r3, [r7, #7]
 807b18e:	2b00      	cmp	r3, #0
 807b190:	d102      	bne.n	807b198 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 807b192:	2309      	movs	r3, #9
 807b194:	617b      	str	r3, [r7, #20]
 807b196:	e001      	b.n	807b19c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 807b198:	2309      	movs	r3, #9
 807b19a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 807b19c:	68fb      	ldr	r3, [r7, #12]
 807b19e:	68db      	ldr	r3, [r3, #12]
 807b1a0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 807b1a4:	68fb      	ldr	r3, [r7, #12]
 807b1a6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 807b1a8:	68fb      	ldr	r3, [r7, #12]
 807b1aa:	68da      	ldr	r2, [r3, #12]
 807b1ac:	697b      	ldr	r3, [r7, #20]
 807b1ae:	029b      	lsls	r3, r3, #10
 807b1b0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 807b1b4:	431a      	orrs	r2, r3
 807b1b6:	68fb      	ldr	r3, [r7, #12]
 807b1b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 807b1ba:	2300      	movs	r3, #0
}
 807b1bc:	4618      	mov	r0, r3
 807b1be:	371c      	adds	r7, #28
 807b1c0:	46bd      	mov	sp, r7
 807b1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b1c6:	4770      	bx	lr
 807b1c8:	00d8acbf 	.word	0x00d8acbf
 807b1cc:	00e4e1c0 	.word	0x00e4e1c0
 807b1d0:	00f42400 	.word	0x00f42400
 807b1d4:	01067380 	.word	0x01067380
 807b1d8:	011a499f 	.word	0x011a499f
 807b1dc:	01312cff 	.word	0x01312cff
 807b1e0:	014ca43f 	.word	0x014ca43f
 807b1e4:	016e3600 	.word	0x016e3600
 807b1e8:	01a6ab1f 	.word	0x01a6ab1f
 807b1ec:	01e84800 	.word	0x01e84800

0807b1f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 807b1f0:	b480      	push	{r7}
 807b1f2:	b083      	sub	sp, #12
 807b1f4:	af00      	add	r7, sp, #0
 807b1f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 807b1f8:	687b      	ldr	r3, [r7, #4]
 807b1fa:	689b      	ldr	r3, [r3, #8]
 807b1fc:	f043 0201 	orr.w	r2, r3, #1
 807b200:	687b      	ldr	r3, [r7, #4]
 807b202:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 807b204:	2300      	movs	r3, #0
}
 807b206:	4618      	mov	r0, r3
 807b208:	370c      	adds	r7, #12
 807b20a:	46bd      	mov	sp, r7
 807b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b210:	4770      	bx	lr

0807b212 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 807b212:	b480      	push	{r7}
 807b214:	b083      	sub	sp, #12
 807b216:	af00      	add	r7, sp, #0
 807b218:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 807b21a:	687b      	ldr	r3, [r7, #4]
 807b21c:	689b      	ldr	r3, [r3, #8]
 807b21e:	f023 0201 	bic.w	r2, r3, #1
 807b222:	687b      	ldr	r3, [r7, #4]
 807b224:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 807b226:	2300      	movs	r3, #0
}
 807b228:	4618      	mov	r0, r3
 807b22a:	370c      	adds	r7, #12
 807b22c:	46bd      	mov	sp, r7
 807b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b232:	4770      	bx	lr

0807b234 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 807b234:	b580      	push	{r7, lr}
 807b236:	b082      	sub	sp, #8
 807b238:	af00      	add	r7, sp, #0
 807b23a:	6078      	str	r0, [r7, #4]
 807b23c:	460b      	mov	r3, r1
 807b23e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 807b240:	687b      	ldr	r3, [r7, #4]
 807b242:	68db      	ldr	r3, [r3, #12]
 807b244:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 807b248:	687b      	ldr	r3, [r7, #4]
 807b24a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 807b24c:	78fb      	ldrb	r3, [r7, #3]
 807b24e:	2b01      	cmp	r3, #1
 807b250:	d106      	bne.n	807b260 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 807b252:	687b      	ldr	r3, [r7, #4]
 807b254:	68db      	ldr	r3, [r3, #12]
 807b256:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 807b25a:	687b      	ldr	r3, [r7, #4]
 807b25c:	60da      	str	r2, [r3, #12]
 807b25e:	e00b      	b.n	807b278 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 807b260:	78fb      	ldrb	r3, [r7, #3]
 807b262:	2b00      	cmp	r3, #0
 807b264:	d106      	bne.n	807b274 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 807b266:	687b      	ldr	r3, [r7, #4]
 807b268:	68db      	ldr	r3, [r3, #12]
 807b26a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 807b26e:	687b      	ldr	r3, [r7, #4]
 807b270:	60da      	str	r2, [r3, #12]
 807b272:	e001      	b.n	807b278 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 807b274:	2301      	movs	r3, #1
 807b276:	e003      	b.n	807b280 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 807b278:	2032      	movs	r0, #50	; 0x32
 807b27a:	f7fd fb2f 	bl	80788dc <HAL_Delay>

  return HAL_OK;
 807b27e:	2300      	movs	r3, #0
}
 807b280:	4618      	mov	r0, r3
 807b282:	3708      	adds	r7, #8
 807b284:	46bd      	mov	sp, r7
 807b286:	bd80      	pop	{r7, pc}

0807b288 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 807b288:	b084      	sub	sp, #16
 807b28a:	b580      	push	{r7, lr}
 807b28c:	b086      	sub	sp, #24
 807b28e:	af00      	add	r7, sp, #0
 807b290:	6078      	str	r0, [r7, #4]
 807b292:	f107 0024 	add.w	r0, r7, #36	; 0x24
 807b296:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 807b29a:	2300      	movs	r3, #0
 807b29c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807b29e:	687b      	ldr	r3, [r7, #4]
 807b2a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 807b2a2:	2300      	movs	r3, #0
 807b2a4:	613b      	str	r3, [r7, #16]
 807b2a6:	e009      	b.n	807b2bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 807b2a8:	687a      	ldr	r2, [r7, #4]
 807b2aa:	693b      	ldr	r3, [r7, #16]
 807b2ac:	3340      	adds	r3, #64	; 0x40
 807b2ae:	009b      	lsls	r3, r3, #2
 807b2b0:	4413      	add	r3, r2
 807b2b2:	2200      	movs	r2, #0
 807b2b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 807b2b6:	693b      	ldr	r3, [r7, #16]
 807b2b8:	3301      	adds	r3, #1
 807b2ba:	613b      	str	r3, [r7, #16]
 807b2bc:	693b      	ldr	r3, [r7, #16]
 807b2be:	2b0e      	cmp	r3, #14
 807b2c0:	d9f2      	bls.n	807b2a8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 807b2c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 807b2c4:	2b00      	cmp	r3, #0
 807b2c6:	d11c      	bne.n	807b302 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 807b2c8:	68fb      	ldr	r3, [r7, #12]
 807b2ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b2ce:	685b      	ldr	r3, [r3, #4]
 807b2d0:	68fa      	ldr	r2, [r7, #12]
 807b2d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 807b2d6:	f043 0302 	orr.w	r3, r3, #2
 807b2da:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 807b2dc:	687b      	ldr	r3, [r7, #4]
 807b2de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b2e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 807b2e4:	687b      	ldr	r3, [r7, #4]
 807b2e6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 807b2e8:	687b      	ldr	r3, [r7, #4]
 807b2ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b2ec:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 807b2f0:	687b      	ldr	r3, [r7, #4]
 807b2f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 807b2f4:	687b      	ldr	r3, [r7, #4]
 807b2f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b2f8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 807b2fc:	687b      	ldr	r3, [r7, #4]
 807b2fe:	639a      	str	r2, [r3, #56]	; 0x38
 807b300:	e00b      	b.n	807b31a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 807b302:	687b      	ldr	r3, [r7, #4]
 807b304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b306:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 807b30a:	687b      	ldr	r3, [r7, #4]
 807b30c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 807b30e:	687b      	ldr	r3, [r7, #4]
 807b310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807b312:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 807b316:	687b      	ldr	r3, [r7, #4]
 807b318:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 807b31a:	68fb      	ldr	r3, [r7, #12]
 807b31c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 807b320:	461a      	mov	r2, r3
 807b322:	2300      	movs	r3, #0
 807b324:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 807b326:	68fb      	ldr	r3, [r7, #12]
 807b328:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b32c:	4619      	mov	r1, r3
 807b32e:	68fb      	ldr	r3, [r7, #12]
 807b330:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b334:	461a      	mov	r2, r3
 807b336:	680b      	ldr	r3, [r1, #0]
 807b338:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 807b33a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 807b33c:	2b01      	cmp	r3, #1
 807b33e:	d10c      	bne.n	807b35a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 807b340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 807b342:	2b00      	cmp	r3, #0
 807b344:	d104      	bne.n	807b350 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 807b346:	2100      	movs	r1, #0
 807b348:	6878      	ldr	r0, [r7, #4]
 807b34a:	f000 f949 	bl	807b5e0 <USB_SetDevSpeed>
 807b34e:	e008      	b.n	807b362 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 807b350:	2101      	movs	r1, #1
 807b352:	6878      	ldr	r0, [r7, #4]
 807b354:	f000 f944 	bl	807b5e0 <USB_SetDevSpeed>
 807b358:	e003      	b.n	807b362 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 807b35a:	2103      	movs	r1, #3
 807b35c:	6878      	ldr	r0, [r7, #4]
 807b35e:	f000 f93f 	bl	807b5e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 807b362:	2110      	movs	r1, #16
 807b364:	6878      	ldr	r0, [r7, #4]
 807b366:	f000 f8f3 	bl	807b550 <USB_FlushTxFifo>
 807b36a:	4603      	mov	r3, r0
 807b36c:	2b00      	cmp	r3, #0
 807b36e:	d001      	beq.n	807b374 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 807b370:	2301      	movs	r3, #1
 807b372:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 807b374:	6878      	ldr	r0, [r7, #4]
 807b376:	f000 f911 	bl	807b59c <USB_FlushRxFifo>
 807b37a:	4603      	mov	r3, r0
 807b37c:	2b00      	cmp	r3, #0
 807b37e:	d001      	beq.n	807b384 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 807b380:	2301      	movs	r3, #1
 807b382:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 807b384:	68fb      	ldr	r3, [r7, #12]
 807b386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b38a:	461a      	mov	r2, r3
 807b38c:	2300      	movs	r3, #0
 807b38e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 807b390:	68fb      	ldr	r3, [r7, #12]
 807b392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b396:	461a      	mov	r2, r3
 807b398:	2300      	movs	r3, #0
 807b39a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 807b39c:	68fb      	ldr	r3, [r7, #12]
 807b39e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b3a2:	461a      	mov	r2, r3
 807b3a4:	2300      	movs	r3, #0
 807b3a6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 807b3a8:	2300      	movs	r3, #0
 807b3aa:	613b      	str	r3, [r7, #16]
 807b3ac:	e043      	b.n	807b436 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 807b3ae:	693b      	ldr	r3, [r7, #16]
 807b3b0:	015a      	lsls	r2, r3, #5
 807b3b2:	68fb      	ldr	r3, [r7, #12]
 807b3b4:	4413      	add	r3, r2
 807b3b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b3ba:	681b      	ldr	r3, [r3, #0]
 807b3bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 807b3c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 807b3c4:	d118      	bne.n	807b3f8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 807b3c6:	693b      	ldr	r3, [r7, #16]
 807b3c8:	2b00      	cmp	r3, #0
 807b3ca:	d10a      	bne.n	807b3e2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 807b3cc:	693b      	ldr	r3, [r7, #16]
 807b3ce:	015a      	lsls	r2, r3, #5
 807b3d0:	68fb      	ldr	r3, [r7, #12]
 807b3d2:	4413      	add	r3, r2
 807b3d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b3d8:	461a      	mov	r2, r3
 807b3da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 807b3de:	6013      	str	r3, [r2, #0]
 807b3e0:	e013      	b.n	807b40a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 807b3e2:	693b      	ldr	r3, [r7, #16]
 807b3e4:	015a      	lsls	r2, r3, #5
 807b3e6:	68fb      	ldr	r3, [r7, #12]
 807b3e8:	4413      	add	r3, r2
 807b3ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b3ee:	461a      	mov	r2, r3
 807b3f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 807b3f4:	6013      	str	r3, [r2, #0]
 807b3f6:	e008      	b.n	807b40a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 807b3f8:	693b      	ldr	r3, [r7, #16]
 807b3fa:	015a      	lsls	r2, r3, #5
 807b3fc:	68fb      	ldr	r3, [r7, #12]
 807b3fe:	4413      	add	r3, r2
 807b400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b404:	461a      	mov	r2, r3
 807b406:	2300      	movs	r3, #0
 807b408:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 807b40a:	693b      	ldr	r3, [r7, #16]
 807b40c:	015a      	lsls	r2, r3, #5
 807b40e:	68fb      	ldr	r3, [r7, #12]
 807b410:	4413      	add	r3, r2
 807b412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b416:	461a      	mov	r2, r3
 807b418:	2300      	movs	r3, #0
 807b41a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 807b41c:	693b      	ldr	r3, [r7, #16]
 807b41e:	015a      	lsls	r2, r3, #5
 807b420:	68fb      	ldr	r3, [r7, #12]
 807b422:	4413      	add	r3, r2
 807b424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b428:	461a      	mov	r2, r3
 807b42a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 807b42e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 807b430:	693b      	ldr	r3, [r7, #16]
 807b432:	3301      	adds	r3, #1
 807b434:	613b      	str	r3, [r7, #16]
 807b436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807b438:	693a      	ldr	r2, [r7, #16]
 807b43a:	429a      	cmp	r2, r3
 807b43c:	d3b7      	bcc.n	807b3ae <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 807b43e:	2300      	movs	r3, #0
 807b440:	613b      	str	r3, [r7, #16]
 807b442:	e043      	b.n	807b4cc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 807b444:	693b      	ldr	r3, [r7, #16]
 807b446:	015a      	lsls	r2, r3, #5
 807b448:	68fb      	ldr	r3, [r7, #12]
 807b44a:	4413      	add	r3, r2
 807b44c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b450:	681b      	ldr	r3, [r3, #0]
 807b452:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 807b456:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 807b45a:	d118      	bne.n	807b48e <USB_DevInit+0x206>
    {
      if (i == 0U)
 807b45c:	693b      	ldr	r3, [r7, #16]
 807b45e:	2b00      	cmp	r3, #0
 807b460:	d10a      	bne.n	807b478 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 807b462:	693b      	ldr	r3, [r7, #16]
 807b464:	015a      	lsls	r2, r3, #5
 807b466:	68fb      	ldr	r3, [r7, #12]
 807b468:	4413      	add	r3, r2
 807b46a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b46e:	461a      	mov	r2, r3
 807b470:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 807b474:	6013      	str	r3, [r2, #0]
 807b476:	e013      	b.n	807b4a0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 807b478:	693b      	ldr	r3, [r7, #16]
 807b47a:	015a      	lsls	r2, r3, #5
 807b47c:	68fb      	ldr	r3, [r7, #12]
 807b47e:	4413      	add	r3, r2
 807b480:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b484:	461a      	mov	r2, r3
 807b486:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 807b48a:	6013      	str	r3, [r2, #0]
 807b48c:	e008      	b.n	807b4a0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 807b48e:	693b      	ldr	r3, [r7, #16]
 807b490:	015a      	lsls	r2, r3, #5
 807b492:	68fb      	ldr	r3, [r7, #12]
 807b494:	4413      	add	r3, r2
 807b496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b49a:	461a      	mov	r2, r3
 807b49c:	2300      	movs	r3, #0
 807b49e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 807b4a0:	693b      	ldr	r3, [r7, #16]
 807b4a2:	015a      	lsls	r2, r3, #5
 807b4a4:	68fb      	ldr	r3, [r7, #12]
 807b4a6:	4413      	add	r3, r2
 807b4a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b4ac:	461a      	mov	r2, r3
 807b4ae:	2300      	movs	r3, #0
 807b4b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 807b4b2:	693b      	ldr	r3, [r7, #16]
 807b4b4:	015a      	lsls	r2, r3, #5
 807b4b6:	68fb      	ldr	r3, [r7, #12]
 807b4b8:	4413      	add	r3, r2
 807b4ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b4be:	461a      	mov	r2, r3
 807b4c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 807b4c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 807b4c6:	693b      	ldr	r3, [r7, #16]
 807b4c8:	3301      	adds	r3, #1
 807b4ca:	613b      	str	r3, [r7, #16]
 807b4cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807b4ce:	693a      	ldr	r2, [r7, #16]
 807b4d0:	429a      	cmp	r2, r3
 807b4d2:	d3b7      	bcc.n	807b444 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 807b4d4:	68fb      	ldr	r3, [r7, #12]
 807b4d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b4da:	691b      	ldr	r3, [r3, #16]
 807b4dc:	68fa      	ldr	r2, [r7, #12]
 807b4de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 807b4e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 807b4e6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 807b4e8:	687b      	ldr	r3, [r7, #4]
 807b4ea:	2200      	movs	r2, #0
 807b4ec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 807b4ee:	687b      	ldr	r3, [r7, #4]
 807b4f0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 807b4f4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 807b4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 807b4f8:	2b00      	cmp	r3, #0
 807b4fa:	d105      	bne.n	807b508 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 807b4fc:	687b      	ldr	r3, [r7, #4]
 807b4fe:	699b      	ldr	r3, [r3, #24]
 807b500:	f043 0210 	orr.w	r2, r3, #16
 807b504:	687b      	ldr	r3, [r7, #4]
 807b506:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 807b508:	687b      	ldr	r3, [r7, #4]
 807b50a:	699a      	ldr	r2, [r3, #24]
 807b50c:	4b0f      	ldr	r3, [pc, #60]	; (807b54c <USB_DevInit+0x2c4>)
 807b50e:	4313      	orrs	r3, r2
 807b510:	687a      	ldr	r2, [r7, #4]
 807b512:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 807b514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 807b516:	2b00      	cmp	r3, #0
 807b518:	d005      	beq.n	807b526 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 807b51a:	687b      	ldr	r3, [r7, #4]
 807b51c:	699b      	ldr	r3, [r3, #24]
 807b51e:	f043 0208 	orr.w	r2, r3, #8
 807b522:	687b      	ldr	r3, [r7, #4]
 807b524:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 807b526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 807b528:	2b01      	cmp	r3, #1
 807b52a:	d107      	bne.n	807b53c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 807b52c:	687b      	ldr	r3, [r7, #4]
 807b52e:	699b      	ldr	r3, [r3, #24]
 807b530:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 807b534:	f043 0304 	orr.w	r3, r3, #4
 807b538:	687a      	ldr	r2, [r7, #4]
 807b53a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 807b53c:	7dfb      	ldrb	r3, [r7, #23]
}
 807b53e:	4618      	mov	r0, r3
 807b540:	3718      	adds	r7, #24
 807b542:	46bd      	mov	sp, r7
 807b544:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 807b548:	b004      	add	sp, #16
 807b54a:	4770      	bx	lr
 807b54c:	803c3800 	.word	0x803c3800

0807b550 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 807b550:	b480      	push	{r7}
 807b552:	b085      	sub	sp, #20
 807b554:	af00      	add	r7, sp, #0
 807b556:	6078      	str	r0, [r7, #4]
 807b558:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 807b55a:	2300      	movs	r3, #0
 807b55c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 807b55e:	683b      	ldr	r3, [r7, #0]
 807b560:	019b      	lsls	r3, r3, #6
 807b562:	f043 0220 	orr.w	r2, r3, #32
 807b566:	687b      	ldr	r3, [r7, #4]
 807b568:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 807b56a:	68fb      	ldr	r3, [r7, #12]
 807b56c:	3301      	adds	r3, #1
 807b56e:	60fb      	str	r3, [r7, #12]
 807b570:	68fb      	ldr	r3, [r7, #12]
 807b572:	4a09      	ldr	r2, [pc, #36]	; (807b598 <USB_FlushTxFifo+0x48>)
 807b574:	4293      	cmp	r3, r2
 807b576:	d901      	bls.n	807b57c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 807b578:	2303      	movs	r3, #3
 807b57a:	e006      	b.n	807b58a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 807b57c:	687b      	ldr	r3, [r7, #4]
 807b57e:	691b      	ldr	r3, [r3, #16]
 807b580:	f003 0320 	and.w	r3, r3, #32
 807b584:	2b20      	cmp	r3, #32
 807b586:	d0f0      	beq.n	807b56a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 807b588:	2300      	movs	r3, #0
}
 807b58a:	4618      	mov	r0, r3
 807b58c:	3714      	adds	r7, #20
 807b58e:	46bd      	mov	sp, r7
 807b590:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b594:	4770      	bx	lr
 807b596:	bf00      	nop
 807b598:	00030d40 	.word	0x00030d40

0807b59c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 807b59c:	b480      	push	{r7}
 807b59e:	b085      	sub	sp, #20
 807b5a0:	af00      	add	r7, sp, #0
 807b5a2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 807b5a4:	2300      	movs	r3, #0
 807b5a6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 807b5a8:	687b      	ldr	r3, [r7, #4]
 807b5aa:	2210      	movs	r2, #16
 807b5ac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 807b5ae:	68fb      	ldr	r3, [r7, #12]
 807b5b0:	3301      	adds	r3, #1
 807b5b2:	60fb      	str	r3, [r7, #12]
 807b5b4:	68fb      	ldr	r3, [r7, #12]
 807b5b6:	4a09      	ldr	r2, [pc, #36]	; (807b5dc <USB_FlushRxFifo+0x40>)
 807b5b8:	4293      	cmp	r3, r2
 807b5ba:	d901      	bls.n	807b5c0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 807b5bc:	2303      	movs	r3, #3
 807b5be:	e006      	b.n	807b5ce <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 807b5c0:	687b      	ldr	r3, [r7, #4]
 807b5c2:	691b      	ldr	r3, [r3, #16]
 807b5c4:	f003 0310 	and.w	r3, r3, #16
 807b5c8:	2b10      	cmp	r3, #16
 807b5ca:	d0f0      	beq.n	807b5ae <USB_FlushRxFifo+0x12>

  return HAL_OK;
 807b5cc:	2300      	movs	r3, #0
}
 807b5ce:	4618      	mov	r0, r3
 807b5d0:	3714      	adds	r7, #20
 807b5d2:	46bd      	mov	sp, r7
 807b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b5d8:	4770      	bx	lr
 807b5da:	bf00      	nop
 807b5dc:	00030d40 	.word	0x00030d40

0807b5e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 807b5e0:	b480      	push	{r7}
 807b5e2:	b085      	sub	sp, #20
 807b5e4:	af00      	add	r7, sp, #0
 807b5e6:	6078      	str	r0, [r7, #4]
 807b5e8:	460b      	mov	r3, r1
 807b5ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807b5ec:	687b      	ldr	r3, [r7, #4]
 807b5ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 807b5f0:	68fb      	ldr	r3, [r7, #12]
 807b5f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b5f6:	681a      	ldr	r2, [r3, #0]
 807b5f8:	78fb      	ldrb	r3, [r7, #3]
 807b5fa:	68f9      	ldr	r1, [r7, #12]
 807b5fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 807b600:	4313      	orrs	r3, r2
 807b602:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 807b604:	2300      	movs	r3, #0
}
 807b606:	4618      	mov	r0, r3
 807b608:	3714      	adds	r7, #20
 807b60a:	46bd      	mov	sp, r7
 807b60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b610:	4770      	bx	lr

0807b612 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 807b612:	b480      	push	{r7}
 807b614:	b087      	sub	sp, #28
 807b616:	af00      	add	r7, sp, #0
 807b618:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807b61a:	687b      	ldr	r3, [r7, #4]
 807b61c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 807b61e:	693b      	ldr	r3, [r7, #16]
 807b620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b624:	689b      	ldr	r3, [r3, #8]
 807b626:	f003 0306 	and.w	r3, r3, #6
 807b62a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 807b62c:	68fb      	ldr	r3, [r7, #12]
 807b62e:	2b00      	cmp	r3, #0
 807b630:	d102      	bne.n	807b638 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 807b632:	2300      	movs	r3, #0
 807b634:	75fb      	strb	r3, [r7, #23]
 807b636:	e00a      	b.n	807b64e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 807b638:	68fb      	ldr	r3, [r7, #12]
 807b63a:	2b02      	cmp	r3, #2
 807b63c:	d002      	beq.n	807b644 <USB_GetDevSpeed+0x32>
 807b63e:	68fb      	ldr	r3, [r7, #12]
 807b640:	2b06      	cmp	r3, #6
 807b642:	d102      	bne.n	807b64a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 807b644:	2302      	movs	r3, #2
 807b646:	75fb      	strb	r3, [r7, #23]
 807b648:	e001      	b.n	807b64e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 807b64a:	230f      	movs	r3, #15
 807b64c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 807b64e:	7dfb      	ldrb	r3, [r7, #23]
}
 807b650:	4618      	mov	r0, r3
 807b652:	371c      	adds	r7, #28
 807b654:	46bd      	mov	sp, r7
 807b656:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b65a:	4770      	bx	lr

0807b65c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 807b65c:	b480      	push	{r7}
 807b65e:	b085      	sub	sp, #20
 807b660:	af00      	add	r7, sp, #0
 807b662:	6078      	str	r0, [r7, #4]
 807b664:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807b666:	687b      	ldr	r3, [r7, #4]
 807b668:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 807b66a:	683b      	ldr	r3, [r7, #0]
 807b66c:	781b      	ldrb	r3, [r3, #0]
 807b66e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 807b670:	683b      	ldr	r3, [r7, #0]
 807b672:	785b      	ldrb	r3, [r3, #1]
 807b674:	2b01      	cmp	r3, #1
 807b676:	d13a      	bne.n	807b6ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 807b678:	68fb      	ldr	r3, [r7, #12]
 807b67a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b67e:	69da      	ldr	r2, [r3, #28]
 807b680:	683b      	ldr	r3, [r7, #0]
 807b682:	781b      	ldrb	r3, [r3, #0]
 807b684:	f003 030f 	and.w	r3, r3, #15
 807b688:	2101      	movs	r1, #1
 807b68a:	fa01 f303 	lsl.w	r3, r1, r3
 807b68e:	b29b      	uxth	r3, r3
 807b690:	68f9      	ldr	r1, [r7, #12]
 807b692:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 807b696:	4313      	orrs	r3, r2
 807b698:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 807b69a:	68bb      	ldr	r3, [r7, #8]
 807b69c:	015a      	lsls	r2, r3, #5
 807b69e:	68fb      	ldr	r3, [r7, #12]
 807b6a0:	4413      	add	r3, r2
 807b6a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b6a6:	681b      	ldr	r3, [r3, #0]
 807b6a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 807b6ac:	2b00      	cmp	r3, #0
 807b6ae:	d155      	bne.n	807b75c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 807b6b0:	68bb      	ldr	r3, [r7, #8]
 807b6b2:	015a      	lsls	r2, r3, #5
 807b6b4:	68fb      	ldr	r3, [r7, #12]
 807b6b6:	4413      	add	r3, r2
 807b6b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b6bc:	681a      	ldr	r2, [r3, #0]
 807b6be:	683b      	ldr	r3, [r7, #0]
 807b6c0:	689b      	ldr	r3, [r3, #8]
 807b6c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 807b6c6:	683b      	ldr	r3, [r7, #0]
 807b6c8:	78db      	ldrb	r3, [r3, #3]
 807b6ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 807b6cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 807b6ce:	68bb      	ldr	r3, [r7, #8]
 807b6d0:	059b      	lsls	r3, r3, #22
 807b6d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 807b6d4:	4313      	orrs	r3, r2
 807b6d6:	68ba      	ldr	r2, [r7, #8]
 807b6d8:	0151      	lsls	r1, r2, #5
 807b6da:	68fa      	ldr	r2, [r7, #12]
 807b6dc:	440a      	add	r2, r1
 807b6de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b6e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807b6e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 807b6ea:	6013      	str	r3, [r2, #0]
 807b6ec:	e036      	b.n	807b75c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 807b6ee:	68fb      	ldr	r3, [r7, #12]
 807b6f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b6f4:	69da      	ldr	r2, [r3, #28]
 807b6f6:	683b      	ldr	r3, [r7, #0]
 807b6f8:	781b      	ldrb	r3, [r3, #0]
 807b6fa:	f003 030f 	and.w	r3, r3, #15
 807b6fe:	2101      	movs	r1, #1
 807b700:	fa01 f303 	lsl.w	r3, r1, r3
 807b704:	041b      	lsls	r3, r3, #16
 807b706:	68f9      	ldr	r1, [r7, #12]
 807b708:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 807b70c:	4313      	orrs	r3, r2
 807b70e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 807b710:	68bb      	ldr	r3, [r7, #8]
 807b712:	015a      	lsls	r2, r3, #5
 807b714:	68fb      	ldr	r3, [r7, #12]
 807b716:	4413      	add	r3, r2
 807b718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b71c:	681b      	ldr	r3, [r3, #0]
 807b71e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 807b722:	2b00      	cmp	r3, #0
 807b724:	d11a      	bne.n	807b75c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 807b726:	68bb      	ldr	r3, [r7, #8]
 807b728:	015a      	lsls	r2, r3, #5
 807b72a:	68fb      	ldr	r3, [r7, #12]
 807b72c:	4413      	add	r3, r2
 807b72e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807b732:	681a      	ldr	r2, [r3, #0]
 807b734:	683b      	ldr	r3, [r7, #0]
 807b736:	689b      	ldr	r3, [r3, #8]
 807b738:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 807b73c:	683b      	ldr	r3, [r7, #0]
 807b73e:	78db      	ldrb	r3, [r3, #3]
 807b740:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 807b742:	430b      	orrs	r3, r1
 807b744:	4313      	orrs	r3, r2
 807b746:	68ba      	ldr	r2, [r7, #8]
 807b748:	0151      	lsls	r1, r2, #5
 807b74a:	68fa      	ldr	r2, [r7, #12]
 807b74c:	440a      	add	r2, r1
 807b74e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807b752:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807b756:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 807b75a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 807b75c:	2300      	movs	r3, #0
}
 807b75e:	4618      	mov	r0, r3
 807b760:	3714      	adds	r7, #20
 807b762:	46bd      	mov	sp, r7
 807b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 807b768:	4770      	bx	lr
	...

0807b76c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 807b76c:	b580      	push	{r7, lr}
 807b76e:	b08a      	sub	sp, #40	; 0x28
 807b770:	af02      	add	r7, sp, #8
 807b772:	60f8      	str	r0, [r7, #12]
 807b774:	60b9      	str	r1, [r7, #8]
 807b776:	4613      	mov	r3, r2
 807b778:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807b77a:	68fb      	ldr	r3, [r7, #12]
 807b77c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 807b77e:	68bb      	ldr	r3, [r7, #8]
 807b780:	781b      	ldrb	r3, [r3, #0]
 807b782:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 807b784:	68bb      	ldr	r3, [r7, #8]
 807b786:	785b      	ldrb	r3, [r3, #1]
 807b788:	2b01      	cmp	r3, #1
 807b78a:	f040 815c 	bne.w	807ba46 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 807b78e:	68bb      	ldr	r3, [r7, #8]
 807b790:	695b      	ldr	r3, [r3, #20]
 807b792:	2b00      	cmp	r3, #0
 807b794:	d132      	bne.n	807b7fc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 807b796:	69bb      	ldr	r3, [r7, #24]
 807b798:	015a      	lsls	r2, r3, #5
 807b79a:	69fb      	ldr	r3, [r7, #28]
 807b79c:	4413      	add	r3, r2
 807b79e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b7a2:	691b      	ldr	r3, [r3, #16]
 807b7a4:	69ba      	ldr	r2, [r7, #24]
 807b7a6:	0151      	lsls	r1, r2, #5
 807b7a8:	69fa      	ldr	r2, [r7, #28]
 807b7aa:	440a      	add	r2, r1
 807b7ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b7b0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 807b7b4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 807b7b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 807b7ba:	69bb      	ldr	r3, [r7, #24]
 807b7bc:	015a      	lsls	r2, r3, #5
 807b7be:	69fb      	ldr	r3, [r7, #28]
 807b7c0:	4413      	add	r3, r2
 807b7c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b7c6:	691b      	ldr	r3, [r3, #16]
 807b7c8:	69ba      	ldr	r2, [r7, #24]
 807b7ca:	0151      	lsls	r1, r2, #5
 807b7cc:	69fa      	ldr	r2, [r7, #28]
 807b7ce:	440a      	add	r2, r1
 807b7d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b7d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 807b7d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 807b7da:	69bb      	ldr	r3, [r7, #24]
 807b7dc:	015a      	lsls	r2, r3, #5
 807b7de:	69fb      	ldr	r3, [r7, #28]
 807b7e0:	4413      	add	r3, r2
 807b7e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b7e6:	691b      	ldr	r3, [r3, #16]
 807b7e8:	69ba      	ldr	r2, [r7, #24]
 807b7ea:	0151      	lsls	r1, r2, #5
 807b7ec:	69fa      	ldr	r2, [r7, #28]
 807b7ee:	440a      	add	r2, r1
 807b7f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b7f4:	0cdb      	lsrs	r3, r3, #19
 807b7f6:	04db      	lsls	r3, r3, #19
 807b7f8:	6113      	str	r3, [r2, #16]
 807b7fa:	e074      	b.n	807b8e6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 807b7fc:	69bb      	ldr	r3, [r7, #24]
 807b7fe:	015a      	lsls	r2, r3, #5
 807b800:	69fb      	ldr	r3, [r7, #28]
 807b802:	4413      	add	r3, r2
 807b804:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b808:	691b      	ldr	r3, [r3, #16]
 807b80a:	69ba      	ldr	r2, [r7, #24]
 807b80c:	0151      	lsls	r1, r2, #5
 807b80e:	69fa      	ldr	r2, [r7, #28]
 807b810:	440a      	add	r2, r1
 807b812:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b816:	0cdb      	lsrs	r3, r3, #19
 807b818:	04db      	lsls	r3, r3, #19
 807b81a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 807b81c:	69bb      	ldr	r3, [r7, #24]
 807b81e:	015a      	lsls	r2, r3, #5
 807b820:	69fb      	ldr	r3, [r7, #28]
 807b822:	4413      	add	r3, r2
 807b824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b828:	691b      	ldr	r3, [r3, #16]
 807b82a:	69ba      	ldr	r2, [r7, #24]
 807b82c:	0151      	lsls	r1, r2, #5
 807b82e:	69fa      	ldr	r2, [r7, #28]
 807b830:	440a      	add	r2, r1
 807b832:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b836:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 807b83a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 807b83e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 807b840:	69bb      	ldr	r3, [r7, #24]
 807b842:	015a      	lsls	r2, r3, #5
 807b844:	69fb      	ldr	r3, [r7, #28]
 807b846:	4413      	add	r3, r2
 807b848:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b84c:	691a      	ldr	r2, [r3, #16]
 807b84e:	68bb      	ldr	r3, [r7, #8]
 807b850:	6959      	ldr	r1, [r3, #20]
 807b852:	68bb      	ldr	r3, [r7, #8]
 807b854:	689b      	ldr	r3, [r3, #8]
 807b856:	440b      	add	r3, r1
 807b858:	1e59      	subs	r1, r3, #1
 807b85a:	68bb      	ldr	r3, [r7, #8]
 807b85c:	689b      	ldr	r3, [r3, #8]
 807b85e:	fbb1 f3f3 	udiv	r3, r1, r3
 807b862:	04d9      	lsls	r1, r3, #19
 807b864:	4b9d      	ldr	r3, [pc, #628]	; (807badc <USB_EPStartXfer+0x370>)
 807b866:	400b      	ands	r3, r1
 807b868:	69b9      	ldr	r1, [r7, #24]
 807b86a:	0148      	lsls	r0, r1, #5
 807b86c:	69f9      	ldr	r1, [r7, #28]
 807b86e:	4401      	add	r1, r0
 807b870:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 807b874:	4313      	orrs	r3, r2
 807b876:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 807b878:	69bb      	ldr	r3, [r7, #24]
 807b87a:	015a      	lsls	r2, r3, #5
 807b87c:	69fb      	ldr	r3, [r7, #28]
 807b87e:	4413      	add	r3, r2
 807b880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b884:	691a      	ldr	r2, [r3, #16]
 807b886:	68bb      	ldr	r3, [r7, #8]
 807b888:	695b      	ldr	r3, [r3, #20]
 807b88a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 807b88e:	69b9      	ldr	r1, [r7, #24]
 807b890:	0148      	lsls	r0, r1, #5
 807b892:	69f9      	ldr	r1, [r7, #28]
 807b894:	4401      	add	r1, r0
 807b896:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 807b89a:	4313      	orrs	r3, r2
 807b89c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 807b89e:	68bb      	ldr	r3, [r7, #8]
 807b8a0:	78db      	ldrb	r3, [r3, #3]
 807b8a2:	2b01      	cmp	r3, #1
 807b8a4:	d11f      	bne.n	807b8e6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 807b8a6:	69bb      	ldr	r3, [r7, #24]
 807b8a8:	015a      	lsls	r2, r3, #5
 807b8aa:	69fb      	ldr	r3, [r7, #28]
 807b8ac:	4413      	add	r3, r2
 807b8ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b8b2:	691b      	ldr	r3, [r3, #16]
 807b8b4:	69ba      	ldr	r2, [r7, #24]
 807b8b6:	0151      	lsls	r1, r2, #5
 807b8b8:	69fa      	ldr	r2, [r7, #28]
 807b8ba:	440a      	add	r2, r1
 807b8bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b8c0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 807b8c4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 807b8c6:	69bb      	ldr	r3, [r7, #24]
 807b8c8:	015a      	lsls	r2, r3, #5
 807b8ca:	69fb      	ldr	r3, [r7, #28]
 807b8cc:	4413      	add	r3, r2
 807b8ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b8d2:	691b      	ldr	r3, [r3, #16]
 807b8d4:	69ba      	ldr	r2, [r7, #24]
 807b8d6:	0151      	lsls	r1, r2, #5
 807b8d8:	69fa      	ldr	r2, [r7, #28]
 807b8da:	440a      	add	r2, r1
 807b8dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b8e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 807b8e4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 807b8e6:	79fb      	ldrb	r3, [r7, #7]
 807b8e8:	2b01      	cmp	r3, #1
 807b8ea:	d14b      	bne.n	807b984 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 807b8ec:	68bb      	ldr	r3, [r7, #8]
 807b8ee:	691b      	ldr	r3, [r3, #16]
 807b8f0:	2b00      	cmp	r3, #0
 807b8f2:	d009      	beq.n	807b908 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 807b8f4:	69bb      	ldr	r3, [r7, #24]
 807b8f6:	015a      	lsls	r2, r3, #5
 807b8f8:	69fb      	ldr	r3, [r7, #28]
 807b8fa:	4413      	add	r3, r2
 807b8fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b900:	461a      	mov	r2, r3
 807b902:	68bb      	ldr	r3, [r7, #8]
 807b904:	691b      	ldr	r3, [r3, #16]
 807b906:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 807b908:	68bb      	ldr	r3, [r7, #8]
 807b90a:	78db      	ldrb	r3, [r3, #3]
 807b90c:	2b01      	cmp	r3, #1
 807b90e:	d128      	bne.n	807b962 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 807b910:	69fb      	ldr	r3, [r7, #28]
 807b912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b916:	689b      	ldr	r3, [r3, #8]
 807b918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 807b91c:	2b00      	cmp	r3, #0
 807b91e:	d110      	bne.n	807b942 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 807b920:	69bb      	ldr	r3, [r7, #24]
 807b922:	015a      	lsls	r2, r3, #5
 807b924:	69fb      	ldr	r3, [r7, #28]
 807b926:	4413      	add	r3, r2
 807b928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b92c:	681b      	ldr	r3, [r3, #0]
 807b92e:	69ba      	ldr	r2, [r7, #24]
 807b930:	0151      	lsls	r1, r2, #5
 807b932:	69fa      	ldr	r2, [r7, #28]
 807b934:	440a      	add	r2, r1
 807b936:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b93a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 807b93e:	6013      	str	r3, [r2, #0]
 807b940:	e00f      	b.n	807b962 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 807b942:	69bb      	ldr	r3, [r7, #24]
 807b944:	015a      	lsls	r2, r3, #5
 807b946:	69fb      	ldr	r3, [r7, #28]
 807b948:	4413      	add	r3, r2
 807b94a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b94e:	681b      	ldr	r3, [r3, #0]
 807b950:	69ba      	ldr	r2, [r7, #24]
 807b952:	0151      	lsls	r1, r2, #5
 807b954:	69fa      	ldr	r2, [r7, #28]
 807b956:	440a      	add	r2, r1
 807b958:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b95c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807b960:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 807b962:	69bb      	ldr	r3, [r7, #24]
 807b964:	015a      	lsls	r2, r3, #5
 807b966:	69fb      	ldr	r3, [r7, #28]
 807b968:	4413      	add	r3, r2
 807b96a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b96e:	681b      	ldr	r3, [r3, #0]
 807b970:	69ba      	ldr	r2, [r7, #24]
 807b972:	0151      	lsls	r1, r2, #5
 807b974:	69fa      	ldr	r2, [r7, #28]
 807b976:	440a      	add	r2, r1
 807b978:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b97c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 807b980:	6013      	str	r3, [r2, #0]
 807b982:	e12f      	b.n	807bbe4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 807b984:	69bb      	ldr	r3, [r7, #24]
 807b986:	015a      	lsls	r2, r3, #5
 807b988:	69fb      	ldr	r3, [r7, #28]
 807b98a:	4413      	add	r3, r2
 807b98c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b990:	681b      	ldr	r3, [r3, #0]
 807b992:	69ba      	ldr	r2, [r7, #24]
 807b994:	0151      	lsls	r1, r2, #5
 807b996:	69fa      	ldr	r2, [r7, #28]
 807b998:	440a      	add	r2, r1
 807b99a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807b99e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 807b9a2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 807b9a4:	68bb      	ldr	r3, [r7, #8]
 807b9a6:	78db      	ldrb	r3, [r3, #3]
 807b9a8:	2b01      	cmp	r3, #1
 807b9aa:	d015      	beq.n	807b9d8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 807b9ac:	68bb      	ldr	r3, [r7, #8]
 807b9ae:	695b      	ldr	r3, [r3, #20]
 807b9b0:	2b00      	cmp	r3, #0
 807b9b2:	f000 8117 	beq.w	807bbe4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 807b9b6:	69fb      	ldr	r3, [r7, #28]
 807b9b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b9bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 807b9be:	68bb      	ldr	r3, [r7, #8]
 807b9c0:	781b      	ldrb	r3, [r3, #0]
 807b9c2:	f003 030f 	and.w	r3, r3, #15
 807b9c6:	2101      	movs	r1, #1
 807b9c8:	fa01 f303 	lsl.w	r3, r1, r3
 807b9cc:	69f9      	ldr	r1, [r7, #28]
 807b9ce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 807b9d2:	4313      	orrs	r3, r2
 807b9d4:	634b      	str	r3, [r1, #52]	; 0x34
 807b9d6:	e105      	b.n	807bbe4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 807b9d8:	69fb      	ldr	r3, [r7, #28]
 807b9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807b9de:	689b      	ldr	r3, [r3, #8]
 807b9e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 807b9e4:	2b00      	cmp	r3, #0
 807b9e6:	d110      	bne.n	807ba0a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 807b9e8:	69bb      	ldr	r3, [r7, #24]
 807b9ea:	015a      	lsls	r2, r3, #5
 807b9ec:	69fb      	ldr	r3, [r7, #28]
 807b9ee:	4413      	add	r3, r2
 807b9f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807b9f4:	681b      	ldr	r3, [r3, #0]
 807b9f6:	69ba      	ldr	r2, [r7, #24]
 807b9f8:	0151      	lsls	r1, r2, #5
 807b9fa:	69fa      	ldr	r2, [r7, #28]
 807b9fc:	440a      	add	r2, r1
 807b9fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807ba02:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 807ba06:	6013      	str	r3, [r2, #0]
 807ba08:	e00f      	b.n	807ba2a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 807ba0a:	69bb      	ldr	r3, [r7, #24]
 807ba0c:	015a      	lsls	r2, r3, #5
 807ba0e:	69fb      	ldr	r3, [r7, #28]
 807ba10:	4413      	add	r3, r2
 807ba12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807ba16:	681b      	ldr	r3, [r3, #0]
 807ba18:	69ba      	ldr	r2, [r7, #24]
 807ba1a:	0151      	lsls	r1, r2, #5
 807ba1c:	69fa      	ldr	r2, [r7, #28]
 807ba1e:	440a      	add	r2, r1
 807ba20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807ba24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807ba28:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 807ba2a:	68bb      	ldr	r3, [r7, #8]
 807ba2c:	68d9      	ldr	r1, [r3, #12]
 807ba2e:	68bb      	ldr	r3, [r7, #8]
 807ba30:	781a      	ldrb	r2, [r3, #0]
 807ba32:	68bb      	ldr	r3, [r7, #8]
 807ba34:	695b      	ldr	r3, [r3, #20]
 807ba36:	b298      	uxth	r0, r3
 807ba38:	79fb      	ldrb	r3, [r7, #7]
 807ba3a:	9300      	str	r3, [sp, #0]
 807ba3c:	4603      	mov	r3, r0
 807ba3e:	68f8      	ldr	r0, [r7, #12]
 807ba40:	f000 fa2b 	bl	807be9a <USB_WritePacket>
 807ba44:	e0ce      	b.n	807bbe4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 807ba46:	69bb      	ldr	r3, [r7, #24]
 807ba48:	015a      	lsls	r2, r3, #5
 807ba4a:	69fb      	ldr	r3, [r7, #28]
 807ba4c:	4413      	add	r3, r2
 807ba4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807ba52:	691b      	ldr	r3, [r3, #16]
 807ba54:	69ba      	ldr	r2, [r7, #24]
 807ba56:	0151      	lsls	r1, r2, #5
 807ba58:	69fa      	ldr	r2, [r7, #28]
 807ba5a:	440a      	add	r2, r1
 807ba5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807ba60:	0cdb      	lsrs	r3, r3, #19
 807ba62:	04db      	lsls	r3, r3, #19
 807ba64:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 807ba66:	69bb      	ldr	r3, [r7, #24]
 807ba68:	015a      	lsls	r2, r3, #5
 807ba6a:	69fb      	ldr	r3, [r7, #28]
 807ba6c:	4413      	add	r3, r2
 807ba6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807ba72:	691b      	ldr	r3, [r3, #16]
 807ba74:	69ba      	ldr	r2, [r7, #24]
 807ba76:	0151      	lsls	r1, r2, #5
 807ba78:	69fa      	ldr	r2, [r7, #28]
 807ba7a:	440a      	add	r2, r1
 807ba7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807ba80:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 807ba84:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 807ba88:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 807ba8a:	68bb      	ldr	r3, [r7, #8]
 807ba8c:	695b      	ldr	r3, [r3, #20]
 807ba8e:	2b00      	cmp	r3, #0
 807ba90:	d126      	bne.n	807bae0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 807ba92:	69bb      	ldr	r3, [r7, #24]
 807ba94:	015a      	lsls	r2, r3, #5
 807ba96:	69fb      	ldr	r3, [r7, #28]
 807ba98:	4413      	add	r3, r2
 807ba9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807ba9e:	691a      	ldr	r2, [r3, #16]
 807baa0:	68bb      	ldr	r3, [r7, #8]
 807baa2:	689b      	ldr	r3, [r3, #8]
 807baa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 807baa8:	69b9      	ldr	r1, [r7, #24]
 807baaa:	0148      	lsls	r0, r1, #5
 807baac:	69f9      	ldr	r1, [r7, #28]
 807baae:	4401      	add	r1, r0
 807bab0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 807bab4:	4313      	orrs	r3, r2
 807bab6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 807bab8:	69bb      	ldr	r3, [r7, #24]
 807baba:	015a      	lsls	r2, r3, #5
 807babc:	69fb      	ldr	r3, [r7, #28]
 807babe:	4413      	add	r3, r2
 807bac0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bac4:	691b      	ldr	r3, [r3, #16]
 807bac6:	69ba      	ldr	r2, [r7, #24]
 807bac8:	0151      	lsls	r1, r2, #5
 807baca:	69fa      	ldr	r2, [r7, #28]
 807bacc:	440a      	add	r2, r1
 807bace:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807bad2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 807bad6:	6113      	str	r3, [r2, #16]
 807bad8:	e036      	b.n	807bb48 <USB_EPStartXfer+0x3dc>
 807bada:	bf00      	nop
 807badc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 807bae0:	68bb      	ldr	r3, [r7, #8]
 807bae2:	695a      	ldr	r2, [r3, #20]
 807bae4:	68bb      	ldr	r3, [r7, #8]
 807bae6:	689b      	ldr	r3, [r3, #8]
 807bae8:	4413      	add	r3, r2
 807baea:	1e5a      	subs	r2, r3, #1
 807baec:	68bb      	ldr	r3, [r7, #8]
 807baee:	689b      	ldr	r3, [r3, #8]
 807baf0:	fbb2 f3f3 	udiv	r3, r2, r3
 807baf4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 807baf6:	69bb      	ldr	r3, [r7, #24]
 807baf8:	015a      	lsls	r2, r3, #5
 807bafa:	69fb      	ldr	r3, [r7, #28]
 807bafc:	4413      	add	r3, r2
 807bafe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bb02:	691a      	ldr	r2, [r3, #16]
 807bb04:	8afb      	ldrh	r3, [r7, #22]
 807bb06:	04d9      	lsls	r1, r3, #19
 807bb08:	4b39      	ldr	r3, [pc, #228]	; (807bbf0 <USB_EPStartXfer+0x484>)
 807bb0a:	400b      	ands	r3, r1
 807bb0c:	69b9      	ldr	r1, [r7, #24]
 807bb0e:	0148      	lsls	r0, r1, #5
 807bb10:	69f9      	ldr	r1, [r7, #28]
 807bb12:	4401      	add	r1, r0
 807bb14:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 807bb18:	4313      	orrs	r3, r2
 807bb1a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 807bb1c:	69bb      	ldr	r3, [r7, #24]
 807bb1e:	015a      	lsls	r2, r3, #5
 807bb20:	69fb      	ldr	r3, [r7, #28]
 807bb22:	4413      	add	r3, r2
 807bb24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bb28:	691a      	ldr	r2, [r3, #16]
 807bb2a:	68bb      	ldr	r3, [r7, #8]
 807bb2c:	689b      	ldr	r3, [r3, #8]
 807bb2e:	8af9      	ldrh	r1, [r7, #22]
 807bb30:	fb01 f303 	mul.w	r3, r1, r3
 807bb34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 807bb38:	69b9      	ldr	r1, [r7, #24]
 807bb3a:	0148      	lsls	r0, r1, #5
 807bb3c:	69f9      	ldr	r1, [r7, #28]
 807bb3e:	4401      	add	r1, r0
 807bb40:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 807bb44:	4313      	orrs	r3, r2
 807bb46:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 807bb48:	79fb      	ldrb	r3, [r7, #7]
 807bb4a:	2b01      	cmp	r3, #1
 807bb4c:	d10d      	bne.n	807bb6a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 807bb4e:	68bb      	ldr	r3, [r7, #8]
 807bb50:	68db      	ldr	r3, [r3, #12]
 807bb52:	2b00      	cmp	r3, #0
 807bb54:	d009      	beq.n	807bb6a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 807bb56:	68bb      	ldr	r3, [r7, #8]
 807bb58:	68d9      	ldr	r1, [r3, #12]
 807bb5a:	69bb      	ldr	r3, [r7, #24]
 807bb5c:	015a      	lsls	r2, r3, #5
 807bb5e:	69fb      	ldr	r3, [r7, #28]
 807bb60:	4413      	add	r3, r2
 807bb62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bb66:	460a      	mov	r2, r1
 807bb68:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 807bb6a:	68bb      	ldr	r3, [r7, #8]
 807bb6c:	78db      	ldrb	r3, [r3, #3]
 807bb6e:	2b01      	cmp	r3, #1
 807bb70:	d128      	bne.n	807bbc4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 807bb72:	69fb      	ldr	r3, [r7, #28]
 807bb74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807bb78:	689b      	ldr	r3, [r3, #8]
 807bb7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 807bb7e:	2b00      	cmp	r3, #0
 807bb80:	d110      	bne.n	807bba4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 807bb82:	69bb      	ldr	r3, [r7, #24]
 807bb84:	015a      	lsls	r2, r3, #5
 807bb86:	69fb      	ldr	r3, [r7, #28]
 807bb88:	4413      	add	r3, r2
 807bb8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bb8e:	681b      	ldr	r3, [r3, #0]
 807bb90:	69ba      	ldr	r2, [r7, #24]
 807bb92:	0151      	lsls	r1, r2, #5
 807bb94:	69fa      	ldr	r2, [r7, #28]
 807bb96:	440a      	add	r2, r1
 807bb98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807bb9c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 807bba0:	6013      	str	r3, [r2, #0]
 807bba2:	e00f      	b.n	807bbc4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 807bba4:	69bb      	ldr	r3, [r7, #24]
 807bba6:	015a      	lsls	r2, r3, #5
 807bba8:	69fb      	ldr	r3, [r7, #28]
 807bbaa:	4413      	add	r3, r2
 807bbac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bbb0:	681b      	ldr	r3, [r3, #0]
 807bbb2:	69ba      	ldr	r2, [r7, #24]
 807bbb4:	0151      	lsls	r1, r2, #5
 807bbb6:	69fa      	ldr	r2, [r7, #28]
 807bbb8:	440a      	add	r2, r1
 807bbba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807bbbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807bbc2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 807bbc4:	69bb      	ldr	r3, [r7, #24]
 807bbc6:	015a      	lsls	r2, r3, #5
 807bbc8:	69fb      	ldr	r3, [r7, #28]
 807bbca:	4413      	add	r3, r2
 807bbcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bbd0:	681b      	ldr	r3, [r3, #0]
 807bbd2:	69ba      	ldr	r2, [r7, #24]
 807bbd4:	0151      	lsls	r1, r2, #5
 807bbd6:	69fa      	ldr	r2, [r7, #28]
 807bbd8:	440a      	add	r2, r1
 807bbda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807bbde:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 807bbe2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 807bbe4:	2300      	movs	r3, #0
}
 807bbe6:	4618      	mov	r0, r3
 807bbe8:	3720      	adds	r7, #32
 807bbea:	46bd      	mov	sp, r7
 807bbec:	bd80      	pop	{r7, pc}
 807bbee:	bf00      	nop
 807bbf0:	1ff80000 	.word	0x1ff80000

0807bbf4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 807bbf4:	b480      	push	{r7}
 807bbf6:	b087      	sub	sp, #28
 807bbf8:	af00      	add	r7, sp, #0
 807bbfa:	60f8      	str	r0, [r7, #12]
 807bbfc:	60b9      	str	r1, [r7, #8]
 807bbfe:	4613      	mov	r3, r2
 807bc00:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807bc02:	68fb      	ldr	r3, [r7, #12]
 807bc04:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 807bc06:	68bb      	ldr	r3, [r7, #8]
 807bc08:	781b      	ldrb	r3, [r3, #0]
 807bc0a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 807bc0c:	68bb      	ldr	r3, [r7, #8]
 807bc0e:	785b      	ldrb	r3, [r3, #1]
 807bc10:	2b01      	cmp	r3, #1
 807bc12:	f040 80cd 	bne.w	807bdb0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 807bc16:	68bb      	ldr	r3, [r7, #8]
 807bc18:	695b      	ldr	r3, [r3, #20]
 807bc1a:	2b00      	cmp	r3, #0
 807bc1c:	d132      	bne.n	807bc84 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 807bc1e:	693b      	ldr	r3, [r7, #16]
 807bc20:	015a      	lsls	r2, r3, #5
 807bc22:	697b      	ldr	r3, [r7, #20]
 807bc24:	4413      	add	r3, r2
 807bc26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bc2a:	691b      	ldr	r3, [r3, #16]
 807bc2c:	693a      	ldr	r2, [r7, #16]
 807bc2e:	0151      	lsls	r1, r2, #5
 807bc30:	697a      	ldr	r2, [r7, #20]
 807bc32:	440a      	add	r2, r1
 807bc34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bc38:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 807bc3c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 807bc40:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 807bc42:	693b      	ldr	r3, [r7, #16]
 807bc44:	015a      	lsls	r2, r3, #5
 807bc46:	697b      	ldr	r3, [r7, #20]
 807bc48:	4413      	add	r3, r2
 807bc4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bc4e:	691b      	ldr	r3, [r3, #16]
 807bc50:	693a      	ldr	r2, [r7, #16]
 807bc52:	0151      	lsls	r1, r2, #5
 807bc54:	697a      	ldr	r2, [r7, #20]
 807bc56:	440a      	add	r2, r1
 807bc58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bc5c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 807bc60:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 807bc62:	693b      	ldr	r3, [r7, #16]
 807bc64:	015a      	lsls	r2, r3, #5
 807bc66:	697b      	ldr	r3, [r7, #20]
 807bc68:	4413      	add	r3, r2
 807bc6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bc6e:	691b      	ldr	r3, [r3, #16]
 807bc70:	693a      	ldr	r2, [r7, #16]
 807bc72:	0151      	lsls	r1, r2, #5
 807bc74:	697a      	ldr	r2, [r7, #20]
 807bc76:	440a      	add	r2, r1
 807bc78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bc7c:	0cdb      	lsrs	r3, r3, #19
 807bc7e:	04db      	lsls	r3, r3, #19
 807bc80:	6113      	str	r3, [r2, #16]
 807bc82:	e04e      	b.n	807bd22 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 807bc84:	693b      	ldr	r3, [r7, #16]
 807bc86:	015a      	lsls	r2, r3, #5
 807bc88:	697b      	ldr	r3, [r7, #20]
 807bc8a:	4413      	add	r3, r2
 807bc8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bc90:	691b      	ldr	r3, [r3, #16]
 807bc92:	693a      	ldr	r2, [r7, #16]
 807bc94:	0151      	lsls	r1, r2, #5
 807bc96:	697a      	ldr	r2, [r7, #20]
 807bc98:	440a      	add	r2, r1
 807bc9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bc9e:	0cdb      	lsrs	r3, r3, #19
 807bca0:	04db      	lsls	r3, r3, #19
 807bca2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 807bca4:	693b      	ldr	r3, [r7, #16]
 807bca6:	015a      	lsls	r2, r3, #5
 807bca8:	697b      	ldr	r3, [r7, #20]
 807bcaa:	4413      	add	r3, r2
 807bcac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bcb0:	691b      	ldr	r3, [r3, #16]
 807bcb2:	693a      	ldr	r2, [r7, #16]
 807bcb4:	0151      	lsls	r1, r2, #5
 807bcb6:	697a      	ldr	r2, [r7, #20]
 807bcb8:	440a      	add	r2, r1
 807bcba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bcbe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 807bcc2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 807bcc6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 807bcc8:	68bb      	ldr	r3, [r7, #8]
 807bcca:	695a      	ldr	r2, [r3, #20]
 807bccc:	68bb      	ldr	r3, [r7, #8]
 807bcce:	689b      	ldr	r3, [r3, #8]
 807bcd0:	429a      	cmp	r2, r3
 807bcd2:	d903      	bls.n	807bcdc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 807bcd4:	68bb      	ldr	r3, [r7, #8]
 807bcd6:	689a      	ldr	r2, [r3, #8]
 807bcd8:	68bb      	ldr	r3, [r7, #8]
 807bcda:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 807bcdc:	693b      	ldr	r3, [r7, #16]
 807bcde:	015a      	lsls	r2, r3, #5
 807bce0:	697b      	ldr	r3, [r7, #20]
 807bce2:	4413      	add	r3, r2
 807bce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bce8:	691b      	ldr	r3, [r3, #16]
 807bcea:	693a      	ldr	r2, [r7, #16]
 807bcec:	0151      	lsls	r1, r2, #5
 807bcee:	697a      	ldr	r2, [r7, #20]
 807bcf0:	440a      	add	r2, r1
 807bcf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bcf6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 807bcfa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 807bcfc:	693b      	ldr	r3, [r7, #16]
 807bcfe:	015a      	lsls	r2, r3, #5
 807bd00:	697b      	ldr	r3, [r7, #20]
 807bd02:	4413      	add	r3, r2
 807bd04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bd08:	691a      	ldr	r2, [r3, #16]
 807bd0a:	68bb      	ldr	r3, [r7, #8]
 807bd0c:	695b      	ldr	r3, [r3, #20]
 807bd0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 807bd12:	6939      	ldr	r1, [r7, #16]
 807bd14:	0148      	lsls	r0, r1, #5
 807bd16:	6979      	ldr	r1, [r7, #20]
 807bd18:	4401      	add	r1, r0
 807bd1a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 807bd1e:	4313      	orrs	r3, r2
 807bd20:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 807bd22:	79fb      	ldrb	r3, [r7, #7]
 807bd24:	2b01      	cmp	r3, #1
 807bd26:	d11e      	bne.n	807bd66 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 807bd28:	68bb      	ldr	r3, [r7, #8]
 807bd2a:	691b      	ldr	r3, [r3, #16]
 807bd2c:	2b00      	cmp	r3, #0
 807bd2e:	d009      	beq.n	807bd44 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 807bd30:	693b      	ldr	r3, [r7, #16]
 807bd32:	015a      	lsls	r2, r3, #5
 807bd34:	697b      	ldr	r3, [r7, #20]
 807bd36:	4413      	add	r3, r2
 807bd38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bd3c:	461a      	mov	r2, r3
 807bd3e:	68bb      	ldr	r3, [r7, #8]
 807bd40:	691b      	ldr	r3, [r3, #16]
 807bd42:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 807bd44:	693b      	ldr	r3, [r7, #16]
 807bd46:	015a      	lsls	r2, r3, #5
 807bd48:	697b      	ldr	r3, [r7, #20]
 807bd4a:	4413      	add	r3, r2
 807bd4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bd50:	681b      	ldr	r3, [r3, #0]
 807bd52:	693a      	ldr	r2, [r7, #16]
 807bd54:	0151      	lsls	r1, r2, #5
 807bd56:	697a      	ldr	r2, [r7, #20]
 807bd58:	440a      	add	r2, r1
 807bd5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bd5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 807bd62:	6013      	str	r3, [r2, #0]
 807bd64:	e092      	b.n	807be8c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 807bd66:	693b      	ldr	r3, [r7, #16]
 807bd68:	015a      	lsls	r2, r3, #5
 807bd6a:	697b      	ldr	r3, [r7, #20]
 807bd6c:	4413      	add	r3, r2
 807bd6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bd72:	681b      	ldr	r3, [r3, #0]
 807bd74:	693a      	ldr	r2, [r7, #16]
 807bd76:	0151      	lsls	r1, r2, #5
 807bd78:	697a      	ldr	r2, [r7, #20]
 807bd7a:	440a      	add	r2, r1
 807bd7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bd80:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 807bd84:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 807bd86:	68bb      	ldr	r3, [r7, #8]
 807bd88:	695b      	ldr	r3, [r3, #20]
 807bd8a:	2b00      	cmp	r3, #0
 807bd8c:	d07e      	beq.n	807be8c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 807bd8e:	697b      	ldr	r3, [r7, #20]
 807bd90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807bd94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 807bd96:	68bb      	ldr	r3, [r7, #8]
 807bd98:	781b      	ldrb	r3, [r3, #0]
 807bd9a:	f003 030f 	and.w	r3, r3, #15
 807bd9e:	2101      	movs	r1, #1
 807bda0:	fa01 f303 	lsl.w	r3, r1, r3
 807bda4:	6979      	ldr	r1, [r7, #20]
 807bda6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 807bdaa:	4313      	orrs	r3, r2
 807bdac:	634b      	str	r3, [r1, #52]	; 0x34
 807bdae:	e06d      	b.n	807be8c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 807bdb0:	693b      	ldr	r3, [r7, #16]
 807bdb2:	015a      	lsls	r2, r3, #5
 807bdb4:	697b      	ldr	r3, [r7, #20]
 807bdb6:	4413      	add	r3, r2
 807bdb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bdbc:	691b      	ldr	r3, [r3, #16]
 807bdbe:	693a      	ldr	r2, [r7, #16]
 807bdc0:	0151      	lsls	r1, r2, #5
 807bdc2:	697a      	ldr	r2, [r7, #20]
 807bdc4:	440a      	add	r2, r1
 807bdc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807bdca:	0cdb      	lsrs	r3, r3, #19
 807bdcc:	04db      	lsls	r3, r3, #19
 807bdce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 807bdd0:	693b      	ldr	r3, [r7, #16]
 807bdd2:	015a      	lsls	r2, r3, #5
 807bdd4:	697b      	ldr	r3, [r7, #20]
 807bdd6:	4413      	add	r3, r2
 807bdd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bddc:	691b      	ldr	r3, [r3, #16]
 807bdde:	693a      	ldr	r2, [r7, #16]
 807bde0:	0151      	lsls	r1, r2, #5
 807bde2:	697a      	ldr	r2, [r7, #20]
 807bde4:	440a      	add	r2, r1
 807bde6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807bdea:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 807bdee:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 807bdf2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 807bdf4:	68bb      	ldr	r3, [r7, #8]
 807bdf6:	695b      	ldr	r3, [r3, #20]
 807bdf8:	2b00      	cmp	r3, #0
 807bdfa:	d003      	beq.n	807be04 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 807bdfc:	68bb      	ldr	r3, [r7, #8]
 807bdfe:	689a      	ldr	r2, [r3, #8]
 807be00:	68bb      	ldr	r3, [r7, #8]
 807be02:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 807be04:	693b      	ldr	r3, [r7, #16]
 807be06:	015a      	lsls	r2, r3, #5
 807be08:	697b      	ldr	r3, [r7, #20]
 807be0a:	4413      	add	r3, r2
 807be0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807be10:	691b      	ldr	r3, [r3, #16]
 807be12:	693a      	ldr	r2, [r7, #16]
 807be14:	0151      	lsls	r1, r2, #5
 807be16:	697a      	ldr	r2, [r7, #20]
 807be18:	440a      	add	r2, r1
 807be1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807be1e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 807be22:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 807be24:	693b      	ldr	r3, [r7, #16]
 807be26:	015a      	lsls	r2, r3, #5
 807be28:	697b      	ldr	r3, [r7, #20]
 807be2a:	4413      	add	r3, r2
 807be2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807be30:	691a      	ldr	r2, [r3, #16]
 807be32:	68bb      	ldr	r3, [r7, #8]
 807be34:	689b      	ldr	r3, [r3, #8]
 807be36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 807be3a:	6939      	ldr	r1, [r7, #16]
 807be3c:	0148      	lsls	r0, r1, #5
 807be3e:	6979      	ldr	r1, [r7, #20]
 807be40:	4401      	add	r1, r0
 807be42:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 807be46:	4313      	orrs	r3, r2
 807be48:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 807be4a:	79fb      	ldrb	r3, [r7, #7]
 807be4c:	2b01      	cmp	r3, #1
 807be4e:	d10d      	bne.n	807be6c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 807be50:	68bb      	ldr	r3, [r7, #8]
 807be52:	68db      	ldr	r3, [r3, #12]
 807be54:	2b00      	cmp	r3, #0
 807be56:	d009      	beq.n	807be6c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 807be58:	68bb      	ldr	r3, [r7, #8]
 807be5a:	68d9      	ldr	r1, [r3, #12]
 807be5c:	693b      	ldr	r3, [r7, #16]
 807be5e:	015a      	lsls	r2, r3, #5
 807be60:	697b      	ldr	r3, [r7, #20]
 807be62:	4413      	add	r3, r2
 807be64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807be68:	460a      	mov	r2, r1
 807be6a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 807be6c:	693b      	ldr	r3, [r7, #16]
 807be6e:	015a      	lsls	r2, r3, #5
 807be70:	697b      	ldr	r3, [r7, #20]
 807be72:	4413      	add	r3, r2
 807be74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807be78:	681b      	ldr	r3, [r3, #0]
 807be7a:	693a      	ldr	r2, [r7, #16]
 807be7c:	0151      	lsls	r1, r2, #5
 807be7e:	697a      	ldr	r2, [r7, #20]
 807be80:	440a      	add	r2, r1
 807be82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807be86:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 807be8a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 807be8c:	2300      	movs	r3, #0
}
 807be8e:	4618      	mov	r0, r3
 807be90:	371c      	adds	r7, #28
 807be92:	46bd      	mov	sp, r7
 807be94:	f85d 7b04 	ldr.w	r7, [sp], #4
 807be98:	4770      	bx	lr

0807be9a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 807be9a:	b480      	push	{r7}
 807be9c:	b089      	sub	sp, #36	; 0x24
 807be9e:	af00      	add	r7, sp, #0
 807bea0:	60f8      	str	r0, [r7, #12]
 807bea2:	60b9      	str	r1, [r7, #8]
 807bea4:	4611      	mov	r1, r2
 807bea6:	461a      	mov	r2, r3
 807bea8:	460b      	mov	r3, r1
 807beaa:	71fb      	strb	r3, [r7, #7]
 807beac:	4613      	mov	r3, r2
 807beae:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807beb0:	68fb      	ldr	r3, [r7, #12]
 807beb2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 807beb4:	68bb      	ldr	r3, [r7, #8]
 807beb6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 807beb8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 807bebc:	2b00      	cmp	r3, #0
 807bebe:	d11a      	bne.n	807bef6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 807bec0:	88bb      	ldrh	r3, [r7, #4]
 807bec2:	3303      	adds	r3, #3
 807bec4:	089b      	lsrs	r3, r3, #2
 807bec6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 807bec8:	2300      	movs	r3, #0
 807beca:	61bb      	str	r3, [r7, #24]
 807becc:	e00f      	b.n	807beee <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 807bece:	79fb      	ldrb	r3, [r7, #7]
 807bed0:	031a      	lsls	r2, r3, #12
 807bed2:	697b      	ldr	r3, [r7, #20]
 807bed4:	4413      	add	r3, r2
 807bed6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 807beda:	461a      	mov	r2, r3
 807bedc:	69fb      	ldr	r3, [r7, #28]
 807bede:	681b      	ldr	r3, [r3, #0]
 807bee0:	6013      	str	r3, [r2, #0]
      pSrc++;
 807bee2:	69fb      	ldr	r3, [r7, #28]
 807bee4:	3304      	adds	r3, #4
 807bee6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 807bee8:	69bb      	ldr	r3, [r7, #24]
 807beea:	3301      	adds	r3, #1
 807beec:	61bb      	str	r3, [r7, #24]
 807beee:	69ba      	ldr	r2, [r7, #24]
 807bef0:	693b      	ldr	r3, [r7, #16]
 807bef2:	429a      	cmp	r2, r3
 807bef4:	d3eb      	bcc.n	807bece <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 807bef6:	2300      	movs	r3, #0
}
 807bef8:	4618      	mov	r0, r3
 807befa:	3724      	adds	r7, #36	; 0x24
 807befc:	46bd      	mov	sp, r7
 807befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 807bf02:	4770      	bx	lr

0807bf04 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 807bf04:	b480      	push	{r7}
 807bf06:	b089      	sub	sp, #36	; 0x24
 807bf08:	af00      	add	r7, sp, #0
 807bf0a:	60f8      	str	r0, [r7, #12]
 807bf0c:	60b9      	str	r1, [r7, #8]
 807bf0e:	4613      	mov	r3, r2
 807bf10:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807bf12:	68fb      	ldr	r3, [r7, #12]
 807bf14:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 807bf16:	68bb      	ldr	r3, [r7, #8]
 807bf18:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 807bf1a:	88fb      	ldrh	r3, [r7, #6]
 807bf1c:	3303      	adds	r3, #3
 807bf1e:	089b      	lsrs	r3, r3, #2
 807bf20:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 807bf22:	2300      	movs	r3, #0
 807bf24:	61bb      	str	r3, [r7, #24]
 807bf26:	e00b      	b.n	807bf40 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 807bf28:	697b      	ldr	r3, [r7, #20]
 807bf2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 807bf2e:	681a      	ldr	r2, [r3, #0]
 807bf30:	69fb      	ldr	r3, [r7, #28]
 807bf32:	601a      	str	r2, [r3, #0]
    pDest++;
 807bf34:	69fb      	ldr	r3, [r7, #28]
 807bf36:	3304      	adds	r3, #4
 807bf38:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 807bf3a:	69bb      	ldr	r3, [r7, #24]
 807bf3c:	3301      	adds	r3, #1
 807bf3e:	61bb      	str	r3, [r7, #24]
 807bf40:	69ba      	ldr	r2, [r7, #24]
 807bf42:	693b      	ldr	r3, [r7, #16]
 807bf44:	429a      	cmp	r2, r3
 807bf46:	d3ef      	bcc.n	807bf28 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 807bf48:	69fb      	ldr	r3, [r7, #28]
}
 807bf4a:	4618      	mov	r0, r3
 807bf4c:	3724      	adds	r7, #36	; 0x24
 807bf4e:	46bd      	mov	sp, r7
 807bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 807bf54:	4770      	bx	lr

0807bf56 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 807bf56:	b480      	push	{r7}
 807bf58:	b085      	sub	sp, #20
 807bf5a:	af00      	add	r7, sp, #0
 807bf5c:	6078      	str	r0, [r7, #4]
 807bf5e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807bf60:	687b      	ldr	r3, [r7, #4]
 807bf62:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 807bf64:	683b      	ldr	r3, [r7, #0]
 807bf66:	781b      	ldrb	r3, [r3, #0]
 807bf68:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 807bf6a:	683b      	ldr	r3, [r7, #0]
 807bf6c:	785b      	ldrb	r3, [r3, #1]
 807bf6e:	2b01      	cmp	r3, #1
 807bf70:	d12c      	bne.n	807bfcc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 807bf72:	68bb      	ldr	r3, [r7, #8]
 807bf74:	015a      	lsls	r2, r3, #5
 807bf76:	68fb      	ldr	r3, [r7, #12]
 807bf78:	4413      	add	r3, r2
 807bf7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bf7e:	681b      	ldr	r3, [r3, #0]
 807bf80:	2b00      	cmp	r3, #0
 807bf82:	db12      	blt.n	807bfaa <USB_EPSetStall+0x54>
 807bf84:	68bb      	ldr	r3, [r7, #8]
 807bf86:	2b00      	cmp	r3, #0
 807bf88:	d00f      	beq.n	807bfaa <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 807bf8a:	68bb      	ldr	r3, [r7, #8]
 807bf8c:	015a      	lsls	r2, r3, #5
 807bf8e:	68fb      	ldr	r3, [r7, #12]
 807bf90:	4413      	add	r3, r2
 807bf92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bf96:	681b      	ldr	r3, [r3, #0]
 807bf98:	68ba      	ldr	r2, [r7, #8]
 807bf9a:	0151      	lsls	r1, r2, #5
 807bf9c:	68fa      	ldr	r2, [r7, #12]
 807bf9e:	440a      	add	r2, r1
 807bfa0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bfa4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 807bfa8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 807bfaa:	68bb      	ldr	r3, [r7, #8]
 807bfac:	015a      	lsls	r2, r3, #5
 807bfae:	68fb      	ldr	r3, [r7, #12]
 807bfb0:	4413      	add	r3, r2
 807bfb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807bfb6:	681b      	ldr	r3, [r3, #0]
 807bfb8:	68ba      	ldr	r2, [r7, #8]
 807bfba:	0151      	lsls	r1, r2, #5
 807bfbc:	68fa      	ldr	r2, [r7, #12]
 807bfbe:	440a      	add	r2, r1
 807bfc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807bfc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 807bfc8:	6013      	str	r3, [r2, #0]
 807bfca:	e02b      	b.n	807c024 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 807bfcc:	68bb      	ldr	r3, [r7, #8]
 807bfce:	015a      	lsls	r2, r3, #5
 807bfd0:	68fb      	ldr	r3, [r7, #12]
 807bfd2:	4413      	add	r3, r2
 807bfd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bfd8:	681b      	ldr	r3, [r3, #0]
 807bfda:	2b00      	cmp	r3, #0
 807bfdc:	db12      	blt.n	807c004 <USB_EPSetStall+0xae>
 807bfde:	68bb      	ldr	r3, [r7, #8]
 807bfe0:	2b00      	cmp	r3, #0
 807bfe2:	d00f      	beq.n	807c004 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 807bfe4:	68bb      	ldr	r3, [r7, #8]
 807bfe6:	015a      	lsls	r2, r3, #5
 807bfe8:	68fb      	ldr	r3, [r7, #12]
 807bfea:	4413      	add	r3, r2
 807bfec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807bff0:	681b      	ldr	r3, [r3, #0]
 807bff2:	68ba      	ldr	r2, [r7, #8]
 807bff4:	0151      	lsls	r1, r2, #5
 807bff6:	68fa      	ldr	r2, [r7, #12]
 807bff8:	440a      	add	r2, r1
 807bffa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807bffe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 807c002:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 807c004:	68bb      	ldr	r3, [r7, #8]
 807c006:	015a      	lsls	r2, r3, #5
 807c008:	68fb      	ldr	r3, [r7, #12]
 807c00a:	4413      	add	r3, r2
 807c00c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c010:	681b      	ldr	r3, [r3, #0]
 807c012:	68ba      	ldr	r2, [r7, #8]
 807c014:	0151      	lsls	r1, r2, #5
 807c016:	68fa      	ldr	r2, [r7, #12]
 807c018:	440a      	add	r2, r1
 807c01a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807c01e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 807c022:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 807c024:	2300      	movs	r3, #0
}
 807c026:	4618      	mov	r0, r3
 807c028:	3714      	adds	r7, #20
 807c02a:	46bd      	mov	sp, r7
 807c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c030:	4770      	bx	lr

0807c032 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 807c032:	b480      	push	{r7}
 807c034:	b085      	sub	sp, #20
 807c036:	af00      	add	r7, sp, #0
 807c038:	6078      	str	r0, [r7, #4]
 807c03a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c03c:	687b      	ldr	r3, [r7, #4]
 807c03e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 807c040:	683b      	ldr	r3, [r7, #0]
 807c042:	781b      	ldrb	r3, [r3, #0]
 807c044:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 807c046:	683b      	ldr	r3, [r7, #0]
 807c048:	785b      	ldrb	r3, [r3, #1]
 807c04a:	2b01      	cmp	r3, #1
 807c04c:	d128      	bne.n	807c0a0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 807c04e:	68bb      	ldr	r3, [r7, #8]
 807c050:	015a      	lsls	r2, r3, #5
 807c052:	68fb      	ldr	r3, [r7, #12]
 807c054:	4413      	add	r3, r2
 807c056:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807c05a:	681b      	ldr	r3, [r3, #0]
 807c05c:	68ba      	ldr	r2, [r7, #8]
 807c05e:	0151      	lsls	r1, r2, #5
 807c060:	68fa      	ldr	r2, [r7, #12]
 807c062:	440a      	add	r2, r1
 807c064:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807c068:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 807c06c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 807c06e:	683b      	ldr	r3, [r7, #0]
 807c070:	78db      	ldrb	r3, [r3, #3]
 807c072:	2b03      	cmp	r3, #3
 807c074:	d003      	beq.n	807c07e <USB_EPClearStall+0x4c>
 807c076:	683b      	ldr	r3, [r7, #0]
 807c078:	78db      	ldrb	r3, [r3, #3]
 807c07a:	2b02      	cmp	r3, #2
 807c07c:	d138      	bne.n	807c0f0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 807c07e:	68bb      	ldr	r3, [r7, #8]
 807c080:	015a      	lsls	r2, r3, #5
 807c082:	68fb      	ldr	r3, [r7, #12]
 807c084:	4413      	add	r3, r2
 807c086:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807c08a:	681b      	ldr	r3, [r3, #0]
 807c08c:	68ba      	ldr	r2, [r7, #8]
 807c08e:	0151      	lsls	r1, r2, #5
 807c090:	68fa      	ldr	r2, [r7, #12]
 807c092:	440a      	add	r2, r1
 807c094:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807c098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807c09c:	6013      	str	r3, [r2, #0]
 807c09e:	e027      	b.n	807c0f0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 807c0a0:	68bb      	ldr	r3, [r7, #8]
 807c0a2:	015a      	lsls	r2, r3, #5
 807c0a4:	68fb      	ldr	r3, [r7, #12]
 807c0a6:	4413      	add	r3, r2
 807c0a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c0ac:	681b      	ldr	r3, [r3, #0]
 807c0ae:	68ba      	ldr	r2, [r7, #8]
 807c0b0:	0151      	lsls	r1, r2, #5
 807c0b2:	68fa      	ldr	r2, [r7, #12]
 807c0b4:	440a      	add	r2, r1
 807c0b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807c0ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 807c0be:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 807c0c0:	683b      	ldr	r3, [r7, #0]
 807c0c2:	78db      	ldrb	r3, [r3, #3]
 807c0c4:	2b03      	cmp	r3, #3
 807c0c6:	d003      	beq.n	807c0d0 <USB_EPClearStall+0x9e>
 807c0c8:	683b      	ldr	r3, [r7, #0]
 807c0ca:	78db      	ldrb	r3, [r3, #3]
 807c0cc:	2b02      	cmp	r3, #2
 807c0ce:	d10f      	bne.n	807c0f0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 807c0d0:	68bb      	ldr	r3, [r7, #8]
 807c0d2:	015a      	lsls	r2, r3, #5
 807c0d4:	68fb      	ldr	r3, [r7, #12]
 807c0d6:	4413      	add	r3, r2
 807c0d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c0dc:	681b      	ldr	r3, [r3, #0]
 807c0de:	68ba      	ldr	r2, [r7, #8]
 807c0e0:	0151      	lsls	r1, r2, #5
 807c0e2:	68fa      	ldr	r2, [r7, #12]
 807c0e4:	440a      	add	r2, r1
 807c0e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807c0ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 807c0ee:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 807c0f0:	2300      	movs	r3, #0
}
 807c0f2:	4618      	mov	r0, r3
 807c0f4:	3714      	adds	r7, #20
 807c0f6:	46bd      	mov	sp, r7
 807c0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c0fc:	4770      	bx	lr

0807c0fe <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 807c0fe:	b480      	push	{r7}
 807c100:	b085      	sub	sp, #20
 807c102:	af00      	add	r7, sp, #0
 807c104:	6078      	str	r0, [r7, #4]
 807c106:	460b      	mov	r3, r1
 807c108:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c10a:	687b      	ldr	r3, [r7, #4]
 807c10c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 807c10e:	68fb      	ldr	r3, [r7, #12]
 807c110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c114:	681b      	ldr	r3, [r3, #0]
 807c116:	68fa      	ldr	r2, [r7, #12]
 807c118:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 807c11c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 807c120:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 807c122:	68fb      	ldr	r3, [r7, #12]
 807c124:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c128:	681a      	ldr	r2, [r3, #0]
 807c12a:	78fb      	ldrb	r3, [r7, #3]
 807c12c:	011b      	lsls	r3, r3, #4
 807c12e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 807c132:	68f9      	ldr	r1, [r7, #12]
 807c134:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 807c138:	4313      	orrs	r3, r2
 807c13a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 807c13c:	2300      	movs	r3, #0
}
 807c13e:	4618      	mov	r0, r3
 807c140:	3714      	adds	r7, #20
 807c142:	46bd      	mov	sp, r7
 807c144:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c148:	4770      	bx	lr

0807c14a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 807c14a:	b480      	push	{r7}
 807c14c:	b085      	sub	sp, #20
 807c14e:	af00      	add	r7, sp, #0
 807c150:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c152:	687b      	ldr	r3, [r7, #4]
 807c154:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 807c156:	68fb      	ldr	r3, [r7, #12]
 807c158:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 807c15c:	681b      	ldr	r3, [r3, #0]
 807c15e:	68fa      	ldr	r2, [r7, #12]
 807c160:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 807c164:	f023 0303 	bic.w	r3, r3, #3
 807c168:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 807c16a:	68fb      	ldr	r3, [r7, #12]
 807c16c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c170:	685b      	ldr	r3, [r3, #4]
 807c172:	68fa      	ldr	r2, [r7, #12]
 807c174:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 807c178:	f023 0302 	bic.w	r3, r3, #2
 807c17c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 807c17e:	2300      	movs	r3, #0
}
 807c180:	4618      	mov	r0, r3
 807c182:	3714      	adds	r7, #20
 807c184:	46bd      	mov	sp, r7
 807c186:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c18a:	4770      	bx	lr

0807c18c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 807c18c:	b480      	push	{r7}
 807c18e:	b085      	sub	sp, #20
 807c190:	af00      	add	r7, sp, #0
 807c192:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c194:	687b      	ldr	r3, [r7, #4]
 807c196:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 807c198:	68fb      	ldr	r3, [r7, #12]
 807c19a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 807c19e:	681b      	ldr	r3, [r3, #0]
 807c1a0:	68fa      	ldr	r2, [r7, #12]
 807c1a2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 807c1a6:	f023 0303 	bic.w	r3, r3, #3
 807c1aa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 807c1ac:	68fb      	ldr	r3, [r7, #12]
 807c1ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c1b2:	685b      	ldr	r3, [r3, #4]
 807c1b4:	68fa      	ldr	r2, [r7, #12]
 807c1b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 807c1ba:	f043 0302 	orr.w	r3, r3, #2
 807c1be:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 807c1c0:	2300      	movs	r3, #0
}
 807c1c2:	4618      	mov	r0, r3
 807c1c4:	3714      	adds	r7, #20
 807c1c6:	46bd      	mov	sp, r7
 807c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c1cc:	4770      	bx	lr

0807c1ce <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 807c1ce:	b480      	push	{r7}
 807c1d0:	b085      	sub	sp, #20
 807c1d2:	af00      	add	r7, sp, #0
 807c1d4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 807c1d6:	687b      	ldr	r3, [r7, #4]
 807c1d8:	695b      	ldr	r3, [r3, #20]
 807c1da:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 807c1dc:	687b      	ldr	r3, [r7, #4]
 807c1de:	699b      	ldr	r3, [r3, #24]
 807c1e0:	68fa      	ldr	r2, [r7, #12]
 807c1e2:	4013      	ands	r3, r2
 807c1e4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 807c1e6:	68fb      	ldr	r3, [r7, #12]
}
 807c1e8:	4618      	mov	r0, r3
 807c1ea:	3714      	adds	r7, #20
 807c1ec:	46bd      	mov	sp, r7
 807c1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c1f2:	4770      	bx	lr

0807c1f4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 807c1f4:	b480      	push	{r7}
 807c1f6:	b085      	sub	sp, #20
 807c1f8:	af00      	add	r7, sp, #0
 807c1fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c1fc:	687b      	ldr	r3, [r7, #4]
 807c1fe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 807c200:	68fb      	ldr	r3, [r7, #12]
 807c202:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c206:	699b      	ldr	r3, [r3, #24]
 807c208:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 807c20a:	68fb      	ldr	r3, [r7, #12]
 807c20c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c210:	69db      	ldr	r3, [r3, #28]
 807c212:	68ba      	ldr	r2, [r7, #8]
 807c214:	4013      	ands	r3, r2
 807c216:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 807c218:	68bb      	ldr	r3, [r7, #8]
 807c21a:	0c1b      	lsrs	r3, r3, #16
}
 807c21c:	4618      	mov	r0, r3
 807c21e:	3714      	adds	r7, #20
 807c220:	46bd      	mov	sp, r7
 807c222:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c226:	4770      	bx	lr

0807c228 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 807c228:	b480      	push	{r7}
 807c22a:	b085      	sub	sp, #20
 807c22c:	af00      	add	r7, sp, #0
 807c22e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c230:	687b      	ldr	r3, [r7, #4]
 807c232:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 807c234:	68fb      	ldr	r3, [r7, #12]
 807c236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c23a:	699b      	ldr	r3, [r3, #24]
 807c23c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 807c23e:	68fb      	ldr	r3, [r7, #12]
 807c240:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c244:	69db      	ldr	r3, [r3, #28]
 807c246:	68ba      	ldr	r2, [r7, #8]
 807c248:	4013      	ands	r3, r2
 807c24a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 807c24c:	68bb      	ldr	r3, [r7, #8]
 807c24e:	b29b      	uxth	r3, r3
}
 807c250:	4618      	mov	r0, r3
 807c252:	3714      	adds	r7, #20
 807c254:	46bd      	mov	sp, r7
 807c256:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c25a:	4770      	bx	lr

0807c25c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 807c25c:	b480      	push	{r7}
 807c25e:	b085      	sub	sp, #20
 807c260:	af00      	add	r7, sp, #0
 807c262:	6078      	str	r0, [r7, #4]
 807c264:	460b      	mov	r3, r1
 807c266:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c268:	687b      	ldr	r3, [r7, #4]
 807c26a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 807c26c:	78fb      	ldrb	r3, [r7, #3]
 807c26e:	015a      	lsls	r2, r3, #5
 807c270:	68fb      	ldr	r3, [r7, #12]
 807c272:	4413      	add	r3, r2
 807c274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c278:	689b      	ldr	r3, [r3, #8]
 807c27a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 807c27c:	68fb      	ldr	r3, [r7, #12]
 807c27e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c282:	695b      	ldr	r3, [r3, #20]
 807c284:	68ba      	ldr	r2, [r7, #8]
 807c286:	4013      	ands	r3, r2
 807c288:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 807c28a:	68bb      	ldr	r3, [r7, #8]
}
 807c28c:	4618      	mov	r0, r3
 807c28e:	3714      	adds	r7, #20
 807c290:	46bd      	mov	sp, r7
 807c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c296:	4770      	bx	lr

0807c298 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 807c298:	b480      	push	{r7}
 807c29a:	b087      	sub	sp, #28
 807c29c:	af00      	add	r7, sp, #0
 807c29e:	6078      	str	r0, [r7, #4]
 807c2a0:	460b      	mov	r3, r1
 807c2a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c2a4:	687b      	ldr	r3, [r7, #4]
 807c2a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 807c2a8:	697b      	ldr	r3, [r7, #20]
 807c2aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c2ae:	691b      	ldr	r3, [r3, #16]
 807c2b0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 807c2b2:	697b      	ldr	r3, [r7, #20]
 807c2b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c2b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 807c2ba:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 807c2bc:	78fb      	ldrb	r3, [r7, #3]
 807c2be:	f003 030f 	and.w	r3, r3, #15
 807c2c2:	68fa      	ldr	r2, [r7, #12]
 807c2c4:	fa22 f303 	lsr.w	r3, r2, r3
 807c2c8:	01db      	lsls	r3, r3, #7
 807c2ca:	b2db      	uxtb	r3, r3
 807c2cc:	693a      	ldr	r2, [r7, #16]
 807c2ce:	4313      	orrs	r3, r2
 807c2d0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 807c2d2:	78fb      	ldrb	r3, [r7, #3]
 807c2d4:	015a      	lsls	r2, r3, #5
 807c2d6:	697b      	ldr	r3, [r7, #20]
 807c2d8:	4413      	add	r3, r2
 807c2da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807c2de:	689b      	ldr	r3, [r3, #8]
 807c2e0:	693a      	ldr	r2, [r7, #16]
 807c2e2:	4013      	ands	r3, r2
 807c2e4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 807c2e6:	68bb      	ldr	r3, [r7, #8]
}
 807c2e8:	4618      	mov	r0, r3
 807c2ea:	371c      	adds	r7, #28
 807c2ec:	46bd      	mov	sp, r7
 807c2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c2f2:	4770      	bx	lr

0807c2f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 807c2f4:	b480      	push	{r7}
 807c2f6:	b083      	sub	sp, #12
 807c2f8:	af00      	add	r7, sp, #0
 807c2fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 807c2fc:	687b      	ldr	r3, [r7, #4]
 807c2fe:	695b      	ldr	r3, [r3, #20]
 807c300:	f003 0301 	and.w	r3, r3, #1
}
 807c304:	4618      	mov	r0, r3
 807c306:	370c      	adds	r7, #12
 807c308:	46bd      	mov	sp, r7
 807c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c30e:	4770      	bx	lr

0807c310 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 807c310:	b480      	push	{r7}
 807c312:	b085      	sub	sp, #20
 807c314:	af00      	add	r7, sp, #0
 807c316:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c318:	687b      	ldr	r3, [r7, #4]
 807c31a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 807c31c:	68fb      	ldr	r3, [r7, #12]
 807c31e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 807c322:	681b      	ldr	r3, [r3, #0]
 807c324:	68fa      	ldr	r2, [r7, #12]
 807c326:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 807c32a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 807c32e:	f023 0307 	bic.w	r3, r3, #7
 807c332:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 807c334:	68fb      	ldr	r3, [r7, #12]
 807c336:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 807c33a:	685b      	ldr	r3, [r3, #4]
 807c33c:	68fa      	ldr	r2, [r7, #12]
 807c33e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 807c342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 807c346:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 807c348:	2300      	movs	r3, #0
}
 807c34a:	4618      	mov	r0, r3
 807c34c:	3714      	adds	r7, #20
 807c34e:	46bd      	mov	sp, r7
 807c350:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c354:	4770      	bx	lr
	...

0807c358 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 807c358:	b480      	push	{r7}
 807c35a:	b087      	sub	sp, #28
 807c35c:	af00      	add	r7, sp, #0
 807c35e:	60f8      	str	r0, [r7, #12]
 807c360:	460b      	mov	r3, r1
 807c362:	607a      	str	r2, [r7, #4]
 807c364:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 807c366:	68fb      	ldr	r3, [r7, #12]
 807c368:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 807c36a:	68fb      	ldr	r3, [r7, #12]
 807c36c:	333c      	adds	r3, #60	; 0x3c
 807c36e:	3304      	adds	r3, #4
 807c370:	681b      	ldr	r3, [r3, #0]
 807c372:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 807c374:	693b      	ldr	r3, [r7, #16]
 807c376:	4a26      	ldr	r2, [pc, #152]	; (807c410 <USB_EP0_OutStart+0xb8>)
 807c378:	4293      	cmp	r3, r2
 807c37a:	d90a      	bls.n	807c392 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 807c37c:	697b      	ldr	r3, [r7, #20]
 807c37e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c382:	681b      	ldr	r3, [r3, #0]
 807c384:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 807c388:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 807c38c:	d101      	bne.n	807c392 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 807c38e:	2300      	movs	r3, #0
 807c390:	e037      	b.n	807c402 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 807c392:	697b      	ldr	r3, [r7, #20]
 807c394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c398:	461a      	mov	r2, r3
 807c39a:	2300      	movs	r3, #0
 807c39c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 807c39e:	697b      	ldr	r3, [r7, #20]
 807c3a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c3a4:	691b      	ldr	r3, [r3, #16]
 807c3a6:	697a      	ldr	r2, [r7, #20]
 807c3a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807c3ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 807c3b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 807c3b2:	697b      	ldr	r3, [r7, #20]
 807c3b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c3b8:	691b      	ldr	r3, [r3, #16]
 807c3ba:	697a      	ldr	r2, [r7, #20]
 807c3bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807c3c0:	f043 0318 	orr.w	r3, r3, #24
 807c3c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 807c3c6:	697b      	ldr	r3, [r7, #20]
 807c3c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c3cc:	691b      	ldr	r3, [r3, #16]
 807c3ce:	697a      	ldr	r2, [r7, #20]
 807c3d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807c3d4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 807c3d8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 807c3da:	7afb      	ldrb	r3, [r7, #11]
 807c3dc:	2b01      	cmp	r3, #1
 807c3de:	d10f      	bne.n	807c400 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 807c3e0:	697b      	ldr	r3, [r7, #20]
 807c3e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c3e6:	461a      	mov	r2, r3
 807c3e8:	687b      	ldr	r3, [r7, #4]
 807c3ea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 807c3ec:	697b      	ldr	r3, [r7, #20]
 807c3ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 807c3f2:	681b      	ldr	r3, [r3, #0]
 807c3f4:	697a      	ldr	r2, [r7, #20]
 807c3f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 807c3fa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 807c3fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 807c400:	2300      	movs	r3, #0
}
 807c402:	4618      	mov	r0, r3
 807c404:	371c      	adds	r7, #28
 807c406:	46bd      	mov	sp, r7
 807c408:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c40c:	4770      	bx	lr
 807c40e:	bf00      	nop
 807c410:	4f54300a 	.word	0x4f54300a

0807c414 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 807c414:	b480      	push	{r7}
 807c416:	b085      	sub	sp, #20
 807c418:	af00      	add	r7, sp, #0
 807c41a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 807c41c:	2300      	movs	r3, #0
 807c41e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 807c420:	68fb      	ldr	r3, [r7, #12]
 807c422:	3301      	adds	r3, #1
 807c424:	60fb      	str	r3, [r7, #12]
 807c426:	68fb      	ldr	r3, [r7, #12]
 807c428:	4a13      	ldr	r2, [pc, #76]	; (807c478 <USB_CoreReset+0x64>)
 807c42a:	4293      	cmp	r3, r2
 807c42c:	d901      	bls.n	807c432 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 807c42e:	2303      	movs	r3, #3
 807c430:	e01b      	b.n	807c46a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 807c432:	687b      	ldr	r3, [r7, #4]
 807c434:	691b      	ldr	r3, [r3, #16]
 807c436:	2b00      	cmp	r3, #0
 807c438:	daf2      	bge.n	807c420 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 807c43a:	2300      	movs	r3, #0
 807c43c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 807c43e:	687b      	ldr	r3, [r7, #4]
 807c440:	691b      	ldr	r3, [r3, #16]
 807c442:	f043 0201 	orr.w	r2, r3, #1
 807c446:	687b      	ldr	r3, [r7, #4]
 807c448:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 807c44a:	68fb      	ldr	r3, [r7, #12]
 807c44c:	3301      	adds	r3, #1
 807c44e:	60fb      	str	r3, [r7, #12]
 807c450:	68fb      	ldr	r3, [r7, #12]
 807c452:	4a09      	ldr	r2, [pc, #36]	; (807c478 <USB_CoreReset+0x64>)
 807c454:	4293      	cmp	r3, r2
 807c456:	d901      	bls.n	807c45c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 807c458:	2303      	movs	r3, #3
 807c45a:	e006      	b.n	807c46a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 807c45c:	687b      	ldr	r3, [r7, #4]
 807c45e:	691b      	ldr	r3, [r3, #16]
 807c460:	f003 0301 	and.w	r3, r3, #1
 807c464:	2b01      	cmp	r3, #1
 807c466:	d0f0      	beq.n	807c44a <USB_CoreReset+0x36>

  return HAL_OK;
 807c468:	2300      	movs	r3, #0
}
 807c46a:	4618      	mov	r0, r3
 807c46c:	3714      	adds	r7, #20
 807c46e:	46bd      	mov	sp, r7
 807c470:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c474:	4770      	bx	lr
 807c476:	bf00      	nop
 807c478:	00030d40 	.word	0x00030d40

0807c47c <__NVIC_SystemReset>:
{
 807c47c:	b480      	push	{r7}
 807c47e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 807c480:	f3bf 8f4f 	dsb	sy
}
 807c484:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 807c486:	4b06      	ldr	r3, [pc, #24]	; (807c4a0 <__NVIC_SystemReset+0x24>)
 807c488:	68db      	ldr	r3, [r3, #12]
 807c48a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 807c48e:	4904      	ldr	r1, [pc, #16]	; (807c4a0 <__NVIC_SystemReset+0x24>)
 807c490:	4b04      	ldr	r3, [pc, #16]	; (807c4a4 <__NVIC_SystemReset+0x28>)
 807c492:	4313      	orrs	r3, r2
 807c494:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 807c496:	f3bf 8f4f 	dsb	sy
}
 807c49a:	bf00      	nop
    __NOP();
 807c49c:	bf00      	nop
 807c49e:	e7fd      	b.n	807c49c <__NVIC_SystemReset+0x20>
 807c4a0:	e000ed00 	.word	0xe000ed00
 807c4a4:	05fa0004 	.word	0x05fa0004

0807c4a8 <USBD_DFU_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 807c4a8:	b580      	push	{r7, lr}
 807c4aa:	b084      	sub	sp, #16
 807c4ac:	af00      	add	r7, sp, #0
 807c4ae:	6078      	str	r0, [r7, #4]
 807c4b0:	460b      	mov	r3, r1
 807c4b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_DFU_HandleTypeDef *hdfu;

  /* Allocate Audio structure */
  hdfu = USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 807c4b4:	f240 401c 	movw	r0, #1052	; 0x41c
 807c4b8:	f002 fcfc 	bl	807eeb4 <USBD_static_malloc>
 807c4bc:	60f8      	str	r0, [r7, #12]

  if (hdfu == NULL)
 807c4be:	68fb      	ldr	r3, [r7, #12]
 807c4c0:	2b00      	cmp	r3, #0
 807c4c2:	d105      	bne.n	807c4d0 <USBD_DFU_Init+0x28>
  {
    pdev->pClassData = NULL;
 807c4c4:	687b      	ldr	r3, [r7, #4]
 807c4c6:	2200      	movs	r2, #0
 807c4c8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 807c4cc:	2302      	movs	r3, #2
 807c4ce:	e03f      	b.n	807c550 <USBD_DFU_Init+0xa8>
  }

  pdev->pClassData = (void *)hdfu;
 807c4d0:	687b      	ldr	r3, [r7, #4]
 807c4d2:	68fa      	ldr	r2, [r7, #12]
 807c4d4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  hdfu->alt_setting = 0U;
 807c4d8:	68fb      	ldr	r3, [r7, #12]
 807c4da:	2200      	movs	r2, #0
 807c4dc:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 807c4e0:	68fb      	ldr	r3, [r7, #12]
 807c4e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 807c4e6:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  hdfu->wblock_num = 0U;
 807c4ea:	68fb      	ldr	r3, [r7, #12]
 807c4ec:	2200      	movs	r2, #0
 807c4ee:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdfu->wlength = 0U;
 807c4f2:	68fb      	ldr	r3, [r7, #12]
 807c4f4:	2200      	movs	r2, #0
 807c4f6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 807c4fa:	68fb      	ldr	r3, [r7, #12]
 807c4fc:	2200      	movs	r2, #0
 807c4fe:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
  hdfu->dev_state = DFU_STATE_IDLE;
 807c502:	68fb      	ldr	r3, [r7, #12]
 807c504:	2202      	movs	r2, #2
 807c506:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

  hdfu->dev_status[0] = DFU_ERROR_NONE;
 807c50a:	68fb      	ldr	r3, [r7, #12]
 807c50c:	2200      	movs	r2, #0
 807c50e:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
  hdfu->dev_status[1] = 0U;
 807c512:	68fb      	ldr	r3, [r7, #12]
 807c514:	2200      	movs	r2, #0
 807c516:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
  hdfu->dev_status[2] = 0U;
 807c51a:	68fb      	ldr	r3, [r7, #12]
 807c51c:	2200      	movs	r2, #0
 807c51e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
  hdfu->dev_status[3] = 0U;
 807c522:	68fb      	ldr	r3, [r7, #12]
 807c524:	2200      	movs	r2, #0
 807c526:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 807c52a:	68fb      	ldr	r3, [r7, #12]
 807c52c:	2202      	movs	r2, #2
 807c52e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
  hdfu->dev_status[5] = 0U;
 807c532:	68fb      	ldr	r3, [r7, #12]
 807c534:	2200      	movs	r2, #0
 807c536:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

  /* Initialize Hardware layer */
  if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Init() != USBD_OK)
 807c53a:	687b      	ldr	r3, [r7, #4]
 807c53c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 807c540:	685b      	ldr	r3, [r3, #4]
 807c542:	4798      	blx	r3
 807c544:	4603      	mov	r3, r0
 807c546:	2b00      	cmp	r3, #0
 807c548:	d001      	beq.n	807c54e <USBD_DFU_Init+0xa6>
  {
    return (uint8_t)USBD_FAIL;
 807c54a:	2303      	movs	r3, #3
 807c54c:	e000      	b.n	807c550 <USBD_DFU_Init+0xa8>
  }

  return (uint8_t)USBD_OK;
 807c54e:	2300      	movs	r3, #0
}
 807c550:	4618      	mov	r0, r3
 807c552:	3710      	adds	r7, #16
 807c554:	46bd      	mov	sp, r7
 807c556:	bd80      	pop	{r7, pc}

0807c558 <USBD_DFU_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 807c558:	b580      	push	{r7, lr}
 807c55a:	b084      	sub	sp, #16
 807c55c:	af00      	add	r7, sp, #0
 807c55e:	6078      	str	r0, [r7, #4]
 807c560:	460b      	mov	r3, r1
 807c562:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_DFU_HandleTypeDef *hdfu;

  if (pdev->pClassData == NULL)
 807c564:	687b      	ldr	r3, [r7, #4]
 807c566:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807c56a:	2b00      	cmp	r3, #0
 807c56c:	d101      	bne.n	807c572 <USBD_DFU_DeInit+0x1a>
  {
    return (uint8_t)USBD_EMEM;
 807c56e:	2302      	movs	r3, #2
 807c570:	e027      	b.n	807c5c2 <USBD_DFU_DeInit+0x6a>
  }

  hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807c572:	687b      	ldr	r3, [r7, #4]
 807c574:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807c578:	60fb      	str	r3, [r7, #12]
  hdfu->wblock_num = 0U;
 807c57a:	68fb      	ldr	r3, [r7, #12]
 807c57c:	2200      	movs	r2, #0
 807c57e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdfu->wlength = 0U;
 807c582:	68fb      	ldr	r3, [r7, #12]
 807c584:	2200      	movs	r2, #0
 807c586:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404

  hdfu->dev_state = DFU_STATE_IDLE;
 807c58a:	68fb      	ldr	r3, [r7, #12]
 807c58c:	2202      	movs	r2, #2
 807c58e:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 807c592:	68fb      	ldr	r3, [r7, #12]
 807c594:	2200      	movs	r2, #0
 807c596:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 807c59a:	68fb      	ldr	r3, [r7, #12]
 807c59c:	2202      	movs	r2, #2
 807c59e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414

  /* DeInit  physical Interface components and Hardware Layer */
  ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit();
 807c5a2:	687b      	ldr	r3, [r7, #4]
 807c5a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 807c5a8:	689b      	ldr	r3, [r3, #8]
 807c5aa:	4798      	blx	r3
  USBD_free(pdev->pClassData);
 807c5ac:	687b      	ldr	r3, [r7, #4]
 807c5ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807c5b2:	4618      	mov	r0, r3
 807c5b4:	f002 fc8c 	bl	807eed0 <USBD_static_free>
  pdev->pClassData = NULL;
 807c5b8:	687b      	ldr	r3, [r7, #4]
 807c5ba:	2200      	movs	r2, #0
 807c5bc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  return (uint8_t)USBD_OK;
 807c5c0:	2300      	movs	r3, #0
}
 807c5c2:	4618      	mov	r0, r3
 807c5c4:	3710      	adds	r7, #16
 807c5c6:	46bd      	mov	sp, r7
 807c5c8:	bd80      	pop	{r7, pc}
	...

0807c5cc <USBD_DFU_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_DFU_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807c5cc:	b580      	push	{r7, lr}
 807c5ce:	b088      	sub	sp, #32
 807c5d0:	af00      	add	r7, sp, #0
 807c5d2:	6078      	str	r0, [r7, #4]
 807c5d4:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807c5d6:	687b      	ldr	r3, [r7, #4]
 807c5d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807c5dc:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 807c5de:	2300      	movs	r3, #0
 807c5e0:	77fb      	strb	r3, [r7, #31]
  uint8_t *pbuf = NULL;
 807c5e2:	2300      	movs	r3, #0
 807c5e4:	61bb      	str	r3, [r7, #24]
  uint16_t len = 0U;
 807c5e6:	2300      	movs	r3, #0
 807c5e8:	82fb      	strh	r3, [r7, #22]
  uint16_t status_info = 0U;
 807c5ea:	2300      	movs	r3, #0
 807c5ec:	81fb      	strh	r3, [r7, #14]

  if (hdfu == NULL)
 807c5ee:	693b      	ldr	r3, [r7, #16]
 807c5f0:	2b00      	cmp	r3, #0
 807c5f2:	d101      	bne.n	807c5f8 <USBD_DFU_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 807c5f4:	2303      	movs	r3, #3
 807c5f6:	e0d5      	b.n	807c7a4 <USBD_DFU_Setup+0x1d8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 807c5f8:	683b      	ldr	r3, [r7, #0]
 807c5fa:	781b      	ldrb	r3, [r3, #0]
 807c5fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 807c600:	2b00      	cmp	r3, #0
 807c602:	d03e      	beq.n	807c682 <USBD_DFU_Setup+0xb6>
 807c604:	2b20      	cmp	r3, #32
 807c606:	f040 80c5 	bne.w	807c794 <USBD_DFU_Setup+0x1c8>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 807c60a:	683b      	ldr	r3, [r7, #0]
 807c60c:	785b      	ldrb	r3, [r3, #1]
 807c60e:	2b06      	cmp	r3, #6
 807c610:	d82f      	bhi.n	807c672 <USBD_DFU_Setup+0xa6>
 807c612:	a201      	add	r2, pc, #4	; (adr r2, 807c618 <USBD_DFU_Setup+0x4c>)
 807c614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 807c618:	0807c669 	.word	0x0807c669
 807c61c:	0807c635 	.word	0x0807c635
 807c620:	0807c63f 	.word	0x0807c63f
 807c624:	0807c649 	.word	0x0807c649
 807c628:	0807c651 	.word	0x0807c651
 807c62c:	0807c659 	.word	0x0807c659
 807c630:	0807c661 	.word	0x0807c661
      {
        case DFU_DNLOAD:
          DFU_Download(pdev, req);
 807c634:	6839      	ldr	r1, [r7, #0]
 807c636:	6878      	ldr	r0, [r7, #4]
 807c638:	f000 fa6c 	bl	807cb14 <DFU_Download>
          break;
 807c63c:	e020      	b.n	807c680 <USBD_DFU_Setup+0xb4>

        case DFU_UPLOAD:
          DFU_Upload(pdev, req);
 807c63e:	6839      	ldr	r1, [r7, #0]
 807c640:	6878      	ldr	r0, [r7, #4]
 807c642:	f000 fad3 	bl	807cbec <DFU_Upload>
          break;
 807c646:	e01b      	b.n	807c680 <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATUS:
          DFU_GetStatus(pdev);
 807c648:	6878      	ldr	r0, [r7, #4]
 807c64a:	f000 fba9 	bl	807cda0 <DFU_GetStatus>
          break;
 807c64e:	e017      	b.n	807c680 <USBD_DFU_Setup+0xb4>

        case DFU_CLRSTATUS:
          DFU_ClearStatus(pdev);
 807c650:	6878      	ldr	r0, [r7, #4]
 807c652:	f000 fc5b 	bl	807cf0c <DFU_ClearStatus>
          break;
 807c656:	e013      	b.n	807c680 <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATE:
          DFU_GetState(pdev);
 807c658:	6878      	ldr	r0, [r7, #4]
 807c65a:	f000 fcab 	bl	807cfb4 <DFU_GetState>
          break;
 807c65e:	e00f      	b.n	807c680 <USBD_DFU_Setup+0xb4>

        case DFU_ABORT:
          DFU_Abort(pdev);
 807c660:	6878      	ldr	r0, [r7, #4]
 807c662:	f000 fcbf 	bl	807cfe4 <DFU_Abort>
          break;
 807c666:	e00b      	b.n	807c680 <USBD_DFU_Setup+0xb4>

        case DFU_DETACH:
          DFU_Detach(pdev, req);
 807c668:	6839      	ldr	r1, [r7, #0]
 807c66a:	6878      	ldr	r0, [r7, #4]
 807c66c:	f000 f9ee 	bl	807ca4c <DFU_Detach>
          break;
 807c670:	e006      	b.n	807c680 <USBD_DFU_Setup+0xb4>

        default:
          USBD_CtlError(pdev, req);
 807c672:	6839      	ldr	r1, [r7, #0]
 807c674:	6878      	ldr	r0, [r7, #4]
 807c676:	f001 fdf9 	bl	807e26c <USBD_CtlError>
          ret = USBD_FAIL;
 807c67a:	2303      	movs	r3, #3
 807c67c:	77fb      	strb	r3, [r7, #31]
          break;
 807c67e:	bf00      	nop
      }
      break;
 807c680:	e08f      	b.n	807c7a2 <USBD_DFU_Setup+0x1d6>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 807c682:	683b      	ldr	r3, [r7, #0]
 807c684:	785b      	ldrb	r3, [r3, #1]
 807c686:	2b0b      	cmp	r3, #11
 807c688:	d87b      	bhi.n	807c782 <USBD_DFU_Setup+0x1b6>
 807c68a:	a201      	add	r2, pc, #4	; (adr r2, 807c690 <USBD_DFU_Setup+0xc4>)
 807c68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 807c690:	0807c6c1 	.word	0x0807c6c1
 807c694:	0807c791 	.word	0x0807c791
 807c698:	0807c783 	.word	0x0807c783
 807c69c:	0807c783 	.word	0x0807c783
 807c6a0:	0807c783 	.word	0x0807c783
 807c6a4:	0807c783 	.word	0x0807c783
 807c6a8:	0807c6eb 	.word	0x0807c6eb
 807c6ac:	0807c783 	.word	0x0807c783
 807c6b0:	0807c783 	.word	0x0807c783
 807c6b4:	0807c783 	.word	0x0807c783
 807c6b8:	0807c715 	.word	0x0807c715
 807c6bc:	0807c741 	.word	0x0807c741
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807c6c0:	687b      	ldr	r3, [r7, #4]
 807c6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807c6c6:	b2db      	uxtb	r3, r3
 807c6c8:	2b03      	cmp	r3, #3
 807c6ca:	d107      	bne.n	807c6dc <USBD_DFU_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 807c6cc:	f107 030e 	add.w	r3, r7, #14
 807c6d0:	2202      	movs	r2, #2
 807c6d2:	4619      	mov	r1, r3
 807c6d4:	6878      	ldr	r0, [r7, #4]
 807c6d6:	f001 fe3a 	bl	807e34e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 807c6da:	e05a      	b.n	807c792 <USBD_DFU_Setup+0x1c6>
            USBD_CtlError(pdev, req);
 807c6dc:	6839      	ldr	r1, [r7, #0]
 807c6de:	6878      	ldr	r0, [r7, #4]
 807c6e0:	f001 fdc4 	bl	807e26c <USBD_CtlError>
            ret = USBD_FAIL;
 807c6e4:	2303      	movs	r3, #3
 807c6e6:	77fb      	strb	r3, [r7, #31]
          break;
 807c6e8:	e053      	b.n	807c792 <USBD_DFU_Setup+0x1c6>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 807c6ea:	683b      	ldr	r3, [r7, #0]
 807c6ec:	885b      	ldrh	r3, [r3, #2]
 807c6ee:	0a1b      	lsrs	r3, r3, #8
 807c6f0:	b29b      	uxth	r3, r3
 807c6f2:	2b21      	cmp	r3, #33	; 0x21
 807c6f4:	d107      	bne.n	807c706 <USBD_DFU_Setup+0x13a>
          {
            pbuf = USBD_DFU_CfgDesc + (9U * (USBD_DFU_MAX_ITF_NUM + 1U));
 807c6f6:	4b2d      	ldr	r3, [pc, #180]	; (807c7ac <USBD_DFU_Setup+0x1e0>)
 807c6f8:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 807c6fa:	683b      	ldr	r3, [r7, #0]
 807c6fc:	88db      	ldrh	r3, [r3, #6]
 807c6fe:	2b09      	cmp	r3, #9
 807c700:	bf28      	it	cs
 807c702:	2309      	movcs	r3, #9
 807c704:	82fb      	strh	r3, [r7, #22]
          }

          (void)USBD_CtlSendData(pdev, pbuf, len);
 807c706:	8afb      	ldrh	r3, [r7, #22]
 807c708:	461a      	mov	r2, r3
 807c70a:	69b9      	ldr	r1, [r7, #24]
 807c70c:	6878      	ldr	r0, [r7, #4]
 807c70e:	f001 fe1e 	bl	807e34e <USBD_CtlSendData>
          break;
 807c712:	e03e      	b.n	807c792 <USBD_DFU_Setup+0x1c6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807c714:	687b      	ldr	r3, [r7, #4]
 807c716:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807c71a:	b2db      	uxtb	r3, r3
 807c71c:	2b03      	cmp	r3, #3
 807c71e:	d108      	bne.n	807c732 <USBD_DFU_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hdfu->alt_setting, 1U);
 807c720:	693b      	ldr	r3, [r7, #16]
 807c722:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 807c726:	2201      	movs	r2, #1
 807c728:	4619      	mov	r1, r3
 807c72a:	6878      	ldr	r0, [r7, #4]
 807c72c:	f001 fe0f 	bl	807e34e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 807c730:	e02f      	b.n	807c792 <USBD_DFU_Setup+0x1c6>
            USBD_CtlError(pdev, req);
 807c732:	6839      	ldr	r1, [r7, #0]
 807c734:	6878      	ldr	r0, [r7, #4]
 807c736:	f001 fd99 	bl	807e26c <USBD_CtlError>
            ret = USBD_FAIL;
 807c73a:	2303      	movs	r3, #3
 807c73c:	77fb      	strb	r3, [r7, #31]
          break;
 807c73e:	e028      	b.n	807c792 <USBD_DFU_Setup+0x1c6>

        case USB_REQ_SET_INTERFACE:
          if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 807c740:	683b      	ldr	r3, [r7, #0]
 807c742:	885b      	ldrh	r3, [r3, #2]
 807c744:	b2db      	uxtb	r3, r3
 807c746:	2b00      	cmp	r3, #0
 807c748:	d114      	bne.n	807c774 <USBD_DFU_Setup+0x1a8>
          {
            if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807c74a:	687b      	ldr	r3, [r7, #4]
 807c74c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807c750:	b2db      	uxtb	r3, r3
 807c752:	2b03      	cmp	r3, #3
 807c754:	d107      	bne.n	807c766 <USBD_DFU_Setup+0x19a>
            {
              hdfu->alt_setting = (uint8_t)(req->wValue);
 807c756:	683b      	ldr	r3, [r7, #0]
 807c758:	885b      	ldrh	r3, [r3, #2]
 807c75a:	b2db      	uxtb	r3, r3
 807c75c:	461a      	mov	r2, r3
 807c75e:	693b      	ldr	r3, [r7, #16]
 807c760:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
          {
            /* Call the error management function (command will be NAKed */
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 807c764:	e015      	b.n	807c792 <USBD_DFU_Setup+0x1c6>
              USBD_CtlError(pdev, req);
 807c766:	6839      	ldr	r1, [r7, #0]
 807c768:	6878      	ldr	r0, [r7, #4]
 807c76a:	f001 fd7f 	bl	807e26c <USBD_CtlError>
              ret = USBD_FAIL;
 807c76e:	2303      	movs	r3, #3
 807c770:	77fb      	strb	r3, [r7, #31]
          break;
 807c772:	e00e      	b.n	807c792 <USBD_DFU_Setup+0x1c6>
            USBD_CtlError(pdev, req);
 807c774:	6839      	ldr	r1, [r7, #0]
 807c776:	6878      	ldr	r0, [r7, #4]
 807c778:	f001 fd78 	bl	807e26c <USBD_CtlError>
            ret = USBD_FAIL;
 807c77c:	2303      	movs	r3, #3
 807c77e:	77fb      	strb	r3, [r7, #31]
          break;
 807c780:	e007      	b.n	807c792 <USBD_DFU_Setup+0x1c6>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 807c782:	6839      	ldr	r1, [r7, #0]
 807c784:	6878      	ldr	r0, [r7, #4]
 807c786:	f001 fd71 	bl	807e26c <USBD_CtlError>
          ret = USBD_FAIL;
 807c78a:	2303      	movs	r3, #3
 807c78c:	77fb      	strb	r3, [r7, #31]
          break;
 807c78e:	e000      	b.n	807c792 <USBD_DFU_Setup+0x1c6>
          break;
 807c790:	bf00      	nop
      }
      break;
 807c792:	e006      	b.n	807c7a2 <USBD_DFU_Setup+0x1d6>

    default:
      USBD_CtlError(pdev, req);
 807c794:	6839      	ldr	r1, [r7, #0]
 807c796:	6878      	ldr	r0, [r7, #4]
 807c798:	f001 fd68 	bl	807e26c <USBD_CtlError>
      ret = USBD_FAIL;
 807c79c:	2303      	movs	r3, #3
 807c79e:	77fb      	strb	r3, [r7, #31]
      break;
 807c7a0:	bf00      	nop
  }

  return (uint8_t)ret;
 807c7a2:	7ffb      	ldrb	r3, [r7, #31]
}
 807c7a4:	4618      	mov	r0, r3
 807c7a6:	3720      	adds	r7, #32
 807c7a8:	46bd      	mov	sp, r7
 807c7aa:	bd80      	pop	{r7, pc}
 807c7ac:	2000005a 	.word	0x2000005a

0807c7b0 <USBD_DFU_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetCfgDesc(uint16_t *length)
{
 807c7b0:	b480      	push	{r7}
 807c7b2:	b083      	sub	sp, #12
 807c7b4:	af00      	add	r7, sp, #0
 807c7b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_CfgDesc);
 807c7b8:	687b      	ldr	r3, [r7, #4]
 807c7ba:	221b      	movs	r2, #27
 807c7bc:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_CfgDesc;
 807c7be:	4b03      	ldr	r3, [pc, #12]	; (807c7cc <USBD_DFU_GetCfgDesc+0x1c>)
}
 807c7c0:	4618      	mov	r0, r3
 807c7c2:	370c      	adds	r7, #12
 807c7c4:	46bd      	mov	sp, r7
 807c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c7ca:	4770      	bx	lr
 807c7cc:	20000048 	.word	0x20000048

0807c7d0 <USBD_DFU_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 807c7d0:	b480      	push	{r7}
 807c7d2:	b083      	sub	sp, #12
 807c7d4:	af00      	add	r7, sp, #0
 807c7d6:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 807c7d8:	2300      	movs	r3, #0
}
 807c7da:	4618      	mov	r0, r3
 807c7dc:	370c      	adds	r7, #12
 807c7de:	46bd      	mov	sp, r7
 807c7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c7e4:	4770      	bx	lr

0807c7e6 <USBD_DFU_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 807c7e6:	b580      	push	{r7, lr}
 807c7e8:	b088      	sub	sp, #32
 807c7ea:	af00      	add	r7, sp, #0
 807c7ec:	6078      	str	r0, [r7, #4]
  USBD_SetupReqTypedef req;
  uint32_t addr;
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807c7ee:	687b      	ldr	r3, [r7, #4]
 807c7f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807c7f4:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 807c7f6:	687b      	ldr	r3, [r7, #4]
 807c7f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 807c7fc:	61bb      	str	r3, [r7, #24]

  if (hdfu == NULL)
 807c7fe:	69fb      	ldr	r3, [r7, #28]
 807c800:	2b00      	cmp	r3, #0
 807c802:	d101      	bne.n	807c808 <USBD_DFU_EP0_TxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 807c804:	2303      	movs	r3, #3
 807c806:	e0ce      	b.n	807c9a6 <USBD_DFU_EP0_TxReady+0x1c0>
  }

  if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 807c808:	69fb      	ldr	r3, [r7, #28]
 807c80a:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807c80e:	2b04      	cmp	r3, #4
 807c810:	f040 80bd 	bne.w	807c98e <USBD_DFU_EP0_TxReady+0x1a8>
  {
    /* Decode the Special Command */
    if (hdfu->wblock_num == 0U)
 807c814:	69fb      	ldr	r3, [r7, #28]
 807c816:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 807c81a:	2b00      	cmp	r3, #0
 807c81c:	d17c      	bne.n	807c918 <USBD_DFU_EP0_TxReady+0x132>
    {
      if (hdfu->wlength == 1U)
 807c81e:	69fb      	ldr	r3, [r7, #28]
 807c820:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807c824:	2b01      	cmp	r3, #1
 807c826:	f000 8093 	beq.w	807c950 <USBD_DFU_EP0_TxReady+0x16a>
        if (hdfu->buffer.d8[0] == DFU_CMD_GETCOMMANDS)
        {
          /* Nothing to do */
        }
      }
      else if (hdfu->wlength == 5U)
 807c82a:	69fb      	ldr	r3, [r7, #28]
 807c82c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807c830:	2b05      	cmp	r3, #5
 807c832:	d15e      	bne.n	807c8f2 <USBD_DFU_EP0_TxReady+0x10c>
      {
        if (hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER)
 807c834:	69fb      	ldr	r3, [r7, #28]
 807c836:	781b      	ldrb	r3, [r3, #0]
 807c838:	2b21      	cmp	r3, #33	; 0x21
 807c83a:	d124      	bne.n	807c886 <USBD_DFU_EP0_TxReady+0xa0>
        {
          hdfu->data_ptr = hdfu->buffer.d8[1];
 807c83c:	69fb      	ldr	r3, [r7, #28]
 807c83e:	785b      	ldrb	r3, [r3, #1]
 807c840:	461a      	mov	r2, r3
 807c842:	69fb      	ldr	r3, [r7, #28]
 807c844:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 807c848:	69fb      	ldr	r3, [r7, #28]
 807c84a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 807c84e:	69fb      	ldr	r3, [r7, #28]
 807c850:	789b      	ldrb	r3, [r3, #2]
 807c852:	021b      	lsls	r3, r3, #8
 807c854:	441a      	add	r2, r3
 807c856:	69fb      	ldr	r3, [r7, #28]
 807c858:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 807c85c:	69fb      	ldr	r3, [r7, #28]
 807c85e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 807c862:	69fb      	ldr	r3, [r7, #28]
 807c864:	78db      	ldrb	r3, [r3, #3]
 807c866:	041b      	lsls	r3, r3, #16
 807c868:	441a      	add	r2, r3
 807c86a:	69fb      	ldr	r3, [r7, #28]
 807c86c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 807c870:	69fb      	ldr	r3, [r7, #28]
 807c872:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 807c876:	69fb      	ldr	r3, [r7, #28]
 807c878:	791b      	ldrb	r3, [r3, #4]
 807c87a:	061b      	lsls	r3, r3, #24
 807c87c:	441a      	add	r2, r3
 807c87e:	69fb      	ldr	r3, [r7, #28]
 807c880:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 807c884:	e064      	b.n	807c950 <USBD_DFU_EP0_TxReady+0x16a>
        }
        else if (hdfu->buffer.d8[0] == DFU_CMD_ERASE)
 807c886:	69fb      	ldr	r3, [r7, #28]
 807c888:	781b      	ldrb	r3, [r3, #0]
 807c88a:	2b41      	cmp	r3, #65	; 0x41
 807c88c:	d12f      	bne.n	807c8ee <USBD_DFU_EP0_TxReady+0x108>
        {
          hdfu->data_ptr = hdfu->buffer.d8[1];
 807c88e:	69fb      	ldr	r3, [r7, #28]
 807c890:	785b      	ldrb	r3, [r3, #1]
 807c892:	461a      	mov	r2, r3
 807c894:	69fb      	ldr	r3, [r7, #28]
 807c896:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 807c89a:	69fb      	ldr	r3, [r7, #28]
 807c89c:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 807c8a0:	69fb      	ldr	r3, [r7, #28]
 807c8a2:	789b      	ldrb	r3, [r3, #2]
 807c8a4:	021b      	lsls	r3, r3, #8
 807c8a6:	441a      	add	r2, r3
 807c8a8:	69fb      	ldr	r3, [r7, #28]
 807c8aa:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 807c8ae:	69fb      	ldr	r3, [r7, #28]
 807c8b0:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 807c8b4:	69fb      	ldr	r3, [r7, #28]
 807c8b6:	78db      	ldrb	r3, [r3, #3]
 807c8b8:	041b      	lsls	r3, r3, #16
 807c8ba:	441a      	add	r2, r3
 807c8bc:	69fb      	ldr	r3, [r7, #28]
 807c8be:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 807c8c2:	69fb      	ldr	r3, [r7, #28]
 807c8c4:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 807c8c8:	69fb      	ldr	r3, [r7, #28]
 807c8ca:	791b      	ldrb	r3, [r3, #4]
 807c8cc:	061b      	lsls	r3, r3, #24
 807c8ce:	441a      	add	r2, r3
 807c8d0:	69fb      	ldr	r3, [r7, #28]
 807c8d2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

          if (DfuInterface->Erase(hdfu->data_ptr) != USBD_OK)
 807c8d6:	69bb      	ldr	r3, [r7, #24]
 807c8d8:	68db      	ldr	r3, [r3, #12]
 807c8da:	69fa      	ldr	r2, [r7, #28]
 807c8dc:	f8d2 2408 	ldr.w	r2, [r2, #1032]	; 0x408
 807c8e0:	4610      	mov	r0, r2
 807c8e2:	4798      	blx	r3
 807c8e4:	4603      	mov	r3, r0
 807c8e6:	2b00      	cmp	r3, #0
 807c8e8:	d032      	beq.n	807c950 <USBD_DFU_EP0_TxReady+0x16a>
          {
            return (uint8_t)USBD_FAIL;
 807c8ea:	2303      	movs	r3, #3
 807c8ec:	e05b      	b.n	807c9a6 <USBD_DFU_EP0_TxReady+0x1c0>
          }
        }
        else
        {
          return (uint8_t)USBD_FAIL;
 807c8ee:	2303      	movs	r3, #3
 807c8f0:	e059      	b.n	807c9a6 <USBD_DFU_EP0_TxReady+0x1c0>
        }
      }
      else
      {
        /* Reset the global length and block number */
        hdfu->wlength = 0U;
 807c8f2:	69fb      	ldr	r3, [r7, #28]
 807c8f4:	2200      	movs	r2, #0
 807c8f6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
        hdfu->wblock_num = 0U;
 807c8fa:	69fb      	ldr	r3, [r7, #28]
 807c8fc:	2200      	movs	r2, #0
 807c8fe:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
        /* Call the error management function (command will be NAKed) */
        req.bmRequest = 0U;
 807c902:	2300      	movs	r3, #0
 807c904:	733b      	strb	r3, [r7, #12]
        req.wLength = 1U;
 807c906:	2301      	movs	r3, #1
 807c908:	827b      	strh	r3, [r7, #18]
        USBD_CtlError(pdev, &req);
 807c90a:	f107 030c 	add.w	r3, r7, #12
 807c90e:	4619      	mov	r1, r3
 807c910:	6878      	ldr	r0, [r7, #4]
 807c912:	f001 fcab 	bl	807e26c <USBD_CtlError>
 807c916:	e01b      	b.n	807c950 <USBD_DFU_EP0_TxReady+0x16a>
      }
    }
    /* Regular Download Command */
    else
    {
      if (hdfu->wblock_num > 1U)
 807c918:	69fb      	ldr	r3, [r7, #28]
 807c91a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 807c91e:	2b01      	cmp	r3, #1
 807c920:	d916      	bls.n	807c950 <USBD_DFU_EP0_TxReady+0x16a>
      {
        /* Decode the required address */
        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 807c922:	69fb      	ldr	r3, [r7, #28]
 807c924:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 807c928:	3b02      	subs	r3, #2
 807c92a:	029a      	lsls	r2, r3, #10
 807c92c:	69fb      	ldr	r3, [r7, #28]
 807c92e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 807c932:	4413      	add	r3, r2
 807c934:	617b      	str	r3, [r7, #20]

        /* Perform the write operation */
        if (DfuInterface->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 807c936:	69bb      	ldr	r3, [r7, #24]
 807c938:	691b      	ldr	r3, [r3, #16]
 807c93a:	69f8      	ldr	r0, [r7, #28]
 807c93c:	6979      	ldr	r1, [r7, #20]
 807c93e:	69fa      	ldr	r2, [r7, #28]
 807c940:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 807c944:	4798      	blx	r3
 807c946:	4603      	mov	r3, r0
 807c948:	2b00      	cmp	r3, #0
 807c94a:	d001      	beq.n	807c950 <USBD_DFU_EP0_TxReady+0x16a>
        {
          return (uint8_t)USBD_FAIL;
 807c94c:	2303      	movs	r3, #3
 807c94e:	e02a      	b.n	807c9a6 <USBD_DFU_EP0_TxReady+0x1c0>
        }
      }
    }

    /* Reset the global length and block number */
    hdfu->wlength = 0U;
 807c950:	69fb      	ldr	r3, [r7, #28]
 807c952:	2200      	movs	r2, #0
 807c954:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    hdfu->wblock_num = 0U;
 807c958:	69fb      	ldr	r3, [r7, #28]
 807c95a:	2200      	movs	r2, #0
 807c95c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

    /* Update the state machine */
    hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 807c960:	69fb      	ldr	r3, [r7, #28]
 807c962:	2203      	movs	r2, #3
 807c964:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

    hdfu->dev_status[1] = 0U;
 807c968:	69fb      	ldr	r3, [r7, #28]
 807c96a:	2200      	movs	r2, #0
 807c96c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807c970:	69fb      	ldr	r3, [r7, #28]
 807c972:	2200      	movs	r2, #0
 807c974:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U;
 807c978:	69fb      	ldr	r3, [r7, #28]
 807c97a:	2200      	movs	r2, #0
 807c97c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 807c980:	69fb      	ldr	r3, [r7, #28]
 807c982:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807c986:	69fb      	ldr	r3, [r7, #28]
 807c988:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 807c98c:	e00a      	b.n	807c9a4 <USBD_DFU_EP0_TxReady+0x1be>
  }
  else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 807c98e:	69fb      	ldr	r3, [r7, #28]
 807c990:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807c994:	2b07      	cmp	r3, #7
 807c996:	d103      	bne.n	807c9a0 <USBD_DFU_EP0_TxReady+0x1ba>
  {
    /* Start leaving DFU mode */
    DFU_Leave(pdev);
 807c998:	6878      	ldr	r0, [r7, #4]
 807c99a:	f000 fb75 	bl	807d088 <DFU_Leave>
 807c99e:	e001      	b.n	807c9a4 <USBD_DFU_EP0_TxReady+0x1be>
  }
  else
  {
    return (uint8_t)USBD_FAIL;
 807c9a0:	2303      	movs	r3, #3
 807c9a2:	e000      	b.n	807c9a6 <USBD_DFU_EP0_TxReady+0x1c0>
  }

  return (uint8_t)USBD_OK;
 807c9a4:	2300      	movs	r3, #0
}
 807c9a6:	4618      	mov	r0, r3
 807c9a8:	3720      	adds	r7, #32
 807c9aa:	46bd      	mov	sp, r7
 807c9ac:	bd80      	pop	{r7, pc}

0807c9ae <USBD_DFU_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
{
 807c9ae:	b480      	push	{r7}
 807c9b0:	b083      	sub	sp, #12
 807c9b2:	af00      	add	r7, sp, #0
 807c9b4:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 807c9b6:	2300      	movs	r3, #0
}
 807c9b8:	4618      	mov	r0, r3
 807c9ba:	370c      	adds	r7, #12
 807c9bc:	46bd      	mov	sp, r7
 807c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c9c2:	4770      	bx	lr

0807c9c4 <USBD_DFU_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
{
 807c9c4:	b480      	push	{r7}
 807c9c6:	b083      	sub	sp, #12
 807c9c8:	af00      	add	r7, sp, #0
 807c9ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_DeviceQualifierDesc);
 807c9cc:	687b      	ldr	r3, [r7, #4]
 807c9ce:	220a      	movs	r2, #10
 807c9d0:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_DeviceQualifierDesc;
 807c9d2:	4b03      	ldr	r3, [pc, #12]	; (807c9e0 <USBD_DFU_GetDeviceQualifierDesc+0x1c>)
}
 807c9d4:	4618      	mov	r0, r3
 807c9d6:	370c      	adds	r7, #12
 807c9d8:	46bd      	mov	sp, r7
 807c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 807c9de:	4770      	bx	lr
 807c9e0:	20000064 	.word	0x20000064

0807c9e4 <USBD_DFU_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 807c9e4:	b580      	push	{r7, lr}
 807c9e6:	b086      	sub	sp, #24
 807c9e8:	af00      	add	r7, sp, #0
 807c9ea:	60f8      	str	r0, [r7, #12]
 807c9ec:	460b      	mov	r3, r1
 807c9ee:	607a      	str	r2, [r7, #4]
 807c9f0:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[255];
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 807c9f2:	68fb      	ldr	r3, [r7, #12]
 807c9f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 807c9f8:	617b      	str	r3, [r7, #20]

  /* Check if the requested string interface is supported */
  if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 807c9fa:	7afb      	ldrb	r3, [r7, #11]
 807c9fc:	2b06      	cmp	r3, #6
 807c9fe:	d808      	bhi.n	807ca12 <USBD_DFU_GetUsrStringDesc+0x2e>
  {
    USBD_GetString((uint8_t *)DfuInterface->pStrDesc, USBD_StrDesc, length);
 807ca00:	697b      	ldr	r3, [r7, #20]
 807ca02:	681b      	ldr	r3, [r3, #0]
 807ca04:	687a      	ldr	r2, [r7, #4]
 807ca06:	4905      	ldr	r1, [pc, #20]	; (807ca1c <USBD_DFU_GetUsrStringDesc+0x38>)
 807ca08:	4618      	mov	r0, r3
 807ca0a:	f001 fc40 	bl	807e28e <USBD_GetString>
    return USBD_StrDesc;
 807ca0e:	4b03      	ldr	r3, [pc, #12]	; (807ca1c <USBD_DFU_GetUsrStringDesc+0x38>)
 807ca10:	e000      	b.n	807ca14 <USBD_DFU_GetUsrStringDesc+0x30>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    return NULL;
 807ca12:	2300      	movs	r3, #0
  }
}
 807ca14:	4618      	mov	r0, r3
 807ca16:	3718      	adds	r7, #24
 807ca18:	46bd      	mov	sp, r7
 807ca1a:	bd80      	pop	{r7, pc}
 807ca1c:	2000011c 	.word	0x2000011c

0807ca20 <USBD_DFU_RegisterMedia>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_DFU_RegisterMedia(USBD_HandleTypeDef *pdev,
                               USBD_DFU_MediaTypeDef *fops)
{
 807ca20:	b480      	push	{r7}
 807ca22:	b083      	sub	sp, #12
 807ca24:	af00      	add	r7, sp, #0
 807ca26:	6078      	str	r0, [r7, #4]
 807ca28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 807ca2a:	683b      	ldr	r3, [r7, #0]
 807ca2c:	2b00      	cmp	r3, #0
 807ca2e:	d101      	bne.n	807ca34 <USBD_DFU_RegisterMedia+0x14>
  {
    return (uint8_t)USBD_FAIL;
 807ca30:	2303      	movs	r3, #3
 807ca32:	e004      	b.n	807ca3e <USBD_DFU_RegisterMedia+0x1e>
  }

  pdev->pUserData = fops;
 807ca34:	687b      	ldr	r3, [r7, #4]
 807ca36:	683a      	ldr	r2, [r7, #0]
 807ca38:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 807ca3c:	2300      	movs	r3, #0
}
 807ca3e:	4618      	mov	r0, r3
 807ca40:	370c      	adds	r7, #12
 807ca42:	46bd      	mov	sp, r7
 807ca44:	f85d 7b04 	ldr.w	r7, [sp], #4
 807ca48:	4770      	bx	lr
	...

0807ca4c <DFU_Detach>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure.
  * @retval None.
  */
static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807ca4c:	b580      	push	{r7, lr}
 807ca4e:	b084      	sub	sp, #16
 807ca50:	af00      	add	r7, sp, #0
 807ca52:	6078      	str	r0, [r7, #4]
 807ca54:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807ca56:	687b      	ldr	r3, [r7, #4]
 807ca58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807ca5c:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 807ca5e:	68fb      	ldr	r3, [r7, #12]
 807ca60:	2b00      	cmp	r3, #0
 807ca62:	d051      	beq.n	807cb08 <DFU_Detach+0xbc>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 807ca64:	68fb      	ldr	r3, [r7, #12]
 807ca66:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807ca6a:	2b02      	cmp	r3, #2
 807ca6c:	d013      	beq.n	807ca96 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 807ca6e:	68fb      	ldr	r3, [r7, #12]
 807ca70:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 807ca74:	2b03      	cmp	r3, #3
 807ca76:	d00e      	beq.n	807ca96 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 807ca78:	68fb      	ldr	r3, [r7, #12]
 807ca7a:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 807ca7e:	2b05      	cmp	r3, #5
 807ca80:	d009      	beq.n	807ca96 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 807ca82:	68fb      	ldr	r3, [r7, #12]
 807ca84:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 807ca88:	2b06      	cmp	r3, #6
 807ca8a:	d004      	beq.n	807ca96 <DFU_Detach+0x4a>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 807ca8c:	68fb      	ldr	r3, [r7, #12]
 807ca8e:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 807ca92:	2b09      	cmp	r3, #9
 807ca94:	d125      	bne.n	807cae2 <DFU_Detach+0x96>
  {
    /* Update the state machine */
    hdfu->dev_state = DFU_STATE_IDLE;
 807ca96:	68fb      	ldr	r3, [r7, #12]
 807ca98:	2202      	movs	r2, #2
 807ca9a:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 807ca9e:	68fb      	ldr	r3, [r7, #12]
 807caa0:	2200      	movs	r2, #0
 807caa2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    hdfu->dev_status[1] = 0U;
 807caa6:	68fb      	ldr	r3, [r7, #12]
 807caa8:	2200      	movs	r2, #0
 807caaa:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807caae:	68fb      	ldr	r3, [r7, #12]
 807cab0:	2200      	movs	r2, #0
 807cab2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 807cab6:	68fb      	ldr	r3, [r7, #12]
 807cab8:	2200      	movs	r2, #0
 807caba:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 807cabe:	68fb      	ldr	r3, [r7, #12]
 807cac0:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cac4:	68fb      	ldr	r3, [r7, #12]
 807cac6:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    hdfu->dev_status[5] = 0U; /*iString*/
 807caca:	68fb      	ldr	r3, [r7, #12]
 807cacc:	2200      	movs	r2, #0
 807cace:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
    hdfu->wblock_num = 0U;
 807cad2:	68fb      	ldr	r3, [r7, #12]
 807cad4:	2200      	movs	r2, #0
 807cad6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    hdfu->wlength = 0U;
 807cada:	68fb      	ldr	r3, [r7, #12]
 807cadc:	2200      	movs	r2, #0
 807cade:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  }

  /* Check the detach capability in the DFU functional descriptor */
  if (((USBD_DFU_CfgDesc[12U + (9U * USBD_DFU_MAX_ITF_NUM)]) & DFU_DETACH_MASK) != 0U)
 807cae2:	4b0b      	ldr	r3, [pc, #44]	; (807cb10 <DFU_Detach+0xc4>)
 807cae4:	7d5b      	ldrb	r3, [r3, #21]
 807cae6:	f003 0310 	and.w	r3, r3, #16
 807caea:	2b00      	cmp	r3, #0
 807caec:	d006      	beq.n	807cafc <DFU_Detach+0xb0>
  {
    /* Perform an Attach-Detach operation on USB bus */
    (void)USBD_Stop(pdev);
 807caee:	6878      	ldr	r0, [r7, #4]
 807caf0:	f000 fb7b 	bl	807d1ea <USBD_Stop>
    (void)USBD_Start(pdev);
 807caf4:	6878      	ldr	r0, [r7, #4]
 807caf6:	f000 fb6c 	bl	807d1d2 <USBD_Start>
 807cafa:	e006      	b.n	807cb0a <DFU_Detach+0xbe>
  }
  else
  {
    /* Wait for the period of time specified in Detach request */
    USBD_Delay((uint32_t)req->wValue);
 807cafc:	683b      	ldr	r3, [r7, #0]
 807cafe:	885b      	ldrh	r3, [r3, #2]
 807cb00:	4618      	mov	r0, r3
 807cb02:	f7fb feeb 	bl	80788dc <HAL_Delay>
 807cb06:	e000      	b.n	807cb0a <DFU_Detach+0xbe>
    return;
 807cb08:	bf00      	nop
  }
}
 807cb0a:	3710      	adds	r7, #16
 807cb0c:	46bd      	mov	sp, r7
 807cb0e:	bd80      	pop	{r7, pc}
 807cb10:	20000048 	.word	0x20000048

0807cb14 <DFU_Download>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure
  * @retval None
  */
static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807cb14:	b580      	push	{r7, lr}
 807cb16:	b084      	sub	sp, #16
 807cb18:	af00      	add	r7, sp, #0
 807cb1a:	6078      	str	r0, [r7, #4]
 807cb1c:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807cb1e:	687b      	ldr	r3, [r7, #4]
 807cb20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807cb24:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 807cb26:	68fb      	ldr	r3, [r7, #12]
 807cb28:	2b00      	cmp	r3, #0
 807cb2a:	d05b      	beq.n	807cbe4 <DFU_Download+0xd0>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 807cb2c:	683b      	ldr	r3, [r7, #0]
 807cb2e:	88db      	ldrh	r3, [r3, #6]
 807cb30:	2b00      	cmp	r3, #0
 807cb32:	d02d      	beq.n	807cb90 <DFU_Download+0x7c>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 807cb34:	68fb      	ldr	r3, [r7, #12]
 807cb36:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cb3a:	2b02      	cmp	r3, #2
 807cb3c:	d004      	beq.n	807cb48 <DFU_Download+0x34>
 807cb3e:	68fb      	ldr	r3, [r7, #12]
 807cb40:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cb44:	2b05      	cmp	r3, #5
 807cb46:	d11e      	bne.n	807cb86 <DFU_Download+0x72>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 807cb48:	683b      	ldr	r3, [r7, #0]
 807cb4a:	885b      	ldrh	r3, [r3, #2]
 807cb4c:	461a      	mov	r2, r3
 807cb4e:	68fb      	ldr	r3, [r7, #12]
 807cb50:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
      hdfu->wlength = req->wLength;
 807cb54:	683b      	ldr	r3, [r7, #0]
 807cb56:	88db      	ldrh	r3, [r3, #6]
 807cb58:	461a      	mov	r2, r3
 807cb5a:	68fb      	ldr	r3, [r7, #12]
 807cb5c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404

      /* Update the state machine */
      hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 807cb60:	68fb      	ldr	r3, [r7, #12]
 807cb62:	2203      	movs	r2, #3
 807cb64:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
      hdfu->dev_status[4] = hdfu->dev_state;
 807cb68:	68fb      	ldr	r3, [r7, #12]
 807cb6a:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cb6e:	68fb      	ldr	r3, [r7, #12]
 807cb70:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414

      /* Prepare the reception of the buffer over EP0 */
      (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8, hdfu->wlength);
 807cb74:	68f9      	ldr	r1, [r7, #12]
 807cb76:	68fb      	ldr	r3, [r7, #12]
 807cb78:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807cb7c:	461a      	mov	r2, r3
 807cb7e:	6878      	ldr	r0, [r7, #4]
 807cb80:	f001 fc11 	bl	807e3a6 <USBD_CtlPrepareRx>
 807cb84:	e02f      	b.n	807cbe6 <DFU_Download+0xd2>
    }
    /* Unsupported state */
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 807cb86:	6839      	ldr	r1, [r7, #0]
 807cb88:	6878      	ldr	r0, [r7, #4]
 807cb8a:	f001 fb6f 	bl	807e26c <USBD_CtlError>
 807cb8e:	e02a      	b.n	807cbe6 <DFU_Download+0xd2>
  }
  /* 0 Data DNLOAD request */
  else
  {
    /* End of DNLOAD operation*/
    if ((hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) || (hdfu->dev_state == DFU_STATE_IDLE))
 807cb90:	68fb      	ldr	r3, [r7, #12]
 807cb92:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cb96:	2b05      	cmp	r3, #5
 807cb98:	d004      	beq.n	807cba4 <DFU_Download+0x90>
 807cb9a:	68fb      	ldr	r3, [r7, #12]
 807cb9c:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cba0:	2b02      	cmp	r3, #2
 807cba2:	d11a      	bne.n	807cbda <DFU_Download+0xc6>
    {
      hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 807cba4:	68fb      	ldr	r3, [r7, #12]
 807cba6:	2201      	movs	r2, #1
 807cba8:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
      hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 807cbac:	68fb      	ldr	r3, [r7, #12]
 807cbae:	2206      	movs	r2, #6
 807cbb0:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
      hdfu->dev_status[1] = 0U;
 807cbb4:	68fb      	ldr	r3, [r7, #12]
 807cbb6:	2200      	movs	r2, #0
 807cbb8:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
      hdfu->dev_status[2] = 0U;
 807cbbc:	68fb      	ldr	r3, [r7, #12]
 807cbbe:	2200      	movs	r2, #0
 807cbc0:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
      hdfu->dev_status[3] = 0U;
 807cbc4:	68fb      	ldr	r3, [r7, #12]
 807cbc6:	2200      	movs	r2, #0
 807cbc8:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
      hdfu->dev_status[4] = hdfu->dev_state;
 807cbcc:	68fb      	ldr	r3, [r7, #12]
 807cbce:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cbd2:	68fb      	ldr	r3, [r7, #12]
 807cbd4:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 807cbd8:	e005      	b.n	807cbe6 <DFU_Download+0xd2>
    }
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 807cbda:	6839      	ldr	r1, [r7, #0]
 807cbdc:	6878      	ldr	r0, [r7, #4]
 807cbde:	f001 fb45 	bl	807e26c <USBD_CtlError>
 807cbe2:	e000      	b.n	807cbe6 <DFU_Download+0xd2>
    return;
 807cbe4:	bf00      	nop
    }
  }
}
 807cbe6:	3710      	adds	r7, #16
 807cbe8:	46bd      	mov	sp, r7
 807cbea:	bd80      	pop	{r7, pc}

0807cbec <DFU_Upload>:
  * @param  pdev: instance
  * @param  req: pointer to the request structure
  * @retval status
  */
static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807cbec:	b580      	push	{r7, lr}
 807cbee:	b086      	sub	sp, #24
 807cbf0:	af00      	add	r7, sp, #0
 807cbf2:	6078      	str	r0, [r7, #4]
 807cbf4:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807cbf6:	687b      	ldr	r3, [r7, #4]
 807cbf8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807cbfc:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 807cbfe:	687b      	ldr	r3, [r7, #4]
 807cc00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 807cc04:	613b      	str	r3, [r7, #16]
  uint8_t *phaddr;
  uint32_t addr;

  if (hdfu == NULL)
 807cc06:	697b      	ldr	r3, [r7, #20]
 807cc08:	2b00      	cmp	r3, #0
 807cc0a:	f000 80c4 	beq.w	807cd96 <DFU_Upload+0x1aa>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 807cc0e:	683b      	ldr	r3, [r7, #0]
 807cc10:	88db      	ldrh	r3, [r3, #6]
 807cc12:	2b00      	cmp	r3, #0
 807cc14:	f000 80a8 	beq.w	807cd68 <DFU_Upload+0x17c>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 807cc18:	697b      	ldr	r3, [r7, #20]
 807cc1a:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cc1e:	2b02      	cmp	r3, #2
 807cc20:	d005      	beq.n	807cc2e <DFU_Upload+0x42>
 807cc22:	697b      	ldr	r3, [r7, #20]
 807cc24:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cc28:	2b09      	cmp	r3, #9
 807cc2a:	f040 8090 	bne.w	807cd4e <DFU_Upload+0x162>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 807cc2e:	683b      	ldr	r3, [r7, #0]
 807cc30:	885b      	ldrh	r3, [r3, #2]
 807cc32:	461a      	mov	r2, r3
 807cc34:	697b      	ldr	r3, [r7, #20]
 807cc36:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
      hdfu->wlength = req->wLength;
 807cc3a:	683b      	ldr	r3, [r7, #0]
 807cc3c:	88db      	ldrh	r3, [r3, #6]
 807cc3e:	461a      	mov	r2, r3
 807cc40:	697b      	ldr	r3, [r7, #20]
 807cc42:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404

      /* DFU Get Command */
      if (hdfu->wblock_num == 0U)
 807cc46:	697b      	ldr	r3, [r7, #20]
 807cc48:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 807cc4c:	2b00      	cmp	r3, #0
 807cc4e:	d12c      	bne.n	807ccaa <DFU_Upload+0xbe>
      {
        /* Update the state machine */
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 807cc50:	697b      	ldr	r3, [r7, #20]
 807cc52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807cc56:	2b03      	cmp	r3, #3
 807cc58:	d901      	bls.n	807cc5e <DFU_Upload+0x72>
 807cc5a:	2202      	movs	r2, #2
 807cc5c:	e000      	b.n	807cc60 <DFU_Upload+0x74>
 807cc5e:	2209      	movs	r2, #9
 807cc60:	697b      	ldr	r3, [r7, #20]
 807cc62:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

        hdfu->dev_status[1] = 0U;
 807cc66:	697b      	ldr	r3, [r7, #20]
 807cc68:	2200      	movs	r2, #0
 807cc6a:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
        hdfu->dev_status[2] = 0U;
 807cc6e:	697b      	ldr	r3, [r7, #20]
 807cc70:	2200      	movs	r2, #0
 807cc72:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        hdfu->dev_status[3] = 0U;
 807cc76:	697b      	ldr	r3, [r7, #20]
 807cc78:	2200      	movs	r2, #0
 807cc7a:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 807cc7e:	697b      	ldr	r3, [r7, #20]
 807cc80:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cc84:	697b      	ldr	r3, [r7, #20]
 807cc86:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414

        /* Store the values of all supported commands */
        hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 807cc8a:	697b      	ldr	r3, [r7, #20]
 807cc8c:	2200      	movs	r2, #0
 807cc8e:	701a      	strb	r2, [r3, #0]
        hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 807cc90:	697b      	ldr	r3, [r7, #20]
 807cc92:	2221      	movs	r2, #33	; 0x21
 807cc94:	705a      	strb	r2, [r3, #1]
        hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 807cc96:	697b      	ldr	r3, [r7, #20]
 807cc98:	2241      	movs	r2, #65	; 0x41
 807cc9a:	709a      	strb	r2, [r3, #2]

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), 3U);
 807cc9c:	697b      	ldr	r3, [r7, #20]
 807cc9e:	2203      	movs	r2, #3
 807cca0:	4619      	mov	r1, r3
 807cca2:	6878      	ldr	r0, [r7, #4]
 807cca4:	f001 fb53 	bl	807e34e <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 807cca8:	e076      	b.n	807cd98 <DFU_Upload+0x1ac>
      }
      else if (hdfu->wblock_num > 1U)
 807ccaa:	697b      	ldr	r3, [r7, #20]
 807ccac:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 807ccb0:	2b01      	cmp	r3, #1
 807ccb2:	d931      	bls.n	807cd18 <DFU_Upload+0x12c>
      {
        hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 807ccb4:	697b      	ldr	r3, [r7, #20]
 807ccb6:	2209      	movs	r2, #9
 807ccb8:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

        hdfu->dev_status[1] = 0U;
 807ccbc:	697b      	ldr	r3, [r7, #20]
 807ccbe:	2200      	movs	r2, #0
 807ccc0:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
        hdfu->dev_status[2] = 0U;
 807ccc4:	697b      	ldr	r3, [r7, #20]
 807ccc6:	2200      	movs	r2, #0
 807ccc8:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        hdfu->dev_status[3] = 0U;
 807cccc:	697b      	ldr	r3, [r7, #20]
 807ccce:	2200      	movs	r2, #0
 807ccd0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 807ccd4:	697b      	ldr	r3, [r7, #20]
 807ccd6:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807ccda:	697b      	ldr	r3, [r7, #20]
 807ccdc:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414

        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 807cce0:	697b      	ldr	r3, [r7, #20]
 807cce2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 807cce6:	3b02      	subs	r3, #2
 807cce8:	029a      	lsls	r2, r3, #10
 807ccea:	697b      	ldr	r3, [r7, #20]
 807ccec:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 807ccf0:	4413      	add	r3, r2
 807ccf2:	60fb      	str	r3, [r7, #12]

        /* Return the physical address where data are stored */
        phaddr = DfuInterface->Read((uint8_t *)addr, hdfu->buffer.d8, hdfu->wlength);
 807ccf4:	693b      	ldr	r3, [r7, #16]
 807ccf6:	695b      	ldr	r3, [r3, #20]
 807ccf8:	68f8      	ldr	r0, [r7, #12]
 807ccfa:	6979      	ldr	r1, [r7, #20]
 807ccfc:	697a      	ldr	r2, [r7, #20]
 807ccfe:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 807cd02:	4798      	blx	r3
 807cd04:	60b8      	str	r0, [r7, #8]

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, phaddr, hdfu->wlength);
 807cd06:	697b      	ldr	r3, [r7, #20]
 807cd08:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807cd0c:	461a      	mov	r2, r3
 807cd0e:	68b9      	ldr	r1, [r7, #8]
 807cd10:	6878      	ldr	r0, [r7, #4]
 807cd12:	f001 fb1c 	bl	807e34e <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 807cd16:	e03f      	b.n	807cd98 <DFU_Upload+0x1ac>
      }
      else  /* unsupported hdfu->wblock_num */
      {
        hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 807cd18:	697b      	ldr	r3, [r7, #20]
 807cd1a:	220f      	movs	r2, #15
 807cd1c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

        hdfu->dev_status[1] = 0U;
 807cd20:	697b      	ldr	r3, [r7, #20]
 807cd22:	2200      	movs	r2, #0
 807cd24:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
        hdfu->dev_status[2] = 0U;
 807cd28:	697b      	ldr	r3, [r7, #20]
 807cd2a:	2200      	movs	r2, #0
 807cd2c:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        hdfu->dev_status[3] = 0U;
 807cd30:	697b      	ldr	r3, [r7, #20]
 807cd32:	2200      	movs	r2, #0
 807cd34:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 807cd38:	697b      	ldr	r3, [r7, #20]
 807cd3a:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cd3e:	697b      	ldr	r3, [r7, #20]
 807cd40:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414

        /* Call the error management function (command will be NAKed */
        USBD_CtlError(pdev, req);
 807cd44:	6839      	ldr	r1, [r7, #0]
 807cd46:	6878      	ldr	r0, [r7, #4]
 807cd48:	f001 fa90 	bl	807e26c <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 807cd4c:	e024      	b.n	807cd98 <DFU_Upload+0x1ac>
      }
    }
    /* Unsupported state */
    else
    {
      hdfu->wlength = 0U;
 807cd4e:	697b      	ldr	r3, [r7, #20]
 807cd50:	2200      	movs	r2, #0
 807cd52:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
      hdfu->wblock_num = 0U;
 807cd56:	697b      	ldr	r3, [r7, #20]
 807cd58:	2200      	movs	r2, #0
 807cd5a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 807cd5e:	6839      	ldr	r1, [r7, #0]
 807cd60:	6878      	ldr	r0, [r7, #4]
 807cd62:	f001 fa83 	bl	807e26c <USBD_CtlError>
 807cd66:	e017      	b.n	807cd98 <DFU_Upload+0x1ac>
    }
  }
  /* No Data setup request */
  else
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 807cd68:	697b      	ldr	r3, [r7, #20]
 807cd6a:	2202      	movs	r2, #2
 807cd6c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

    hdfu->dev_status[1] = 0U;
 807cd70:	697b      	ldr	r3, [r7, #20]
 807cd72:	2200      	movs	r2, #0
 807cd74:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807cd78:	697b      	ldr	r3, [r7, #20]
 807cd7a:	2200      	movs	r2, #0
 807cd7c:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U;
 807cd80:	697b      	ldr	r3, [r7, #20]
 807cd82:	2200      	movs	r2, #0
 807cd84:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 807cd88:	697b      	ldr	r3, [r7, #20]
 807cd8a:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cd8e:	697b      	ldr	r3, [r7, #20]
 807cd90:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 807cd94:	e000      	b.n	807cd98 <DFU_Upload+0x1ac>
    return;
 807cd96:	bf00      	nop
  }
}
 807cd98:	3718      	adds	r7, #24
 807cd9a:	46bd      	mov	sp, r7
 807cd9c:	bd80      	pop	{r7, pc}
	...

0807cda0 <DFU_GetStatus>:
  *         Handles the DFU GETSTATUS request.
  * @param  pdev: instance
  * @retval status
  */
static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
{
 807cda0:	b580      	push	{r7, lr}
 807cda2:	b084      	sub	sp, #16
 807cda4:	af00      	add	r7, sp, #0
 807cda6:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807cda8:	687b      	ldr	r3, [r7, #4]
 807cdaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807cdae:	60fb      	str	r3, [r7, #12]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData;
 807cdb0:	687b      	ldr	r3, [r7, #4]
 807cdb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 807cdb6:	60bb      	str	r3, [r7, #8]

  if (hdfu == NULL)
 807cdb8:	68fb      	ldr	r3, [r7, #12]
 807cdba:	2b00      	cmp	r3, #0
 807cdbc:	f000 80a0 	beq.w	807cf00 <DFU_GetStatus+0x160>
  {
    return;
  }

  switch (hdfu->dev_state)
 807cdc0:	68fb      	ldr	r3, [r7, #12]
 807cdc2:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cdc6:	2b03      	cmp	r3, #3
 807cdc8:	d002      	beq.n	807cdd0 <DFU_GetStatus+0x30>
 807cdca:	2b06      	cmp	r3, #6
 807cdcc:	d051      	beq.n	807ce72 <DFU_GetStatus+0xd2>
        }
      }
      break;

    default:
      break;
 807cdce:	e08e      	b.n	807ceee <DFU_GetStatus+0x14e>
      if (hdfu->wlength != 0U)
 807cdd0:	68fb      	ldr	r3, [r7, #12]
 807cdd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807cdd6:	2b00      	cmp	r3, #0
 807cdd8:	d034      	beq.n	807ce44 <DFU_GetStatus+0xa4>
        hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 807cdda:	68fb      	ldr	r3, [r7, #12]
 807cddc:	2204      	movs	r2, #4
 807cdde:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        hdfu->dev_status[1] = 0U;
 807cde2:	68fb      	ldr	r3, [r7, #12]
 807cde4:	2200      	movs	r2, #0
 807cde6:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
        hdfu->dev_status[2] = 0U;
 807cdea:	68fb      	ldr	r3, [r7, #12]
 807cdec:	2200      	movs	r2, #0
 807cdee:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        hdfu->dev_status[3] = 0U;
 807cdf2:	68fb      	ldr	r3, [r7, #12]
 807cdf4:	2200      	movs	r2, #0
 807cdf6:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 807cdfa:	68fb      	ldr	r3, [r7, #12]
 807cdfc:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807ce00:	68fb      	ldr	r3, [r7, #12]
 807ce02:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 807ce06:	68fb      	ldr	r3, [r7, #12]
 807ce08:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 807ce0c:	2b00      	cmp	r3, #0
 807ce0e:	d10e      	bne.n	807ce2e <DFU_GetStatus+0x8e>
 807ce10:	68fb      	ldr	r3, [r7, #12]
 807ce12:	781b      	ldrb	r3, [r3, #0]
 807ce14:	2b41      	cmp	r3, #65	; 0x41
 807ce16:	d10a      	bne.n	807ce2e <DFU_GetStatus+0x8e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu->dev_status);
 807ce18:	68bb      	ldr	r3, [r7, #8]
 807ce1a:	699b      	ldr	r3, [r3, #24]
 807ce1c:	68fa      	ldr	r2, [r7, #12]
 807ce1e:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
 807ce22:	68fa      	ldr	r2, [r7, #12]
 807ce24:	f502 6282 	add.w	r2, r2, #1040	; 0x410
 807ce28:	2100      	movs	r1, #0
 807ce2a:	4798      	blx	r3
      break;
 807ce2c:	e05f      	b.n	807ceee <DFU_GetStatus+0x14e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hdfu->dev_status);
 807ce2e:	68bb      	ldr	r3, [r7, #8]
 807ce30:	699b      	ldr	r3, [r3, #24]
 807ce32:	68fa      	ldr	r2, [r7, #12]
 807ce34:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
 807ce38:	68fa      	ldr	r2, [r7, #12]
 807ce3a:	f502 6282 	add.w	r2, r2, #1040	; 0x410
 807ce3e:	2101      	movs	r1, #1
 807ce40:	4798      	blx	r3
      break;
 807ce42:	e054      	b.n	807ceee <DFU_GetStatus+0x14e>
        hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 807ce44:	68fb      	ldr	r3, [r7, #12]
 807ce46:	2205      	movs	r2, #5
 807ce48:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        hdfu->dev_status[1] = 0U;
 807ce4c:	68fb      	ldr	r3, [r7, #12]
 807ce4e:	2200      	movs	r2, #0
 807ce50:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
        hdfu->dev_status[2] = 0U;
 807ce54:	68fb      	ldr	r3, [r7, #12]
 807ce56:	2200      	movs	r2, #0
 807ce58:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        hdfu->dev_status[3] = 0U;
 807ce5c:	68fb      	ldr	r3, [r7, #12]
 807ce5e:	2200      	movs	r2, #0
 807ce60:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 807ce64:	68fb      	ldr	r3, [r7, #12]
 807ce66:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807ce6a:	68fb      	ldr	r3, [r7, #12]
 807ce6c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
      break;
 807ce70:	e03d      	b.n	807ceee <DFU_GetStatus+0x14e>
      if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 807ce72:	68fb      	ldr	r3, [r7, #12]
 807ce74:	f893 3419 	ldrb.w	r3, [r3, #1049]	; 0x419
 807ce78:	2b01      	cmp	r3, #1
 807ce7a:	d116      	bne.n	807ceaa <DFU_GetStatus+0x10a>
        hdfu->dev_state = DFU_STATE_MANIFEST;
 807ce7c:	68fb      	ldr	r3, [r7, #12]
 807ce7e:	2207      	movs	r2, #7
 807ce80:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
        hdfu->dev_status[1] = 1U;             /*bwPollTimeout = 1ms*/
 807ce84:	68fb      	ldr	r3, [r7, #12]
 807ce86:	2201      	movs	r2, #1
 807ce88:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
        hdfu->dev_status[2] = 0U;
 807ce8c:	68fb      	ldr	r3, [r7, #12]
 807ce8e:	2200      	movs	r2, #0
 807ce90:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        hdfu->dev_status[3] = 0U;
 807ce94:	68fb      	ldr	r3, [r7, #12]
 807ce96:	2200      	movs	r2, #0
 807ce98:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
        hdfu->dev_status[4] = hdfu->dev_state;
 807ce9c:	68fb      	ldr	r3, [r7, #12]
 807ce9e:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cea2:	68fb      	ldr	r3, [r7, #12]
 807cea4:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
      break;
 807cea8:	e020      	b.n	807ceec <DFU_GetStatus+0x14c>
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 807ceaa:	68fb      	ldr	r3, [r7, #12]
 807ceac:	f893 3419 	ldrb.w	r3, [r3, #1049]	; 0x419
 807ceb0:	2b00      	cmp	r3, #0
 807ceb2:	d11b      	bne.n	807ceec <DFU_GetStatus+0x14c>
            (((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U) != 0U))
 807ceb4:	4b14      	ldr	r3, [pc, #80]	; (807cf08 <DFU_GetStatus+0x168>)
 807ceb6:	7d1b      	ldrb	r3, [r3, #20]
 807ceb8:	f003 0304 	and.w	r3, r3, #4
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 807cebc:	2b00      	cmp	r3, #0
 807cebe:	d015      	beq.n	807ceec <DFU_GetStatus+0x14c>
          hdfu->dev_state = DFU_STATE_IDLE;
 807cec0:	68fb      	ldr	r3, [r7, #12]
 807cec2:	2202      	movs	r2, #2
 807cec4:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
          hdfu->dev_status[1] = 0U;
 807cec8:	68fb      	ldr	r3, [r7, #12]
 807ceca:	2200      	movs	r2, #0
 807cecc:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
          hdfu->dev_status[2] = 0U;
 807ced0:	68fb      	ldr	r3, [r7, #12]
 807ced2:	2200      	movs	r2, #0
 807ced4:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
          hdfu->dev_status[3] = 0U;
 807ced8:	68fb      	ldr	r3, [r7, #12]
 807ceda:	2200      	movs	r2, #0
 807cedc:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
          hdfu->dev_status[4] = hdfu->dev_state;
 807cee0:	68fb      	ldr	r3, [r7, #12]
 807cee2:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cee6:	68fb      	ldr	r3, [r7, #12]
 807cee8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
      break;
 807ceec:	bf00      	nop
  }

  /* Send the status data over EP0 */
  (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 807ceee:	68fb      	ldr	r3, [r7, #12]
 807cef0:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 807cef4:	2206      	movs	r2, #6
 807cef6:	4619      	mov	r1, r3
 807cef8:	6878      	ldr	r0, [r7, #4]
 807cefa:	f001 fa28 	bl	807e34e <USBD_CtlSendData>
 807cefe:	e000      	b.n	807cf02 <DFU_GetStatus+0x162>
    return;
 807cf00:	bf00      	nop
}
 807cf02:	3710      	adds	r7, #16
 807cf04:	46bd      	mov	sp, r7
 807cf06:	bd80      	pop	{r7, pc}
 807cf08:	20000048 	.word	0x20000048

0807cf0c <DFU_ClearStatus>:
  *         Handles the DFU CLRSTATUS request.
  * @param  pdev: device instance
  * @retval status
  */
static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
{
 807cf0c:	b480      	push	{r7}
 807cf0e:	b085      	sub	sp, #20
 807cf10:	af00      	add	r7, sp, #0
 807cf12:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807cf14:	687b      	ldr	r3, [r7, #4]
 807cf16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807cf1a:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 807cf1c:	68fb      	ldr	r3, [r7, #12]
 807cf1e:	2b00      	cmp	r3, #0
 807cf20:	d042      	beq.n	807cfa8 <DFU_ClearStatus+0x9c>
  {
    return;
  }

  if (hdfu->dev_state == DFU_STATE_ERROR)
 807cf22:	68fb      	ldr	r3, [r7, #12]
 807cf24:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807cf28:	2b0a      	cmp	r3, #10
 807cf2a:	d11e      	bne.n	807cf6a <DFU_ClearStatus+0x5e>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 807cf2c:	68fb      	ldr	r3, [r7, #12]
 807cf2e:	2202      	movs	r2, #2
 807cf30:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    hdfu->dev_status[0] = DFU_ERROR_NONE; /* bStatus */
 807cf34:	68fb      	ldr	r3, [r7, #12]
 807cf36:	2200      	movs	r2, #0
 807cf38:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    hdfu->dev_status[1] = 0U;
 807cf3c:	68fb      	ldr	r3, [r7, #12]
 807cf3e:	2200      	movs	r2, #0
 807cf40:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807cf44:	68fb      	ldr	r3, [r7, #12]
 807cf46:	2200      	movs	r2, #0
 807cf48:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 807cf4c:	68fb      	ldr	r3, [r7, #12]
 807cf4e:	2200      	movs	r2, #0
 807cf50:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 807cf54:	68fb      	ldr	r3, [r7, #12]
 807cf56:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cf5a:	68fb      	ldr	r3, [r7, #12]
 807cf5c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    hdfu->dev_status[5] = 0U; /* iString */
 807cf60:	68fb      	ldr	r3, [r7, #12]
 807cf62:	2200      	movs	r2, #0
 807cf64:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
 807cf68:	e01f      	b.n	807cfaa <DFU_ClearStatus+0x9e>
  }
  else
  {
    /* State Error */
    hdfu->dev_state = DFU_STATE_ERROR;
 807cf6a:	68fb      	ldr	r3, [r7, #12]
 807cf6c:	220a      	movs	r2, #10
 807cf6e:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    hdfu->dev_status[0] = DFU_ERROR_UNKNOWN; /* bStatus */
 807cf72:	68fb      	ldr	r3, [r7, #12]
 807cf74:	220e      	movs	r2, #14
 807cf76:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    hdfu->dev_status[1] = 0U;
 807cf7a:	68fb      	ldr	r3, [r7, #12]
 807cf7c:	2200      	movs	r2, #0
 807cf7e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807cf82:	68fb      	ldr	r3, [r7, #12]
 807cf84:	2200      	movs	r2, #0
 807cf86:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 807cf8a:	68fb      	ldr	r3, [r7, #12]
 807cf8c:	2200      	movs	r2, #0
 807cf8e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 807cf92:	68fb      	ldr	r3, [r7, #12]
 807cf94:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807cf98:	68fb      	ldr	r3, [r7, #12]
 807cf9a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    hdfu->dev_status[5] = 0U; /* iString */
 807cf9e:	68fb      	ldr	r3, [r7, #12]
 807cfa0:	2200      	movs	r2, #0
 807cfa2:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
 807cfa6:	e000      	b.n	807cfaa <DFU_ClearStatus+0x9e>
    return;
 807cfa8:	bf00      	nop
  }
}
 807cfaa:	3714      	adds	r7, #20
 807cfac:	46bd      	mov	sp, r7
 807cfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 807cfb2:	4770      	bx	lr

0807cfb4 <DFU_GetState>:
  *         Handles the DFU GETSTATE request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_GetState(USBD_HandleTypeDef *pdev)
{
 807cfb4:	b580      	push	{r7, lr}
 807cfb6:	b084      	sub	sp, #16
 807cfb8:	af00      	add	r7, sp, #0
 807cfba:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807cfbc:	687b      	ldr	r3, [r7, #4]
 807cfbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807cfc2:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 807cfc4:	68fb      	ldr	r3, [r7, #12]
 807cfc6:	2b00      	cmp	r3, #0
 807cfc8:	d008      	beq.n	807cfdc <DFU_GetState+0x28>
  {
    return;
  }

  /* Return the current state of the DFU interface */
  (void)USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
 807cfca:	68fb      	ldr	r3, [r7, #12]
 807cfcc:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 807cfd0:	2201      	movs	r2, #1
 807cfd2:	4619      	mov	r1, r3
 807cfd4:	6878      	ldr	r0, [r7, #4]
 807cfd6:	f001 f9ba 	bl	807e34e <USBD_CtlSendData>
 807cfda:	e000      	b.n	807cfde <DFU_GetState+0x2a>
    return;
 807cfdc:	bf00      	nop
}
 807cfde:	3710      	adds	r7, #16
 807cfe0:	46bd      	mov	sp, r7
 807cfe2:	bd80      	pop	{r7, pc}

0807cfe4 <DFU_Abort>:
  *         Handles the DFU ABORT request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Abort(USBD_HandleTypeDef *pdev)
{
 807cfe4:	b480      	push	{r7}
 807cfe6:	b085      	sub	sp, #20
 807cfe8:	af00      	add	r7, sp, #0
 807cfea:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807cfec:	687b      	ldr	r3, [r7, #4]
 807cfee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807cff2:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 807cff4:	68fb      	ldr	r3, [r7, #12]
 807cff6:	2b00      	cmp	r3, #0
 807cff8:	d03f      	beq.n	807d07a <DFU_Abort+0x96>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 807cffa:	68fb      	ldr	r3, [r7, #12]
 807cffc:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 807d000:	2b02      	cmp	r3, #2
 807d002:	d013      	beq.n	807d02c <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 807d004:	68fb      	ldr	r3, [r7, #12]
 807d006:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 807d00a:	2b03      	cmp	r3, #3
 807d00c:	d00e      	beq.n	807d02c <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 807d00e:	68fb      	ldr	r3, [r7, #12]
 807d010:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 807d014:	2b05      	cmp	r3, #5
 807d016:	d009      	beq.n	807d02c <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 807d018:	68fb      	ldr	r3, [r7, #12]
 807d01a:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 807d01e:	2b06      	cmp	r3, #6
 807d020:	d004      	beq.n	807d02c <DFU_Abort+0x48>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 807d022:	68fb      	ldr	r3, [r7, #12]
 807d024:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 807d028:	2b09      	cmp	r3, #9
 807d02a:	d127      	bne.n	807d07c <DFU_Abort+0x98>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 807d02c:	68fb      	ldr	r3, [r7, #12]
 807d02e:	2202      	movs	r2, #2
 807d030:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 807d034:	68fb      	ldr	r3, [r7, #12]
 807d036:	2200      	movs	r2, #0
 807d038:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    hdfu->dev_status[1] = 0U;
 807d03c:	68fb      	ldr	r3, [r7, #12]
 807d03e:	2200      	movs	r2, #0
 807d040:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807d044:	68fb      	ldr	r3, [r7, #12]
 807d046:	2200      	movs	r2, #0
 807d048:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 807d04c:	68fb      	ldr	r3, [r7, #12]
 807d04e:	2200      	movs	r2, #0
 807d050:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 807d054:	68fb      	ldr	r3, [r7, #12]
 807d056:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807d05a:	68fb      	ldr	r3, [r7, #12]
 807d05c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    hdfu->dev_status[5] = 0U; /* iString */
 807d060:	68fb      	ldr	r3, [r7, #12]
 807d062:	2200      	movs	r2, #0
 807d064:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
    hdfu->wblock_num = 0U;
 807d068:	68fb      	ldr	r3, [r7, #12]
 807d06a:	2200      	movs	r2, #0
 807d06c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    hdfu->wlength = 0U;
 807d070:	68fb      	ldr	r3, [r7, #12]
 807d072:	2200      	movs	r2, #0
 807d074:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 807d078:	e000      	b.n	807d07c <DFU_Abort+0x98>
    return;
 807d07a:	bf00      	nop
  }
}
 807d07c:	3714      	adds	r7, #20
 807d07e:	46bd      	mov	sp, r7
 807d080:	f85d 7b04 	ldr.w	r7, [sp], #4
 807d084:	4770      	bx	lr
	...

0807d088 <DFU_Leave>:
  *         and resets device to jump to user loaded code).
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Leave(USBD_HandleTypeDef *pdev)
{
 807d088:	b580      	push	{r7, lr}
 807d08a:	b084      	sub	sp, #16
 807d08c:	af00      	add	r7, sp, #0
 807d08e:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassData;
 807d090:	687b      	ldr	r3, [r7, #4]
 807d092:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807d096:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 807d098:	68fb      	ldr	r3, [r7, #12]
 807d09a:	2b00      	cmp	r3, #0
 807d09c:	d03b      	beq.n	807d116 <DFU_Leave+0x8e>
  {
    return;
  }

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 807d09e:	68fb      	ldr	r3, [r7, #12]
 807d0a0:	2200      	movs	r2, #0
 807d0a2:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419

  if (((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U) != 0U)
 807d0a6:	4b1e      	ldr	r3, [pc, #120]	; (807d120 <DFU_Leave+0x98>)
 807d0a8:	7d1b      	ldrb	r3, [r3, #20]
 807d0aa:	f003 0304 	and.w	r3, r3, #4
 807d0ae:	2b00      	cmp	r3, #0
 807d0b0:	d016      	beq.n	807d0e0 <DFU_Leave+0x58>
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 807d0b2:	68fb      	ldr	r3, [r7, #12]
 807d0b4:	2206      	movs	r2, #6
 807d0b6:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

    hdfu->dev_status[1] = 0U;
 807d0ba:	68fb      	ldr	r3, [r7, #12]
 807d0bc:	2200      	movs	r2, #0
 807d0be:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807d0c2:	68fb      	ldr	r3, [r7, #12]
 807d0c4:	2200      	movs	r2, #0
 807d0c6:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U;
 807d0ca:	68fb      	ldr	r3, [r7, #12]
 807d0cc:	2200      	movs	r2, #0
 807d0ce:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 807d0d2:	68fb      	ldr	r3, [r7, #12]
 807d0d4:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807d0d8:	68fb      	ldr	r3, [r7, #12]
 807d0da:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    return;
 807d0de:	e01b      	b.n	807d118 <DFU_Leave+0x90>
  }
  else
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 807d0e0:	68fb      	ldr	r3, [r7, #12]
 807d0e2:	2208      	movs	r2, #8
 807d0e4:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

    hdfu->dev_status[1] = 0U;
 807d0e8:	68fb      	ldr	r3, [r7, #12]
 807d0ea:	2200      	movs	r2, #0
 807d0ec:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    hdfu->dev_status[2] = 0U;
 807d0f0:	68fb      	ldr	r3, [r7, #12]
 807d0f2:	2200      	movs	r2, #0
 807d0f4:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    hdfu->dev_status[3] = 0U;
 807d0f8:	68fb      	ldr	r3, [r7, #12]
 807d0fa:	2200      	movs	r2, #0
 807d0fc:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    hdfu->dev_status[4] = hdfu->dev_state;
 807d100:	68fb      	ldr	r3, [r7, #12]
 807d102:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 807d106:	68fb      	ldr	r3, [r7, #12]
 807d108:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414

    /* Disconnect the USB device */
    (void)USBD_Stop(pdev);
 807d10c:	6878      	ldr	r0, [r7, #4]
 807d10e:	f000 f86c 	bl	807d1ea <USBD_Stop>

    /* Generate system reset to allow jumping to the user code */
    NVIC_SystemReset();
 807d112:	f7ff f9b3 	bl	807c47c <__NVIC_SystemReset>
    return;
 807d116:	bf00      	nop

    /* The next instructions will not be reached (system reset) */
  }
}
 807d118:	3710      	adds	r7, #16
 807d11a:	46bd      	mov	sp, r7
 807d11c:	bd80      	pop	{r7, pc}
 807d11e:	bf00      	nop
 807d120:	20000048 	.word	0x20000048

0807d124 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 807d124:	b580      	push	{r7, lr}
 807d126:	b086      	sub	sp, #24
 807d128:	af00      	add	r7, sp, #0
 807d12a:	60f8      	str	r0, [r7, #12]
 807d12c:	60b9      	str	r1, [r7, #8]
 807d12e:	4613      	mov	r3, r2
 807d130:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 807d132:	68fb      	ldr	r3, [r7, #12]
 807d134:	2b00      	cmp	r3, #0
 807d136:	d101      	bne.n	807d13c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 807d138:	2303      	movs	r3, #3
 807d13a:	e01f      	b.n	807d17c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 807d13c:	68fb      	ldr	r3, [r7, #12]
 807d13e:	2200      	movs	r2, #0
 807d140:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 807d144:	68fb      	ldr	r3, [r7, #12]
 807d146:	2200      	movs	r2, #0
 807d148:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 807d14c:	68fb      	ldr	r3, [r7, #12]
 807d14e:	2200      	movs	r2, #0
 807d150:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 807d154:	68bb      	ldr	r3, [r7, #8]
 807d156:	2b00      	cmp	r3, #0
 807d158:	d003      	beq.n	807d162 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 807d15a:	68fb      	ldr	r3, [r7, #12]
 807d15c:	68ba      	ldr	r2, [r7, #8]
 807d15e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 807d162:	68fb      	ldr	r3, [r7, #12]
 807d164:	2201      	movs	r2, #1
 807d166:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 807d16a:	68fb      	ldr	r3, [r7, #12]
 807d16c:	79fa      	ldrb	r2, [r7, #7]
 807d16e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 807d170:	68f8      	ldr	r0, [r7, #12]
 807d172:	f001 fd2b 	bl	807ebcc <USBD_LL_Init>
 807d176:	4603      	mov	r3, r0
 807d178:	75fb      	strb	r3, [r7, #23]

  return ret;
 807d17a:	7dfb      	ldrb	r3, [r7, #23]
}
 807d17c:	4618      	mov	r0, r3
 807d17e:	3718      	adds	r7, #24
 807d180:	46bd      	mov	sp, r7
 807d182:	bd80      	pop	{r7, pc}

0807d184 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 807d184:	b580      	push	{r7, lr}
 807d186:	b084      	sub	sp, #16
 807d188:	af00      	add	r7, sp, #0
 807d18a:	6078      	str	r0, [r7, #4]
 807d18c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 807d18e:	2300      	movs	r3, #0
 807d190:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 807d192:	683b      	ldr	r3, [r7, #0]
 807d194:	2b00      	cmp	r3, #0
 807d196:	d101      	bne.n	807d19c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 807d198:	2303      	movs	r3, #3
 807d19a:	e016      	b.n	807d1ca <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 807d19c:	687b      	ldr	r3, [r7, #4]
 807d19e:	683a      	ldr	r2, [r7, #0]
 807d1a0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 807d1a4:	687b      	ldr	r3, [r7, #4]
 807d1a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d1aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807d1ac:	2b00      	cmp	r3, #0
 807d1ae:	d00b      	beq.n	807d1c8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 807d1b0:	687b      	ldr	r3, [r7, #4]
 807d1b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807d1b8:	f107 020e 	add.w	r2, r7, #14
 807d1bc:	4610      	mov	r0, r2
 807d1be:	4798      	blx	r3
 807d1c0:	4602      	mov	r2, r0
 807d1c2:	687b      	ldr	r3, [r7, #4]
 807d1c4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 807d1c8:	2300      	movs	r3, #0
}
 807d1ca:	4618      	mov	r0, r3
 807d1cc:	3710      	adds	r7, #16
 807d1ce:	46bd      	mov	sp, r7
 807d1d0:	bd80      	pop	{r7, pc}

0807d1d2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 807d1d2:	b580      	push	{r7, lr}
 807d1d4:	b082      	sub	sp, #8
 807d1d6:	af00      	add	r7, sp, #0
 807d1d8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 807d1da:	6878      	ldr	r0, [r7, #4]
 807d1dc:	f001 fd42 	bl	807ec64 <USBD_LL_Start>
 807d1e0:	4603      	mov	r3, r0
}
 807d1e2:	4618      	mov	r0, r3
 807d1e4:	3708      	adds	r7, #8
 807d1e6:	46bd      	mov	sp, r7
 807d1e8:	bd80      	pop	{r7, pc}

0807d1ea <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 807d1ea:	b580      	push	{r7, lr}
 807d1ec:	b082      	sub	sp, #8
 807d1ee:	af00      	add	r7, sp, #0
 807d1f0:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 807d1f2:	6878      	ldr	r0, [r7, #4]
 807d1f4:	f001 fd51 	bl	807ec9a <USBD_LL_Stop>

  /* Free Class Resources */
  if (pdev->pClass != NULL)
 807d1f8:	687b      	ldr	r3, [r7, #4]
 807d1fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d1fe:	2b00      	cmp	r3, #0
 807d200:	d009      	beq.n	807d216 <USBD_Stop+0x2c>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 807d202:	687b      	ldr	r3, [r7, #4]
 807d204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d208:	685b      	ldr	r3, [r3, #4]
 807d20a:	687a      	ldr	r2, [r7, #4]
 807d20c:	6852      	ldr	r2, [r2, #4]
 807d20e:	b2d2      	uxtb	r2, r2
 807d210:	4611      	mov	r1, r2
 807d212:	6878      	ldr	r0, [r7, #4]
 807d214:	4798      	blx	r3
  }

  return USBD_OK;
 807d216:	2300      	movs	r3, #0
}
 807d218:	4618      	mov	r0, r3
 807d21a:	3708      	adds	r7, #8
 807d21c:	46bd      	mov	sp, r7
 807d21e:	bd80      	pop	{r7, pc}

0807d220 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 807d220:	b480      	push	{r7}
 807d222:	b083      	sub	sp, #12
 807d224:	af00      	add	r7, sp, #0
 807d226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 807d228:	2300      	movs	r3, #0
}
 807d22a:	4618      	mov	r0, r3
 807d22c:	370c      	adds	r7, #12
 807d22e:	46bd      	mov	sp, r7
 807d230:	f85d 7b04 	ldr.w	r7, [sp], #4
 807d234:	4770      	bx	lr

0807d236 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 807d236:	b580      	push	{r7, lr}
 807d238:	b084      	sub	sp, #16
 807d23a:	af00      	add	r7, sp, #0
 807d23c:	6078      	str	r0, [r7, #4]
 807d23e:	460b      	mov	r3, r1
 807d240:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 807d242:	2303      	movs	r3, #3
 807d244:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 807d246:	687b      	ldr	r3, [r7, #4]
 807d248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d24c:	2b00      	cmp	r3, #0
 807d24e:	d009      	beq.n	807d264 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 807d250:	687b      	ldr	r3, [r7, #4]
 807d252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d256:	681b      	ldr	r3, [r3, #0]
 807d258:	78fa      	ldrb	r2, [r7, #3]
 807d25a:	4611      	mov	r1, r2
 807d25c:	6878      	ldr	r0, [r7, #4]
 807d25e:	4798      	blx	r3
 807d260:	4603      	mov	r3, r0
 807d262:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 807d264:	7bfb      	ldrb	r3, [r7, #15]
}
 807d266:	4618      	mov	r0, r3
 807d268:	3710      	adds	r7, #16
 807d26a:	46bd      	mov	sp, r7
 807d26c:	bd80      	pop	{r7, pc}

0807d26e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 807d26e:	b580      	push	{r7, lr}
 807d270:	b082      	sub	sp, #8
 807d272:	af00      	add	r7, sp, #0
 807d274:	6078      	str	r0, [r7, #4]
 807d276:	460b      	mov	r3, r1
 807d278:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 807d27a:	687b      	ldr	r3, [r7, #4]
 807d27c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d280:	2b00      	cmp	r3, #0
 807d282:	d007      	beq.n	807d294 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 807d284:	687b      	ldr	r3, [r7, #4]
 807d286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d28a:	685b      	ldr	r3, [r3, #4]
 807d28c:	78fa      	ldrb	r2, [r7, #3]
 807d28e:	4611      	mov	r1, r2
 807d290:	6878      	ldr	r0, [r7, #4]
 807d292:	4798      	blx	r3
  }

  return USBD_OK;
 807d294:	2300      	movs	r3, #0
}
 807d296:	4618      	mov	r0, r3
 807d298:	3708      	adds	r7, #8
 807d29a:	46bd      	mov	sp, r7
 807d29c:	bd80      	pop	{r7, pc}

0807d29e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 807d29e:	b580      	push	{r7, lr}
 807d2a0:	b084      	sub	sp, #16
 807d2a2:	af00      	add	r7, sp, #0
 807d2a4:	6078      	str	r0, [r7, #4]
 807d2a6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 807d2a8:	687b      	ldr	r3, [r7, #4]
 807d2aa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 807d2ae:	6839      	ldr	r1, [r7, #0]
 807d2b0:	4618      	mov	r0, r3
 807d2b2:	f000 ffa1 	bl	807e1f8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 807d2b6:	687b      	ldr	r3, [r7, #4]
 807d2b8:	2201      	movs	r2, #1
 807d2ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 807d2be:	687b      	ldr	r3, [r7, #4]
 807d2c0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 807d2c4:	461a      	mov	r2, r3
 807d2c6:	687b      	ldr	r3, [r7, #4]
 807d2c8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 807d2cc:	687b      	ldr	r3, [r7, #4]
 807d2ce:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 807d2d2:	f003 031f 	and.w	r3, r3, #31
 807d2d6:	2b02      	cmp	r3, #2
 807d2d8:	d01a      	beq.n	807d310 <USBD_LL_SetupStage+0x72>
 807d2da:	2b02      	cmp	r3, #2
 807d2dc:	d822      	bhi.n	807d324 <USBD_LL_SetupStage+0x86>
 807d2de:	2b00      	cmp	r3, #0
 807d2e0:	d002      	beq.n	807d2e8 <USBD_LL_SetupStage+0x4a>
 807d2e2:	2b01      	cmp	r3, #1
 807d2e4:	d00a      	beq.n	807d2fc <USBD_LL_SetupStage+0x5e>
 807d2e6:	e01d      	b.n	807d324 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 807d2e8:	687b      	ldr	r3, [r7, #4]
 807d2ea:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 807d2ee:	4619      	mov	r1, r3
 807d2f0:	6878      	ldr	r0, [r7, #4]
 807d2f2:	f000 fa61 	bl	807d7b8 <USBD_StdDevReq>
 807d2f6:	4603      	mov	r3, r0
 807d2f8:	73fb      	strb	r3, [r7, #15]
      break;
 807d2fa:	e020      	b.n	807d33e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 807d2fc:	687b      	ldr	r3, [r7, #4]
 807d2fe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 807d302:	4619      	mov	r1, r3
 807d304:	6878      	ldr	r0, [r7, #4]
 807d306:	f000 fac5 	bl	807d894 <USBD_StdItfReq>
 807d30a:	4603      	mov	r3, r0
 807d30c:	73fb      	strb	r3, [r7, #15]
      break;
 807d30e:	e016      	b.n	807d33e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 807d310:	687b      	ldr	r3, [r7, #4]
 807d312:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 807d316:	4619      	mov	r1, r3
 807d318:	6878      	ldr	r0, [r7, #4]
 807d31a:	f000 fb04 	bl	807d926 <USBD_StdEPReq>
 807d31e:	4603      	mov	r3, r0
 807d320:	73fb      	strb	r3, [r7, #15]
      break;
 807d322:	e00c      	b.n	807d33e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 807d324:	687b      	ldr	r3, [r7, #4]
 807d326:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 807d32a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 807d32e:	b2db      	uxtb	r3, r3
 807d330:	4619      	mov	r1, r3
 807d332:	6878      	ldr	r0, [r7, #4]
 807d334:	f001 fcf2 	bl	807ed1c <USBD_LL_StallEP>
 807d338:	4603      	mov	r3, r0
 807d33a:	73fb      	strb	r3, [r7, #15]
      break;
 807d33c:	bf00      	nop
  }

  return ret;
 807d33e:	7bfb      	ldrb	r3, [r7, #15]
}
 807d340:	4618      	mov	r0, r3
 807d342:	3710      	adds	r7, #16
 807d344:	46bd      	mov	sp, r7
 807d346:	bd80      	pop	{r7, pc}

0807d348 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 807d348:	b580      	push	{r7, lr}
 807d34a:	b086      	sub	sp, #24
 807d34c:	af00      	add	r7, sp, #0
 807d34e:	60f8      	str	r0, [r7, #12]
 807d350:	460b      	mov	r3, r1
 807d352:	607a      	str	r2, [r7, #4]
 807d354:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 807d356:	7afb      	ldrb	r3, [r7, #11]
 807d358:	2b00      	cmp	r3, #0
 807d35a:	d138      	bne.n	807d3ce <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 807d35c:	68fb      	ldr	r3, [r7, #12]
 807d35e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 807d362:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 807d364:	68fb      	ldr	r3, [r7, #12]
 807d366:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 807d36a:	2b03      	cmp	r3, #3
 807d36c:	d14a      	bne.n	807d404 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 807d36e:	693b      	ldr	r3, [r7, #16]
 807d370:	689a      	ldr	r2, [r3, #8]
 807d372:	693b      	ldr	r3, [r7, #16]
 807d374:	68db      	ldr	r3, [r3, #12]
 807d376:	429a      	cmp	r2, r3
 807d378:	d913      	bls.n	807d3a2 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 807d37a:	693b      	ldr	r3, [r7, #16]
 807d37c:	689a      	ldr	r2, [r3, #8]
 807d37e:	693b      	ldr	r3, [r7, #16]
 807d380:	68db      	ldr	r3, [r3, #12]
 807d382:	1ad2      	subs	r2, r2, r3
 807d384:	693b      	ldr	r3, [r7, #16]
 807d386:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 807d388:	693b      	ldr	r3, [r7, #16]
 807d38a:	68da      	ldr	r2, [r3, #12]
 807d38c:	693b      	ldr	r3, [r7, #16]
 807d38e:	689b      	ldr	r3, [r3, #8]
 807d390:	4293      	cmp	r3, r2
 807d392:	bf28      	it	cs
 807d394:	4613      	movcs	r3, r2
 807d396:	461a      	mov	r2, r3
 807d398:	6879      	ldr	r1, [r7, #4]
 807d39a:	68f8      	ldr	r0, [r7, #12]
 807d39c:	f001 f820 	bl	807e3e0 <USBD_CtlContinueRx>
 807d3a0:	e030      	b.n	807d404 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807d3a2:	68fb      	ldr	r3, [r7, #12]
 807d3a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d3a8:	b2db      	uxtb	r3, r3
 807d3aa:	2b03      	cmp	r3, #3
 807d3ac:	d10b      	bne.n	807d3c6 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 807d3ae:	68fb      	ldr	r3, [r7, #12]
 807d3b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d3b4:	691b      	ldr	r3, [r3, #16]
 807d3b6:	2b00      	cmp	r3, #0
 807d3b8:	d005      	beq.n	807d3c6 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 807d3ba:	68fb      	ldr	r3, [r7, #12]
 807d3bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d3c0:	691b      	ldr	r3, [r3, #16]
 807d3c2:	68f8      	ldr	r0, [r7, #12]
 807d3c4:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 807d3c6:	68f8      	ldr	r0, [r7, #12]
 807d3c8:	f001 f81b 	bl	807e402 <USBD_CtlSendStatus>
 807d3cc:	e01a      	b.n	807d404 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807d3ce:	68fb      	ldr	r3, [r7, #12]
 807d3d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d3d4:	b2db      	uxtb	r3, r3
 807d3d6:	2b03      	cmp	r3, #3
 807d3d8:	d114      	bne.n	807d404 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 807d3da:	68fb      	ldr	r3, [r7, #12]
 807d3dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d3e0:	699b      	ldr	r3, [r3, #24]
 807d3e2:	2b00      	cmp	r3, #0
 807d3e4:	d00e      	beq.n	807d404 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 807d3e6:	68fb      	ldr	r3, [r7, #12]
 807d3e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d3ec:	699b      	ldr	r3, [r3, #24]
 807d3ee:	7afa      	ldrb	r2, [r7, #11]
 807d3f0:	4611      	mov	r1, r2
 807d3f2:	68f8      	ldr	r0, [r7, #12]
 807d3f4:	4798      	blx	r3
 807d3f6:	4603      	mov	r3, r0
 807d3f8:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 807d3fa:	7dfb      	ldrb	r3, [r7, #23]
 807d3fc:	2b00      	cmp	r3, #0
 807d3fe:	d001      	beq.n	807d404 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 807d400:	7dfb      	ldrb	r3, [r7, #23]
 807d402:	e000      	b.n	807d406 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 807d404:	2300      	movs	r3, #0
}
 807d406:	4618      	mov	r0, r3
 807d408:	3718      	adds	r7, #24
 807d40a:	46bd      	mov	sp, r7
 807d40c:	bd80      	pop	{r7, pc}

0807d40e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 807d40e:	b580      	push	{r7, lr}
 807d410:	b086      	sub	sp, #24
 807d412:	af00      	add	r7, sp, #0
 807d414:	60f8      	str	r0, [r7, #12]
 807d416:	460b      	mov	r3, r1
 807d418:	607a      	str	r2, [r7, #4]
 807d41a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 807d41c:	7afb      	ldrb	r3, [r7, #11]
 807d41e:	2b00      	cmp	r3, #0
 807d420:	d16b      	bne.n	807d4fa <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 807d422:	68fb      	ldr	r3, [r7, #12]
 807d424:	3314      	adds	r3, #20
 807d426:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 807d428:	68fb      	ldr	r3, [r7, #12]
 807d42a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 807d42e:	2b02      	cmp	r3, #2
 807d430:	d156      	bne.n	807d4e0 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 807d432:	693b      	ldr	r3, [r7, #16]
 807d434:	689a      	ldr	r2, [r3, #8]
 807d436:	693b      	ldr	r3, [r7, #16]
 807d438:	68db      	ldr	r3, [r3, #12]
 807d43a:	429a      	cmp	r2, r3
 807d43c:	d914      	bls.n	807d468 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 807d43e:	693b      	ldr	r3, [r7, #16]
 807d440:	689a      	ldr	r2, [r3, #8]
 807d442:	693b      	ldr	r3, [r7, #16]
 807d444:	68db      	ldr	r3, [r3, #12]
 807d446:	1ad2      	subs	r2, r2, r3
 807d448:	693b      	ldr	r3, [r7, #16]
 807d44a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 807d44c:	693b      	ldr	r3, [r7, #16]
 807d44e:	689b      	ldr	r3, [r3, #8]
 807d450:	461a      	mov	r2, r3
 807d452:	6879      	ldr	r1, [r7, #4]
 807d454:	68f8      	ldr	r0, [r7, #12]
 807d456:	f000 ff95 	bl	807e384 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 807d45a:	2300      	movs	r3, #0
 807d45c:	2200      	movs	r2, #0
 807d45e:	2100      	movs	r1, #0
 807d460:	68f8      	ldr	r0, [r7, #12]
 807d462:	f001 fd05 	bl	807ee70 <USBD_LL_PrepareReceive>
 807d466:	e03b      	b.n	807d4e0 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 807d468:	693b      	ldr	r3, [r7, #16]
 807d46a:	68da      	ldr	r2, [r3, #12]
 807d46c:	693b      	ldr	r3, [r7, #16]
 807d46e:	689b      	ldr	r3, [r3, #8]
 807d470:	429a      	cmp	r2, r3
 807d472:	d11c      	bne.n	807d4ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 807d474:	693b      	ldr	r3, [r7, #16]
 807d476:	685a      	ldr	r2, [r3, #4]
 807d478:	693b      	ldr	r3, [r7, #16]
 807d47a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 807d47c:	429a      	cmp	r2, r3
 807d47e:	d316      	bcc.n	807d4ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 807d480:	693b      	ldr	r3, [r7, #16]
 807d482:	685a      	ldr	r2, [r3, #4]
 807d484:	68fb      	ldr	r3, [r7, #12]
 807d486:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 807d48a:	429a      	cmp	r2, r3
 807d48c:	d20f      	bcs.n	807d4ae <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 807d48e:	2200      	movs	r2, #0
 807d490:	2100      	movs	r1, #0
 807d492:	68f8      	ldr	r0, [r7, #12]
 807d494:	f000 ff76 	bl	807e384 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 807d498:	68fb      	ldr	r3, [r7, #12]
 807d49a:	2200      	movs	r2, #0
 807d49c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 807d4a0:	2300      	movs	r3, #0
 807d4a2:	2200      	movs	r2, #0
 807d4a4:	2100      	movs	r1, #0
 807d4a6:	68f8      	ldr	r0, [r7, #12]
 807d4a8:	f001 fce2 	bl	807ee70 <USBD_LL_PrepareReceive>
 807d4ac:	e018      	b.n	807d4e0 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807d4ae:	68fb      	ldr	r3, [r7, #12]
 807d4b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d4b4:	b2db      	uxtb	r3, r3
 807d4b6:	2b03      	cmp	r3, #3
 807d4b8:	d10b      	bne.n	807d4d2 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 807d4ba:	68fb      	ldr	r3, [r7, #12]
 807d4bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d4c0:	68db      	ldr	r3, [r3, #12]
 807d4c2:	2b00      	cmp	r3, #0
 807d4c4:	d005      	beq.n	807d4d2 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 807d4c6:	68fb      	ldr	r3, [r7, #12]
 807d4c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d4cc:	68db      	ldr	r3, [r3, #12]
 807d4ce:	68f8      	ldr	r0, [r7, #12]
 807d4d0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 807d4d2:	2180      	movs	r1, #128	; 0x80
 807d4d4:	68f8      	ldr	r0, [r7, #12]
 807d4d6:	f001 fc21 	bl	807ed1c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 807d4da:	68f8      	ldr	r0, [r7, #12]
 807d4dc:	f000 ffa4 	bl	807e428 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 807d4e0:	68fb      	ldr	r3, [r7, #12]
 807d4e2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 807d4e6:	2b01      	cmp	r3, #1
 807d4e8:	d122      	bne.n	807d530 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 807d4ea:	68f8      	ldr	r0, [r7, #12]
 807d4ec:	f7ff fe98 	bl	807d220 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 807d4f0:	68fb      	ldr	r3, [r7, #12]
 807d4f2:	2200      	movs	r2, #0
 807d4f4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 807d4f8:	e01a      	b.n	807d530 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807d4fa:	68fb      	ldr	r3, [r7, #12]
 807d4fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d500:	b2db      	uxtb	r3, r3
 807d502:	2b03      	cmp	r3, #3
 807d504:	d114      	bne.n	807d530 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 807d506:	68fb      	ldr	r3, [r7, #12]
 807d508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d50c:	695b      	ldr	r3, [r3, #20]
 807d50e:	2b00      	cmp	r3, #0
 807d510:	d00e      	beq.n	807d530 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 807d512:	68fb      	ldr	r3, [r7, #12]
 807d514:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d518:	695b      	ldr	r3, [r3, #20]
 807d51a:	7afa      	ldrb	r2, [r7, #11]
 807d51c:	4611      	mov	r1, r2
 807d51e:	68f8      	ldr	r0, [r7, #12]
 807d520:	4798      	blx	r3
 807d522:	4603      	mov	r3, r0
 807d524:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 807d526:	7dfb      	ldrb	r3, [r7, #23]
 807d528:	2b00      	cmp	r3, #0
 807d52a:	d001      	beq.n	807d530 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 807d52c:	7dfb      	ldrb	r3, [r7, #23]
 807d52e:	e000      	b.n	807d532 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 807d530:	2300      	movs	r3, #0
}
 807d532:	4618      	mov	r0, r3
 807d534:	3718      	adds	r7, #24
 807d536:	46bd      	mov	sp, r7
 807d538:	bd80      	pop	{r7, pc}

0807d53a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 807d53a:	b580      	push	{r7, lr}
 807d53c:	b082      	sub	sp, #8
 807d53e:	af00      	add	r7, sp, #0
 807d540:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 807d542:	687b      	ldr	r3, [r7, #4]
 807d544:	2201      	movs	r2, #1
 807d546:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 807d54a:	687b      	ldr	r3, [r7, #4]
 807d54c:	2200      	movs	r2, #0
 807d54e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 807d552:	687b      	ldr	r3, [r7, #4]
 807d554:	2200      	movs	r2, #0
 807d556:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 807d558:	687b      	ldr	r3, [r7, #4]
 807d55a:	2200      	movs	r2, #0
 807d55c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 807d560:	687b      	ldr	r3, [r7, #4]
 807d562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d566:	2b00      	cmp	r3, #0
 807d568:	d101      	bne.n	807d56e <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 807d56a:	2303      	movs	r3, #3
 807d56c:	e02f      	b.n	807d5ce <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 807d56e:	687b      	ldr	r3, [r7, #4]
 807d570:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 807d574:	2b00      	cmp	r3, #0
 807d576:	d00f      	beq.n	807d598 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 807d578:	687b      	ldr	r3, [r7, #4]
 807d57a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d57e:	685b      	ldr	r3, [r3, #4]
 807d580:	2b00      	cmp	r3, #0
 807d582:	d009      	beq.n	807d598 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 807d584:	687b      	ldr	r3, [r7, #4]
 807d586:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d58a:	685b      	ldr	r3, [r3, #4]
 807d58c:	687a      	ldr	r2, [r7, #4]
 807d58e:	6852      	ldr	r2, [r2, #4]
 807d590:	b2d2      	uxtb	r2, r2
 807d592:	4611      	mov	r1, r2
 807d594:	6878      	ldr	r0, [r7, #4]
 807d596:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 807d598:	2340      	movs	r3, #64	; 0x40
 807d59a:	2200      	movs	r2, #0
 807d59c:	2100      	movs	r1, #0
 807d59e:	6878      	ldr	r0, [r7, #4]
 807d5a0:	f001 fb96 	bl	807ecd0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 807d5a4:	687b      	ldr	r3, [r7, #4]
 807d5a6:	2201      	movs	r2, #1
 807d5a8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 807d5ac:	687b      	ldr	r3, [r7, #4]
 807d5ae:	2240      	movs	r2, #64	; 0x40
 807d5b0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 807d5b4:	2340      	movs	r3, #64	; 0x40
 807d5b6:	2200      	movs	r2, #0
 807d5b8:	2180      	movs	r1, #128	; 0x80
 807d5ba:	6878      	ldr	r0, [r7, #4]
 807d5bc:	f001 fb88 	bl	807ecd0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 807d5c0:	687b      	ldr	r3, [r7, #4]
 807d5c2:	2201      	movs	r2, #1
 807d5c4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 807d5c6:	687b      	ldr	r3, [r7, #4]
 807d5c8:	2240      	movs	r2, #64	; 0x40
 807d5ca:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 807d5cc:	2300      	movs	r3, #0
}
 807d5ce:	4618      	mov	r0, r3
 807d5d0:	3708      	adds	r7, #8
 807d5d2:	46bd      	mov	sp, r7
 807d5d4:	bd80      	pop	{r7, pc}

0807d5d6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 807d5d6:	b480      	push	{r7}
 807d5d8:	b083      	sub	sp, #12
 807d5da:	af00      	add	r7, sp, #0
 807d5dc:	6078      	str	r0, [r7, #4]
 807d5de:	460b      	mov	r3, r1
 807d5e0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 807d5e2:	687b      	ldr	r3, [r7, #4]
 807d5e4:	78fa      	ldrb	r2, [r7, #3]
 807d5e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 807d5e8:	2300      	movs	r3, #0
}
 807d5ea:	4618      	mov	r0, r3
 807d5ec:	370c      	adds	r7, #12
 807d5ee:	46bd      	mov	sp, r7
 807d5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 807d5f4:	4770      	bx	lr

0807d5f6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 807d5f6:	b480      	push	{r7}
 807d5f8:	b083      	sub	sp, #12
 807d5fa:	af00      	add	r7, sp, #0
 807d5fc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 807d5fe:	687b      	ldr	r3, [r7, #4]
 807d600:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d604:	b2da      	uxtb	r2, r3
 807d606:	687b      	ldr	r3, [r7, #4]
 807d608:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 807d60c:	687b      	ldr	r3, [r7, #4]
 807d60e:	2204      	movs	r2, #4
 807d610:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 807d614:	2300      	movs	r3, #0
}
 807d616:	4618      	mov	r0, r3
 807d618:	370c      	adds	r7, #12
 807d61a:	46bd      	mov	sp, r7
 807d61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 807d620:	4770      	bx	lr

0807d622 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 807d622:	b480      	push	{r7}
 807d624:	b083      	sub	sp, #12
 807d626:	af00      	add	r7, sp, #0
 807d628:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 807d62a:	687b      	ldr	r3, [r7, #4]
 807d62c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d630:	b2db      	uxtb	r3, r3
 807d632:	2b04      	cmp	r3, #4
 807d634:	d106      	bne.n	807d644 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 807d636:	687b      	ldr	r3, [r7, #4]
 807d638:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 807d63c:	b2da      	uxtb	r2, r3
 807d63e:	687b      	ldr	r3, [r7, #4]
 807d640:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 807d644:	2300      	movs	r3, #0
}
 807d646:	4618      	mov	r0, r3
 807d648:	370c      	adds	r7, #12
 807d64a:	46bd      	mov	sp, r7
 807d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 807d650:	4770      	bx	lr

0807d652 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 807d652:	b580      	push	{r7, lr}
 807d654:	b082      	sub	sp, #8
 807d656:	af00      	add	r7, sp, #0
 807d658:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 807d65a:	687b      	ldr	r3, [r7, #4]
 807d65c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d660:	2b00      	cmp	r3, #0
 807d662:	d101      	bne.n	807d668 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 807d664:	2303      	movs	r3, #3
 807d666:	e012      	b.n	807d68e <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807d668:	687b      	ldr	r3, [r7, #4]
 807d66a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d66e:	b2db      	uxtb	r3, r3
 807d670:	2b03      	cmp	r3, #3
 807d672:	d10b      	bne.n	807d68c <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 807d674:	687b      	ldr	r3, [r7, #4]
 807d676:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d67a:	69db      	ldr	r3, [r3, #28]
 807d67c:	2b00      	cmp	r3, #0
 807d67e:	d005      	beq.n	807d68c <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 807d680:	687b      	ldr	r3, [r7, #4]
 807d682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d686:	69db      	ldr	r3, [r3, #28]
 807d688:	6878      	ldr	r0, [r7, #4]
 807d68a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 807d68c:	2300      	movs	r3, #0
}
 807d68e:	4618      	mov	r0, r3
 807d690:	3708      	adds	r7, #8
 807d692:	46bd      	mov	sp, r7
 807d694:	bd80      	pop	{r7, pc}

0807d696 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 807d696:	b580      	push	{r7, lr}
 807d698:	b082      	sub	sp, #8
 807d69a:	af00      	add	r7, sp, #0
 807d69c:	6078      	str	r0, [r7, #4]
 807d69e:	460b      	mov	r3, r1
 807d6a0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 807d6a2:	687b      	ldr	r3, [r7, #4]
 807d6a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d6a8:	2b00      	cmp	r3, #0
 807d6aa:	d101      	bne.n	807d6b0 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 807d6ac:	2303      	movs	r3, #3
 807d6ae:	e014      	b.n	807d6da <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807d6b0:	687b      	ldr	r3, [r7, #4]
 807d6b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d6b6:	b2db      	uxtb	r3, r3
 807d6b8:	2b03      	cmp	r3, #3
 807d6ba:	d10d      	bne.n	807d6d8 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 807d6bc:	687b      	ldr	r3, [r7, #4]
 807d6be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d6c2:	6a1b      	ldr	r3, [r3, #32]
 807d6c4:	2b00      	cmp	r3, #0
 807d6c6:	d007      	beq.n	807d6d8 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 807d6c8:	687b      	ldr	r3, [r7, #4]
 807d6ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d6ce:	6a1b      	ldr	r3, [r3, #32]
 807d6d0:	78fa      	ldrb	r2, [r7, #3]
 807d6d2:	4611      	mov	r1, r2
 807d6d4:	6878      	ldr	r0, [r7, #4]
 807d6d6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 807d6d8:	2300      	movs	r3, #0
}
 807d6da:	4618      	mov	r0, r3
 807d6dc:	3708      	adds	r7, #8
 807d6de:	46bd      	mov	sp, r7
 807d6e0:	bd80      	pop	{r7, pc}

0807d6e2 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 807d6e2:	b580      	push	{r7, lr}
 807d6e4:	b082      	sub	sp, #8
 807d6e6:	af00      	add	r7, sp, #0
 807d6e8:	6078      	str	r0, [r7, #4]
 807d6ea:	460b      	mov	r3, r1
 807d6ec:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 807d6ee:	687b      	ldr	r3, [r7, #4]
 807d6f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d6f4:	2b00      	cmp	r3, #0
 807d6f6:	d101      	bne.n	807d6fc <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 807d6f8:	2303      	movs	r3, #3
 807d6fa:	e014      	b.n	807d726 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807d6fc:	687b      	ldr	r3, [r7, #4]
 807d6fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d702:	b2db      	uxtb	r3, r3
 807d704:	2b03      	cmp	r3, #3
 807d706:	d10d      	bne.n	807d724 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 807d708:	687b      	ldr	r3, [r7, #4]
 807d70a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d70e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 807d710:	2b00      	cmp	r3, #0
 807d712:	d007      	beq.n	807d724 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 807d714:	687b      	ldr	r3, [r7, #4]
 807d716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d71a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 807d71c:	78fa      	ldrb	r2, [r7, #3]
 807d71e:	4611      	mov	r1, r2
 807d720:	6878      	ldr	r0, [r7, #4]
 807d722:	4798      	blx	r3
    }
  }

  return USBD_OK;
 807d724:	2300      	movs	r3, #0
}
 807d726:	4618      	mov	r0, r3
 807d728:	3708      	adds	r7, #8
 807d72a:	46bd      	mov	sp, r7
 807d72c:	bd80      	pop	{r7, pc}

0807d72e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 807d72e:	b480      	push	{r7}
 807d730:	b083      	sub	sp, #12
 807d732:	af00      	add	r7, sp, #0
 807d734:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 807d736:	2300      	movs	r3, #0
}
 807d738:	4618      	mov	r0, r3
 807d73a:	370c      	adds	r7, #12
 807d73c:	46bd      	mov	sp, r7
 807d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 807d742:	4770      	bx	lr

0807d744 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 807d744:	b580      	push	{r7, lr}
 807d746:	b082      	sub	sp, #8
 807d748:	af00      	add	r7, sp, #0
 807d74a:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 807d74c:	687b      	ldr	r3, [r7, #4]
 807d74e:	2201      	movs	r2, #1
 807d750:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 807d754:	687b      	ldr	r3, [r7, #4]
 807d756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d75a:	2b00      	cmp	r3, #0
 807d75c:	d009      	beq.n	807d772 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 807d75e:	687b      	ldr	r3, [r7, #4]
 807d760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d764:	685b      	ldr	r3, [r3, #4]
 807d766:	687a      	ldr	r2, [r7, #4]
 807d768:	6852      	ldr	r2, [r2, #4]
 807d76a:	b2d2      	uxtb	r2, r2
 807d76c:	4611      	mov	r1, r2
 807d76e:	6878      	ldr	r0, [r7, #4]
 807d770:	4798      	blx	r3
  }

  return USBD_OK;
 807d772:	2300      	movs	r3, #0
}
 807d774:	4618      	mov	r0, r3
 807d776:	3708      	adds	r7, #8
 807d778:	46bd      	mov	sp, r7
 807d77a:	bd80      	pop	{r7, pc}

0807d77c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 807d77c:	b480      	push	{r7}
 807d77e:	b087      	sub	sp, #28
 807d780:	af00      	add	r7, sp, #0
 807d782:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 807d784:	687b      	ldr	r3, [r7, #4]
 807d786:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 807d788:	697b      	ldr	r3, [r7, #20]
 807d78a:	781b      	ldrb	r3, [r3, #0]
 807d78c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 807d78e:	697b      	ldr	r3, [r7, #20]
 807d790:	3301      	adds	r3, #1
 807d792:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 807d794:	697b      	ldr	r3, [r7, #20]
 807d796:	781b      	ldrb	r3, [r3, #0]
 807d798:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 807d79a:	8a3b      	ldrh	r3, [r7, #16]
 807d79c:	021b      	lsls	r3, r3, #8
 807d79e:	b21a      	sxth	r2, r3
 807d7a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 807d7a4:	4313      	orrs	r3, r2
 807d7a6:	b21b      	sxth	r3, r3
 807d7a8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 807d7aa:	89fb      	ldrh	r3, [r7, #14]
}
 807d7ac:	4618      	mov	r0, r3
 807d7ae:	371c      	adds	r7, #28
 807d7b0:	46bd      	mov	sp, r7
 807d7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 807d7b6:	4770      	bx	lr

0807d7b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807d7b8:	b580      	push	{r7, lr}
 807d7ba:	b084      	sub	sp, #16
 807d7bc:	af00      	add	r7, sp, #0
 807d7be:	6078      	str	r0, [r7, #4]
 807d7c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 807d7c2:	2300      	movs	r3, #0
 807d7c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 807d7c6:	683b      	ldr	r3, [r7, #0]
 807d7c8:	781b      	ldrb	r3, [r3, #0]
 807d7ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 807d7ce:	2b40      	cmp	r3, #64	; 0x40
 807d7d0:	d005      	beq.n	807d7de <USBD_StdDevReq+0x26>
 807d7d2:	2b40      	cmp	r3, #64	; 0x40
 807d7d4:	d853      	bhi.n	807d87e <USBD_StdDevReq+0xc6>
 807d7d6:	2b00      	cmp	r3, #0
 807d7d8:	d00b      	beq.n	807d7f2 <USBD_StdDevReq+0x3a>
 807d7da:	2b20      	cmp	r3, #32
 807d7dc:	d14f      	bne.n	807d87e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 807d7de:	687b      	ldr	r3, [r7, #4]
 807d7e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d7e4:	689b      	ldr	r3, [r3, #8]
 807d7e6:	6839      	ldr	r1, [r7, #0]
 807d7e8:	6878      	ldr	r0, [r7, #4]
 807d7ea:	4798      	blx	r3
 807d7ec:	4603      	mov	r3, r0
 807d7ee:	73fb      	strb	r3, [r7, #15]
      break;
 807d7f0:	e04a      	b.n	807d888 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 807d7f2:	683b      	ldr	r3, [r7, #0]
 807d7f4:	785b      	ldrb	r3, [r3, #1]
 807d7f6:	2b09      	cmp	r3, #9
 807d7f8:	d83b      	bhi.n	807d872 <USBD_StdDevReq+0xba>
 807d7fa:	a201      	add	r2, pc, #4	; (adr r2, 807d800 <USBD_StdDevReq+0x48>)
 807d7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 807d800:	0807d855 	.word	0x0807d855
 807d804:	0807d869 	.word	0x0807d869
 807d808:	0807d873 	.word	0x0807d873
 807d80c:	0807d85f 	.word	0x0807d85f
 807d810:	0807d873 	.word	0x0807d873
 807d814:	0807d833 	.word	0x0807d833
 807d818:	0807d829 	.word	0x0807d829
 807d81c:	0807d873 	.word	0x0807d873
 807d820:	0807d84b 	.word	0x0807d84b
 807d824:	0807d83d 	.word	0x0807d83d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 807d828:	6839      	ldr	r1, [r7, #0]
 807d82a:	6878      	ldr	r0, [r7, #4]
 807d82c:	f000 f9de 	bl	807dbec <USBD_GetDescriptor>
          break;
 807d830:	e024      	b.n	807d87c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 807d832:	6839      	ldr	r1, [r7, #0]
 807d834:	6878      	ldr	r0, [r7, #4]
 807d836:	f000 fb55 	bl	807dee4 <USBD_SetAddress>
          break;
 807d83a:	e01f      	b.n	807d87c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 807d83c:	6839      	ldr	r1, [r7, #0]
 807d83e:	6878      	ldr	r0, [r7, #4]
 807d840:	f000 fb94 	bl	807df6c <USBD_SetConfig>
 807d844:	4603      	mov	r3, r0
 807d846:	73fb      	strb	r3, [r7, #15]
          break;
 807d848:	e018      	b.n	807d87c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 807d84a:	6839      	ldr	r1, [r7, #0]
 807d84c:	6878      	ldr	r0, [r7, #4]
 807d84e:	f000 fc33 	bl	807e0b8 <USBD_GetConfig>
          break;
 807d852:	e013      	b.n	807d87c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 807d854:	6839      	ldr	r1, [r7, #0]
 807d856:	6878      	ldr	r0, [r7, #4]
 807d858:	f000 fc64 	bl	807e124 <USBD_GetStatus>
          break;
 807d85c:	e00e      	b.n	807d87c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 807d85e:	6839      	ldr	r1, [r7, #0]
 807d860:	6878      	ldr	r0, [r7, #4]
 807d862:	f000 fc93 	bl	807e18c <USBD_SetFeature>
          break;
 807d866:	e009      	b.n	807d87c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 807d868:	6839      	ldr	r1, [r7, #0]
 807d86a:	6878      	ldr	r0, [r7, #4]
 807d86c:	f000 fca2 	bl	807e1b4 <USBD_ClrFeature>
          break;
 807d870:	e004      	b.n	807d87c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 807d872:	6839      	ldr	r1, [r7, #0]
 807d874:	6878      	ldr	r0, [r7, #4]
 807d876:	f000 fcf9 	bl	807e26c <USBD_CtlError>
          break;
 807d87a:	bf00      	nop
      }
      break;
 807d87c:	e004      	b.n	807d888 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 807d87e:	6839      	ldr	r1, [r7, #0]
 807d880:	6878      	ldr	r0, [r7, #4]
 807d882:	f000 fcf3 	bl	807e26c <USBD_CtlError>
      break;
 807d886:	bf00      	nop
  }

  return ret;
 807d888:	7bfb      	ldrb	r3, [r7, #15]
}
 807d88a:	4618      	mov	r0, r3
 807d88c:	3710      	adds	r7, #16
 807d88e:	46bd      	mov	sp, r7
 807d890:	bd80      	pop	{r7, pc}
 807d892:	bf00      	nop

0807d894 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807d894:	b580      	push	{r7, lr}
 807d896:	b084      	sub	sp, #16
 807d898:	af00      	add	r7, sp, #0
 807d89a:	6078      	str	r0, [r7, #4]
 807d89c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 807d89e:	2300      	movs	r3, #0
 807d8a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 807d8a2:	683b      	ldr	r3, [r7, #0]
 807d8a4:	781b      	ldrb	r3, [r3, #0]
 807d8a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 807d8aa:	2b40      	cmp	r3, #64	; 0x40
 807d8ac:	d005      	beq.n	807d8ba <USBD_StdItfReq+0x26>
 807d8ae:	2b40      	cmp	r3, #64	; 0x40
 807d8b0:	d82f      	bhi.n	807d912 <USBD_StdItfReq+0x7e>
 807d8b2:	2b00      	cmp	r3, #0
 807d8b4:	d001      	beq.n	807d8ba <USBD_StdItfReq+0x26>
 807d8b6:	2b20      	cmp	r3, #32
 807d8b8:	d12b      	bne.n	807d912 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 807d8ba:	687b      	ldr	r3, [r7, #4]
 807d8bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d8c0:	b2db      	uxtb	r3, r3
 807d8c2:	3b01      	subs	r3, #1
 807d8c4:	2b02      	cmp	r3, #2
 807d8c6:	d81d      	bhi.n	807d904 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 807d8c8:	683b      	ldr	r3, [r7, #0]
 807d8ca:	889b      	ldrh	r3, [r3, #4]
 807d8cc:	b2db      	uxtb	r3, r3
 807d8ce:	2b01      	cmp	r3, #1
 807d8d0:	d813      	bhi.n	807d8fa <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 807d8d2:	687b      	ldr	r3, [r7, #4]
 807d8d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d8d8:	689b      	ldr	r3, [r3, #8]
 807d8da:	6839      	ldr	r1, [r7, #0]
 807d8dc:	6878      	ldr	r0, [r7, #4]
 807d8de:	4798      	blx	r3
 807d8e0:	4603      	mov	r3, r0
 807d8e2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 807d8e4:	683b      	ldr	r3, [r7, #0]
 807d8e6:	88db      	ldrh	r3, [r3, #6]
 807d8e8:	2b00      	cmp	r3, #0
 807d8ea:	d110      	bne.n	807d90e <USBD_StdItfReq+0x7a>
 807d8ec:	7bfb      	ldrb	r3, [r7, #15]
 807d8ee:	2b00      	cmp	r3, #0
 807d8f0:	d10d      	bne.n	807d90e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 807d8f2:	6878      	ldr	r0, [r7, #4]
 807d8f4:	f000 fd85 	bl	807e402 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 807d8f8:	e009      	b.n	807d90e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 807d8fa:	6839      	ldr	r1, [r7, #0]
 807d8fc:	6878      	ldr	r0, [r7, #4]
 807d8fe:	f000 fcb5 	bl	807e26c <USBD_CtlError>
          break;
 807d902:	e004      	b.n	807d90e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 807d904:	6839      	ldr	r1, [r7, #0]
 807d906:	6878      	ldr	r0, [r7, #4]
 807d908:	f000 fcb0 	bl	807e26c <USBD_CtlError>
          break;
 807d90c:	e000      	b.n	807d910 <USBD_StdItfReq+0x7c>
          break;
 807d90e:	bf00      	nop
      }
      break;
 807d910:	e004      	b.n	807d91c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 807d912:	6839      	ldr	r1, [r7, #0]
 807d914:	6878      	ldr	r0, [r7, #4]
 807d916:	f000 fca9 	bl	807e26c <USBD_CtlError>
      break;
 807d91a:	bf00      	nop
  }

  return ret;
 807d91c:	7bfb      	ldrb	r3, [r7, #15]
}
 807d91e:	4618      	mov	r0, r3
 807d920:	3710      	adds	r7, #16
 807d922:	46bd      	mov	sp, r7
 807d924:	bd80      	pop	{r7, pc}

0807d926 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807d926:	b580      	push	{r7, lr}
 807d928:	b084      	sub	sp, #16
 807d92a:	af00      	add	r7, sp, #0
 807d92c:	6078      	str	r0, [r7, #4]
 807d92e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 807d930:	2300      	movs	r3, #0
 807d932:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 807d934:	683b      	ldr	r3, [r7, #0]
 807d936:	889b      	ldrh	r3, [r3, #4]
 807d938:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 807d93a:	683b      	ldr	r3, [r7, #0]
 807d93c:	781b      	ldrb	r3, [r3, #0]
 807d93e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 807d942:	2b40      	cmp	r3, #64	; 0x40
 807d944:	d007      	beq.n	807d956 <USBD_StdEPReq+0x30>
 807d946:	2b40      	cmp	r3, #64	; 0x40
 807d948:	f200 8145 	bhi.w	807dbd6 <USBD_StdEPReq+0x2b0>
 807d94c:	2b00      	cmp	r3, #0
 807d94e:	d00c      	beq.n	807d96a <USBD_StdEPReq+0x44>
 807d950:	2b20      	cmp	r3, #32
 807d952:	f040 8140 	bne.w	807dbd6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 807d956:	687b      	ldr	r3, [r7, #4]
 807d958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807d95c:	689b      	ldr	r3, [r3, #8]
 807d95e:	6839      	ldr	r1, [r7, #0]
 807d960:	6878      	ldr	r0, [r7, #4]
 807d962:	4798      	blx	r3
 807d964:	4603      	mov	r3, r0
 807d966:	73fb      	strb	r3, [r7, #15]
      break;
 807d968:	e13a      	b.n	807dbe0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 807d96a:	683b      	ldr	r3, [r7, #0]
 807d96c:	785b      	ldrb	r3, [r3, #1]
 807d96e:	2b03      	cmp	r3, #3
 807d970:	d007      	beq.n	807d982 <USBD_StdEPReq+0x5c>
 807d972:	2b03      	cmp	r3, #3
 807d974:	f300 8129 	bgt.w	807dbca <USBD_StdEPReq+0x2a4>
 807d978:	2b00      	cmp	r3, #0
 807d97a:	d07f      	beq.n	807da7c <USBD_StdEPReq+0x156>
 807d97c:	2b01      	cmp	r3, #1
 807d97e:	d03c      	beq.n	807d9fa <USBD_StdEPReq+0xd4>
 807d980:	e123      	b.n	807dbca <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 807d982:	687b      	ldr	r3, [r7, #4]
 807d984:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807d988:	b2db      	uxtb	r3, r3
 807d98a:	2b02      	cmp	r3, #2
 807d98c:	d002      	beq.n	807d994 <USBD_StdEPReq+0x6e>
 807d98e:	2b03      	cmp	r3, #3
 807d990:	d016      	beq.n	807d9c0 <USBD_StdEPReq+0x9a>
 807d992:	e02c      	b.n	807d9ee <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 807d994:	7bbb      	ldrb	r3, [r7, #14]
 807d996:	2b00      	cmp	r3, #0
 807d998:	d00d      	beq.n	807d9b6 <USBD_StdEPReq+0x90>
 807d99a:	7bbb      	ldrb	r3, [r7, #14]
 807d99c:	2b80      	cmp	r3, #128	; 0x80
 807d99e:	d00a      	beq.n	807d9b6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 807d9a0:	7bbb      	ldrb	r3, [r7, #14]
 807d9a2:	4619      	mov	r1, r3
 807d9a4:	6878      	ldr	r0, [r7, #4]
 807d9a6:	f001 f9b9 	bl	807ed1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 807d9aa:	2180      	movs	r1, #128	; 0x80
 807d9ac:	6878      	ldr	r0, [r7, #4]
 807d9ae:	f001 f9b5 	bl	807ed1c <USBD_LL_StallEP>
 807d9b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 807d9b4:	e020      	b.n	807d9f8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 807d9b6:	6839      	ldr	r1, [r7, #0]
 807d9b8:	6878      	ldr	r0, [r7, #4]
 807d9ba:	f000 fc57 	bl	807e26c <USBD_CtlError>
              break;
 807d9be:	e01b      	b.n	807d9f8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 807d9c0:	683b      	ldr	r3, [r7, #0]
 807d9c2:	885b      	ldrh	r3, [r3, #2]
 807d9c4:	2b00      	cmp	r3, #0
 807d9c6:	d10e      	bne.n	807d9e6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 807d9c8:	7bbb      	ldrb	r3, [r7, #14]
 807d9ca:	2b00      	cmp	r3, #0
 807d9cc:	d00b      	beq.n	807d9e6 <USBD_StdEPReq+0xc0>
 807d9ce:	7bbb      	ldrb	r3, [r7, #14]
 807d9d0:	2b80      	cmp	r3, #128	; 0x80
 807d9d2:	d008      	beq.n	807d9e6 <USBD_StdEPReq+0xc0>
 807d9d4:	683b      	ldr	r3, [r7, #0]
 807d9d6:	88db      	ldrh	r3, [r3, #6]
 807d9d8:	2b00      	cmp	r3, #0
 807d9da:	d104      	bne.n	807d9e6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 807d9dc:	7bbb      	ldrb	r3, [r7, #14]
 807d9de:	4619      	mov	r1, r3
 807d9e0:	6878      	ldr	r0, [r7, #4]
 807d9e2:	f001 f99b 	bl	807ed1c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 807d9e6:	6878      	ldr	r0, [r7, #4]
 807d9e8:	f000 fd0b 	bl	807e402 <USBD_CtlSendStatus>

              break;
 807d9ec:	e004      	b.n	807d9f8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 807d9ee:	6839      	ldr	r1, [r7, #0]
 807d9f0:	6878      	ldr	r0, [r7, #4]
 807d9f2:	f000 fc3b 	bl	807e26c <USBD_CtlError>
              break;
 807d9f6:	bf00      	nop
          }
          break;
 807d9f8:	e0ec      	b.n	807dbd4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 807d9fa:	687b      	ldr	r3, [r7, #4]
 807d9fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807da00:	b2db      	uxtb	r3, r3
 807da02:	2b02      	cmp	r3, #2
 807da04:	d002      	beq.n	807da0c <USBD_StdEPReq+0xe6>
 807da06:	2b03      	cmp	r3, #3
 807da08:	d016      	beq.n	807da38 <USBD_StdEPReq+0x112>
 807da0a:	e030      	b.n	807da6e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 807da0c:	7bbb      	ldrb	r3, [r7, #14]
 807da0e:	2b00      	cmp	r3, #0
 807da10:	d00d      	beq.n	807da2e <USBD_StdEPReq+0x108>
 807da12:	7bbb      	ldrb	r3, [r7, #14]
 807da14:	2b80      	cmp	r3, #128	; 0x80
 807da16:	d00a      	beq.n	807da2e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 807da18:	7bbb      	ldrb	r3, [r7, #14]
 807da1a:	4619      	mov	r1, r3
 807da1c:	6878      	ldr	r0, [r7, #4]
 807da1e:	f001 f97d 	bl	807ed1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 807da22:	2180      	movs	r1, #128	; 0x80
 807da24:	6878      	ldr	r0, [r7, #4]
 807da26:	f001 f979 	bl	807ed1c <USBD_LL_StallEP>
 807da2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 807da2c:	e025      	b.n	807da7a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 807da2e:	6839      	ldr	r1, [r7, #0]
 807da30:	6878      	ldr	r0, [r7, #4]
 807da32:	f000 fc1b 	bl	807e26c <USBD_CtlError>
              break;
 807da36:	e020      	b.n	807da7a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 807da38:	683b      	ldr	r3, [r7, #0]
 807da3a:	885b      	ldrh	r3, [r3, #2]
 807da3c:	2b00      	cmp	r3, #0
 807da3e:	d11b      	bne.n	807da78 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 807da40:	7bbb      	ldrb	r3, [r7, #14]
 807da42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 807da46:	2b00      	cmp	r3, #0
 807da48:	d004      	beq.n	807da54 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 807da4a:	7bbb      	ldrb	r3, [r7, #14]
 807da4c:	4619      	mov	r1, r3
 807da4e:	6878      	ldr	r0, [r7, #4]
 807da50:	f001 f983 	bl	807ed5a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 807da54:	6878      	ldr	r0, [r7, #4]
 807da56:	f000 fcd4 	bl	807e402 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 807da5a:	687b      	ldr	r3, [r7, #4]
 807da5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807da60:	689b      	ldr	r3, [r3, #8]
 807da62:	6839      	ldr	r1, [r7, #0]
 807da64:	6878      	ldr	r0, [r7, #4]
 807da66:	4798      	blx	r3
 807da68:	4603      	mov	r3, r0
 807da6a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 807da6c:	e004      	b.n	807da78 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 807da6e:	6839      	ldr	r1, [r7, #0]
 807da70:	6878      	ldr	r0, [r7, #4]
 807da72:	f000 fbfb 	bl	807e26c <USBD_CtlError>
              break;
 807da76:	e000      	b.n	807da7a <USBD_StdEPReq+0x154>
              break;
 807da78:	bf00      	nop
          }
          break;
 807da7a:	e0ab      	b.n	807dbd4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 807da7c:	687b      	ldr	r3, [r7, #4]
 807da7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807da82:	b2db      	uxtb	r3, r3
 807da84:	2b02      	cmp	r3, #2
 807da86:	d002      	beq.n	807da8e <USBD_StdEPReq+0x168>
 807da88:	2b03      	cmp	r3, #3
 807da8a:	d032      	beq.n	807daf2 <USBD_StdEPReq+0x1cc>
 807da8c:	e097      	b.n	807dbbe <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 807da8e:	7bbb      	ldrb	r3, [r7, #14]
 807da90:	2b00      	cmp	r3, #0
 807da92:	d007      	beq.n	807daa4 <USBD_StdEPReq+0x17e>
 807da94:	7bbb      	ldrb	r3, [r7, #14]
 807da96:	2b80      	cmp	r3, #128	; 0x80
 807da98:	d004      	beq.n	807daa4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 807da9a:	6839      	ldr	r1, [r7, #0]
 807da9c:	6878      	ldr	r0, [r7, #4]
 807da9e:	f000 fbe5 	bl	807e26c <USBD_CtlError>
                break;
 807daa2:	e091      	b.n	807dbc8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 807daa4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 807daa8:	2b00      	cmp	r3, #0
 807daaa:	da0b      	bge.n	807dac4 <USBD_StdEPReq+0x19e>
 807daac:	7bbb      	ldrb	r3, [r7, #14]
 807daae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 807dab2:	4613      	mov	r3, r2
 807dab4:	009b      	lsls	r3, r3, #2
 807dab6:	4413      	add	r3, r2
 807dab8:	009b      	lsls	r3, r3, #2
 807daba:	3310      	adds	r3, #16
 807dabc:	687a      	ldr	r2, [r7, #4]
 807dabe:	4413      	add	r3, r2
 807dac0:	3304      	adds	r3, #4
 807dac2:	e00b      	b.n	807dadc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 807dac4:	7bbb      	ldrb	r3, [r7, #14]
 807dac6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 807daca:	4613      	mov	r3, r2
 807dacc:	009b      	lsls	r3, r3, #2
 807dace:	4413      	add	r3, r2
 807dad0:	009b      	lsls	r3, r3, #2
 807dad2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 807dad6:	687a      	ldr	r2, [r7, #4]
 807dad8:	4413      	add	r3, r2
 807dada:	3304      	adds	r3, #4
 807dadc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 807dade:	68bb      	ldr	r3, [r7, #8]
 807dae0:	2200      	movs	r2, #0
 807dae2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 807dae4:	68bb      	ldr	r3, [r7, #8]
 807dae6:	2202      	movs	r2, #2
 807dae8:	4619      	mov	r1, r3
 807daea:	6878      	ldr	r0, [r7, #4]
 807daec:	f000 fc2f 	bl	807e34e <USBD_CtlSendData>
              break;
 807daf0:	e06a      	b.n	807dbc8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 807daf2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 807daf6:	2b00      	cmp	r3, #0
 807daf8:	da11      	bge.n	807db1e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 807dafa:	7bbb      	ldrb	r3, [r7, #14]
 807dafc:	f003 020f 	and.w	r2, r3, #15
 807db00:	6879      	ldr	r1, [r7, #4]
 807db02:	4613      	mov	r3, r2
 807db04:	009b      	lsls	r3, r3, #2
 807db06:	4413      	add	r3, r2
 807db08:	009b      	lsls	r3, r3, #2
 807db0a:	440b      	add	r3, r1
 807db0c:	3324      	adds	r3, #36	; 0x24
 807db0e:	881b      	ldrh	r3, [r3, #0]
 807db10:	2b00      	cmp	r3, #0
 807db12:	d117      	bne.n	807db44 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 807db14:	6839      	ldr	r1, [r7, #0]
 807db16:	6878      	ldr	r0, [r7, #4]
 807db18:	f000 fba8 	bl	807e26c <USBD_CtlError>
                  break;
 807db1c:	e054      	b.n	807dbc8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 807db1e:	7bbb      	ldrb	r3, [r7, #14]
 807db20:	f003 020f 	and.w	r2, r3, #15
 807db24:	6879      	ldr	r1, [r7, #4]
 807db26:	4613      	mov	r3, r2
 807db28:	009b      	lsls	r3, r3, #2
 807db2a:	4413      	add	r3, r2
 807db2c:	009b      	lsls	r3, r3, #2
 807db2e:	440b      	add	r3, r1
 807db30:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 807db34:	881b      	ldrh	r3, [r3, #0]
 807db36:	2b00      	cmp	r3, #0
 807db38:	d104      	bne.n	807db44 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 807db3a:	6839      	ldr	r1, [r7, #0]
 807db3c:	6878      	ldr	r0, [r7, #4]
 807db3e:	f000 fb95 	bl	807e26c <USBD_CtlError>
                  break;
 807db42:	e041      	b.n	807dbc8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 807db44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 807db48:	2b00      	cmp	r3, #0
 807db4a:	da0b      	bge.n	807db64 <USBD_StdEPReq+0x23e>
 807db4c:	7bbb      	ldrb	r3, [r7, #14]
 807db4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 807db52:	4613      	mov	r3, r2
 807db54:	009b      	lsls	r3, r3, #2
 807db56:	4413      	add	r3, r2
 807db58:	009b      	lsls	r3, r3, #2
 807db5a:	3310      	adds	r3, #16
 807db5c:	687a      	ldr	r2, [r7, #4]
 807db5e:	4413      	add	r3, r2
 807db60:	3304      	adds	r3, #4
 807db62:	e00b      	b.n	807db7c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 807db64:	7bbb      	ldrb	r3, [r7, #14]
 807db66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 807db6a:	4613      	mov	r3, r2
 807db6c:	009b      	lsls	r3, r3, #2
 807db6e:	4413      	add	r3, r2
 807db70:	009b      	lsls	r3, r3, #2
 807db72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 807db76:	687a      	ldr	r2, [r7, #4]
 807db78:	4413      	add	r3, r2
 807db7a:	3304      	adds	r3, #4
 807db7c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 807db7e:	7bbb      	ldrb	r3, [r7, #14]
 807db80:	2b00      	cmp	r3, #0
 807db82:	d002      	beq.n	807db8a <USBD_StdEPReq+0x264>
 807db84:	7bbb      	ldrb	r3, [r7, #14]
 807db86:	2b80      	cmp	r3, #128	; 0x80
 807db88:	d103      	bne.n	807db92 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 807db8a:	68bb      	ldr	r3, [r7, #8]
 807db8c:	2200      	movs	r2, #0
 807db8e:	601a      	str	r2, [r3, #0]
 807db90:	e00e      	b.n	807dbb0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 807db92:	7bbb      	ldrb	r3, [r7, #14]
 807db94:	4619      	mov	r1, r3
 807db96:	6878      	ldr	r0, [r7, #4]
 807db98:	f001 f8fe 	bl	807ed98 <USBD_LL_IsStallEP>
 807db9c:	4603      	mov	r3, r0
 807db9e:	2b00      	cmp	r3, #0
 807dba0:	d003      	beq.n	807dbaa <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 807dba2:	68bb      	ldr	r3, [r7, #8]
 807dba4:	2201      	movs	r2, #1
 807dba6:	601a      	str	r2, [r3, #0]
 807dba8:	e002      	b.n	807dbb0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 807dbaa:	68bb      	ldr	r3, [r7, #8]
 807dbac:	2200      	movs	r2, #0
 807dbae:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 807dbb0:	68bb      	ldr	r3, [r7, #8]
 807dbb2:	2202      	movs	r2, #2
 807dbb4:	4619      	mov	r1, r3
 807dbb6:	6878      	ldr	r0, [r7, #4]
 807dbb8:	f000 fbc9 	bl	807e34e <USBD_CtlSendData>
              break;
 807dbbc:	e004      	b.n	807dbc8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 807dbbe:	6839      	ldr	r1, [r7, #0]
 807dbc0:	6878      	ldr	r0, [r7, #4]
 807dbc2:	f000 fb53 	bl	807e26c <USBD_CtlError>
              break;
 807dbc6:	bf00      	nop
          }
          break;
 807dbc8:	e004      	b.n	807dbd4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 807dbca:	6839      	ldr	r1, [r7, #0]
 807dbcc:	6878      	ldr	r0, [r7, #4]
 807dbce:	f000 fb4d 	bl	807e26c <USBD_CtlError>
          break;
 807dbd2:	bf00      	nop
      }
      break;
 807dbd4:	e004      	b.n	807dbe0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 807dbd6:	6839      	ldr	r1, [r7, #0]
 807dbd8:	6878      	ldr	r0, [r7, #4]
 807dbda:	f000 fb47 	bl	807e26c <USBD_CtlError>
      break;
 807dbde:	bf00      	nop
  }

  return ret;
 807dbe0:	7bfb      	ldrb	r3, [r7, #15]
}
 807dbe2:	4618      	mov	r0, r3
 807dbe4:	3710      	adds	r7, #16
 807dbe6:	46bd      	mov	sp, r7
 807dbe8:	bd80      	pop	{r7, pc}
	...

0807dbec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807dbec:	b580      	push	{r7, lr}
 807dbee:	b084      	sub	sp, #16
 807dbf0:	af00      	add	r7, sp, #0
 807dbf2:	6078      	str	r0, [r7, #4]
 807dbf4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 807dbf6:	2300      	movs	r3, #0
 807dbf8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 807dbfa:	2300      	movs	r3, #0
 807dbfc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 807dbfe:	2300      	movs	r3, #0
 807dc00:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 807dc02:	683b      	ldr	r3, [r7, #0]
 807dc04:	885b      	ldrh	r3, [r3, #2]
 807dc06:	0a1b      	lsrs	r3, r3, #8
 807dc08:	b29b      	uxth	r3, r3
 807dc0a:	3b01      	subs	r3, #1
 807dc0c:	2b06      	cmp	r3, #6
 807dc0e:	f200 813b 	bhi.w	807de88 <USBD_GetDescriptor+0x29c>
 807dc12:	a201      	add	r2, pc, #4	; (adr r2, 807dc18 <USBD_GetDescriptor+0x2c>)
 807dc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 807dc18:	0807dc35 	.word	0x0807dc35
 807dc1c:	0807dc4d 	.word	0x0807dc4d
 807dc20:	0807dc8d 	.word	0x0807dc8d
 807dc24:	0807de89 	.word	0x0807de89
 807dc28:	0807de89 	.word	0x0807de89
 807dc2c:	0807de29 	.word	0x0807de29
 807dc30:	0807de55 	.word	0x0807de55
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 807dc34:	687b      	ldr	r3, [r7, #4]
 807dc36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dc3a:	681b      	ldr	r3, [r3, #0]
 807dc3c:	687a      	ldr	r2, [r7, #4]
 807dc3e:	7c12      	ldrb	r2, [r2, #16]
 807dc40:	f107 0108 	add.w	r1, r7, #8
 807dc44:	4610      	mov	r0, r2
 807dc46:	4798      	blx	r3
 807dc48:	60f8      	str	r0, [r7, #12]
      break;
 807dc4a:	e125      	b.n	807de98 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 807dc4c:	687b      	ldr	r3, [r7, #4]
 807dc4e:	7c1b      	ldrb	r3, [r3, #16]
 807dc50:	2b00      	cmp	r3, #0
 807dc52:	d10d      	bne.n	807dc70 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 807dc54:	687b      	ldr	r3, [r7, #4]
 807dc56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807dc5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 807dc5c:	f107 0208 	add.w	r2, r7, #8
 807dc60:	4610      	mov	r0, r2
 807dc62:	4798      	blx	r3
 807dc64:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 807dc66:	68fb      	ldr	r3, [r7, #12]
 807dc68:	3301      	adds	r3, #1
 807dc6a:	2202      	movs	r2, #2
 807dc6c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 807dc6e:	e113      	b.n	807de98 <USBD_GetDescriptor+0x2ac>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 807dc70:	687b      	ldr	r3, [r7, #4]
 807dc72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807dc76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 807dc78:	f107 0208 	add.w	r2, r7, #8
 807dc7c:	4610      	mov	r0, r2
 807dc7e:	4798      	blx	r3
 807dc80:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 807dc82:	68fb      	ldr	r3, [r7, #12]
 807dc84:	3301      	adds	r3, #1
 807dc86:	2202      	movs	r2, #2
 807dc88:	701a      	strb	r2, [r3, #0]
      break;
 807dc8a:	e105      	b.n	807de98 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 807dc8c:	683b      	ldr	r3, [r7, #0]
 807dc8e:	885b      	ldrh	r3, [r3, #2]
 807dc90:	b2db      	uxtb	r3, r3
 807dc92:	2b05      	cmp	r3, #5
 807dc94:	f200 80ac 	bhi.w	807ddf0 <USBD_GetDescriptor+0x204>
 807dc98:	a201      	add	r2, pc, #4	; (adr r2, 807dca0 <USBD_GetDescriptor+0xb4>)
 807dc9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 807dc9e:	bf00      	nop
 807dca0:	0807dcb9 	.word	0x0807dcb9
 807dca4:	0807dced 	.word	0x0807dced
 807dca8:	0807dd21 	.word	0x0807dd21
 807dcac:	0807dd55 	.word	0x0807dd55
 807dcb0:	0807dd89 	.word	0x0807dd89
 807dcb4:	0807ddbd 	.word	0x0807ddbd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 807dcb8:	687b      	ldr	r3, [r7, #4]
 807dcba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dcbe:	685b      	ldr	r3, [r3, #4]
 807dcc0:	2b00      	cmp	r3, #0
 807dcc2:	d00b      	beq.n	807dcdc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 807dcc4:	687b      	ldr	r3, [r7, #4]
 807dcc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dcca:	685b      	ldr	r3, [r3, #4]
 807dccc:	687a      	ldr	r2, [r7, #4]
 807dcce:	7c12      	ldrb	r2, [r2, #16]
 807dcd0:	f107 0108 	add.w	r1, r7, #8
 807dcd4:	4610      	mov	r0, r2
 807dcd6:	4798      	blx	r3
 807dcd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 807dcda:	e0a4      	b.n	807de26 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 807dcdc:	6839      	ldr	r1, [r7, #0]
 807dcde:	6878      	ldr	r0, [r7, #4]
 807dce0:	f000 fac4 	bl	807e26c <USBD_CtlError>
            err++;
 807dce4:	7afb      	ldrb	r3, [r7, #11]
 807dce6:	3301      	adds	r3, #1
 807dce8:	72fb      	strb	r3, [r7, #11]
          break;
 807dcea:	e09c      	b.n	807de26 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 807dcec:	687b      	ldr	r3, [r7, #4]
 807dcee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dcf2:	689b      	ldr	r3, [r3, #8]
 807dcf4:	2b00      	cmp	r3, #0
 807dcf6:	d00b      	beq.n	807dd10 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 807dcf8:	687b      	ldr	r3, [r7, #4]
 807dcfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dcfe:	689b      	ldr	r3, [r3, #8]
 807dd00:	687a      	ldr	r2, [r7, #4]
 807dd02:	7c12      	ldrb	r2, [r2, #16]
 807dd04:	f107 0108 	add.w	r1, r7, #8
 807dd08:	4610      	mov	r0, r2
 807dd0a:	4798      	blx	r3
 807dd0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 807dd0e:	e08a      	b.n	807de26 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 807dd10:	6839      	ldr	r1, [r7, #0]
 807dd12:	6878      	ldr	r0, [r7, #4]
 807dd14:	f000 faaa 	bl	807e26c <USBD_CtlError>
            err++;
 807dd18:	7afb      	ldrb	r3, [r7, #11]
 807dd1a:	3301      	adds	r3, #1
 807dd1c:	72fb      	strb	r3, [r7, #11]
          break;
 807dd1e:	e082      	b.n	807de26 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 807dd20:	687b      	ldr	r3, [r7, #4]
 807dd22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dd26:	68db      	ldr	r3, [r3, #12]
 807dd28:	2b00      	cmp	r3, #0
 807dd2a:	d00b      	beq.n	807dd44 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 807dd2c:	687b      	ldr	r3, [r7, #4]
 807dd2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dd32:	68db      	ldr	r3, [r3, #12]
 807dd34:	687a      	ldr	r2, [r7, #4]
 807dd36:	7c12      	ldrb	r2, [r2, #16]
 807dd38:	f107 0108 	add.w	r1, r7, #8
 807dd3c:	4610      	mov	r0, r2
 807dd3e:	4798      	blx	r3
 807dd40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 807dd42:	e070      	b.n	807de26 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 807dd44:	6839      	ldr	r1, [r7, #0]
 807dd46:	6878      	ldr	r0, [r7, #4]
 807dd48:	f000 fa90 	bl	807e26c <USBD_CtlError>
            err++;
 807dd4c:	7afb      	ldrb	r3, [r7, #11]
 807dd4e:	3301      	adds	r3, #1
 807dd50:	72fb      	strb	r3, [r7, #11]
          break;
 807dd52:	e068      	b.n	807de26 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 807dd54:	687b      	ldr	r3, [r7, #4]
 807dd56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dd5a:	691b      	ldr	r3, [r3, #16]
 807dd5c:	2b00      	cmp	r3, #0
 807dd5e:	d00b      	beq.n	807dd78 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 807dd60:	687b      	ldr	r3, [r7, #4]
 807dd62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dd66:	691b      	ldr	r3, [r3, #16]
 807dd68:	687a      	ldr	r2, [r7, #4]
 807dd6a:	7c12      	ldrb	r2, [r2, #16]
 807dd6c:	f107 0108 	add.w	r1, r7, #8
 807dd70:	4610      	mov	r0, r2
 807dd72:	4798      	blx	r3
 807dd74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 807dd76:	e056      	b.n	807de26 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 807dd78:	6839      	ldr	r1, [r7, #0]
 807dd7a:	6878      	ldr	r0, [r7, #4]
 807dd7c:	f000 fa76 	bl	807e26c <USBD_CtlError>
            err++;
 807dd80:	7afb      	ldrb	r3, [r7, #11]
 807dd82:	3301      	adds	r3, #1
 807dd84:	72fb      	strb	r3, [r7, #11]
          break;
 807dd86:	e04e      	b.n	807de26 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 807dd88:	687b      	ldr	r3, [r7, #4]
 807dd8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dd8e:	695b      	ldr	r3, [r3, #20]
 807dd90:	2b00      	cmp	r3, #0
 807dd92:	d00b      	beq.n	807ddac <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 807dd94:	687b      	ldr	r3, [r7, #4]
 807dd96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807dd9a:	695b      	ldr	r3, [r3, #20]
 807dd9c:	687a      	ldr	r2, [r7, #4]
 807dd9e:	7c12      	ldrb	r2, [r2, #16]
 807dda0:	f107 0108 	add.w	r1, r7, #8
 807dda4:	4610      	mov	r0, r2
 807dda6:	4798      	blx	r3
 807dda8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 807ddaa:	e03c      	b.n	807de26 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 807ddac:	6839      	ldr	r1, [r7, #0]
 807ddae:	6878      	ldr	r0, [r7, #4]
 807ddb0:	f000 fa5c 	bl	807e26c <USBD_CtlError>
            err++;
 807ddb4:	7afb      	ldrb	r3, [r7, #11]
 807ddb6:	3301      	adds	r3, #1
 807ddb8:	72fb      	strb	r3, [r7, #11]
          break;
 807ddba:	e034      	b.n	807de26 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 807ddbc:	687b      	ldr	r3, [r7, #4]
 807ddbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807ddc2:	699b      	ldr	r3, [r3, #24]
 807ddc4:	2b00      	cmp	r3, #0
 807ddc6:	d00b      	beq.n	807dde0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 807ddc8:	687b      	ldr	r3, [r7, #4]
 807ddca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 807ddce:	699b      	ldr	r3, [r3, #24]
 807ddd0:	687a      	ldr	r2, [r7, #4]
 807ddd2:	7c12      	ldrb	r2, [r2, #16]
 807ddd4:	f107 0108 	add.w	r1, r7, #8
 807ddd8:	4610      	mov	r0, r2
 807ddda:	4798      	blx	r3
 807dddc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 807ddde:	e022      	b.n	807de26 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 807dde0:	6839      	ldr	r1, [r7, #0]
 807dde2:	6878      	ldr	r0, [r7, #4]
 807dde4:	f000 fa42 	bl	807e26c <USBD_CtlError>
            err++;
 807dde8:	7afb      	ldrb	r3, [r7, #11]
 807ddea:	3301      	adds	r3, #1
 807ddec:	72fb      	strb	r3, [r7, #11]
          break;
 807ddee:	e01a      	b.n	807de26 <USBD_GetDescriptor+0x23a>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          if (pdev->pClass->GetUsrStrDescriptor != NULL)
 807ddf0:	687b      	ldr	r3, [r7, #4]
 807ddf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807ddf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807ddf8:	2b00      	cmp	r3, #0
 807ddfa:	d00c      	beq.n	807de16 <USBD_GetDescriptor+0x22a>
          {
            pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
 807ddfc:	687b      	ldr	r3, [r7, #4]
 807ddfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807de02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 807de04:	683a      	ldr	r2, [r7, #0]
 807de06:	8852      	ldrh	r2, [r2, #2]
 807de08:	b2d1      	uxtb	r1, r2
 807de0a:	f107 0208 	add.w	r2, r7, #8
 807de0e:	6878      	ldr	r0, [r7, #4]
 807de10:	4798      	blx	r3
 807de12:	60f8      	str	r0, [r7, #12]

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif
          break;
 807de14:	e006      	b.n	807de24 <USBD_GetDescriptor+0x238>
            USBD_CtlError(pdev, req);
 807de16:	6839      	ldr	r1, [r7, #0]
 807de18:	6878      	ldr	r0, [r7, #4]
 807de1a:	f000 fa27 	bl	807e26c <USBD_CtlError>
            err++;
 807de1e:	7afb      	ldrb	r3, [r7, #11]
 807de20:	3301      	adds	r3, #1
 807de22:	72fb      	strb	r3, [r7, #11]
          break;
 807de24:	bf00      	nop
      }
      break;
 807de26:	e037      	b.n	807de98 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 807de28:	687b      	ldr	r3, [r7, #4]
 807de2a:	7c1b      	ldrb	r3, [r3, #16]
 807de2c:	2b00      	cmp	r3, #0
 807de2e:	d109      	bne.n	807de44 <USBD_GetDescriptor+0x258>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 807de30:	687b      	ldr	r3, [r7, #4]
 807de32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807de36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 807de38:	f107 0208 	add.w	r2, r7, #8
 807de3c:	4610      	mov	r0, r2
 807de3e:	4798      	blx	r3
 807de40:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 807de42:	e029      	b.n	807de98 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 807de44:	6839      	ldr	r1, [r7, #0]
 807de46:	6878      	ldr	r0, [r7, #4]
 807de48:	f000 fa10 	bl	807e26c <USBD_CtlError>
        err++;
 807de4c:	7afb      	ldrb	r3, [r7, #11]
 807de4e:	3301      	adds	r3, #1
 807de50:	72fb      	strb	r3, [r7, #11]
      break;
 807de52:	e021      	b.n	807de98 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 807de54:	687b      	ldr	r3, [r7, #4]
 807de56:	7c1b      	ldrb	r3, [r3, #16]
 807de58:	2b00      	cmp	r3, #0
 807de5a:	d10d      	bne.n	807de78 <USBD_GetDescriptor+0x28c>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 807de5c:	687b      	ldr	r3, [r7, #4]
 807de5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 807de62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 807de64:	f107 0208 	add.w	r2, r7, #8
 807de68:	4610      	mov	r0, r2
 807de6a:	4798      	blx	r3
 807de6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 807de6e:	68fb      	ldr	r3, [r7, #12]
 807de70:	3301      	adds	r3, #1
 807de72:	2207      	movs	r2, #7
 807de74:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 807de76:	e00f      	b.n	807de98 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 807de78:	6839      	ldr	r1, [r7, #0]
 807de7a:	6878      	ldr	r0, [r7, #4]
 807de7c:	f000 f9f6 	bl	807e26c <USBD_CtlError>
        err++;
 807de80:	7afb      	ldrb	r3, [r7, #11]
 807de82:	3301      	adds	r3, #1
 807de84:	72fb      	strb	r3, [r7, #11]
      break;
 807de86:	e007      	b.n	807de98 <USBD_GetDescriptor+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 807de88:	6839      	ldr	r1, [r7, #0]
 807de8a:	6878      	ldr	r0, [r7, #4]
 807de8c:	f000 f9ee 	bl	807e26c <USBD_CtlError>
      err++;
 807de90:	7afb      	ldrb	r3, [r7, #11]
 807de92:	3301      	adds	r3, #1
 807de94:	72fb      	strb	r3, [r7, #11]
      break;
 807de96:	bf00      	nop
  }

  if (err != 0U)
 807de98:	7afb      	ldrb	r3, [r7, #11]
 807de9a:	2b00      	cmp	r3, #0
 807de9c:	d11e      	bne.n	807dedc <USBD_GetDescriptor+0x2f0>
  {
    return;
  }

  if (req->wLength != 0U)
 807de9e:	683b      	ldr	r3, [r7, #0]
 807dea0:	88db      	ldrh	r3, [r3, #6]
 807dea2:	2b00      	cmp	r3, #0
 807dea4:	d016      	beq.n	807ded4 <USBD_GetDescriptor+0x2e8>
  {
    if (len != 0U)
 807dea6:	893b      	ldrh	r3, [r7, #8]
 807dea8:	2b00      	cmp	r3, #0
 807deaa:	d00e      	beq.n	807deca <USBD_GetDescriptor+0x2de>
    {
      len = MIN(len, req->wLength);
 807deac:	683b      	ldr	r3, [r7, #0]
 807deae:	88da      	ldrh	r2, [r3, #6]
 807deb0:	893b      	ldrh	r3, [r7, #8]
 807deb2:	4293      	cmp	r3, r2
 807deb4:	bf28      	it	cs
 807deb6:	4613      	movcs	r3, r2
 807deb8:	b29b      	uxth	r3, r3
 807deba:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 807debc:	893b      	ldrh	r3, [r7, #8]
 807debe:	461a      	mov	r2, r3
 807dec0:	68f9      	ldr	r1, [r7, #12]
 807dec2:	6878      	ldr	r0, [r7, #4]
 807dec4:	f000 fa43 	bl	807e34e <USBD_CtlSendData>
 807dec8:	e009      	b.n	807dede <USBD_GetDescriptor+0x2f2>
    }
    else
    {
      USBD_CtlError(pdev, req);
 807deca:	6839      	ldr	r1, [r7, #0]
 807decc:	6878      	ldr	r0, [r7, #4]
 807dece:	f000 f9cd 	bl	807e26c <USBD_CtlError>
 807ded2:	e004      	b.n	807dede <USBD_GetDescriptor+0x2f2>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 807ded4:	6878      	ldr	r0, [r7, #4]
 807ded6:	f000 fa94 	bl	807e402 <USBD_CtlSendStatus>
 807deda:	e000      	b.n	807dede <USBD_GetDescriptor+0x2f2>
    return;
 807dedc:	bf00      	nop
  }
}
 807dede:	3710      	adds	r7, #16
 807dee0:	46bd      	mov	sp, r7
 807dee2:	bd80      	pop	{r7, pc}

0807dee4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807dee4:	b580      	push	{r7, lr}
 807dee6:	b084      	sub	sp, #16
 807dee8:	af00      	add	r7, sp, #0
 807deea:	6078      	str	r0, [r7, #4]
 807deec:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 807deee:	683b      	ldr	r3, [r7, #0]
 807def0:	889b      	ldrh	r3, [r3, #4]
 807def2:	2b00      	cmp	r3, #0
 807def4:	d131      	bne.n	807df5a <USBD_SetAddress+0x76>
 807def6:	683b      	ldr	r3, [r7, #0]
 807def8:	88db      	ldrh	r3, [r3, #6]
 807defa:	2b00      	cmp	r3, #0
 807defc:	d12d      	bne.n	807df5a <USBD_SetAddress+0x76>
 807defe:	683b      	ldr	r3, [r7, #0]
 807df00:	885b      	ldrh	r3, [r3, #2]
 807df02:	2b7f      	cmp	r3, #127	; 0x7f
 807df04:	d829      	bhi.n	807df5a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 807df06:	683b      	ldr	r3, [r7, #0]
 807df08:	885b      	ldrh	r3, [r3, #2]
 807df0a:	b2db      	uxtb	r3, r3
 807df0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 807df10:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807df12:	687b      	ldr	r3, [r7, #4]
 807df14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807df18:	b2db      	uxtb	r3, r3
 807df1a:	2b03      	cmp	r3, #3
 807df1c:	d104      	bne.n	807df28 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 807df1e:	6839      	ldr	r1, [r7, #0]
 807df20:	6878      	ldr	r0, [r7, #4]
 807df22:	f000 f9a3 	bl	807e26c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807df26:	e01d      	b.n	807df64 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 807df28:	687b      	ldr	r3, [r7, #4]
 807df2a:	7bfa      	ldrb	r2, [r7, #15]
 807df2c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 807df30:	7bfb      	ldrb	r3, [r7, #15]
 807df32:	4619      	mov	r1, r3
 807df34:	6878      	ldr	r0, [r7, #4]
 807df36:	f000 ff5b 	bl	807edf0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 807df3a:	6878      	ldr	r0, [r7, #4]
 807df3c:	f000 fa61 	bl	807e402 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 807df40:	7bfb      	ldrb	r3, [r7, #15]
 807df42:	2b00      	cmp	r3, #0
 807df44:	d004      	beq.n	807df50 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 807df46:	687b      	ldr	r3, [r7, #4]
 807df48:	2202      	movs	r2, #2
 807df4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807df4e:	e009      	b.n	807df64 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 807df50:	687b      	ldr	r3, [r7, #4]
 807df52:	2201      	movs	r2, #1
 807df54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 807df58:	e004      	b.n	807df64 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 807df5a:	6839      	ldr	r1, [r7, #0]
 807df5c:	6878      	ldr	r0, [r7, #4]
 807df5e:	f000 f985 	bl	807e26c <USBD_CtlError>
  }
}
 807df62:	bf00      	nop
 807df64:	bf00      	nop
 807df66:	3710      	adds	r7, #16
 807df68:	46bd      	mov	sp, r7
 807df6a:	bd80      	pop	{r7, pc}

0807df6c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807df6c:	b580      	push	{r7, lr}
 807df6e:	b084      	sub	sp, #16
 807df70:	af00      	add	r7, sp, #0
 807df72:	6078      	str	r0, [r7, #4]
 807df74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 807df76:	2300      	movs	r3, #0
 807df78:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 807df7a:	683b      	ldr	r3, [r7, #0]
 807df7c:	885b      	ldrh	r3, [r3, #2]
 807df7e:	b2da      	uxtb	r2, r3
 807df80:	4b4c      	ldr	r3, [pc, #304]	; (807e0b4 <USBD_SetConfig+0x148>)
 807df82:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 807df84:	4b4b      	ldr	r3, [pc, #300]	; (807e0b4 <USBD_SetConfig+0x148>)
 807df86:	781b      	ldrb	r3, [r3, #0]
 807df88:	2b01      	cmp	r3, #1
 807df8a:	d905      	bls.n	807df98 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 807df8c:	6839      	ldr	r1, [r7, #0]
 807df8e:	6878      	ldr	r0, [r7, #4]
 807df90:	f000 f96c 	bl	807e26c <USBD_CtlError>
    return USBD_FAIL;
 807df94:	2303      	movs	r3, #3
 807df96:	e088      	b.n	807e0aa <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 807df98:	687b      	ldr	r3, [r7, #4]
 807df9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807df9e:	b2db      	uxtb	r3, r3
 807dfa0:	2b02      	cmp	r3, #2
 807dfa2:	d002      	beq.n	807dfaa <USBD_SetConfig+0x3e>
 807dfa4:	2b03      	cmp	r3, #3
 807dfa6:	d025      	beq.n	807dff4 <USBD_SetConfig+0x88>
 807dfa8:	e071      	b.n	807e08e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 807dfaa:	4b42      	ldr	r3, [pc, #264]	; (807e0b4 <USBD_SetConfig+0x148>)
 807dfac:	781b      	ldrb	r3, [r3, #0]
 807dfae:	2b00      	cmp	r3, #0
 807dfb0:	d01c      	beq.n	807dfec <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 807dfb2:	4b40      	ldr	r3, [pc, #256]	; (807e0b4 <USBD_SetConfig+0x148>)
 807dfb4:	781b      	ldrb	r3, [r3, #0]
 807dfb6:	461a      	mov	r2, r3
 807dfb8:	687b      	ldr	r3, [r7, #4]
 807dfba:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 807dfbc:	4b3d      	ldr	r3, [pc, #244]	; (807e0b4 <USBD_SetConfig+0x148>)
 807dfbe:	781b      	ldrb	r3, [r3, #0]
 807dfc0:	4619      	mov	r1, r3
 807dfc2:	6878      	ldr	r0, [r7, #4]
 807dfc4:	f7ff f937 	bl	807d236 <USBD_SetClassConfig>
 807dfc8:	4603      	mov	r3, r0
 807dfca:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 807dfcc:	7bfb      	ldrb	r3, [r7, #15]
 807dfce:	2b00      	cmp	r3, #0
 807dfd0:	d004      	beq.n	807dfdc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 807dfd2:	6839      	ldr	r1, [r7, #0]
 807dfd4:	6878      	ldr	r0, [r7, #4]
 807dfd6:	f000 f949 	bl	807e26c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 807dfda:	e065      	b.n	807e0a8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 807dfdc:	6878      	ldr	r0, [r7, #4]
 807dfde:	f000 fa10 	bl	807e402 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 807dfe2:	687b      	ldr	r3, [r7, #4]
 807dfe4:	2203      	movs	r2, #3
 807dfe6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 807dfea:	e05d      	b.n	807e0a8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 807dfec:	6878      	ldr	r0, [r7, #4]
 807dfee:	f000 fa08 	bl	807e402 <USBD_CtlSendStatus>
      break;
 807dff2:	e059      	b.n	807e0a8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 807dff4:	4b2f      	ldr	r3, [pc, #188]	; (807e0b4 <USBD_SetConfig+0x148>)
 807dff6:	781b      	ldrb	r3, [r3, #0]
 807dff8:	2b00      	cmp	r3, #0
 807dffa:	d112      	bne.n	807e022 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 807dffc:	687b      	ldr	r3, [r7, #4]
 807dffe:	2202      	movs	r2, #2
 807e000:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 807e004:	4b2b      	ldr	r3, [pc, #172]	; (807e0b4 <USBD_SetConfig+0x148>)
 807e006:	781b      	ldrb	r3, [r3, #0]
 807e008:	461a      	mov	r2, r3
 807e00a:	687b      	ldr	r3, [r7, #4]
 807e00c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 807e00e:	4b29      	ldr	r3, [pc, #164]	; (807e0b4 <USBD_SetConfig+0x148>)
 807e010:	781b      	ldrb	r3, [r3, #0]
 807e012:	4619      	mov	r1, r3
 807e014:	6878      	ldr	r0, [r7, #4]
 807e016:	f7ff f92a 	bl	807d26e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 807e01a:	6878      	ldr	r0, [r7, #4]
 807e01c:	f000 f9f1 	bl	807e402 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 807e020:	e042      	b.n	807e0a8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 807e022:	4b24      	ldr	r3, [pc, #144]	; (807e0b4 <USBD_SetConfig+0x148>)
 807e024:	781b      	ldrb	r3, [r3, #0]
 807e026:	461a      	mov	r2, r3
 807e028:	687b      	ldr	r3, [r7, #4]
 807e02a:	685b      	ldr	r3, [r3, #4]
 807e02c:	429a      	cmp	r2, r3
 807e02e:	d02a      	beq.n	807e086 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 807e030:	687b      	ldr	r3, [r7, #4]
 807e032:	685b      	ldr	r3, [r3, #4]
 807e034:	b2db      	uxtb	r3, r3
 807e036:	4619      	mov	r1, r3
 807e038:	6878      	ldr	r0, [r7, #4]
 807e03a:	f7ff f918 	bl	807d26e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 807e03e:	4b1d      	ldr	r3, [pc, #116]	; (807e0b4 <USBD_SetConfig+0x148>)
 807e040:	781b      	ldrb	r3, [r3, #0]
 807e042:	461a      	mov	r2, r3
 807e044:	687b      	ldr	r3, [r7, #4]
 807e046:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 807e048:	4b1a      	ldr	r3, [pc, #104]	; (807e0b4 <USBD_SetConfig+0x148>)
 807e04a:	781b      	ldrb	r3, [r3, #0]
 807e04c:	4619      	mov	r1, r3
 807e04e:	6878      	ldr	r0, [r7, #4]
 807e050:	f7ff f8f1 	bl	807d236 <USBD_SetClassConfig>
 807e054:	4603      	mov	r3, r0
 807e056:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 807e058:	7bfb      	ldrb	r3, [r7, #15]
 807e05a:	2b00      	cmp	r3, #0
 807e05c:	d00f      	beq.n	807e07e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 807e05e:	6839      	ldr	r1, [r7, #0]
 807e060:	6878      	ldr	r0, [r7, #4]
 807e062:	f000 f903 	bl	807e26c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 807e066:	687b      	ldr	r3, [r7, #4]
 807e068:	685b      	ldr	r3, [r3, #4]
 807e06a:	b2db      	uxtb	r3, r3
 807e06c:	4619      	mov	r1, r3
 807e06e:	6878      	ldr	r0, [r7, #4]
 807e070:	f7ff f8fd 	bl	807d26e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 807e074:	687b      	ldr	r3, [r7, #4]
 807e076:	2202      	movs	r2, #2
 807e078:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 807e07c:	e014      	b.n	807e0a8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 807e07e:	6878      	ldr	r0, [r7, #4]
 807e080:	f000 f9bf 	bl	807e402 <USBD_CtlSendStatus>
      break;
 807e084:	e010      	b.n	807e0a8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 807e086:	6878      	ldr	r0, [r7, #4]
 807e088:	f000 f9bb 	bl	807e402 <USBD_CtlSendStatus>
      break;
 807e08c:	e00c      	b.n	807e0a8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 807e08e:	6839      	ldr	r1, [r7, #0]
 807e090:	6878      	ldr	r0, [r7, #4]
 807e092:	f000 f8eb 	bl	807e26c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 807e096:	4b07      	ldr	r3, [pc, #28]	; (807e0b4 <USBD_SetConfig+0x148>)
 807e098:	781b      	ldrb	r3, [r3, #0]
 807e09a:	4619      	mov	r1, r3
 807e09c:	6878      	ldr	r0, [r7, #4]
 807e09e:	f7ff f8e6 	bl	807d26e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 807e0a2:	2303      	movs	r3, #3
 807e0a4:	73fb      	strb	r3, [r7, #15]
      break;
 807e0a6:	bf00      	nop
  }

  return ret;
 807e0a8:	7bfb      	ldrb	r3, [r7, #15]
}
 807e0aa:	4618      	mov	r0, r3
 807e0ac:	3710      	adds	r7, #16
 807e0ae:	46bd      	mov	sp, r7
 807e0b0:	bd80      	pop	{r7, pc}
 807e0b2:	bf00      	nop
 807e0b4:	2000021b 	.word	0x2000021b

0807e0b8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807e0b8:	b580      	push	{r7, lr}
 807e0ba:	b082      	sub	sp, #8
 807e0bc:	af00      	add	r7, sp, #0
 807e0be:	6078      	str	r0, [r7, #4]
 807e0c0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 807e0c2:	683b      	ldr	r3, [r7, #0]
 807e0c4:	88db      	ldrh	r3, [r3, #6]
 807e0c6:	2b01      	cmp	r3, #1
 807e0c8:	d004      	beq.n	807e0d4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 807e0ca:	6839      	ldr	r1, [r7, #0]
 807e0cc:	6878      	ldr	r0, [r7, #4]
 807e0ce:	f000 f8cd 	bl	807e26c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 807e0d2:	e023      	b.n	807e11c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 807e0d4:	687b      	ldr	r3, [r7, #4]
 807e0d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807e0da:	b2db      	uxtb	r3, r3
 807e0dc:	2b02      	cmp	r3, #2
 807e0de:	dc02      	bgt.n	807e0e6 <USBD_GetConfig+0x2e>
 807e0e0:	2b00      	cmp	r3, #0
 807e0e2:	dc03      	bgt.n	807e0ec <USBD_GetConfig+0x34>
 807e0e4:	e015      	b.n	807e112 <USBD_GetConfig+0x5a>
 807e0e6:	2b03      	cmp	r3, #3
 807e0e8:	d00b      	beq.n	807e102 <USBD_GetConfig+0x4a>
 807e0ea:	e012      	b.n	807e112 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 807e0ec:	687b      	ldr	r3, [r7, #4]
 807e0ee:	2200      	movs	r2, #0
 807e0f0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 807e0f2:	687b      	ldr	r3, [r7, #4]
 807e0f4:	3308      	adds	r3, #8
 807e0f6:	2201      	movs	r2, #1
 807e0f8:	4619      	mov	r1, r3
 807e0fa:	6878      	ldr	r0, [r7, #4]
 807e0fc:	f000 f927 	bl	807e34e <USBD_CtlSendData>
        break;
 807e100:	e00c      	b.n	807e11c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 807e102:	687b      	ldr	r3, [r7, #4]
 807e104:	3304      	adds	r3, #4
 807e106:	2201      	movs	r2, #1
 807e108:	4619      	mov	r1, r3
 807e10a:	6878      	ldr	r0, [r7, #4]
 807e10c:	f000 f91f 	bl	807e34e <USBD_CtlSendData>
        break;
 807e110:	e004      	b.n	807e11c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 807e112:	6839      	ldr	r1, [r7, #0]
 807e114:	6878      	ldr	r0, [r7, #4]
 807e116:	f000 f8a9 	bl	807e26c <USBD_CtlError>
        break;
 807e11a:	bf00      	nop
}
 807e11c:	bf00      	nop
 807e11e:	3708      	adds	r7, #8
 807e120:	46bd      	mov	sp, r7
 807e122:	bd80      	pop	{r7, pc}

0807e124 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807e124:	b580      	push	{r7, lr}
 807e126:	b082      	sub	sp, #8
 807e128:	af00      	add	r7, sp, #0
 807e12a:	6078      	str	r0, [r7, #4]
 807e12c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 807e12e:	687b      	ldr	r3, [r7, #4]
 807e130:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807e134:	b2db      	uxtb	r3, r3
 807e136:	3b01      	subs	r3, #1
 807e138:	2b02      	cmp	r3, #2
 807e13a:	d81e      	bhi.n	807e17a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 807e13c:	683b      	ldr	r3, [r7, #0]
 807e13e:	88db      	ldrh	r3, [r3, #6]
 807e140:	2b02      	cmp	r3, #2
 807e142:	d004      	beq.n	807e14e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 807e144:	6839      	ldr	r1, [r7, #0]
 807e146:	6878      	ldr	r0, [r7, #4]
 807e148:	f000 f890 	bl	807e26c <USBD_CtlError>
        break;
 807e14c:	e01a      	b.n	807e184 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 807e14e:	687b      	ldr	r3, [r7, #4]
 807e150:	2201      	movs	r2, #1
 807e152:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 807e154:	687b      	ldr	r3, [r7, #4]
 807e156:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 807e15a:	2b00      	cmp	r3, #0
 807e15c:	d005      	beq.n	807e16a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 807e15e:	687b      	ldr	r3, [r7, #4]
 807e160:	68db      	ldr	r3, [r3, #12]
 807e162:	f043 0202 	orr.w	r2, r3, #2
 807e166:	687b      	ldr	r3, [r7, #4]
 807e168:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 807e16a:	687b      	ldr	r3, [r7, #4]
 807e16c:	330c      	adds	r3, #12
 807e16e:	2202      	movs	r2, #2
 807e170:	4619      	mov	r1, r3
 807e172:	6878      	ldr	r0, [r7, #4]
 807e174:	f000 f8eb 	bl	807e34e <USBD_CtlSendData>
      break;
 807e178:	e004      	b.n	807e184 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 807e17a:	6839      	ldr	r1, [r7, #0]
 807e17c:	6878      	ldr	r0, [r7, #4]
 807e17e:	f000 f875 	bl	807e26c <USBD_CtlError>
      break;
 807e182:	bf00      	nop
  }
}
 807e184:	bf00      	nop
 807e186:	3708      	adds	r7, #8
 807e188:	46bd      	mov	sp, r7
 807e18a:	bd80      	pop	{r7, pc}

0807e18c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807e18c:	b580      	push	{r7, lr}
 807e18e:	b082      	sub	sp, #8
 807e190:	af00      	add	r7, sp, #0
 807e192:	6078      	str	r0, [r7, #4]
 807e194:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 807e196:	683b      	ldr	r3, [r7, #0]
 807e198:	885b      	ldrh	r3, [r3, #2]
 807e19a:	2b01      	cmp	r3, #1
 807e19c:	d106      	bne.n	807e1ac <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 807e19e:	687b      	ldr	r3, [r7, #4]
 807e1a0:	2201      	movs	r2, #1
 807e1a2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 807e1a6:	6878      	ldr	r0, [r7, #4]
 807e1a8:	f000 f92b 	bl	807e402 <USBD_CtlSendStatus>
  }
}
 807e1ac:	bf00      	nop
 807e1ae:	3708      	adds	r7, #8
 807e1b0:	46bd      	mov	sp, r7
 807e1b2:	bd80      	pop	{r7, pc}

0807e1b4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807e1b4:	b580      	push	{r7, lr}
 807e1b6:	b082      	sub	sp, #8
 807e1b8:	af00      	add	r7, sp, #0
 807e1ba:	6078      	str	r0, [r7, #4]
 807e1bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 807e1be:	687b      	ldr	r3, [r7, #4]
 807e1c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 807e1c4:	b2db      	uxtb	r3, r3
 807e1c6:	3b01      	subs	r3, #1
 807e1c8:	2b02      	cmp	r3, #2
 807e1ca:	d80b      	bhi.n	807e1e4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 807e1cc:	683b      	ldr	r3, [r7, #0]
 807e1ce:	885b      	ldrh	r3, [r3, #2]
 807e1d0:	2b01      	cmp	r3, #1
 807e1d2:	d10c      	bne.n	807e1ee <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 807e1d4:	687b      	ldr	r3, [r7, #4]
 807e1d6:	2200      	movs	r2, #0
 807e1d8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 807e1dc:	6878      	ldr	r0, [r7, #4]
 807e1de:	f000 f910 	bl	807e402 <USBD_CtlSendStatus>
      }
      break;
 807e1e2:	e004      	b.n	807e1ee <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 807e1e4:	6839      	ldr	r1, [r7, #0]
 807e1e6:	6878      	ldr	r0, [r7, #4]
 807e1e8:	f000 f840 	bl	807e26c <USBD_CtlError>
      break;
 807e1ec:	e000      	b.n	807e1f0 <USBD_ClrFeature+0x3c>
      break;
 807e1ee:	bf00      	nop
  }
}
 807e1f0:	bf00      	nop
 807e1f2:	3708      	adds	r7, #8
 807e1f4:	46bd      	mov	sp, r7
 807e1f6:	bd80      	pop	{r7, pc}

0807e1f8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 807e1f8:	b580      	push	{r7, lr}
 807e1fa:	b084      	sub	sp, #16
 807e1fc:	af00      	add	r7, sp, #0
 807e1fe:	6078      	str	r0, [r7, #4]
 807e200:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 807e202:	683b      	ldr	r3, [r7, #0]
 807e204:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 807e206:	68fb      	ldr	r3, [r7, #12]
 807e208:	781a      	ldrb	r2, [r3, #0]
 807e20a:	687b      	ldr	r3, [r7, #4]
 807e20c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 807e20e:	68fb      	ldr	r3, [r7, #12]
 807e210:	3301      	adds	r3, #1
 807e212:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 807e214:	68fb      	ldr	r3, [r7, #12]
 807e216:	781a      	ldrb	r2, [r3, #0]
 807e218:	687b      	ldr	r3, [r7, #4]
 807e21a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 807e21c:	68fb      	ldr	r3, [r7, #12]
 807e21e:	3301      	adds	r3, #1
 807e220:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 807e222:	68f8      	ldr	r0, [r7, #12]
 807e224:	f7ff faaa 	bl	807d77c <SWAPBYTE>
 807e228:	4603      	mov	r3, r0
 807e22a:	461a      	mov	r2, r3
 807e22c:	687b      	ldr	r3, [r7, #4]
 807e22e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 807e230:	68fb      	ldr	r3, [r7, #12]
 807e232:	3301      	adds	r3, #1
 807e234:	60fb      	str	r3, [r7, #12]
  pbuff++;
 807e236:	68fb      	ldr	r3, [r7, #12]
 807e238:	3301      	adds	r3, #1
 807e23a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 807e23c:	68f8      	ldr	r0, [r7, #12]
 807e23e:	f7ff fa9d 	bl	807d77c <SWAPBYTE>
 807e242:	4603      	mov	r3, r0
 807e244:	461a      	mov	r2, r3
 807e246:	687b      	ldr	r3, [r7, #4]
 807e248:	809a      	strh	r2, [r3, #4]

  pbuff++;
 807e24a:	68fb      	ldr	r3, [r7, #12]
 807e24c:	3301      	adds	r3, #1
 807e24e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 807e250:	68fb      	ldr	r3, [r7, #12]
 807e252:	3301      	adds	r3, #1
 807e254:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 807e256:	68f8      	ldr	r0, [r7, #12]
 807e258:	f7ff fa90 	bl	807d77c <SWAPBYTE>
 807e25c:	4603      	mov	r3, r0
 807e25e:	461a      	mov	r2, r3
 807e260:	687b      	ldr	r3, [r7, #4]
 807e262:	80da      	strh	r2, [r3, #6]
}
 807e264:	bf00      	nop
 807e266:	3710      	adds	r7, #16
 807e268:	46bd      	mov	sp, r7
 807e26a:	bd80      	pop	{r7, pc}

0807e26c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 807e26c:	b580      	push	{r7, lr}
 807e26e:	b082      	sub	sp, #8
 807e270:	af00      	add	r7, sp, #0
 807e272:	6078      	str	r0, [r7, #4]
 807e274:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 807e276:	2180      	movs	r1, #128	; 0x80
 807e278:	6878      	ldr	r0, [r7, #4]
 807e27a:	f000 fd4f 	bl	807ed1c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 807e27e:	2100      	movs	r1, #0
 807e280:	6878      	ldr	r0, [r7, #4]
 807e282:	f000 fd4b 	bl	807ed1c <USBD_LL_StallEP>
}
 807e286:	bf00      	nop
 807e288:	3708      	adds	r7, #8
 807e28a:	46bd      	mov	sp, r7
 807e28c:	bd80      	pop	{r7, pc}

0807e28e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 807e28e:	b580      	push	{r7, lr}
 807e290:	b086      	sub	sp, #24
 807e292:	af00      	add	r7, sp, #0
 807e294:	60f8      	str	r0, [r7, #12]
 807e296:	60b9      	str	r1, [r7, #8]
 807e298:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 807e29a:	2300      	movs	r3, #0
 807e29c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 807e29e:	68fb      	ldr	r3, [r7, #12]
 807e2a0:	2b00      	cmp	r3, #0
 807e2a2:	d036      	beq.n	807e312 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 807e2a4:	68fb      	ldr	r3, [r7, #12]
 807e2a6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 807e2a8:	6938      	ldr	r0, [r7, #16]
 807e2aa:	f000 f836 	bl	807e31a <USBD_GetLen>
 807e2ae:	4603      	mov	r3, r0
 807e2b0:	3301      	adds	r3, #1
 807e2b2:	b29b      	uxth	r3, r3
 807e2b4:	005b      	lsls	r3, r3, #1
 807e2b6:	b29a      	uxth	r2, r3
 807e2b8:	687b      	ldr	r3, [r7, #4]
 807e2ba:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 807e2bc:	7dfb      	ldrb	r3, [r7, #23]
 807e2be:	68ba      	ldr	r2, [r7, #8]
 807e2c0:	4413      	add	r3, r2
 807e2c2:	687a      	ldr	r2, [r7, #4]
 807e2c4:	7812      	ldrb	r2, [r2, #0]
 807e2c6:	701a      	strb	r2, [r3, #0]
  idx++;
 807e2c8:	7dfb      	ldrb	r3, [r7, #23]
 807e2ca:	3301      	adds	r3, #1
 807e2cc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 807e2ce:	7dfb      	ldrb	r3, [r7, #23]
 807e2d0:	68ba      	ldr	r2, [r7, #8]
 807e2d2:	4413      	add	r3, r2
 807e2d4:	2203      	movs	r2, #3
 807e2d6:	701a      	strb	r2, [r3, #0]
  idx++;
 807e2d8:	7dfb      	ldrb	r3, [r7, #23]
 807e2da:	3301      	adds	r3, #1
 807e2dc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 807e2de:	e013      	b.n	807e308 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 807e2e0:	7dfb      	ldrb	r3, [r7, #23]
 807e2e2:	68ba      	ldr	r2, [r7, #8]
 807e2e4:	4413      	add	r3, r2
 807e2e6:	693a      	ldr	r2, [r7, #16]
 807e2e8:	7812      	ldrb	r2, [r2, #0]
 807e2ea:	701a      	strb	r2, [r3, #0]
    pdesc++;
 807e2ec:	693b      	ldr	r3, [r7, #16]
 807e2ee:	3301      	adds	r3, #1
 807e2f0:	613b      	str	r3, [r7, #16]
    idx++;
 807e2f2:	7dfb      	ldrb	r3, [r7, #23]
 807e2f4:	3301      	adds	r3, #1
 807e2f6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 807e2f8:	7dfb      	ldrb	r3, [r7, #23]
 807e2fa:	68ba      	ldr	r2, [r7, #8]
 807e2fc:	4413      	add	r3, r2
 807e2fe:	2200      	movs	r2, #0
 807e300:	701a      	strb	r2, [r3, #0]
    idx++;
 807e302:	7dfb      	ldrb	r3, [r7, #23]
 807e304:	3301      	adds	r3, #1
 807e306:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 807e308:	693b      	ldr	r3, [r7, #16]
 807e30a:	781b      	ldrb	r3, [r3, #0]
 807e30c:	2b00      	cmp	r3, #0
 807e30e:	d1e7      	bne.n	807e2e0 <USBD_GetString+0x52>
 807e310:	e000      	b.n	807e314 <USBD_GetString+0x86>
    return;
 807e312:	bf00      	nop
  }
}
 807e314:	3718      	adds	r7, #24
 807e316:	46bd      	mov	sp, r7
 807e318:	bd80      	pop	{r7, pc}

0807e31a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 807e31a:	b480      	push	{r7}
 807e31c:	b085      	sub	sp, #20
 807e31e:	af00      	add	r7, sp, #0
 807e320:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 807e322:	2300      	movs	r3, #0
 807e324:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 807e326:	687b      	ldr	r3, [r7, #4]
 807e328:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 807e32a:	e005      	b.n	807e338 <USBD_GetLen+0x1e>
  {
    len++;
 807e32c:	7bfb      	ldrb	r3, [r7, #15]
 807e32e:	3301      	adds	r3, #1
 807e330:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 807e332:	68bb      	ldr	r3, [r7, #8]
 807e334:	3301      	adds	r3, #1
 807e336:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 807e338:	68bb      	ldr	r3, [r7, #8]
 807e33a:	781b      	ldrb	r3, [r3, #0]
 807e33c:	2b00      	cmp	r3, #0
 807e33e:	d1f5      	bne.n	807e32c <USBD_GetLen+0x12>
  }

  return len;
 807e340:	7bfb      	ldrb	r3, [r7, #15]
}
 807e342:	4618      	mov	r0, r3
 807e344:	3714      	adds	r7, #20
 807e346:	46bd      	mov	sp, r7
 807e348:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e34c:	4770      	bx	lr

0807e34e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 807e34e:	b580      	push	{r7, lr}
 807e350:	b084      	sub	sp, #16
 807e352:	af00      	add	r7, sp, #0
 807e354:	60f8      	str	r0, [r7, #12]
 807e356:	60b9      	str	r1, [r7, #8]
 807e358:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 807e35a:	68fb      	ldr	r3, [r7, #12]
 807e35c:	2202      	movs	r2, #2
 807e35e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 807e362:	68fb      	ldr	r3, [r7, #12]
 807e364:	687a      	ldr	r2, [r7, #4]
 807e366:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 807e368:	68fb      	ldr	r3, [r7, #12]
 807e36a:	687a      	ldr	r2, [r7, #4]
 807e36c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 807e36e:	687b      	ldr	r3, [r7, #4]
 807e370:	68ba      	ldr	r2, [r7, #8]
 807e372:	2100      	movs	r1, #0
 807e374:	68f8      	ldr	r0, [r7, #12]
 807e376:	f000 fd5a 	bl	807ee2e <USBD_LL_Transmit>

  return USBD_OK;
 807e37a:	2300      	movs	r3, #0
}
 807e37c:	4618      	mov	r0, r3
 807e37e:	3710      	adds	r7, #16
 807e380:	46bd      	mov	sp, r7
 807e382:	bd80      	pop	{r7, pc}

0807e384 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 807e384:	b580      	push	{r7, lr}
 807e386:	b084      	sub	sp, #16
 807e388:	af00      	add	r7, sp, #0
 807e38a:	60f8      	str	r0, [r7, #12]
 807e38c:	60b9      	str	r1, [r7, #8]
 807e38e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 807e390:	687b      	ldr	r3, [r7, #4]
 807e392:	68ba      	ldr	r2, [r7, #8]
 807e394:	2100      	movs	r1, #0
 807e396:	68f8      	ldr	r0, [r7, #12]
 807e398:	f000 fd49 	bl	807ee2e <USBD_LL_Transmit>

  return USBD_OK;
 807e39c:	2300      	movs	r3, #0
}
 807e39e:	4618      	mov	r0, r3
 807e3a0:	3710      	adds	r7, #16
 807e3a2:	46bd      	mov	sp, r7
 807e3a4:	bd80      	pop	{r7, pc}

0807e3a6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 807e3a6:	b580      	push	{r7, lr}
 807e3a8:	b084      	sub	sp, #16
 807e3aa:	af00      	add	r7, sp, #0
 807e3ac:	60f8      	str	r0, [r7, #12]
 807e3ae:	60b9      	str	r1, [r7, #8]
 807e3b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 807e3b2:	68fb      	ldr	r3, [r7, #12]
 807e3b4:	2203      	movs	r2, #3
 807e3b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 807e3ba:	68fb      	ldr	r3, [r7, #12]
 807e3bc:	687a      	ldr	r2, [r7, #4]
 807e3be:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 807e3c2:	68fb      	ldr	r3, [r7, #12]
 807e3c4:	687a      	ldr	r2, [r7, #4]
 807e3c6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 807e3ca:	687b      	ldr	r3, [r7, #4]
 807e3cc:	68ba      	ldr	r2, [r7, #8]
 807e3ce:	2100      	movs	r1, #0
 807e3d0:	68f8      	ldr	r0, [r7, #12]
 807e3d2:	f000 fd4d 	bl	807ee70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 807e3d6:	2300      	movs	r3, #0
}
 807e3d8:	4618      	mov	r0, r3
 807e3da:	3710      	adds	r7, #16
 807e3dc:	46bd      	mov	sp, r7
 807e3de:	bd80      	pop	{r7, pc}

0807e3e0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 807e3e0:	b580      	push	{r7, lr}
 807e3e2:	b084      	sub	sp, #16
 807e3e4:	af00      	add	r7, sp, #0
 807e3e6:	60f8      	str	r0, [r7, #12]
 807e3e8:	60b9      	str	r1, [r7, #8]
 807e3ea:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 807e3ec:	687b      	ldr	r3, [r7, #4]
 807e3ee:	68ba      	ldr	r2, [r7, #8]
 807e3f0:	2100      	movs	r1, #0
 807e3f2:	68f8      	ldr	r0, [r7, #12]
 807e3f4:	f000 fd3c 	bl	807ee70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 807e3f8:	2300      	movs	r3, #0
}
 807e3fa:	4618      	mov	r0, r3
 807e3fc:	3710      	adds	r7, #16
 807e3fe:	46bd      	mov	sp, r7
 807e400:	bd80      	pop	{r7, pc}

0807e402 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 807e402:	b580      	push	{r7, lr}
 807e404:	b082      	sub	sp, #8
 807e406:	af00      	add	r7, sp, #0
 807e408:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 807e40a:	687b      	ldr	r3, [r7, #4]
 807e40c:	2204      	movs	r2, #4
 807e40e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 807e412:	2300      	movs	r3, #0
 807e414:	2200      	movs	r2, #0
 807e416:	2100      	movs	r1, #0
 807e418:	6878      	ldr	r0, [r7, #4]
 807e41a:	f000 fd08 	bl	807ee2e <USBD_LL_Transmit>

  return USBD_OK;
 807e41e:	2300      	movs	r3, #0
}
 807e420:	4618      	mov	r0, r3
 807e422:	3708      	adds	r7, #8
 807e424:	46bd      	mov	sp, r7
 807e426:	bd80      	pop	{r7, pc}

0807e428 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 807e428:	b580      	push	{r7, lr}
 807e42a:	b082      	sub	sp, #8
 807e42c:	af00      	add	r7, sp, #0
 807e42e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 807e430:	687b      	ldr	r3, [r7, #4]
 807e432:	2205      	movs	r2, #5
 807e434:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 807e438:	2300      	movs	r3, #0
 807e43a:	2200      	movs	r2, #0
 807e43c:	2100      	movs	r1, #0
 807e43e:	6878      	ldr	r0, [r7, #4]
 807e440:	f000 fd16 	bl	807ee70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 807e444:	2300      	movs	r3, #0
}
 807e446:	4618      	mov	r0, r3
 807e448:	3708      	adds	r7, #8
 807e44a:	46bd      	mov	sp, r7
 807e44c:	bd80      	pop	{r7, pc}

0807e44e <dfu_test>:
 * -- Insert your external function declaration here --
 */
/* USER CODE BEGIN 1 */

void dfu_test(void)
{
 807e44e:	b480      	push	{r7}
 807e450:	af00      	add	r7, sp, #0

}
 807e452:	bf00      	nop
 807e454:	46bd      	mov	sp, r7
 807e456:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e45a:	4770      	bx	lr

0807e45c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 807e45c:	b580      	push	{r7, lr}
 807e45e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 807e460:	2200      	movs	r2, #0
 807e462:	4912      	ldr	r1, [pc, #72]	; (807e4ac <MX_USB_DEVICE_Init+0x50>)
 807e464:	4812      	ldr	r0, [pc, #72]	; (807e4b0 <MX_USB_DEVICE_Init+0x54>)
 807e466:	f7fe fe5d 	bl	807d124 <USBD_Init>
 807e46a:	4603      	mov	r3, r0
 807e46c:	2b00      	cmp	r3, #0
 807e46e:	d001      	beq.n	807e474 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 807e470:	f7fa f91e 	bl	80786b0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_DFU) != USBD_OK)
 807e474:	490f      	ldr	r1, [pc, #60]	; (807e4b4 <MX_USB_DEVICE_Init+0x58>)
 807e476:	480e      	ldr	r0, [pc, #56]	; (807e4b0 <MX_USB_DEVICE_Init+0x54>)
 807e478:	f7fe fe84 	bl	807d184 <USBD_RegisterClass>
 807e47c:	4603      	mov	r3, r0
 807e47e:	2b00      	cmp	r3, #0
 807e480:	d001      	beq.n	807e486 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 807e482:	f7fa f915 	bl	80786b0 <Error_Handler>
  }
  if (USBD_DFU_RegisterMedia(&hUsbDeviceFS, &USBD_DFU_fops_FS) != USBD_OK)
 807e486:	490c      	ldr	r1, [pc, #48]	; (807e4b8 <MX_USB_DEVICE_Init+0x5c>)
 807e488:	4809      	ldr	r0, [pc, #36]	; (807e4b0 <MX_USB_DEVICE_Init+0x54>)
 807e48a:	f7fe fac9 	bl	807ca20 <USBD_DFU_RegisterMedia>
 807e48e:	4603      	mov	r3, r0
 807e490:	2b00      	cmp	r3, #0
 807e492:	d001      	beq.n	807e498 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 807e494:	f7fa f90c 	bl	80786b0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 807e498:	4805      	ldr	r0, [pc, #20]	; (807e4b0 <MX_USB_DEVICE_Init+0x54>)
 807e49a:	f7fe fe9a 	bl	807d1d2 <USBD_Start>
 807e49e:	4603      	mov	r3, r0
 807e4a0:	2b00      	cmp	r3, #0
 807e4a2:	d001      	beq.n	807e4a8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 807e4a4:	f7fa f904 	bl	80786b0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 807e4a8:	bf00      	nop
 807e4aa:	bd80      	pop	{r7, pc}
 807e4ac:	20000070 	.word	0x20000070
 807e4b0:	2000021c 	.word	0x2000021c
 807e4b4:	2000000c 	.word	0x2000000c
 807e4b8:	200000c0 	.word	0x200000c0

0807e4bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 807e4bc:	b480      	push	{r7}
 807e4be:	b083      	sub	sp, #12
 807e4c0:	af00      	add	r7, sp, #0
 807e4c2:	4603      	mov	r3, r0
 807e4c4:	6039      	str	r1, [r7, #0]
 807e4c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 807e4c8:	683b      	ldr	r3, [r7, #0]
 807e4ca:	2212      	movs	r2, #18
 807e4cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 807e4ce:	4b03      	ldr	r3, [pc, #12]	; (807e4dc <USBD_FS_DeviceDescriptor+0x20>)
}
 807e4d0:	4618      	mov	r0, r3
 807e4d2:	370c      	adds	r7, #12
 807e4d4:	46bd      	mov	sp, r7
 807e4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e4da:	4770      	bx	lr
 807e4dc:	2000008c 	.word	0x2000008c

0807e4e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 807e4e0:	b480      	push	{r7}
 807e4e2:	b083      	sub	sp, #12
 807e4e4:	af00      	add	r7, sp, #0
 807e4e6:	4603      	mov	r3, r0
 807e4e8:	6039      	str	r1, [r7, #0]
 807e4ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 807e4ec:	683b      	ldr	r3, [r7, #0]
 807e4ee:	2204      	movs	r2, #4
 807e4f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 807e4f2:	4b03      	ldr	r3, [pc, #12]	; (807e500 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 807e4f4:	4618      	mov	r0, r3
 807e4f6:	370c      	adds	r7, #12
 807e4f8:	46bd      	mov	sp, r7
 807e4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e4fe:	4770      	bx	lr
 807e500:	200000a0 	.word	0x200000a0

0807e504 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 807e504:	b580      	push	{r7, lr}
 807e506:	b082      	sub	sp, #8
 807e508:	af00      	add	r7, sp, #0
 807e50a:	4603      	mov	r3, r0
 807e50c:	6039      	str	r1, [r7, #0]
 807e50e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 807e510:	79fb      	ldrb	r3, [r7, #7]
 807e512:	2b00      	cmp	r3, #0
 807e514:	d105      	bne.n	807e522 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 807e516:	683a      	ldr	r2, [r7, #0]
 807e518:	4907      	ldr	r1, [pc, #28]	; (807e538 <USBD_FS_ProductStrDescriptor+0x34>)
 807e51a:	4808      	ldr	r0, [pc, #32]	; (807e53c <USBD_FS_ProductStrDescriptor+0x38>)
 807e51c:	f7ff feb7 	bl	807e28e <USBD_GetString>
 807e520:	e004      	b.n	807e52c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 807e522:	683a      	ldr	r2, [r7, #0]
 807e524:	4904      	ldr	r1, [pc, #16]	; (807e538 <USBD_FS_ProductStrDescriptor+0x34>)
 807e526:	4805      	ldr	r0, [pc, #20]	; (807e53c <USBD_FS_ProductStrDescriptor+0x38>)
 807e528:	f7ff feb1 	bl	807e28e <USBD_GetString>
  }
  return USBD_StrDesc;
 807e52c:	4b02      	ldr	r3, [pc, #8]	; (807e538 <USBD_FS_ProductStrDescriptor+0x34>)
}
 807e52e:	4618      	mov	r0, r3
 807e530:	3708      	adds	r7, #8
 807e532:	46bd      	mov	sp, r7
 807e534:	bd80      	pop	{r7, pc}
 807e536:	bf00      	nop
 807e538:	200004ec 	.word	0x200004ec
 807e53c:	0807efac 	.word	0x0807efac

0807e540 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 807e540:	b580      	push	{r7, lr}
 807e542:	b082      	sub	sp, #8
 807e544:	af00      	add	r7, sp, #0
 807e546:	4603      	mov	r3, r0
 807e548:	6039      	str	r1, [r7, #0]
 807e54a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 807e54c:	683a      	ldr	r2, [r7, #0]
 807e54e:	4904      	ldr	r1, [pc, #16]	; (807e560 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 807e550:	4804      	ldr	r0, [pc, #16]	; (807e564 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 807e552:	f7ff fe9c 	bl	807e28e <USBD_GetString>
  return USBD_StrDesc;
 807e556:	4b02      	ldr	r3, [pc, #8]	; (807e560 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 807e558:	4618      	mov	r0, r3
 807e55a:	3708      	adds	r7, #8
 807e55c:	46bd      	mov	sp, r7
 807e55e:	bd80      	pop	{r7, pc}
 807e560:	200004ec 	.word	0x200004ec
 807e564:	0807efbc 	.word	0x0807efbc

0807e568 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 807e568:	b580      	push	{r7, lr}
 807e56a:	b082      	sub	sp, #8
 807e56c:	af00      	add	r7, sp, #0
 807e56e:	4603      	mov	r3, r0
 807e570:	6039      	str	r1, [r7, #0]
 807e572:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 807e574:	683b      	ldr	r3, [r7, #0]
 807e576:	221a      	movs	r2, #26
 807e578:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 807e57a:	f000 f843 	bl	807e604 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 807e57e:	4b02      	ldr	r3, [pc, #8]	; (807e588 <USBD_FS_SerialStrDescriptor+0x20>)
}
 807e580:	4618      	mov	r0, r3
 807e582:	3708      	adds	r7, #8
 807e584:	46bd      	mov	sp, r7
 807e586:	bd80      	pop	{r7, pc}
 807e588:	200000a4 	.word	0x200000a4

0807e58c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 807e58c:	b580      	push	{r7, lr}
 807e58e:	b082      	sub	sp, #8
 807e590:	af00      	add	r7, sp, #0
 807e592:	4603      	mov	r3, r0
 807e594:	6039      	str	r1, [r7, #0]
 807e596:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 807e598:	79fb      	ldrb	r3, [r7, #7]
 807e59a:	2b00      	cmp	r3, #0
 807e59c:	d105      	bne.n	807e5aa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 807e59e:	683a      	ldr	r2, [r7, #0]
 807e5a0:	4907      	ldr	r1, [pc, #28]	; (807e5c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 807e5a2:	4808      	ldr	r0, [pc, #32]	; (807e5c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 807e5a4:	f7ff fe73 	bl	807e28e <USBD_GetString>
 807e5a8:	e004      	b.n	807e5b4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 807e5aa:	683a      	ldr	r2, [r7, #0]
 807e5ac:	4904      	ldr	r1, [pc, #16]	; (807e5c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 807e5ae:	4805      	ldr	r0, [pc, #20]	; (807e5c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 807e5b0:	f7ff fe6d 	bl	807e28e <USBD_GetString>
  }
  return USBD_StrDesc;
 807e5b4:	4b02      	ldr	r3, [pc, #8]	; (807e5c0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 807e5b6:	4618      	mov	r0, r3
 807e5b8:	3708      	adds	r7, #8
 807e5ba:	46bd      	mov	sp, r7
 807e5bc:	bd80      	pop	{r7, pc}
 807e5be:	bf00      	nop
 807e5c0:	200004ec 	.word	0x200004ec
 807e5c4:	0807efc4 	.word	0x0807efc4

0807e5c8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 807e5c8:	b580      	push	{r7, lr}
 807e5ca:	b082      	sub	sp, #8
 807e5cc:	af00      	add	r7, sp, #0
 807e5ce:	4603      	mov	r3, r0
 807e5d0:	6039      	str	r1, [r7, #0]
 807e5d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 807e5d4:	79fb      	ldrb	r3, [r7, #7]
 807e5d6:	2b00      	cmp	r3, #0
 807e5d8:	d105      	bne.n	807e5e6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 807e5da:	683a      	ldr	r2, [r7, #0]
 807e5dc:	4907      	ldr	r1, [pc, #28]	; (807e5fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 807e5de:	4808      	ldr	r0, [pc, #32]	; (807e600 <USBD_FS_InterfaceStrDescriptor+0x38>)
 807e5e0:	f7ff fe55 	bl	807e28e <USBD_GetString>
 807e5e4:	e004      	b.n	807e5f0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 807e5e6:	683a      	ldr	r2, [r7, #0]
 807e5e8:	4904      	ldr	r1, [pc, #16]	; (807e5fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 807e5ea:	4805      	ldr	r0, [pc, #20]	; (807e600 <USBD_FS_InterfaceStrDescriptor+0x38>)
 807e5ec:	f7ff fe4f 	bl	807e28e <USBD_GetString>
  }
  return USBD_StrDesc;
 807e5f0:	4b02      	ldr	r3, [pc, #8]	; (807e5fc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 807e5f2:	4618      	mov	r0, r3
 807e5f4:	3708      	adds	r7, #8
 807e5f6:	46bd      	mov	sp, r7
 807e5f8:	bd80      	pop	{r7, pc}
 807e5fa:	bf00      	nop
 807e5fc:	200004ec 	.word	0x200004ec
 807e600:	0807efd0 	.word	0x0807efd0

0807e604 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 807e604:	b580      	push	{r7, lr}
 807e606:	b084      	sub	sp, #16
 807e608:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 807e60a:	4b0f      	ldr	r3, [pc, #60]	; (807e648 <Get_SerialNum+0x44>)
 807e60c:	681b      	ldr	r3, [r3, #0]
 807e60e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 807e610:	4b0e      	ldr	r3, [pc, #56]	; (807e64c <Get_SerialNum+0x48>)
 807e612:	681b      	ldr	r3, [r3, #0]
 807e614:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 807e616:	4b0e      	ldr	r3, [pc, #56]	; (807e650 <Get_SerialNum+0x4c>)
 807e618:	681b      	ldr	r3, [r3, #0]
 807e61a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 807e61c:	68fa      	ldr	r2, [r7, #12]
 807e61e:	687b      	ldr	r3, [r7, #4]
 807e620:	4413      	add	r3, r2
 807e622:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 807e624:	68fb      	ldr	r3, [r7, #12]
 807e626:	2b00      	cmp	r3, #0
 807e628:	d009      	beq.n	807e63e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 807e62a:	2208      	movs	r2, #8
 807e62c:	4909      	ldr	r1, [pc, #36]	; (807e654 <Get_SerialNum+0x50>)
 807e62e:	68f8      	ldr	r0, [r7, #12]
 807e630:	f000 f814 	bl	807e65c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 807e634:	2204      	movs	r2, #4
 807e636:	4908      	ldr	r1, [pc, #32]	; (807e658 <Get_SerialNum+0x54>)
 807e638:	68b8      	ldr	r0, [r7, #8]
 807e63a:	f000 f80f 	bl	807e65c <IntToUnicode>
  }
}
 807e63e:	bf00      	nop
 807e640:	3710      	adds	r7, #16
 807e642:	46bd      	mov	sp, r7
 807e644:	bd80      	pop	{r7, pc}
 807e646:	bf00      	nop
 807e648:	1fff7a10 	.word	0x1fff7a10
 807e64c:	1fff7a14 	.word	0x1fff7a14
 807e650:	1fff7a18 	.word	0x1fff7a18
 807e654:	200000a6 	.word	0x200000a6
 807e658:	200000b6 	.word	0x200000b6

0807e65c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 807e65c:	b480      	push	{r7}
 807e65e:	b087      	sub	sp, #28
 807e660:	af00      	add	r7, sp, #0
 807e662:	60f8      	str	r0, [r7, #12]
 807e664:	60b9      	str	r1, [r7, #8]
 807e666:	4613      	mov	r3, r2
 807e668:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 807e66a:	2300      	movs	r3, #0
 807e66c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 807e66e:	2300      	movs	r3, #0
 807e670:	75fb      	strb	r3, [r7, #23]
 807e672:	e027      	b.n	807e6c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 807e674:	68fb      	ldr	r3, [r7, #12]
 807e676:	0f1b      	lsrs	r3, r3, #28
 807e678:	2b09      	cmp	r3, #9
 807e67a:	d80b      	bhi.n	807e694 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 807e67c:	68fb      	ldr	r3, [r7, #12]
 807e67e:	0f1b      	lsrs	r3, r3, #28
 807e680:	b2da      	uxtb	r2, r3
 807e682:	7dfb      	ldrb	r3, [r7, #23]
 807e684:	005b      	lsls	r3, r3, #1
 807e686:	4619      	mov	r1, r3
 807e688:	68bb      	ldr	r3, [r7, #8]
 807e68a:	440b      	add	r3, r1
 807e68c:	3230      	adds	r2, #48	; 0x30
 807e68e:	b2d2      	uxtb	r2, r2
 807e690:	701a      	strb	r2, [r3, #0]
 807e692:	e00a      	b.n	807e6aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 807e694:	68fb      	ldr	r3, [r7, #12]
 807e696:	0f1b      	lsrs	r3, r3, #28
 807e698:	b2da      	uxtb	r2, r3
 807e69a:	7dfb      	ldrb	r3, [r7, #23]
 807e69c:	005b      	lsls	r3, r3, #1
 807e69e:	4619      	mov	r1, r3
 807e6a0:	68bb      	ldr	r3, [r7, #8]
 807e6a2:	440b      	add	r3, r1
 807e6a4:	3237      	adds	r2, #55	; 0x37
 807e6a6:	b2d2      	uxtb	r2, r2
 807e6a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 807e6aa:	68fb      	ldr	r3, [r7, #12]
 807e6ac:	011b      	lsls	r3, r3, #4
 807e6ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 807e6b0:	7dfb      	ldrb	r3, [r7, #23]
 807e6b2:	005b      	lsls	r3, r3, #1
 807e6b4:	3301      	adds	r3, #1
 807e6b6:	68ba      	ldr	r2, [r7, #8]
 807e6b8:	4413      	add	r3, r2
 807e6ba:	2200      	movs	r2, #0
 807e6bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 807e6be:	7dfb      	ldrb	r3, [r7, #23]
 807e6c0:	3301      	adds	r3, #1
 807e6c2:	75fb      	strb	r3, [r7, #23]
 807e6c4:	7dfa      	ldrb	r2, [r7, #23]
 807e6c6:	79fb      	ldrb	r3, [r7, #7]
 807e6c8:	429a      	cmp	r2, r3
 807e6ca:	d3d3      	bcc.n	807e674 <IntToUnicode+0x18>
  }
}
 807e6cc:	bf00      	nop
 807e6ce:	bf00      	nop
 807e6d0:	371c      	adds	r7, #28
 807e6d2:	46bd      	mov	sp, r7
 807e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e6d8:	4770      	bx	lr

0807e6da <MEM_If_Init_FS>:
/**
  * @brief  Memory initialization routine.
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Init_FS(void)
{
 807e6da:	b580      	push	{r7, lr}
 807e6dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 0 */
	HAL_FLASH_Unlock();
 807e6de:	f7fa fa87 	bl	8078bf0 <HAL_FLASH_Unlock>
  return (USBD_OK);
 807e6e2:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 807e6e4:	4618      	mov	r0, r3
 807e6e6:	bd80      	pop	{r7, pc}

0807e6e8 <MEM_If_DeInit_FS>:
/**
  * @brief  De-Initializes Memory
  * @retval USBD_OK if operation is successful, MAL_FAIL else
  */
uint16_t MEM_If_DeInit_FS(void)
{
 807e6e8:	b580      	push	{r7, lr}
 807e6ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_FLASH_Lock();
 807e6ec:	f7fa faa2 	bl	8078c34 <HAL_FLASH_Lock>
  return (USBD_OK);
 807e6f0:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 807e6f2:	4618      	mov	r0, r3
 807e6f4:	bd80      	pop	{r7, pc}

0807e6f6 <MEM_If_Erase_FS>:
  * @brief  Erase sector.
  * @param  Add: Address of sector to be erased.
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Erase_FS(uint32_t Add)
{
 807e6f6:	b580      	push	{r7, lr}
 807e6f8:	b08a      	sub	sp, #40	; 0x28
 807e6fa:	af00      	add	r7, sp, #0
 807e6fc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 2 */
	uint32_t startsector = 0, sectorerror = 0;
 807e6fe:	2300      	movs	r3, #0
 807e700:	627b      	str	r3, [r7, #36]	; 0x24
 807e702:	2300      	movs	r3, #0
 807e704:	61fb      	str	r3, [r7, #28]
	HAL_StatusTypeDef status;
	FLASH_EraseInitTypeDef eraseinitstruct;

	startsector = GetSector(Add);
 807e706:	6878      	ldr	r0, [r7, #4]
 807e708:	f000 f8aa 	bl	807e860 <GetSector>
 807e70c:	6278      	str	r0, [r7, #36]	; 0x24
	  eraseinitstruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 807e70e:	2300      	movs	r3, #0
 807e710:	60bb      	str	r3, [r7, #8]
	  eraseinitstruct.Banks = GetBank(Add);
 807e712:	6878      	ldr	r0, [r7, #4]
 807e714:	f000 f90e 	bl	807e934 <GetBank>
 807e718:	4603      	mov	r3, r0
 807e71a:	60fb      	str	r3, [r7, #12]
	  eraseinitstruct.Sector = startsector;
 807e71c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 807e71e:	613b      	str	r3, [r7, #16]
	  eraseinitstruct.NbSectors = 1;
 807e720:	2301      	movs	r3, #1
 807e722:	617b      	str	r3, [r7, #20]
	  eraseinitstruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 807e724:	2302      	movs	r3, #2
 807e726:	61bb      	str	r3, [r7, #24]
	  status = HAL_FLASHEx_Erase(&eraseinitstruct, &sectorerror);
 807e728:	f107 021c 	add.w	r2, r7, #28
 807e72c:	f107 0308 	add.w	r3, r7, #8
 807e730:	4611      	mov	r1, r2
 807e732:	4618      	mov	r0, r3
 807e734:	f7fa fbce 	bl	8078ed4 <HAL_FLASHEx_Erase>
 807e738:	4603      	mov	r3, r0
 807e73a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  if (status != HAL_OK)
 807e73e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 807e742:	2b00      	cmp	r3, #0
 807e744:	d001      	beq.n	807e74a <MEM_If_Erase_FS+0x54>
	    {
	      return 1;
 807e746:	2301      	movs	r3, #1
 807e748:	e000      	b.n	807e74c <MEM_If_Erase_FS+0x56>
	    }
  return (USBD_OK);
 807e74a:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 807e74c:	4618      	mov	r0, r3
 807e74e:	3728      	adds	r7, #40	; 0x28
 807e750:	46bd      	mov	sp, r7
 807e752:	bd80      	pop	{r7, pc}

0807e754 <MEM_If_Write_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be written (in bytes).
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Write_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 807e754:	b5b0      	push	{r4, r5, r7, lr}
 807e756:	b086      	sub	sp, #24
 807e758:	af00      	add	r7, sp, #0
 807e75a:	60f8      	str	r0, [r7, #12]
 807e75c:	60b9      	str	r1, [r7, #8]
 807e75e:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 3 */
	uint32_t i = 0;
 807e760:	2300      	movs	r3, #0
 807e762:	617b      	str	r3, [r7, #20]

	  for (i = 0; i < Len; i += 4)
 807e764:	2300      	movs	r3, #0
 807e766:	617b      	str	r3, [r7, #20]
 807e768:	e023      	b.n	807e7b2 <MEM_If_Write_FS+0x5e>
	  {
	    /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
	     * be done by byte */
	    if (HAL_FLASH_Program
	        (FLASH_TYPEPROGRAM_WORD, (uint32_t) (dest + i),
 807e76a:	68ba      	ldr	r2, [r7, #8]
 807e76c:	697b      	ldr	r3, [r7, #20]
 807e76e:	4413      	add	r3, r2
	    if (HAL_FLASH_Program
 807e770:	4619      	mov	r1, r3
	         *(uint32_t *) (src + i)) == HAL_OK)
 807e772:	68fa      	ldr	r2, [r7, #12]
 807e774:	697b      	ldr	r3, [r7, #20]
 807e776:	4413      	add	r3, r2
 807e778:	681b      	ldr	r3, [r3, #0]
	    if (HAL_FLASH_Program
 807e77a:	2200      	movs	r2, #0
 807e77c:	461c      	mov	r4, r3
 807e77e:	4615      	mov	r5, r2
 807e780:	4622      	mov	r2, r4
 807e782:	462b      	mov	r3, r5
 807e784:	2002      	movs	r0, #2
 807e786:	f7fa f9df 	bl	8078b48 <HAL_FLASH_Program>
 807e78a:	4603      	mov	r3, r0
 807e78c:	2b00      	cmp	r3, #0
 807e78e:	d10b      	bne.n	807e7a8 <MEM_If_Write_FS+0x54>
	    {
	      /* Check the written value */
	      if (*(uint32_t *) (src + i) != *(uint32_t *) (dest + i))
 807e790:	68fa      	ldr	r2, [r7, #12]
 807e792:	697b      	ldr	r3, [r7, #20]
 807e794:	4413      	add	r3, r2
 807e796:	681a      	ldr	r2, [r3, #0]
 807e798:	68b9      	ldr	r1, [r7, #8]
 807e79a:	697b      	ldr	r3, [r7, #20]
 807e79c:	440b      	add	r3, r1
 807e79e:	681b      	ldr	r3, [r3, #0]
 807e7a0:	429a      	cmp	r2, r3
 807e7a2:	d003      	beq.n	807e7ac <MEM_If_Write_FS+0x58>
	      {
	        /* Flash content doesn't match SRAM content */
	        return 2;
 807e7a4:	2302      	movs	r3, #2
 807e7a6:	e009      	b.n	807e7bc <MEM_If_Write_FS+0x68>
	      }
	    }
	    else
	    {
	      /* Error occurred while writing data in Flash memory */
	      return 1;
 807e7a8:	2301      	movs	r3, #1
 807e7aa:	e007      	b.n	807e7bc <MEM_If_Write_FS+0x68>
	  for (i = 0; i < Len; i += 4)
 807e7ac:	697b      	ldr	r3, [r7, #20]
 807e7ae:	3304      	adds	r3, #4
 807e7b0:	617b      	str	r3, [r7, #20]
 807e7b2:	697a      	ldr	r2, [r7, #20]
 807e7b4:	687b      	ldr	r3, [r7, #4]
 807e7b6:	429a      	cmp	r2, r3
 807e7b8:	d3d7      	bcc.n	807e76a <MEM_If_Write_FS+0x16>
	    }
	  }
  return (USBD_OK);
 807e7ba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 807e7bc:	4618      	mov	r0, r3
 807e7be:	3718      	adds	r7, #24
 807e7c0:	46bd      	mov	sp, r7
 807e7c2:	bdb0      	pop	{r4, r5, r7, pc}

0807e7c4 <MEM_If_Read_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be read (in bytes).
  * @retval Pointer to the physical address where data should be read.
  */
uint8_t *MEM_If_Read_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 807e7c4:	b480      	push	{r7}
 807e7c6:	b087      	sub	sp, #28
 807e7c8:	af00      	add	r7, sp, #0
 807e7ca:	60f8      	str	r0, [r7, #12]
 807e7cc:	60b9      	str	r1, [r7, #8]
 807e7ce:	607a      	str	r2, [r7, #4]
  /* Return a valid address to avoid HardFault */
  /* USER CODE BEGIN 4 */
	uint32_t i = 0;
 807e7d0:	2300      	movs	r3, #0
 807e7d2:	617b      	str	r3, [r7, #20]
	  uint8_t *psrc = src;
 807e7d4:	68fb      	ldr	r3, [r7, #12]
 807e7d6:	613b      	str	r3, [r7, #16]

	  for (i = 0; i < Len; i++)
 807e7d8:	2300      	movs	r3, #0
 807e7da:	617b      	str	r3, [r7, #20]
 807e7dc:	e00a      	b.n	807e7f4 <MEM_If_Read_FS+0x30>
	  {
	    dest[i] = *psrc++;
 807e7de:	693b      	ldr	r3, [r7, #16]
 807e7e0:	1c5a      	adds	r2, r3, #1
 807e7e2:	613a      	str	r2, [r7, #16]
 807e7e4:	68b9      	ldr	r1, [r7, #8]
 807e7e6:	697a      	ldr	r2, [r7, #20]
 807e7e8:	440a      	add	r2, r1
 807e7ea:	781b      	ldrb	r3, [r3, #0]
 807e7ec:	7013      	strb	r3, [r2, #0]
	  for (i = 0; i < Len; i++)
 807e7ee:	697b      	ldr	r3, [r7, #20]
 807e7f0:	3301      	adds	r3, #1
 807e7f2:	617b      	str	r3, [r7, #20]
 807e7f4:	697a      	ldr	r2, [r7, #20]
 807e7f6:	687b      	ldr	r3, [r7, #4]
 807e7f8:	429a      	cmp	r2, r3
 807e7fa:	d3f0      	bcc.n	807e7de <MEM_If_Read_FS+0x1a>
	  }
	  /* Return a valid address to avoid HardFault */
	  return (uint8_t *) (dest);
 807e7fc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE END 4 */
}
 807e7fe:	4618      	mov	r0, r3
 807e800:	371c      	adds	r7, #28
 807e802:	46bd      	mov	sp, r7
 807e804:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e808:	4770      	bx	lr

0807e80a <MEM_If_GetStatus_FS>:
  * @param  Cmd: Number of data to be read (in bytes)
  * @param  buffer: used for returning the time necessary for a program or an erase operation
  * @retval USBD_OK if operation is successful
  */
uint16_t MEM_If_GetStatus_FS(uint32_t Add, uint8_t Cmd, uint8_t *buffer)
{
 807e80a:	b480      	push	{r7}
 807e80c:	b085      	sub	sp, #20
 807e80e:	af00      	add	r7, sp, #0
 807e810:	60f8      	str	r0, [r7, #12]
 807e812:	460b      	mov	r3, r1
 807e814:	607a      	str	r2, [r7, #4]
 807e816:	72fb      	strb	r3, [r7, #11]
  /* USER CODE BEGIN 5 */
	switch (Cmd)
 807e818:	7afb      	ldrb	r3, [r7, #11]
 807e81a:	2b01      	cmp	r3, #1
 807e81c:	d10c      	bne.n	807e838 <MEM_If_GetStatus_FS+0x2e>
	  {
	  case DFU_MEDIA_PROGRAM:
	    buffer[1] = (uint8_t) FLASH_PROGRAM_TIME;
 807e81e:	687b      	ldr	r3, [r7, #4]
 807e820:	3301      	adds	r3, #1
 807e822:	2232      	movs	r2, #50	; 0x32
 807e824:	701a      	strb	r2, [r3, #0]
	    buffer[2] = (uint8_t) (FLASH_PROGRAM_TIME << 8);
 807e826:	687b      	ldr	r3, [r7, #4]
 807e828:	3302      	adds	r3, #2
 807e82a:	2200      	movs	r2, #0
 807e82c:	701a      	strb	r2, [r3, #0]
	    buffer[3] = 0;
 807e82e:	687b      	ldr	r3, [r7, #4]
 807e830:	3303      	adds	r3, #3
 807e832:	2200      	movs	r2, #0
 807e834:	701a      	strb	r2, [r3, #0]
	    break;
 807e836:	e00c      	b.n	807e852 <MEM_If_GetStatus_FS+0x48>

	  case DFU_MEDIA_ERASE:
	  default:
	    buffer[1] = (uint8_t) FLASH_ERASE_TIME;
 807e838:	687b      	ldr	r3, [r7, #4]
 807e83a:	3301      	adds	r3, #1
 807e83c:	2232      	movs	r2, #50	; 0x32
 807e83e:	701a      	strb	r2, [r3, #0]
	    buffer[2] = (uint8_t) (FLASH_ERASE_TIME << 8);
 807e840:	687b      	ldr	r3, [r7, #4]
 807e842:	3302      	adds	r3, #2
 807e844:	2200      	movs	r2, #0
 807e846:	701a      	strb	r2, [r3, #0]
	    buffer[3] = 0;
 807e848:	687b      	ldr	r3, [r7, #4]
 807e84a:	3303      	adds	r3, #3
 807e84c:	2200      	movs	r2, #0
 807e84e:	701a      	strb	r2, [r3, #0]
	    break;
 807e850:	bf00      	nop
	  }
  return (USBD_OK);
 807e852:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 807e854:	4618      	mov	r0, r3
 807e856:	3714      	adds	r7, #20
 807e858:	46bd      	mov	sp, r7
 807e85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e85e:	4770      	bx	lr

0807e860 <GetSector>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

static uint32_t GetSector(uint32_t Address)
{
 807e860:	b480      	push	{r7}
 807e862:	b085      	sub	sp, #20
 807e864:	af00      	add	r7, sp, #0
 807e866:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 807e868:	2300      	movs	r3, #0
 807e86a:	60fb      	str	r3, [r7, #12]

  if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
 807e86c:	687b      	ldr	r3, [r7, #4]
 807e86e:	4a2a      	ldr	r2, [pc, #168]	; (807e918 <GetSector+0xb8>)
 807e870:	4293      	cmp	r3, r2
 807e872:	d206      	bcs.n	807e882 <GetSector+0x22>
 807e874:	687b      	ldr	r3, [r7, #4]
 807e876:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 807e87a:	d302      	bcc.n	807e882 <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 807e87c:	2300      	movs	r3, #0
 807e87e:	60fb      	str	r3, [r7, #12]
 807e880:	e043      	b.n	807e90a <GetSector+0xaa>
  }
  else if ((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
 807e882:	687b      	ldr	r3, [r7, #4]
 807e884:	4a25      	ldr	r2, [pc, #148]	; (807e91c <GetSector+0xbc>)
 807e886:	4293      	cmp	r3, r2
 807e888:	d206      	bcs.n	807e898 <GetSector+0x38>
 807e88a:	687b      	ldr	r3, [r7, #4]
 807e88c:	4a22      	ldr	r2, [pc, #136]	; (807e918 <GetSector+0xb8>)
 807e88e:	4293      	cmp	r3, r2
 807e890:	d302      	bcc.n	807e898 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 807e892:	2301      	movs	r3, #1
 807e894:	60fb      	str	r3, [r7, #12]
 807e896:	e038      	b.n	807e90a <GetSector+0xaa>
  }
  else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
 807e898:	687b      	ldr	r3, [r7, #4]
 807e89a:	4a21      	ldr	r2, [pc, #132]	; (807e920 <GetSector+0xc0>)
 807e89c:	4293      	cmp	r3, r2
 807e89e:	d206      	bcs.n	807e8ae <GetSector+0x4e>
 807e8a0:	687b      	ldr	r3, [r7, #4]
 807e8a2:	4a1e      	ldr	r2, [pc, #120]	; (807e91c <GetSector+0xbc>)
 807e8a4:	4293      	cmp	r3, r2
 807e8a6:	d302      	bcc.n	807e8ae <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 807e8a8:	2302      	movs	r3, #2
 807e8aa:	60fb      	str	r3, [r7, #12]
 807e8ac:	e02d      	b.n	807e90a <GetSector+0xaa>
  }
  else if ((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
 807e8ae:	687b      	ldr	r3, [r7, #4]
 807e8b0:	4a1c      	ldr	r2, [pc, #112]	; (807e924 <GetSector+0xc4>)
 807e8b2:	4293      	cmp	r3, r2
 807e8b4:	d806      	bhi.n	807e8c4 <GetSector+0x64>
 807e8b6:	687b      	ldr	r3, [r7, #4]
 807e8b8:	4a19      	ldr	r2, [pc, #100]	; (807e920 <GetSector+0xc0>)
 807e8ba:	4293      	cmp	r3, r2
 807e8bc:	d302      	bcc.n	807e8c4 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 807e8be:	2303      	movs	r3, #3
 807e8c0:	60fb      	str	r3, [r7, #12]
 807e8c2:	e022      	b.n	807e90a <GetSector+0xaa>
  }
  else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
 807e8c4:	687b      	ldr	r3, [r7, #4]
 807e8c6:	4a18      	ldr	r2, [pc, #96]	; (807e928 <GetSector+0xc8>)
 807e8c8:	4293      	cmp	r3, r2
 807e8ca:	d806      	bhi.n	807e8da <GetSector+0x7a>
 807e8cc:	687b      	ldr	r3, [r7, #4]
 807e8ce:	4a15      	ldr	r2, [pc, #84]	; (807e924 <GetSector+0xc4>)
 807e8d0:	4293      	cmp	r3, r2
 807e8d2:	d902      	bls.n	807e8da <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 807e8d4:	2304      	movs	r3, #4
 807e8d6:	60fb      	str	r3, [r7, #12]
 807e8d8:	e017      	b.n	807e90a <GetSector+0xaa>
  }
  else if ((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
 807e8da:	687b      	ldr	r3, [r7, #4]
 807e8dc:	4a13      	ldr	r2, [pc, #76]	; (807e92c <GetSector+0xcc>)
 807e8de:	4293      	cmp	r3, r2
 807e8e0:	d806      	bhi.n	807e8f0 <GetSector+0x90>
 807e8e2:	687b      	ldr	r3, [r7, #4]
 807e8e4:	4a10      	ldr	r2, [pc, #64]	; (807e928 <GetSector+0xc8>)
 807e8e6:	4293      	cmp	r3, r2
 807e8e8:	d902      	bls.n	807e8f0 <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;
 807e8ea:	2305      	movs	r3, #5
 807e8ec:	60fb      	str	r3, [r7, #12]
 807e8ee:	e00c      	b.n	807e90a <GetSector+0xaa>
  }
  else if ((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
 807e8f0:	687b      	ldr	r3, [r7, #4]
 807e8f2:	4a0f      	ldr	r2, [pc, #60]	; (807e930 <GetSector+0xd0>)
 807e8f4:	4293      	cmp	r3, r2
 807e8f6:	d806      	bhi.n	807e906 <GetSector+0xa6>
 807e8f8:	687b      	ldr	r3, [r7, #4]
 807e8fa:	4a0c      	ldr	r2, [pc, #48]	; (807e92c <GetSector+0xcc>)
 807e8fc:	4293      	cmp	r3, r2
 807e8fe:	d902      	bls.n	807e906 <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;
 807e900:	2306      	movs	r3, #6
 807e902:	60fb      	str	r3, [r7, #12]
 807e904:	e001      	b.n	807e90a <GetSector+0xaa>
  }
  else
  {
    sector = FLASH_SECTOR_7;
 807e906:	2307      	movs	r3, #7
 807e908:	60fb      	str	r3, [r7, #12]
  }
  return sector;
 807e90a:	68fb      	ldr	r3, [r7, #12]
}
 807e90c:	4618      	mov	r0, r3
 807e90e:	3714      	adds	r7, #20
 807e910:	46bd      	mov	sp, r7
 807e912:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e916:	4770      	bx	lr
 807e918:	08004000 	.word	0x08004000
 807e91c:	08008000 	.word	0x08008000
 807e920:	0800c000 	.word	0x0800c000
 807e924:	0800ffff 	.word	0x0800ffff
 807e928:	0801ffff 	.word	0x0801ffff
 807e92c:	0803ffff 	.word	0x0803ffff
 807e930:	0805ffff 	.word	0x0805ffff

0807e934 <GetBank>:

static uint32_t GetBank(uint32_t Addr)
{
 807e934:	b480      	push	{r7}
 807e936:	b085      	sub	sp, #20
 807e938:	af00      	add	r7, sp, #0
 807e93a:	6078      	str	r0, [r7, #4]
  uint32_t bank = 0;
 807e93c:	2300      	movs	r3, #0
 807e93e:	60fb      	str	r3, [r7, #12]

  /* Sector in bank 1 */
  bank = FLASH_BANK_1;
 807e940:	2301      	movs	r3, #1
 807e942:	60fb      	str	r3, [r7, #12]
  return bank;
 807e944:	68fb      	ldr	r3, [r7, #12]
}
 807e946:	4618      	mov	r0, r3
 807e948:	3714      	adds	r7, #20
 807e94a:	46bd      	mov	sp, r7
 807e94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 807e950:	4770      	bx	lr
	...

0807e954 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 807e954:	b580      	push	{r7, lr}
 807e956:	b08a      	sub	sp, #40	; 0x28
 807e958:	af00      	add	r7, sp, #0
 807e95a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 807e95c:	f107 0314 	add.w	r3, r7, #20
 807e960:	2200      	movs	r2, #0
 807e962:	601a      	str	r2, [r3, #0]
 807e964:	605a      	str	r2, [r3, #4]
 807e966:	609a      	str	r2, [r3, #8]
 807e968:	60da      	str	r2, [r3, #12]
 807e96a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 807e96c:	687b      	ldr	r3, [r7, #4]
 807e96e:	681b      	ldr	r3, [r3, #0]
 807e970:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 807e974:	d13a      	bne.n	807e9ec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 807e976:	2300      	movs	r3, #0
 807e978:	613b      	str	r3, [r7, #16]
 807e97a:	4b1e      	ldr	r3, [pc, #120]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e97c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 807e97e:	4a1d      	ldr	r2, [pc, #116]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e980:	f043 0301 	orr.w	r3, r3, #1
 807e984:	6313      	str	r3, [r2, #48]	; 0x30
 807e986:	4b1b      	ldr	r3, [pc, #108]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 807e98a:	f003 0301 	and.w	r3, r3, #1
 807e98e:	613b      	str	r3, [r7, #16]
 807e990:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 807e992:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 807e996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 807e998:	2302      	movs	r3, #2
 807e99a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 807e99c:	2300      	movs	r3, #0
 807e99e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 807e9a0:	2303      	movs	r3, #3
 807e9a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 807e9a4:	230a      	movs	r3, #10
 807e9a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 807e9a8:	f107 0314 	add.w	r3, r7, #20
 807e9ac:	4619      	mov	r1, r3
 807e9ae:	4812      	ldr	r0, [pc, #72]	; (807e9f8 <HAL_PCD_MspInit+0xa4>)
 807e9b0:	f7fa fbb2 	bl	8079118 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 807e9b4:	4b0f      	ldr	r3, [pc, #60]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e9b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 807e9b8:	4a0e      	ldr	r2, [pc, #56]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e9ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 807e9be:	6353      	str	r3, [r2, #52]	; 0x34
 807e9c0:	2300      	movs	r3, #0
 807e9c2:	60fb      	str	r3, [r7, #12]
 807e9c4:	4b0b      	ldr	r3, [pc, #44]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e9c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 807e9c8:	4a0a      	ldr	r2, [pc, #40]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e9ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 807e9ce:	6453      	str	r3, [r2, #68]	; 0x44
 807e9d0:	4b08      	ldr	r3, [pc, #32]	; (807e9f4 <HAL_PCD_MspInit+0xa0>)
 807e9d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 807e9d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 807e9d8:	60fb      	str	r3, [r7, #12]
 807e9da:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 807e9dc:	2200      	movs	r2, #0
 807e9de:	2100      	movs	r1, #0
 807e9e0:	2043      	movs	r0, #67	; 0x43
 807e9e2:	f7fa f87a 	bl	8078ada <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 807e9e6:	2043      	movs	r0, #67	; 0x43
 807e9e8:	f7fa f893 	bl	8078b12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 807e9ec:	bf00      	nop
 807e9ee:	3728      	adds	r7, #40	; 0x28
 807e9f0:	46bd      	mov	sp, r7
 807e9f2:	bd80      	pop	{r7, pc}
 807e9f4:	40023800 	.word	0x40023800
 807e9f8:	40020000 	.word	0x40020000

0807e9fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807e9fc:	b580      	push	{r7, lr}
 807e9fe:	b082      	sub	sp, #8
 807ea00:	af00      	add	r7, sp, #0
 807ea02:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 807ea04:	687b      	ldr	r3, [r7, #4]
 807ea06:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 807ea0a:	687b      	ldr	r3, [r7, #4]
 807ea0c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 807ea10:	4619      	mov	r1, r3
 807ea12:	4610      	mov	r0, r2
 807ea14:	f7fe fc43 	bl	807d29e <USBD_LL_SetupStage>
}
 807ea18:	bf00      	nop
 807ea1a:	3708      	adds	r7, #8
 807ea1c:	46bd      	mov	sp, r7
 807ea1e:	bd80      	pop	{r7, pc}

0807ea20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807ea20:	b580      	push	{r7, lr}
 807ea22:	b082      	sub	sp, #8
 807ea24:	af00      	add	r7, sp, #0
 807ea26:	6078      	str	r0, [r7, #4]
 807ea28:	460b      	mov	r3, r1
 807ea2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 807ea2c:	687b      	ldr	r3, [r7, #4]
 807ea2e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 807ea32:	78fa      	ldrb	r2, [r7, #3]
 807ea34:	6879      	ldr	r1, [r7, #4]
 807ea36:	4613      	mov	r3, r2
 807ea38:	00db      	lsls	r3, r3, #3
 807ea3a:	1a9b      	subs	r3, r3, r2
 807ea3c:	009b      	lsls	r3, r3, #2
 807ea3e:	440b      	add	r3, r1
 807ea40:	f503 7302 	add.w	r3, r3, #520	; 0x208
 807ea44:	681a      	ldr	r2, [r3, #0]
 807ea46:	78fb      	ldrb	r3, [r7, #3]
 807ea48:	4619      	mov	r1, r3
 807ea4a:	f7fe fc7d 	bl	807d348 <USBD_LL_DataOutStage>
}
 807ea4e:	bf00      	nop
 807ea50:	3708      	adds	r7, #8
 807ea52:	46bd      	mov	sp, r7
 807ea54:	bd80      	pop	{r7, pc}

0807ea56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807ea56:	b580      	push	{r7, lr}
 807ea58:	b082      	sub	sp, #8
 807ea5a:	af00      	add	r7, sp, #0
 807ea5c:	6078      	str	r0, [r7, #4]
 807ea5e:	460b      	mov	r3, r1
 807ea60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 807ea62:	687b      	ldr	r3, [r7, #4]
 807ea64:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 807ea68:	78fa      	ldrb	r2, [r7, #3]
 807ea6a:	6879      	ldr	r1, [r7, #4]
 807ea6c:	4613      	mov	r3, r2
 807ea6e:	00db      	lsls	r3, r3, #3
 807ea70:	1a9b      	subs	r3, r3, r2
 807ea72:	009b      	lsls	r3, r3, #2
 807ea74:	440b      	add	r3, r1
 807ea76:	3348      	adds	r3, #72	; 0x48
 807ea78:	681a      	ldr	r2, [r3, #0]
 807ea7a:	78fb      	ldrb	r3, [r7, #3]
 807ea7c:	4619      	mov	r1, r3
 807ea7e:	f7fe fcc6 	bl	807d40e <USBD_LL_DataInStage>
}
 807ea82:	bf00      	nop
 807ea84:	3708      	adds	r7, #8
 807ea86:	46bd      	mov	sp, r7
 807ea88:	bd80      	pop	{r7, pc}

0807ea8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807ea8a:	b580      	push	{r7, lr}
 807ea8c:	b082      	sub	sp, #8
 807ea8e:	af00      	add	r7, sp, #0
 807ea90:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 807ea92:	687b      	ldr	r3, [r7, #4]
 807ea94:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807ea98:	4618      	mov	r0, r3
 807ea9a:	f7fe fdda 	bl	807d652 <USBD_LL_SOF>
}
 807ea9e:	bf00      	nop
 807eaa0:	3708      	adds	r7, #8
 807eaa2:	46bd      	mov	sp, r7
 807eaa4:	bd80      	pop	{r7, pc}

0807eaa6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807eaa6:	b580      	push	{r7, lr}
 807eaa8:	b084      	sub	sp, #16
 807eaaa:	af00      	add	r7, sp, #0
 807eaac:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 807eaae:	2301      	movs	r3, #1
 807eab0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 807eab2:	687b      	ldr	r3, [r7, #4]
 807eab4:	68db      	ldr	r3, [r3, #12]
 807eab6:	2b02      	cmp	r3, #2
 807eab8:	d001      	beq.n	807eabe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 807eaba:	f7f9 fdf9 	bl	80786b0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 807eabe:	687b      	ldr	r3, [r7, #4]
 807eac0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807eac4:	7bfa      	ldrb	r2, [r7, #15]
 807eac6:	4611      	mov	r1, r2
 807eac8:	4618      	mov	r0, r3
 807eaca:	f7fe fd84 	bl	807d5d6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 807eace:	687b      	ldr	r3, [r7, #4]
 807ead0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807ead4:	4618      	mov	r0, r3
 807ead6:	f7fe fd30 	bl	807d53a <USBD_LL_Reset>
}
 807eada:	bf00      	nop
 807eadc:	3710      	adds	r7, #16
 807eade:	46bd      	mov	sp, r7
 807eae0:	bd80      	pop	{r7, pc}
	...

0807eae4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807eae4:	b580      	push	{r7, lr}
 807eae6:	b082      	sub	sp, #8
 807eae8:	af00      	add	r7, sp, #0
 807eaea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 807eaec:	687b      	ldr	r3, [r7, #4]
 807eaee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807eaf2:	4618      	mov	r0, r3
 807eaf4:	f7fe fd7f 	bl	807d5f6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 807eaf8:	687b      	ldr	r3, [r7, #4]
 807eafa:	681b      	ldr	r3, [r3, #0]
 807eafc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 807eb00:	681b      	ldr	r3, [r3, #0]
 807eb02:	687a      	ldr	r2, [r7, #4]
 807eb04:	6812      	ldr	r2, [r2, #0]
 807eb06:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 807eb0a:	f043 0301 	orr.w	r3, r3, #1
 807eb0e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 807eb10:	687b      	ldr	r3, [r7, #4]
 807eb12:	6a1b      	ldr	r3, [r3, #32]
 807eb14:	2b00      	cmp	r3, #0
 807eb16:	d005      	beq.n	807eb24 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 807eb18:	4b04      	ldr	r3, [pc, #16]	; (807eb2c <HAL_PCD_SuspendCallback+0x48>)
 807eb1a:	691b      	ldr	r3, [r3, #16]
 807eb1c:	4a03      	ldr	r2, [pc, #12]	; (807eb2c <HAL_PCD_SuspendCallback+0x48>)
 807eb1e:	f043 0306 	orr.w	r3, r3, #6
 807eb22:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 807eb24:	bf00      	nop
 807eb26:	3708      	adds	r7, #8
 807eb28:	46bd      	mov	sp, r7
 807eb2a:	bd80      	pop	{r7, pc}
 807eb2c:	e000ed00 	.word	0xe000ed00

0807eb30 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807eb30:	b580      	push	{r7, lr}
 807eb32:	b082      	sub	sp, #8
 807eb34:	af00      	add	r7, sp, #0
 807eb36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 807eb38:	687b      	ldr	r3, [r7, #4]
 807eb3a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807eb3e:	4618      	mov	r0, r3
 807eb40:	f7fe fd6f 	bl	807d622 <USBD_LL_Resume>
}
 807eb44:	bf00      	nop
 807eb46:	3708      	adds	r7, #8
 807eb48:	46bd      	mov	sp, r7
 807eb4a:	bd80      	pop	{r7, pc}

0807eb4c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807eb4c:	b580      	push	{r7, lr}
 807eb4e:	b082      	sub	sp, #8
 807eb50:	af00      	add	r7, sp, #0
 807eb52:	6078      	str	r0, [r7, #4]
 807eb54:	460b      	mov	r3, r1
 807eb56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 807eb58:	687b      	ldr	r3, [r7, #4]
 807eb5a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807eb5e:	78fa      	ldrb	r2, [r7, #3]
 807eb60:	4611      	mov	r1, r2
 807eb62:	4618      	mov	r0, r3
 807eb64:	f7fe fdbd 	bl	807d6e2 <USBD_LL_IsoOUTIncomplete>
}
 807eb68:	bf00      	nop
 807eb6a:	3708      	adds	r7, #8
 807eb6c:	46bd      	mov	sp, r7
 807eb6e:	bd80      	pop	{r7, pc}

0807eb70 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807eb70:	b580      	push	{r7, lr}
 807eb72:	b082      	sub	sp, #8
 807eb74:	af00      	add	r7, sp, #0
 807eb76:	6078      	str	r0, [r7, #4]
 807eb78:	460b      	mov	r3, r1
 807eb7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 807eb7c:	687b      	ldr	r3, [r7, #4]
 807eb7e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807eb82:	78fa      	ldrb	r2, [r7, #3]
 807eb84:	4611      	mov	r1, r2
 807eb86:	4618      	mov	r0, r3
 807eb88:	f7fe fd85 	bl	807d696 <USBD_LL_IsoINIncomplete>
}
 807eb8c:	bf00      	nop
 807eb8e:	3708      	adds	r7, #8
 807eb90:	46bd      	mov	sp, r7
 807eb92:	bd80      	pop	{r7, pc}

0807eb94 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807eb94:	b580      	push	{r7, lr}
 807eb96:	b082      	sub	sp, #8
 807eb98:	af00      	add	r7, sp, #0
 807eb9a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 807eb9c:	687b      	ldr	r3, [r7, #4]
 807eb9e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807eba2:	4618      	mov	r0, r3
 807eba4:	f7fe fdc3 	bl	807d72e <USBD_LL_DevConnected>
}
 807eba8:	bf00      	nop
 807ebaa:	3708      	adds	r7, #8
 807ebac:	46bd      	mov	sp, r7
 807ebae:	bd80      	pop	{r7, pc}

0807ebb0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 807ebb0:	b580      	push	{r7, lr}
 807ebb2:	b082      	sub	sp, #8
 807ebb4:	af00      	add	r7, sp, #0
 807ebb6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 807ebb8:	687b      	ldr	r3, [r7, #4]
 807ebba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 807ebbe:	4618      	mov	r0, r3
 807ebc0:	f7fe fdc0 	bl	807d744 <USBD_LL_DevDisconnected>
}
 807ebc4:	bf00      	nop
 807ebc6:	3708      	adds	r7, #8
 807ebc8:	46bd      	mov	sp, r7
 807ebca:	bd80      	pop	{r7, pc}

0807ebcc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 807ebcc:	b580      	push	{r7, lr}
 807ebce:	b082      	sub	sp, #8
 807ebd0:	af00      	add	r7, sp, #0
 807ebd2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 807ebd4:	687b      	ldr	r3, [r7, #4]
 807ebd6:	781b      	ldrb	r3, [r3, #0]
 807ebd8:	2b00      	cmp	r3, #0
 807ebda:	d13c      	bne.n	807ec56 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 807ebdc:	4a20      	ldr	r2, [pc, #128]	; (807ec60 <USBD_LL_Init+0x94>)
 807ebde:	687b      	ldr	r3, [r7, #4]
 807ebe0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 807ebe4:	687b      	ldr	r3, [r7, #4]
 807ebe6:	4a1e      	ldr	r2, [pc, #120]	; (807ec60 <USBD_LL_Init+0x94>)
 807ebe8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 807ebec:	4b1c      	ldr	r3, [pc, #112]	; (807ec60 <USBD_LL_Init+0x94>)
 807ebee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 807ebf2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 807ebf4:	4b1a      	ldr	r3, [pc, #104]	; (807ec60 <USBD_LL_Init+0x94>)
 807ebf6:	2204      	movs	r2, #4
 807ebf8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 807ebfa:	4b19      	ldr	r3, [pc, #100]	; (807ec60 <USBD_LL_Init+0x94>)
 807ebfc:	2202      	movs	r2, #2
 807ebfe:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 807ec00:	4b17      	ldr	r3, [pc, #92]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec02:	2200      	movs	r2, #0
 807ec04:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 807ec06:	4b16      	ldr	r3, [pc, #88]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec08:	2202      	movs	r2, #2
 807ec0a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 807ec0c:	4b14      	ldr	r3, [pc, #80]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec0e:	2200      	movs	r2, #0
 807ec10:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 807ec12:	4b13      	ldr	r3, [pc, #76]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec14:	2200      	movs	r2, #0
 807ec16:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 807ec18:	4b11      	ldr	r3, [pc, #68]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec1a:	2200      	movs	r2, #0
 807ec1c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 807ec1e:	4b10      	ldr	r3, [pc, #64]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec20:	2200      	movs	r2, #0
 807ec22:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 807ec24:	4b0e      	ldr	r3, [pc, #56]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec26:	2200      	movs	r2, #0
 807ec28:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 807ec2a:	480d      	ldr	r0, [pc, #52]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec2c:	f7fa fc2b 	bl	8079486 <HAL_PCD_Init>
 807ec30:	4603      	mov	r3, r0
 807ec32:	2b00      	cmp	r3, #0
 807ec34:	d001      	beq.n	807ec3a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 807ec36:	f7f9 fd3b 	bl	80786b0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 807ec3a:	2180      	movs	r1, #128	; 0x80
 807ec3c:	4808      	ldr	r0, [pc, #32]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec3e:	f7fb fd60 	bl	807a702 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 807ec42:	2240      	movs	r2, #64	; 0x40
 807ec44:	2100      	movs	r1, #0
 807ec46:	4806      	ldr	r0, [pc, #24]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec48:	f7fb fd14 	bl	807a674 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 807ec4c:	2280      	movs	r2, #128	; 0x80
 807ec4e:	2101      	movs	r1, #1
 807ec50:	4803      	ldr	r0, [pc, #12]	; (807ec60 <USBD_LL_Init+0x94>)
 807ec52:	f7fb fd0f 	bl	807a674 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 807ec56:	2300      	movs	r3, #0
}
 807ec58:	4618      	mov	r0, r3
 807ec5a:	3708      	adds	r7, #8
 807ec5c:	46bd      	mov	sp, r7
 807ec5e:	bd80      	pop	{r7, pc}
 807ec60:	200006ec 	.word	0x200006ec

0807ec64 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 807ec64:	b580      	push	{r7, lr}
 807ec66:	b084      	sub	sp, #16
 807ec68:	af00      	add	r7, sp, #0
 807ec6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807ec6c:	2300      	movs	r3, #0
 807ec6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807ec70:	2300      	movs	r3, #0
 807ec72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 807ec74:	687b      	ldr	r3, [r7, #4]
 807ec76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 807ec7a:	4618      	mov	r0, r3
 807ec7c:	f7fa fd20 	bl	80796c0 <HAL_PCD_Start>
 807ec80:	4603      	mov	r3, r0
 807ec82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ec84:	7bfb      	ldrb	r3, [r7, #15]
 807ec86:	4618      	mov	r0, r3
 807ec88:	f000 f92c 	bl	807eee4 <USBD_Get_USB_Status>
 807ec8c:	4603      	mov	r3, r0
 807ec8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 807ec90:	7bbb      	ldrb	r3, [r7, #14]
}
 807ec92:	4618      	mov	r0, r3
 807ec94:	3710      	adds	r7, #16
 807ec96:	46bd      	mov	sp, r7
 807ec98:	bd80      	pop	{r7, pc}

0807ec9a <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 807ec9a:	b580      	push	{r7, lr}
 807ec9c:	b084      	sub	sp, #16
 807ec9e:	af00      	add	r7, sp, #0
 807eca0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807eca2:	2300      	movs	r3, #0
 807eca4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807eca6:	2300      	movs	r3, #0
 807eca8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 807ecaa:	687b      	ldr	r3, [r7, #4]
 807ecac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 807ecb0:	4618      	mov	r0, r3
 807ecb2:	f7fa fd38 	bl	8079726 <HAL_PCD_Stop>
 807ecb6:	4603      	mov	r3, r0
 807ecb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ecba:	7bfb      	ldrb	r3, [r7, #15]
 807ecbc:	4618      	mov	r0, r3
 807ecbe:	f000 f911 	bl	807eee4 <USBD_Get_USB_Status>
 807ecc2:	4603      	mov	r3, r0
 807ecc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 807ecc6:	7bbb      	ldrb	r3, [r7, #14]
}
 807ecc8:	4618      	mov	r0, r3
 807ecca:	3710      	adds	r7, #16
 807eccc:	46bd      	mov	sp, r7
 807ecce:	bd80      	pop	{r7, pc}

0807ecd0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 807ecd0:	b580      	push	{r7, lr}
 807ecd2:	b084      	sub	sp, #16
 807ecd4:	af00      	add	r7, sp, #0
 807ecd6:	6078      	str	r0, [r7, #4]
 807ecd8:	4608      	mov	r0, r1
 807ecda:	4611      	mov	r1, r2
 807ecdc:	461a      	mov	r2, r3
 807ecde:	4603      	mov	r3, r0
 807ece0:	70fb      	strb	r3, [r7, #3]
 807ece2:	460b      	mov	r3, r1
 807ece4:	70bb      	strb	r3, [r7, #2]
 807ece6:	4613      	mov	r3, r2
 807ece8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807ecea:	2300      	movs	r3, #0
 807ecec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807ecee:	2300      	movs	r3, #0
 807ecf0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 807ecf2:	687b      	ldr	r3, [r7, #4]
 807ecf4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 807ecf8:	78bb      	ldrb	r3, [r7, #2]
 807ecfa:	883a      	ldrh	r2, [r7, #0]
 807ecfc:	78f9      	ldrb	r1, [r7, #3]
 807ecfe:	f7fb f922 	bl	8079f46 <HAL_PCD_EP_Open>
 807ed02:	4603      	mov	r3, r0
 807ed04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ed06:	7bfb      	ldrb	r3, [r7, #15]
 807ed08:	4618      	mov	r0, r3
 807ed0a:	f000 f8eb 	bl	807eee4 <USBD_Get_USB_Status>
 807ed0e:	4603      	mov	r3, r0
 807ed10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 807ed12:	7bbb      	ldrb	r3, [r7, #14]
}
 807ed14:	4618      	mov	r0, r3
 807ed16:	3710      	adds	r7, #16
 807ed18:	46bd      	mov	sp, r7
 807ed1a:	bd80      	pop	{r7, pc}

0807ed1c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 807ed1c:	b580      	push	{r7, lr}
 807ed1e:	b084      	sub	sp, #16
 807ed20:	af00      	add	r7, sp, #0
 807ed22:	6078      	str	r0, [r7, #4]
 807ed24:	460b      	mov	r3, r1
 807ed26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807ed28:	2300      	movs	r3, #0
 807ed2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807ed2c:	2300      	movs	r3, #0
 807ed2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 807ed30:	687b      	ldr	r3, [r7, #4]
 807ed32:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 807ed36:	78fa      	ldrb	r2, [r7, #3]
 807ed38:	4611      	mov	r1, r2
 807ed3a:	4618      	mov	r0, r3
 807ed3c:	f7fb fa00 	bl	807a140 <HAL_PCD_EP_SetStall>
 807ed40:	4603      	mov	r3, r0
 807ed42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ed44:	7bfb      	ldrb	r3, [r7, #15]
 807ed46:	4618      	mov	r0, r3
 807ed48:	f000 f8cc 	bl	807eee4 <USBD_Get_USB_Status>
 807ed4c:	4603      	mov	r3, r0
 807ed4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 807ed50:	7bbb      	ldrb	r3, [r7, #14]
}
 807ed52:	4618      	mov	r0, r3
 807ed54:	3710      	adds	r7, #16
 807ed56:	46bd      	mov	sp, r7
 807ed58:	bd80      	pop	{r7, pc}

0807ed5a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 807ed5a:	b580      	push	{r7, lr}
 807ed5c:	b084      	sub	sp, #16
 807ed5e:	af00      	add	r7, sp, #0
 807ed60:	6078      	str	r0, [r7, #4]
 807ed62:	460b      	mov	r3, r1
 807ed64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807ed66:	2300      	movs	r3, #0
 807ed68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807ed6a:	2300      	movs	r3, #0
 807ed6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 807ed6e:	687b      	ldr	r3, [r7, #4]
 807ed70:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 807ed74:	78fa      	ldrb	r2, [r7, #3]
 807ed76:	4611      	mov	r1, r2
 807ed78:	4618      	mov	r0, r3
 807ed7a:	f7fb fa45 	bl	807a208 <HAL_PCD_EP_ClrStall>
 807ed7e:	4603      	mov	r3, r0
 807ed80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ed82:	7bfb      	ldrb	r3, [r7, #15]
 807ed84:	4618      	mov	r0, r3
 807ed86:	f000 f8ad 	bl	807eee4 <USBD_Get_USB_Status>
 807ed8a:	4603      	mov	r3, r0
 807ed8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 807ed8e:	7bbb      	ldrb	r3, [r7, #14]
}
 807ed90:	4618      	mov	r0, r3
 807ed92:	3710      	adds	r7, #16
 807ed94:	46bd      	mov	sp, r7
 807ed96:	bd80      	pop	{r7, pc}

0807ed98 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 807ed98:	b480      	push	{r7}
 807ed9a:	b085      	sub	sp, #20
 807ed9c:	af00      	add	r7, sp, #0
 807ed9e:	6078      	str	r0, [r7, #4]
 807eda0:	460b      	mov	r3, r1
 807eda2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 807eda4:	687b      	ldr	r3, [r7, #4]
 807eda6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 807edaa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 807edac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 807edb0:	2b00      	cmp	r3, #0
 807edb2:	da0b      	bge.n	807edcc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 807edb4:	78fb      	ldrb	r3, [r7, #3]
 807edb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 807edba:	68f9      	ldr	r1, [r7, #12]
 807edbc:	4613      	mov	r3, r2
 807edbe:	00db      	lsls	r3, r3, #3
 807edc0:	1a9b      	subs	r3, r3, r2
 807edc2:	009b      	lsls	r3, r3, #2
 807edc4:	440b      	add	r3, r1
 807edc6:	333e      	adds	r3, #62	; 0x3e
 807edc8:	781b      	ldrb	r3, [r3, #0]
 807edca:	e00b      	b.n	807ede4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 807edcc:	78fb      	ldrb	r3, [r7, #3]
 807edce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 807edd2:	68f9      	ldr	r1, [r7, #12]
 807edd4:	4613      	mov	r3, r2
 807edd6:	00db      	lsls	r3, r3, #3
 807edd8:	1a9b      	subs	r3, r3, r2
 807edda:	009b      	lsls	r3, r3, #2
 807eddc:	440b      	add	r3, r1
 807edde:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 807ede2:	781b      	ldrb	r3, [r3, #0]
  }
}
 807ede4:	4618      	mov	r0, r3
 807ede6:	3714      	adds	r7, #20
 807ede8:	46bd      	mov	sp, r7
 807edea:	f85d 7b04 	ldr.w	r7, [sp], #4
 807edee:	4770      	bx	lr

0807edf0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 807edf0:	b580      	push	{r7, lr}
 807edf2:	b084      	sub	sp, #16
 807edf4:	af00      	add	r7, sp, #0
 807edf6:	6078      	str	r0, [r7, #4]
 807edf8:	460b      	mov	r3, r1
 807edfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807edfc:	2300      	movs	r3, #0
 807edfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807ee00:	2300      	movs	r3, #0
 807ee02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 807ee04:	687b      	ldr	r3, [r7, #4]
 807ee06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 807ee0a:	78fa      	ldrb	r2, [r7, #3]
 807ee0c:	4611      	mov	r1, r2
 807ee0e:	4618      	mov	r0, r3
 807ee10:	f7fb f874 	bl	8079efc <HAL_PCD_SetAddress>
 807ee14:	4603      	mov	r3, r0
 807ee16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ee18:	7bfb      	ldrb	r3, [r7, #15]
 807ee1a:	4618      	mov	r0, r3
 807ee1c:	f000 f862 	bl	807eee4 <USBD_Get_USB_Status>
 807ee20:	4603      	mov	r3, r0
 807ee22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 807ee24:	7bbb      	ldrb	r3, [r7, #14]
}
 807ee26:	4618      	mov	r0, r3
 807ee28:	3710      	adds	r7, #16
 807ee2a:	46bd      	mov	sp, r7
 807ee2c:	bd80      	pop	{r7, pc}

0807ee2e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 807ee2e:	b580      	push	{r7, lr}
 807ee30:	b086      	sub	sp, #24
 807ee32:	af00      	add	r7, sp, #0
 807ee34:	60f8      	str	r0, [r7, #12]
 807ee36:	607a      	str	r2, [r7, #4]
 807ee38:	603b      	str	r3, [r7, #0]
 807ee3a:	460b      	mov	r3, r1
 807ee3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807ee3e:	2300      	movs	r3, #0
 807ee40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807ee42:	2300      	movs	r3, #0
 807ee44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 807ee46:	68fb      	ldr	r3, [r7, #12]
 807ee48:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 807ee4c:	7af9      	ldrb	r1, [r7, #11]
 807ee4e:	683b      	ldr	r3, [r7, #0]
 807ee50:	687a      	ldr	r2, [r7, #4]
 807ee52:	f7fb f92b 	bl	807a0ac <HAL_PCD_EP_Transmit>
 807ee56:	4603      	mov	r3, r0
 807ee58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ee5a:	7dfb      	ldrb	r3, [r7, #23]
 807ee5c:	4618      	mov	r0, r3
 807ee5e:	f000 f841 	bl	807eee4 <USBD_Get_USB_Status>
 807ee62:	4603      	mov	r3, r0
 807ee64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 807ee66:	7dbb      	ldrb	r3, [r7, #22]
}
 807ee68:	4618      	mov	r0, r3
 807ee6a:	3718      	adds	r7, #24
 807ee6c:	46bd      	mov	sp, r7
 807ee6e:	bd80      	pop	{r7, pc}

0807ee70 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 807ee70:	b580      	push	{r7, lr}
 807ee72:	b086      	sub	sp, #24
 807ee74:	af00      	add	r7, sp, #0
 807ee76:	60f8      	str	r0, [r7, #12]
 807ee78:	607a      	str	r2, [r7, #4]
 807ee7a:	603b      	str	r3, [r7, #0]
 807ee7c:	460b      	mov	r3, r1
 807ee7e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 807ee80:	2300      	movs	r3, #0
 807ee82:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807ee84:	2300      	movs	r3, #0
 807ee86:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 807ee88:	68fb      	ldr	r3, [r7, #12]
 807ee8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 807ee8e:	7af9      	ldrb	r1, [r7, #11]
 807ee90:	683b      	ldr	r3, [r7, #0]
 807ee92:	687a      	ldr	r2, [r7, #4]
 807ee94:	f7fb f8bf 	bl	807a016 <HAL_PCD_EP_Receive>
 807ee98:	4603      	mov	r3, r0
 807ee9a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 807ee9c:	7dfb      	ldrb	r3, [r7, #23]
 807ee9e:	4618      	mov	r0, r3
 807eea0:	f000 f820 	bl	807eee4 <USBD_Get_USB_Status>
 807eea4:	4603      	mov	r3, r0
 807eea6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 807eea8:	7dbb      	ldrb	r3, [r7, #22]
}
 807eeaa:	4618      	mov	r0, r3
 807eeac:	3718      	adds	r7, #24
 807eeae:	46bd      	mov	sp, r7
 807eeb0:	bd80      	pop	{r7, pc}
	...

0807eeb4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 807eeb4:	b480      	push	{r7}
 807eeb6:	b083      	sub	sp, #12
 807eeb8:	af00      	add	r7, sp, #0
 807eeba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_DFU_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 807eebc:	4b03      	ldr	r3, [pc, #12]	; (807eecc <USBD_static_malloc+0x18>)
}
 807eebe:	4618      	mov	r0, r3
 807eec0:	370c      	adds	r7, #12
 807eec2:	46bd      	mov	sp, r7
 807eec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 807eec8:	4770      	bx	lr
 807eeca:	bf00      	nop
 807eecc:	20000af4 	.word	0x20000af4

0807eed0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 807eed0:	b480      	push	{r7}
 807eed2:	b083      	sub	sp, #12
 807eed4:	af00      	add	r7, sp, #0
 807eed6:	6078      	str	r0, [r7, #4]

}
 807eed8:	bf00      	nop
 807eeda:	370c      	adds	r7, #12
 807eedc:	46bd      	mov	sp, r7
 807eede:	f85d 7b04 	ldr.w	r7, [sp], #4
 807eee2:	4770      	bx	lr

0807eee4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 807eee4:	b480      	push	{r7}
 807eee6:	b085      	sub	sp, #20
 807eee8:	af00      	add	r7, sp, #0
 807eeea:	4603      	mov	r3, r0
 807eeec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 807eeee:	2300      	movs	r3, #0
 807eef0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 807eef2:	79fb      	ldrb	r3, [r7, #7]
 807eef4:	2b03      	cmp	r3, #3
 807eef6:	d817      	bhi.n	807ef28 <USBD_Get_USB_Status+0x44>
 807eef8:	a201      	add	r2, pc, #4	; (adr r2, 807ef00 <USBD_Get_USB_Status+0x1c>)
 807eefa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 807eefe:	bf00      	nop
 807ef00:	0807ef11 	.word	0x0807ef11
 807ef04:	0807ef17 	.word	0x0807ef17
 807ef08:	0807ef1d 	.word	0x0807ef1d
 807ef0c:	0807ef23 	.word	0x0807ef23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 807ef10:	2300      	movs	r3, #0
 807ef12:	73fb      	strb	r3, [r7, #15]
    break;
 807ef14:	e00b      	b.n	807ef2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 807ef16:	2303      	movs	r3, #3
 807ef18:	73fb      	strb	r3, [r7, #15]
    break;
 807ef1a:	e008      	b.n	807ef2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 807ef1c:	2301      	movs	r3, #1
 807ef1e:	73fb      	strb	r3, [r7, #15]
    break;
 807ef20:	e005      	b.n	807ef2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 807ef22:	2303      	movs	r3, #3
 807ef24:	73fb      	strb	r3, [r7, #15]
    break;
 807ef26:	e002      	b.n	807ef2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 807ef28:	2303      	movs	r3, #3
 807ef2a:	73fb      	strb	r3, [r7, #15]
    break;
 807ef2c:	bf00      	nop
  }
  return usb_status;
 807ef2e:	7bfb      	ldrb	r3, [r7, #15]
}
 807ef30:	4618      	mov	r0, r3
 807ef32:	3714      	adds	r7, #20
 807ef34:	46bd      	mov	sp, r7
 807ef36:	f85d 7b04 	ldr.w	r7, [sp], #4
 807ef3a:	4770      	bx	lr

0807ef3c <memset>:
 807ef3c:	4402      	add	r2, r0
 807ef3e:	4603      	mov	r3, r0
 807ef40:	4293      	cmp	r3, r2
 807ef42:	d100      	bne.n	807ef46 <memset+0xa>
 807ef44:	4770      	bx	lr
 807ef46:	f803 1b01 	strb.w	r1, [r3], #1
 807ef4a:	e7f9      	b.n	807ef40 <memset+0x4>

0807ef4c <__libc_init_array>:
 807ef4c:	b570      	push	{r4, r5, r6, lr}
 807ef4e:	4d0d      	ldr	r5, [pc, #52]	; (807ef84 <__libc_init_array+0x38>)
 807ef50:	4c0d      	ldr	r4, [pc, #52]	; (807ef88 <__libc_init_array+0x3c>)
 807ef52:	1b64      	subs	r4, r4, r5
 807ef54:	10a4      	asrs	r4, r4, #2
 807ef56:	2600      	movs	r6, #0
 807ef58:	42a6      	cmp	r6, r4
 807ef5a:	d109      	bne.n	807ef70 <__libc_init_array+0x24>
 807ef5c:	4d0b      	ldr	r5, [pc, #44]	; (807ef8c <__libc_init_array+0x40>)
 807ef5e:	4c0c      	ldr	r4, [pc, #48]	; (807ef90 <__libc_init_array+0x44>)
 807ef60:	f000 f818 	bl	807ef94 <_init>
 807ef64:	1b64      	subs	r4, r4, r5
 807ef66:	10a4      	asrs	r4, r4, #2
 807ef68:	2600      	movs	r6, #0
 807ef6a:	42a6      	cmp	r6, r4
 807ef6c:	d105      	bne.n	807ef7a <__libc_init_array+0x2e>
 807ef6e:	bd70      	pop	{r4, r5, r6, pc}
 807ef70:	f855 3b04 	ldr.w	r3, [r5], #4
 807ef74:	4798      	blx	r3
 807ef76:	3601      	adds	r6, #1
 807ef78:	e7ee      	b.n	807ef58 <__libc_init_array+0xc>
 807ef7a:	f855 3b04 	ldr.w	r3, [r5], #4
 807ef7e:	4798      	blx	r3
 807ef80:	3601      	adds	r6, #1
 807ef82:	e7f2      	b.n	807ef6a <__libc_init_array+0x1e>
 807ef84:	0807f058 	.word	0x0807f058
 807ef88:	0807f058 	.word	0x0807f058
 807ef8c:	0807f058 	.word	0x0807f058
 807ef90:	0807f05c 	.word	0x0807f05c

0807ef94 <_init>:
 807ef94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 807ef96:	bf00      	nop
 807ef98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 807ef9a:	bc08      	pop	{r3}
 807ef9c:	469e      	mov	lr, r3
 807ef9e:	4770      	bx	lr

0807efa0 <_fini>:
 807efa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 807efa2:	bf00      	nop
 807efa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 807efa6:	bc08      	pop	{r3}
 807efa8:	469e      	mov	lr, r3
 807efaa:	4770      	bx	lr
