============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.24-s038_1
  Generated on:           Dec 04 2024  01:26:03 am
  Module:                 controller
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4567 ps) Late External Delay Assertion at pin PCWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) PCWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    4933                  
             Slack:=    4567                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      3  84.9   582   938     938    (-,-) 
  drc_bufs1900/y                       -       a->y  F     inv_2x          5 150.3   440   693    1631    (-,-) 
  drc_bufs1899/y                       -       a->y  R     inv_2x          4 116.7   418   654    2284    (-,-) 
  g1867__1786/y                        -       b->y  F     nor2_2x         4  82.5   490   435    2720    (-,-) 
  g1846__2683/y                        -       c->y  F     a2o1_1x         1  43.2   314   821    3540    (-,-) 
  g1776__3772/y                        -       b->y  R     nor2_2x         2  75.6   402   513    4053    (-,-) 
  g1772__4296/y                        -       a->y  F     nand3_1x        1  32.2   256   380    4433    (-,-) 
  g1770__8780/y                        -       c->y  R     nand3_1x        1  52.1   389   500    4933    (-,-) 
  PCWrite                              -       -     R     (port)          -     -     -     0    4933    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 2: MET (5142 ps) Late External Delay Assertion at pin ALUSrcB[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[0]/ph
          Clock: (R) ph1
       Endpoint: (F) ALUSrcB[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    4358                  
             Slack:=    5142                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_30_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[0]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[0]/q  -       ph->q R     latch_c_1x      5 155.3  1011  1372    1372    (-,-) 
  g1853/y                              -       a->y  F     inv_4x          4 126.5   414   633    2005    (-,-) 
  g1844__3772/y                        -       a->y  R     nand2_2x        3  96.4   466   606    2610    (-,-) 
  g1841__2250/y                        -       a->y  F     nor2_2x         2  56.0   281   443    3053    (-,-) 
  g1833/y                              -       a->y  R     inv_2x          1  32.2   175   320    3374    (-,-) 
  g1820__5019/y                        -       a->y  F     nand3_1x        1  24.5   241   270    3644    (-,-) 
  g1809__7114/y                        -       c->y  F     a2o1_1x         1  52.1   327   714    4357    (-,-) 
  ALUSrcB[0]                           -       -     F     (port)          -     -     -     0    4358    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (5446 ps) Late External Delay Assertion at pin RegWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) RegWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    4054                  
             Slack:=    5446                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_19_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      3  84.9   582   938     938    (-,-) 
  drc_bufs1900/y                       -       a->y  F     inv_2x          5 150.3   440   693    1631    (-,-) 
  drc_bufs1899/y                       -       a->y  R     inv_2x          4 116.7   418   654    2284    (-,-) 
  g1867__1786/y                        -       b->y  F     nor2_2x         4  82.5   490   435    2720    (-,-) 
  g1846__2683/y                        -       c->y  F     a2o1_1x         1  43.2   314   821    3540    (-,-) 
  g1776__3772/y                        -       b->y  R     nor2_2x         2  75.6   402   513    4053    (-,-) 
  RegWrite                             -       -     R     (port)          -     -     -     0    4054    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 4: MET (5648 ps) Late External Delay Assertion at pin ALUSrcB[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) ALUSrcB[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3852                  
             Slack:=    5648                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_29_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q F     latch_c_1x      3  84.9   492   900     900    (-,-) 
  drc_bufs1900/y                       -       a->y  R     inv_2x          5 149.5   523   772    1672    (-,-) 
  drc_bufs1899/y                       -       a->y  F     inv_2x          4 116.5   366   587    2260    (-,-) 
  g1867__1786/y                        -       b->y  R     nor2_2x         4  82.4   503   567    2827    (-,-) 
  g1822__7118/y                        -       c->y  R     a2o1_1x         2  95.5   641  1025    3852    (-,-) 
  ALUSrcB[1]                           -       -     R     (port)          -     -     -     0    3852    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 5: MET (5648 ps) Late External Delay Assertion at pin ALUSrcA
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) ALUSrcA
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3852                  
             Slack:=    5648                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_28_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q F     latch_c_1x      3  84.9   492   900     900    (-,-) 
  drc_bufs1900/y                       -       a->y  R     inv_2x          5 149.5   523   772    1672    (-,-) 
  drc_bufs1899/y                       -       a->y  F     inv_2x          4 116.5   366   587    2260    (-,-) 
  g1867__1786/y                        -       b->y  R     nor2_2x         4  82.4   503   567    2827    (-,-) 
  g1822__7118/y                        -       c->y  R     a2o1_1x         2  95.5   641  1025    3852    (-,-) 
  ALUSrcA                              -       -     R     (port)          -     -     -     0    3852    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 6: MET (5680 ps) Late External Delay Assertion at pin AdrSrc
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[0]/ph
          Clock: (R) ph1
       Endpoint: (F) AdrSrc
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3820                  
             Slack:=    5680                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_24_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[0]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[0]/q  -       ph->q R     latch_c_1x      5 155.3  1011  1372    1372    (-,-) 
  g1853/y                              -       a->y  F     inv_4x          4 126.5   414   633    2005    (-,-) 
  g1844__3772/y                        -       a->y  R     nand2_2x        3  96.4   466   606    2610    (-,-) 
  g1834__7114/y                        -       a->y  F     nor2_1x         1  24.5   278   472    3082    (-,-) 
  g1819__3772/y                        -       c->y  F     a2o1_1x         1  52.1   326   737    3820    (-,-) 
  AdrSrc                               -       -     F     (port)          -     -     -     0    3820    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 7: MET (5905 ps) Late External Delay Assertion at pin ResultSrc[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[3]/ph
          Clock: (R) ph1
       Endpoint: (F) ResultSrc[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3595                  
             Slack:=    5905                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_32_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[3]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[3]/q  -       ph->q R     latch_c_1x      5 152.9   996  1357    1357    (-,-) 
  g1873/y                              -       a->y  F     inv_2x          1  35.2   383   562    1919    (-,-) 
  g1872/y                              -       a->y  R     inv_2x          3  90.0   341   545    2464    (-,-) 
  g1845__1474/y                        -       b->y  F     nor2_2x         5  87.0   323   401    2866    (-,-) 
  g1830__5703/y                        -       a->y  F     and2_1x         1  52.1   303   729    3594    (-,-) 
  ResultSrc[0]                         -       -     F     (port)          -     -     -     0    3595    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 8: MET (5905 ps) Late External Delay Assertion at pin IRWrite[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[3]/ph
          Clock: (R) ph1
       Endpoint: (F) IRWrite[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3595                  
             Slack:=    5905                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_22_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[3]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[3]/q  -       ph->q R     latch_c_1x      5 152.9   996  1357    1357    (-,-) 
  g1873/y                              -       a->y  F     inv_2x          1  35.2   383   562    1919    (-,-) 
  g1872/y                              -       a->y  R     inv_2x          3  90.0   341   545    2464    (-,-) 
  g1845__1474/y                        -       b->y  F     nor2_2x         5  87.0   323   401    2866    (-,-) 
  g1829__7675/y                        -       a->y  F     and2_1x         1  52.1   303   729    3594    (-,-) 
  IRWrite[1]                           -       -     F     (port)          -     -     -     0    3595    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 9: MET (5905 ps) Late External Delay Assertion at pin IRWrite[3]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[3]/ph
          Clock: (R) ph1
       Endpoint: (F) IRWrite[3]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3595                  
             Slack:=    5905                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_20_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[3]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[3]/q  -       ph->q R     latch_c_1x      5 152.9   996  1357    1357    (-,-) 
  g1873/y                              -       a->y  F     inv_2x          1  35.2   383   562    1919    (-,-) 
  g1872/y                              -       a->y  R     inv_2x          3  90.0   341   545    2464    (-,-) 
  g1845__1474/y                        -       b->y  F     nor2_2x         5  87.0   323   401    2866    (-,-) 
  g1840__2391/y                        -       a->y  F     and2_1x         1  52.1   303   729    3594    (-,-) 
  IRWrite[3]                           -       -     F     (port)          -     -     -     0    3595    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 10: MET (5914 ps) Late External Delay Assertion at pin ResultSrc[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (F) ResultSrc[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3586                  
             Slack:=    5914                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_31_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      3  84.9   582   938     938    (-,-) 
  drc_bufs1900/y                       -       a->y  F     inv_2x          5 150.3   440   693    1631    (-,-) 
  drc_bufs1899/y                       -       a->y  R     inv_2x          4 116.7   418   654    2284    (-,-) 
  g1867__1786/y                        -       b->y  F     nor2_2x         4  82.5   490   435    2720    (-,-) 
  g1836__5953/y                        -       c->y  F     a2o1_1x         1  52.1   334   866    3585    (-,-) 
  ResultSrc[1]                         -       -     F     (port)          -     -     -     0    3586    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 11: MET (5924 ps) Late External Delay Assertion at pin IRWrite[2]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) IRWrite[2]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3576                  
             Slack:=    5924                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_21_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q F     latch_c_1x      3  84.9   492   900     900    (-,-) 
  drc_bufs1900/y                       -       a->y  R     inv_2x          5 149.5   523   772    1672    (-,-) 
  drc_bufs1899/y                       -       a->y  F     inv_2x          4 116.5   366   587    2260    (-,-) 
  g1857__2391/y                        -       b->y  R     nor2_2x         4  86.6   380   580    2839    (-,-) 
  g1826__6083/y                        -       b->y  R     and2_1x         1  52.1   380   736    3575    (-,-) 
  IRWrite[2]                           -       -     R     (port)          -     -     -     0    3576    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 12: MET (6084 ps) Late External Delay Assertion at pin ALUOp
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[0]/ph
          Clock: (R) ph1
       Endpoint: (F) ALUOp
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3416                  
             Slack:=    6084                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_27_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[0]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[0]/q  -       ph->q R     latch_c_1x      5 155.3  1011  1372    1372    (-,-) 
  g1842__4296/y                        -       s->y  F     mux2_c_1x       2  55.3   359  1102    2474    (-,-) 
  g1821__9682/y                        -       a->y  R     nand3_1x        1  35.1   344   571    3045    (-,-) 
  g1816/y                              -       a->y  F     inv_2x          2  66.2   226   370    3416    (-,-) 
  ALUOp                                -       -     F     (port)          -     -     -     0    3416    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 13: MET (6264 ps) Late External Delay Assertion at pin MemWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (F) MemWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3236                  
             Slack:=    6264                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_18_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      3  84.9   582   938     938    (-,-) 
  drc_bufs1900/y                       -       a->y  F     inv_2x          5 150.3   440   693    1631    (-,-) 
  g1868__7118/y                        -       a->y  R     nand2_2x        2  72.8   328   580    2211    (-,-) 
  g1861/y                              -       a->y  F     inv_4x          4  80.9   180   289    2500    (-,-) 
  g1782__2683/y                        -       b->y  R     nand2_1x        1  43.2   356   396    2895    (-,-) 
  g1780__1474/y                        -       b->y  F     nor2_2x         1  52.1   277   340    3235    (-,-) 
  MemWrite                             -       -     F     (port)          -     -     -     0    3236    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 14: MET (6394 ps) Late External Delay Assertion at pin IRWrite[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (F) IRWrite[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3106                  
             Slack:=    6394                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_23_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      3  84.9   582   938     938    (-,-) 
  drc_bufs1900/y                       -       a->y  F     inv_2x          5 150.3   440   693    1631    (-,-) 
  g1868__7118/y                        -       a->y  R     nand2_2x        2  72.8   328   580    2211    (-,-) 
  g1861/y                              -       a->y  F     inv_4x          4  80.9   180   289    2500    (-,-) 
  g1825__2703/y                        -       b->y  F     and2_1x         1  52.1   313   606    3106    (-,-) 
  IRWrite[0]                           -       -     F     (port)          -     -     -     0    3106    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 15: MET (8026 ps) Late External Delay Assertion at pin RegSrc[1]
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (F) RegSrc[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     974                  
             Slack:=    8026                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_25_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Instr[27]      -       -     R     (arrival)      4 137.0   227   215     715    (-,-) 
  g1882/y        -       a->y  F     inv_4x         2  77.3   143   237     953    (-,-) 
  g1855__6877/y  -       b->y  R     nand2_2x       2  67.5   228   306    1259    (-,-) 
  g1850/y        -       a->y  F     inv_4x         1  52.1   131   215    1474    (-,-) 
  RegSrc[1]      -       -     F     (port)         -     -     -     0    1474    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (8217 ps) Late External Delay Assertion at pin RegSrc[0]
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (R) RegSrc[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     783                  
             Slack:=    8217                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_26_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Instr[27]      -       -     R     (arrival)      4 137.0   227   215     715    (-,-) 
  g1882/y        -       a->y  F     inv_4x         2  77.3   143   237     953    (-,-) 
  g1854__7675/y  -       b->y  R     nor2_2x        1  52.1   238   329    1282    (-,-) 
  RegSrc[0]      -       -     R     (port)         -     -     -     0    1283    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (8784 ps) Late External Delay Assertion at pin ImmSrc
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (R) ImmSrc
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     216                  
             Slack:=    8784                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_33_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Instr[27]      -       -     R     (arrival)      4 137.0   227   215     715    (-,-) 
  ImmSrc         -       -     R     (port)         -     -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

