# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5Edited_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/achal/Desktop/385\ 2.2\ Files {C:/Users/achal/Desktop/385 2.2 Files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:02 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Desktop/385 2.2 Files" C:/Users/achal/Desktop/385 2.2 Files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/REGs.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/REGs.sv 
# -- Compiling module REGISTER
# 
# Top level modules:
# 	REGISTER
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/MUXes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/MUXes.sv 
# -- Compiling module PCMUX
# -- Compiling module ADDR1MUX
# -- Compiling module ADDR2MUX
# -- Compiling module MIOMUX
# -- Compiling module DRMUX
# -- Compiling module SR1MUX
# -- Compiling module SR2MUX
# 
# Top level modules:
# 	PCMUX
# 	ADDR1MUX
# 	ADDR2MUX
# 	MIOMUX
# 	DRMUX
# 	SR1MUX
# 	SR2MUX
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:35:03 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/REG_FILE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:04 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/REG_FILE.sv 
# -- Compiling module REGISTER_FILE
# 
# Top level modules:
# 	REGISTER_FILE
# End time: 21:35:04 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/BEN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:04 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/BEN.sv 
# -- Compiling module BEN
# 
# Top level modules:
# 	BEN
# End time: 21:35:04 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:04 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:35:04 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:04 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:35:04 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/achal/Downloads/lab\ 5.1 {C:/Users/achal/Downloads/lab 5.1/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:04 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Downloads/lab 5.1" C:/Users/achal/Downloads/lab 5.1/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 21:35:04 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/achal/Desktop/Lab\ 5.1/../../Downloads/lab\ 5.1 {C:/Users/achal/Desktop/Lab 5.1/../../Downloads/lab 5.1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:04 on Mar 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/achal/Desktop/Lab 5.1/../../Downloads/lab 5.1" C:/Users/achal/Desktop/Lab 5.1/../../Downloads/lab 5.1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:35:04 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:35:05 on Mar 20,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.PCMUX
# Loading work.MIOMUX
# Loading work.ADDR1MUX
# Loading work.ADDR2MUX
# Loading work.DRMUX
# Loading work.SR1MUX
# Loading work.SR2MUX
# Loading work.REGISTER
# Loading work.REGISTER_FILE
# Loading work.ALU
# Loading work.BEN
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
restart -f
run 2000ns
run 10000ns
restart -f
run 10000ns
