-- VHDL for IBM SMS ALD page 15.62.07.1
-- Title: E CH DATA FLOW CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/26/2020 9:21:14 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_62_07_1_E_CH_DATA_FLOW_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_SELECT_ANY_BUFFER:	 in STD_LOGIC;
		MS_E_CH_STACKER_SEL_OP_CODE:	 in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_I_CYCLE_DOT_NOT_CR_DISABLE:	 in STD_LOGIC;
		MS_1401_B_OP_CODE:	 in STD_LOGIC;
		MS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		MS_GATE_I_O_SYNC_TO_E1_IN:	 out STD_LOGIC;
		MS_GATE_TAPE_TO_E1_INPUT:	 out STD_LOGIC;
		MS_GATE_E_CH_FILE_TO_E1_IN:	 out STD_LOGIC;
		PS_GATE_ASM_CH_TO_E1_INPUT:	 out STD_LOGIC);
end ALD_15_62_07_1_E_CH_DATA_FLOW_CONTROLS;

architecture behavioral of ALD_15_62_07_1_E_CH_DATA_FLOW_CONTROLS is 

	signal OUT_4A_F: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_4C_R: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_B: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_4H_B: STD_LOGIC;
	signal OUT_5I_NoPin: STD_LOGIC;
	signal OUT_4I_D: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;

begin

	OUT_4A_F <= NOT PS_E_CH_SELECT_ANY_BUFFER;
	OUT_4B_D <= NOT PS_E_CH_INPUT_MODE;
	OUT_3B_R <= NOT MS_E_CH_STACKER_SEL_OP_CODE;
	OUT_4C_R <= NOT PS_E_CH_SELECT_TAPE_DATA;
	OUT_4D_C <= NOT PS_E_CH_INPUT_MODE;
	OUT_4E_B <= NOT PS_E_CH_INPUT_MODE;
	OUT_4F_D <= NOT PS_E_CH_SELECT_UNIT_F;
	OUT_5H_D <= NOT(PS_I_CYCLE_DOT_NOT_CR_DISABLE AND MS_1401_B_OP_CODE AND MS_E_CH_IN_PROCESS );
	OUT_4H_B <= NOT OUT_5H_D;
	OUT_5I_NoPin <= NOT(PS_E_CH_OUTPUT_MODE AND MS_CONTROL_REG_DISABLE AND MS_1401_B_OP_CODE );
	OUT_4I_D <= NOT OUT_5I_NoPin;
	OUT_DOT_1B <= OUT_4A_F OR OUT_4B_D OR OUT_3B_R;
	OUT_DOT_1C <= OUT_4C_R OR OUT_4D_C;
	OUT_DOT_1E <= OUT_4E_B OR OUT_4F_D;
	OUT_DOT_1H <= OUT_4H_B OR OUT_4I_D;

	MS_GATE_I_O_SYNC_TO_E1_IN <= OUT_DOT_1B;
	MS_GATE_TAPE_TO_E1_INPUT <= OUT_DOT_1C;
	MS_GATE_E_CH_FILE_TO_E1_IN <= OUT_DOT_1E;
	PS_GATE_ASM_CH_TO_E1_INPUT <= OUT_DOT_1H;


end;
