
---------- Begin Simulation Statistics ----------
final_tick                                64922123500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141011                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683928                       # Number of bytes of host memory used
host_op_rate                                   154311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   709.16                       # Real time elapsed on the host
host_tick_rate                               91547475                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064922                       # Number of seconds simulated
sim_ticks                                 64922123500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.970740                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8735315                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10043970                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            152061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16614711                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          610132                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           310099                       # Number of indirect misses.
system.cpu.branchPred.lookups                20722100                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050639                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1113                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.298442                       # CPI: cycles per instruction
system.cpu.discardedOps                        705382                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49893842                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17238005                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10039515                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14874290                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.770153                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        129844247                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955325     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646456     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534177     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431930                       # Class of committed instruction
system.cpu.tickCycles                       114969957                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11949                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        90060                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       880802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           96                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1761970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             96                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1708                       # Transaction distribution
system.membus.trans_dist::CleanEvict              123                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9714                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9714                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3027456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3027456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10118                       # Request fanout histogram
system.membus.respLayer1.occupancy          176644500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            41978500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            870372                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       847176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10802                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10802                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        847298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23074                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2541772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       101372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2643144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    433785344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16060928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              449846272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1927                       # Total snoops (count)
system.tol2bus.snoopTraffic                    437248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           883101                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.102097                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 792939     89.79%     89.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90162     10.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             883101                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4385137000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         152444994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3812841000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               847067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23984                       # number of demand (read+write) hits
system.l2.demand_hits::total                   871051                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              847067                       # number of overall hits
system.l2.overall_hits::.cpu.data               23984                       # number of overall hits
system.l2.overall_hits::total                  871051                       # number of overall hits
system.l2.demand_misses::.cpu.inst                231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9892                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10123                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               231                       # number of overall misses
system.l2.overall_misses::.cpu.data              9892                       # number of overall misses
system.l2.overall_misses::total                 10123                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22304500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    994494500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1016799000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22304500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    994494500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1016799000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           847298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               881174                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          847298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              881174                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.292006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011488                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.292006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011488                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96556.277056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100535.230489                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100444.433468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96556.277056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100535.230489                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100444.433468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1708                       # number of writebacks
system.l2.writebacks::total                      1708                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10118                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    895197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    915192000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    895197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    915192000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.291859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011482                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.291859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011482                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86556.277056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90542.884596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90451.867958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86556.277056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90542.884596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90451.867958                       # average overall mshr miss latency
system.l2.replacements                           1927                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28862                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28862                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       757308                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           757308                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       757308                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       757308                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1088                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9714                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    976341500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     976341500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.899278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100508.698785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100508.698785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    879201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    879201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.899278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90508.698785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90508.698785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         847067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             847067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22304500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22304500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       847298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         847298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96556.277056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96556.277056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86556.277056                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86556.277056                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22896                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22896                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101983.146067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101983.146067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15996000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15996000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92462.427746                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92462.427746                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6625.287465                       # Cycle average of tags in use
system.l2.tags.total_refs                     1671905                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    165.224330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.347835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       151.399985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6473.539644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.790227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.808751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7272                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13385399                       # Number of tag accesses
system.l2.tags.data_accesses                 13385399                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          59136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2531072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2590208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       437248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          437248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1708                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            910876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38986279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39897155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       910876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           910876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6734961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6734961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6734961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           910876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38986279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46632116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019919586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6479                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10118                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1708                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              444                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    929010750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  202360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1687860750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22954.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41704.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6008                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.598813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   304.507246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.425919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           42      0.46%      0.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           34      0.37%      0.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7090     77.93%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      0.19%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1375     15.11%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      0.18%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          231      2.54%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      0.35%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          261      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9098                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.011765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.023908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1542.836177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          337     99.12%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.59%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.026471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.024334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.310874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              337     99.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.29%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2590208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  435776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2590208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               437248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   64911963000                       # Total gap between requests
system.mem_ctrls.avgGap                    5488919.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2531072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       435776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 910875.935843349318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38986278.691269241273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6712288.146274205297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35072000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1652788750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 889273930750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37956.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41791.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 130163046.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             32415600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             17229300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           145113360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17518320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5124868320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7700126010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18445778880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31483049790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        484.935614                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47866827000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2167880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14887416500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32544120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17297610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           143856720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           18024660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5124868320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7642987500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18493895520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31473474450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        484.788124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47994147000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2167880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14760096500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25156844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25156844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25156844                       # number of overall hits
system.cpu.icache.overall_hits::total        25156844                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       847298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         847298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       847298                       # number of overall misses
system.cpu.icache.overall_misses::total        847298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11951867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11951867500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11951867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11951867500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26004142                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26004142                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26004142                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26004142                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032583                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14105.860630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14105.860630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14105.860630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14105.860630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       847176                       # number of writebacks
system.cpu.icache.writebacks::total            847176                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       847298                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       847298                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       847298                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       847298                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11104569500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11104569500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11104569500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11104569500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13105.860630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13105.860630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13105.860630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13105.860630                       # average overall mshr miss latency
system.cpu.icache.replacements                 847176                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25156844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25156844                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       847298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        847298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11951867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11951867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26004142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26004142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14105.860630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14105.860630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       847298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       847298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11104569500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11104569500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13105.860630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13105.860630                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           121.975542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26004142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            847298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.690668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   121.975542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52855582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52855582                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34663275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34663275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34666603                       # number of overall hits
system.cpu.dcache.overall_hits::total        34666603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        40627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        40664                       # number of overall misses
system.cpu.dcache.overall_misses::total         40664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1737406000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1737406000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1737406000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1737406000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34703902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34703902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34707267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34707267                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001171                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001171                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001172                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001172                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42764.811579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42764.811579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42725.900059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42725.900059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28862                       # number of writebacks
system.cpu.dcache.writebacks::total             28862                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6785                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6785                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6785                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1296810000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1296810000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1297629500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1297629500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000976                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38319.543762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38319.543762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38305.275121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38305.275121                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33620                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20469127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20469127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    345339500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    345339500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20493748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20493748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14026.217457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14026.217457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1581                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    292647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    292647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12701.714410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12701.714410                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14194148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14194148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16006                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16006                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1392066500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1392066500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86971.541922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86971.541922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5204                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1004162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1004162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000760                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000760                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92960.794297                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92960.794297                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       819500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       819500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24102.941176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24102.941176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.439193                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34878643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33876                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1029.597444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.439193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69804738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69804738                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64922123500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
