; triple majority circuit
; https://en.wikipedia.org/wiki/Triple_modular_redundancy

i0/0---i0/1----+---------(Q0/0 
i0/2---i0/0----+ 
i0/1---i0/2----+
