\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{union____WORD__BYTE}{\+\_\+\+\_\+\+W\+O\+R\+D\+\_\+\+B\+Y\+TE} }{\pageref{union____WORD__BYTE}}{}
\item\contentsline{section}{\hyperlink{struct__BM__T}{\+\_\+\+B\+M\+\_\+T} }{\pageref{struct__BM__T}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__ABSTRACT__CONTROL__MANAGEMENT__DESCRIPTOR}{\+\_\+\+C\+D\+C\+\_\+\+A\+B\+S\+T\+R\+A\+C\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+M\+A\+N\+A\+G\+E\+M\+E\+N\+T\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__CDC__ABSTRACT__CONTROL__MANAGEMENT__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__CALL__MANAGEMENT__DESCRIPTOR}{\+\_\+\+C\+D\+C\+\_\+\+C\+A\+L\+L\+\_\+\+M\+A\+N\+A\+G\+E\+M\+E\+N\+T\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__CDC__CALL__MANAGEMENT__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__HEADER__DESCRIPTOR}{\+\_\+\+C\+D\+C\+\_\+\+H\+E\+A\+D\+E\+R\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__CDC__HEADER__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__LINE__CODING}{\+\_\+\+C\+D\+C\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+D\+I\+NG} }{\pageref{struct__CDC__LINE__CODING}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__UNION__1SLAVE__DESCRIPTOR}{\+\_\+\+C\+D\+C\+\_\+\+U\+N\+I\+O\+N\+\_\+1\+S\+L\+A\+V\+E\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__CDC__UNION__1SLAVE__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__UNION__DESCRIPTOR}{\+\_\+\+C\+D\+C\+\_\+\+U\+N\+I\+O\+N\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__CDC__UNION__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__DFU__STATUS}{\+\_\+\+D\+F\+U\+\_\+\+S\+T\+A\+T\+US} }{\pageref{struct__DFU__STATUS}}{}
\item\contentsline{section}{\hyperlink{struct__HID__DESCRIPTOR}{\+\_\+\+H\+I\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} \\*H\+ID class-\/specific H\+ID Descriptor }{\pageref{struct__HID__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__HID__DESCRIPTOR_1_1__HID__DESCRIPTOR__LIST}{\+\_\+\+H\+I\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+O\+R\+::\+\_\+\+H\+I\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+O\+R\+\_\+\+L\+I\+ST} }{\pageref{struct__HID__DESCRIPTOR_1_1__HID__DESCRIPTOR__LIST}}{}
\item\contentsline{section}{\hyperlink{struct__HID__REPORT__T}{\+\_\+\+H\+I\+D\+\_\+\+R\+E\+P\+O\+R\+T\+\_\+T} \\*H\+ID report descriptor data structure }{\pageref{struct__HID__REPORT__T}}{}
\item\contentsline{section}{\hyperlink{struct__MSC__CBW}{\+\_\+\+M\+S\+C\+\_\+\+C\+BW} }{\pageref{struct__MSC__CBW}}{}
\item\contentsline{section}{\hyperlink{struct__MSC__CSW}{\+\_\+\+M\+S\+C\+\_\+\+C\+SW} }{\pageref{struct__MSC__CSW}}{}
\item\contentsline{section}{\hyperlink{union__REQUEST__TYPE}{\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+T\+Y\+PE} }{\pageref{union__REQUEST__TYPE}}{}
\item\contentsline{section}{\hyperlink{struct__USB__COMMON__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__COMMON__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__CONFIGURATION__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+T\+I\+O\+N\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__CONFIGURATION__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__CORE__DESCS__T}{\+\_\+\+U\+S\+B\+\_\+\+C\+O\+R\+E\+\_\+\+D\+E\+S\+C\+S\+\_\+T} \\*U\+SB descriptors data structure }{\pageref{struct__USB__CORE__DESCS__T}}{}
\item\contentsline{section}{\hyperlink{struct__USB__DEVICE__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__DEVICE__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__DEVICE__QUALIFIER__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+Q\+U\+A\+L\+I\+F\+I\+E\+R\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__DEVICE__QUALIFIER__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__DFU__FUNC__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+D\+F\+U\+\_\+\+F\+U\+N\+C\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__DFU__FUNC__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__ENDPOINT__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+E\+N\+D\+P\+O\+I\+N\+T\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__ENDPOINT__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__IAD__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+I\+A\+D\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__IAD__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__INTERFACE__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+I\+N\+T\+E\+R\+F\+A\+C\+E\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__INTERFACE__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__OTHER__SPEED__CONFIGURATION}{\+\_\+\+U\+S\+B\+\_\+\+O\+T\+H\+E\+R\+\_\+\+S\+P\+E\+E\+D\+\_\+\+C\+O\+N\+F\+I\+G\+U\+R\+A\+T\+I\+ON} }{\pageref{struct__USB__OTHER__SPEED__CONFIGURATION}}{}
\item\contentsline{section}{\hyperlink{struct__USB__SETUP__PACKET}{\+\_\+\+U\+S\+B\+\_\+\+S\+E\+T\+U\+P\+\_\+\+P\+A\+C\+K\+ET} }{\pageref{struct__USB__SETUP__PACKET}}{}
\item\contentsline{section}{\hyperlink{struct__USB__STRING__DESCRIPTOR}{\+\_\+\+U\+S\+B\+\_\+\+S\+T\+R\+I\+N\+G\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR} }{\pageref{struct__USB__STRING__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__WB__T}{\+\_\+\+W\+B\+\_\+T} }{\pageref{struct__WB__T}}{}
\item\contentsline{section}{\hyperlink{structADC__CLOCK__SETUP__T}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} }{\pageref{structADC__CLOCK__SETUP__T}}{}
\item\contentsline{section}{\hyperlink{unionAPSR__Type}{A\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{unionAPSR__Type}}{}
\item\contentsline{section}{\hyperlink{structCAN__EXT__ID__ENTRY__T}{C\+A\+N\+\_\+\+E\+X\+T\+\_\+\+I\+D\+\_\+\+E\+N\+T\+R\+Y\+\_\+T} \\*Extended ID Entry structure }{\pageref{structCAN__EXT__ID__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__EXT__ID__RANGE__ENTRY__T}{C\+A\+N\+\_\+\+E\+X\+T\+\_\+\+I\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+E\+N\+T\+R\+Y\+\_\+T} \\*Extended ID Range structure }{\pageref{structCAN__EXT__ID__RANGE__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__MSG__T}{C\+A\+N\+\_\+\+M\+S\+G\+\_\+T} \\*C\+AN Message Object Structure }{\pageref{structCAN__MSG__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__STD__ID__ENTRY__T}{C\+A\+N\+\_\+\+S\+T\+D\+\_\+\+I\+D\+\_\+\+E\+N\+T\+R\+Y\+\_\+T} \\*Standard ID Entry structure }{\pageref{structCAN__STD__ID__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__STD__ID__RANGE__ENTRY__T}{C\+A\+N\+\_\+\+S\+T\+D\+\_\+\+I\+D\+\_\+\+R\+A\+N\+G\+E\+\_\+\+E\+N\+T\+R\+Y\+\_\+T} \\*Standard ID Range structure }{\pageref{structCAN__STD__ID__RANGE__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCANAF__LUT__T}{C\+A\+N\+A\+F\+\_\+\+L\+U\+T\+\_\+T} \\*Acceptance Filter Section Table structure }{\pageref{structCANAF__LUT__T}}{}
\item\contentsline{section}{\hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} }{\pageref{structChip__SSP__DATA__SETUP__T}}{}
\item\contentsline{section}{\hyperlink{unionCONTROL__Type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{unionCONTROL__Type}}{}
\item\contentsline{section}{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{structCoreDebug__Type}}{}
\item\contentsline{section}{\hyperlink{structDMA__ChannelHandle__t}{D\+M\+A\+\_\+\+Channel\+Handle\+\_\+t} \\*D\+MA channel handle structure }{\pageref{structDMA__ChannelHandle__t}}{}
\item\contentsline{section}{\hyperlink{structDMA__TransferDescriptor}{D\+M\+A\+\_\+\+Transfer\+Descriptor} \\*Transfer Descriptor structure typedef }{\pageref{structDMA__TransferDescriptor}}{}
\item\contentsline{section}{\hyperlink{structDWT__Type}{D\+W\+T\+\_\+\+Type} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{structDWT__Type}}{}
\item\contentsline{section}{\hyperlink{structENET__CONTROL__T}{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+T} \\*Ethernet Control register block structure }{\pageref{structENET__CONTROL__T}}{}
\item\contentsline{section}{\hyperlink{structENET__MAC__T}{E\+N\+E\+T\+\_\+\+M\+A\+C\+\_\+T} \\*Ethernet M\+AC register block structure }{\pageref{structENET__MAC__T}}{}
\item\contentsline{section}{\hyperlink{structENET__MODULE__CTRL__T}{E\+N\+E\+T\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+C\+T\+R\+L\+\_\+T} \\*Ethernet Module Control register block structure }{\pageref{structENET__MODULE__CTRL__T}}{}
\item\contentsline{section}{\hyperlink{structENET__RXDESC__T}{E\+N\+E\+T\+\_\+\+R\+X\+D\+E\+S\+C\+\_\+T} \\*RX Descriptor structure }{\pageref{structENET__RXDESC__T}}{}
\item\contentsline{section}{\hyperlink{structENET__RXFILTER__T}{E\+N\+E\+T\+\_\+\+R\+X\+F\+I\+L\+T\+E\+R\+\_\+T} \\*Ethernet Receive Filter register block structure }{\pageref{structENET__RXFILTER__T}}{}
\item\contentsline{section}{\hyperlink{structENET__RXSTAT__T}{E\+N\+E\+T\+\_\+\+R\+X\+S\+T\+A\+T\+\_\+T} \\*RX Status structure }{\pageref{structENET__RXSTAT__T}}{}
\item\contentsline{section}{\hyperlink{structENET__TRANSFER__INFO__T}{E\+N\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+F\+O\+\_\+T} \\*Ethernet Transfer register Block Structure }{\pageref{structENET__TRANSFER__INFO__T}}{}
\item\contentsline{section}{\hyperlink{structENET__TXDESC__T}{E\+N\+E\+T\+\_\+\+T\+X\+D\+E\+S\+C\+\_\+T} \\*TX Descriptor structure }{\pageref{structENET__TXDESC__T}}{}
\item\contentsline{section}{\hyperlink{structENET__TXSTAT__T}{E\+N\+E\+T\+\_\+\+T\+X\+S\+T\+A\+T\+\_\+T} \\*TX Status structure }{\pageref{structENET__TXSTAT__T}}{}
\item\contentsline{section}{\hyperlink{structGPDMA__CH__CFG__T}{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+T} \\*G\+P\+D\+MA structure using for D\+MA configuration }{\pageref{structGPDMA__CH__CFG__T}}{}
\item\contentsline{section}{\hyperlink{structGPDMA__CH__T}{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T} \\*G\+P\+D\+MA Channel register block structure }{\pageref{structGPDMA__CH__T}}{}
\item\contentsline{section}{\hyperlink{structGPIOINT__PORT__T}{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} \\*G\+P\+IO Interupt registers for Portn }{\pageref{structGPIOINT__PORT__T}}{}
\item\contentsline{section}{\hyperlink{structi2c__interface}{i2c\+\_\+interface} }{\pageref{structi2c__interface}}{}
\item\contentsline{section}{\hyperlink{structi2c__slave__interface}{i2c\+\_\+slave\+\_\+interface} }{\pageref{structi2c__slave__interface}}{}
\item\contentsline{section}{\hyperlink{structI2C__XFER__T}{I2\+C\+\_\+\+X\+F\+E\+R\+\_\+T} \\*Master transfer data structure definitions }{\pageref{structI2C__XFER__T}}{}
\item\contentsline{section}{\hyperlink{structI2S__AUDIO__FORMAT__T}{I2\+S\+\_\+\+A\+U\+D\+I\+O\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T} \\*I2S Audio Format Structure }{\pageref{structI2S__AUDIO__FORMAT__T}}{}
\item\contentsline{section}{\hyperlink{structIP__CAN__001__CR__T}{I\+P\+\_\+\+C\+A\+N\+\_\+001\+\_\+\+C\+R\+\_\+T} \\*Central C\+AN register block structure }{\pageref{structIP__CAN__001__CR__T}}{}
\item\contentsline{section}{\hyperlink{structIP__CAN__001__RX__T}{I\+P\+\_\+\+C\+A\+N\+\_\+001\+\_\+\+R\+X\+\_\+T} \\*C\+AN Receive register block structure }{\pageref{structIP__CAN__001__RX__T}}{}
\item\contentsline{section}{\hyperlink{structIP__CAN__BUS__TIMING__T}{I\+P\+\_\+\+C\+A\+N\+\_\+\+B\+U\+S\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+T} \\*C\+AN Bus Timing Structure }{\pageref{structIP__CAN__BUS__TIMING__T}}{}
\item\contentsline{section}{\hyperlink{unionIPSR__Type}{I\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{unionIPSR__Type}}{}
\item\contentsline{section}{\hyperlink{structITM__Type}{I\+T\+M\+\_\+\+Type} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{structITM__Type}}{}
\item\contentsline{section}{\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} \\*10 or 12-\/bit A\+DC register block structure }{\pageref{structLPC__ADC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CAN__T}{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T} \\*C\+AN register block structure }{\pageref{structLPC__CAN__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CAN__TX__T}{L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+X\+\_\+T} \\*C\+AN Transmit register block structure }{\pageref{structLPC__CAN__TX__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CANAF__RAM__T}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+\+R\+A\+M\+\_\+T} \\*C\+AN acceptance filter R\+AM register block structure }{\pageref{structLPC__CANAF__RAM__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CANAF__T}{L\+P\+C\+\_\+\+C\+A\+N\+A\+F\+\_\+T} \\*C\+AN acceptance filter register block structure }{\pageref{structLPC__CANAF__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__DAC__T}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\*D\+AC register block structure }{\pageref{structLPC__DAC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__ENET__T}{L\+P\+C\+\_\+\+E\+N\+E\+T\+\_\+T} \\*Ethernet register block structure }{\pageref{structLPC__ENET__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__FMC__T}{L\+P\+C\+\_\+\+F\+M\+C\+\_\+T} \\*F\+L\+A\+SH Memory Controller Unit register block structure }{\pageref{structLPC__FMC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} \\*G\+P\+D\+MA register block }{\pageref{structLPC__GPDMA__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} \\*G\+P\+IO port (G\+P\+I\+O\+\_\+\+P\+O\+RT) for L\+P\+C175x\+\_\+6x, L\+P\+C177x\+\_\+8x and L\+P\+C407x\+\_\+8x }{\pageref{structLPC__GPIO__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} \\*G\+P\+IO Interrupt register block structure }{\pageref{structLPC__GPIOINT__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__I2C__T}{L\+P\+C\+\_\+\+I2\+C\+\_\+T} \\*I2C register block structure }{\pageref{structLPC__I2C__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__I2S__T}{L\+P\+C\+\_\+\+I2\+S\+\_\+T} \\*I2S register block structure }{\pageref{structLPC__I2S__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__IOCON__T}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} \\*I\+O\+C\+ON register block }{\pageref{structLPC__IOCON__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__MCPWM__T}{L\+P\+C\+\_\+\+M\+C\+P\+W\+M\+\_\+T} \\*Motor Control P\+WM register block structure }{\pageref{structLPC__MCPWM__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} \\*L\+P\+C17xx\+\_\+40xx Power Management Unit register block structure }{\pageref{structLPC__PMU__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__PWM__T}{L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} }{\pageref{structLPC__PWM__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__QEI__T}{L\+P\+C\+\_\+\+Q\+E\+I\+\_\+T} \\*Quadrature Encoder Interface register block structure }{\pageref{structLPC__QEI__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__REGFILE__T}{L\+P\+C\+\_\+\+R\+E\+G\+F\+I\+L\+E\+\_\+T} \\*Register File register block structure }{\pageref{structLPC__REGFILE__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__ROM__API__T}{L\+P\+C\+\_\+\+R\+O\+M\+\_\+\+A\+P\+I\+\_\+T} \\*L\+P\+C17\+X\+X/40\+XX High level R\+OM A\+PI structure }{\pageref{structLPC__ROM__API__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__RTC__T}{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T} \\*Real Time Clock register block structure }{\pageref{structLPC__RTC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} \\*S\+SP register block structure }{\pageref{structLPC__SSP__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__SYSCTL__T}{L\+P\+C\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+T} \\*L\+P\+C17\+X\+X/40\+XX Clock and Power register block structure }{\pageref{structLPC__SYSCTL__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__TIMER__T}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} \\*32-\/bit Standard timer register block structure }{\pageref{structLPC__TIMER__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__USART__T}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} \\*U\+S\+A\+RT register block structure }{\pageref{structLPC__USART__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__USB__T}{L\+P\+C\+\_\+\+U\+S\+B\+\_\+T} \\*U\+SB register block structure }{\pageref{structLPC__USB__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__WWDT__T}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} \\*Windowed Watchdog register block structure }{\pageref{structLPC__WWDT__T}}{}
\item\contentsline{section}{\hyperlink{structNVIC__Type}{N\+V\+I\+C\+\_\+\+Type} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{structNVIC__Type}}{}
\item\contentsline{section}{\hyperlink{structPINMUX__GRP__T}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T} \\*Array of I\+O\+C\+ON pin definitions passed to \hyperlink{group__IOCON__17XX__40XX_gad97c96e401016cf296e6d20454f1c522}{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing()} must be in this format }{\pageref{structPINMUX__GRP__T}}{}
\item\contentsline{section}{\hyperlink{structRINGBUFF__T}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} \\*Ring buffer structure }{\pageref{structRINGBUFF__T}}{}
\item\contentsline{section}{\hyperlink{structRTC__TIME__T}{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+T} }{\pageref{structRTC__TIME__T}}{}
\item\contentsline{section}{\hyperlink{structSCB__Type}{S\+C\+B\+\_\+\+Type} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{structSCB__Type}}{}
\item\contentsline{section}{\hyperlink{structSCnSCB__Type}{S\+Cn\+S\+C\+B\+\_\+\+Type} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{structSCnSCB__Type}}{}
\item\contentsline{section}{\hyperlink{structSPI__Address__t}{S\+P\+I\+\_\+\+Address\+\_\+t} }{\pageref{structSPI__Address__t}}{}
\item\contentsline{section}{\hyperlink{structSSP__ConfigFormat}{S\+S\+P\+\_\+\+Config\+Format} }{\pageref{structSSP__ConfigFormat}}{}
\item\contentsline{section}{\hyperlink{structSYSCTL__PLL__REGS__T}{S\+Y\+S\+C\+T\+L\+\_\+\+P\+L\+L\+\_\+\+R\+E\+G\+S\+\_\+T} \\*L\+P\+C17\+X\+X/40\+XX Clock and Power P\+LL register block structure }{\pageref{structSYSCTL__PLL__REGS__T}}{}
\item\contentsline{section}{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{structSysTick__Type}}{}
\item\contentsline{section}{\hyperlink{structTPI__Type}{T\+P\+I\+\_\+\+Type} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{structTPI__Type}}{}
\item\contentsline{section}{\hyperlink{structUSBD__API}{U\+S\+B\+D\+\_\+\+A\+PI} \\*Main U\+S\+BD A\+PI functions structure.

This structure contains pointer to various U\+SB Device stack\textquotesingle{}s sub-\/module function tables. This structure is used as main entry point to access various methods (grouped in sub-\/modules) exposed by R\+OM based U\+SB device stack }{\pageref{structUSBD__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__API__INIT__PARAM}{U\+S\+B\+D\+\_\+\+A\+P\+I\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*U\+SB device stack initialization parameter data structure }{\pageref{structUSBD__API__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__CDC__API}{U\+S\+B\+D\+\_\+\+C\+D\+C\+\_\+\+A\+PI} \\*C\+DC class A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{structUSBD__CDC__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__CDC__INIT__PARAM}{U\+S\+B\+D\+\_\+\+C\+D\+C\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*Communication Device Class function driver initialization parameter data structure }{\pageref{structUSBD__CDC__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__CORE__API}{U\+S\+B\+D\+\_\+\+C\+O\+R\+E\+\_\+\+A\+PI} \\*U\+S\+BD stack Core A\+PI functions structure }{\pageref{structUSBD__CORE__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__DFU__API}{U\+S\+B\+D\+\_\+\+D\+F\+U\+\_\+\+A\+PI} \\*D\+FU class A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{structUSBD__DFU__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__DFU__INIT__PARAM}{U\+S\+B\+D\+\_\+\+D\+F\+U\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*U\+SB descriptors data structure }{\pageref{structUSBD__DFU__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__HID__API}{U\+S\+B\+D\+\_\+\+H\+I\+D\+\_\+\+A\+PI} \\*H\+ID class A\+PI functions structure.

This structure contains pointers to all the function exposed by H\+ID function driver module }{\pageref{structUSBD__HID__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__HID__INIT__PARAM}{U\+S\+B\+D\+\_\+\+H\+I\+D\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*U\+SB descriptors data structure }{\pageref{structUSBD__HID__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__HW__API}{U\+S\+B\+D\+\_\+\+H\+W\+\_\+\+A\+PI} \\*Hardware A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{structUSBD__HW__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__MSC__API}{U\+S\+B\+D\+\_\+\+M\+S\+C\+\_\+\+A\+PI} \\*M\+SC class A\+PI functions structure.

This module exposes functions which interact directly with U\+SB device controller hardware }{\pageref{structUSBD__MSC__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__MSC__INIT__PARAM}{U\+S\+B\+D\+\_\+\+M\+S\+C\+\_\+\+I\+N\+I\+T\+\_\+\+P\+A\+R\+AM} \\*Mass Storage class function driver initialization parameter data structure }{\pageref{structUSBD__MSC__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{unionxPSR__Type}{x\+P\+S\+R\+\_\+\+Type} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionxPSR__Type}}{}
\end{DoxyCompactList}
