Analysis & Synthesis report for IncompleteDatapath
Thu Nov 07 21:42:05 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 07 21:42:05 2019      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; IncompleteDatapath                         ;
; Top-level Entity Name              ; IncompleteDatapath                         ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 17                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; IncompleteDatapath ; IncompleteDatapath ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; CU.vhd                           ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/CU.vhd                   ;         ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.bdf                  ;         ;
; demux2bit.vhd                    ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux2bit.vhd            ;         ;
; IncompleteDatapath.bdf           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf   ;         ;
; bancoDeRegistradores.bdf         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/bancoDeRegistradores.bdf ;         ;
; LCU.vhd                          ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd                  ;         ;
; halfAdder.vhd                    ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/halfAdder.vhd            ;         ;
; fullAdder.vhd                    ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/fullAdder.vhd            ;         ;
; adder16bit.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.bdf           ;         ;
; registrador.vhd                  ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/registrador.vhd          ;         ;
; mux.vhd                          ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux.vhd                  ;         ;
; demux.vhd                        ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd                ;         ;
; mux_1_bit.vhd                    ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux_1_bit.vhd            ;         ;
; sign_extend.vhd                  ; yes             ; User VHDL File                     ; C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/sign_extend.vhd          ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 17               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 17               ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |IncompleteDatapath        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 17   ; 0            ; |IncompleteDatapath ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 17                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Nov 07 21:41:30 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IncompleteDatapath -c IncompleteDatapath
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file cu.vhd
    Info (12022): Found design unit 1: CU-behavior
    Info (12023): Found entity 1: CU
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file demux2bit.vhd
    Info (12022): Found design unit 1: demux2bit-behavior
    Info (12023): Found entity 1: demux2bit
Info (12021): Found 1 design units, including 1 entities, in source file incompletedatapath.bdf
    Info (12023): Found entity 1: IncompleteDatapath
Info (12021): Found 1 design units, including 1 entities, in source file bancoderegistradores.bdf
    Info (12023): Found entity 1: bancoDeRegistradores
Info (12021): Found 2 design units, including 1 entities, in source file lcu.vhd
    Info (12022): Found design unit 1: LCU-behavior
    Info (12023): Found entity 1: LCU
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhd
    Info (12022): Found design unit 1: halfAdder-behavior
    Info (12023): Found entity 1: halfAdder
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fullAdder-behavior
    Info (12023): Found entity 1: fullAdder
Info (12021): Found 1 design units, including 1 entities, in source file adder16bit.bdf
    Info (12023): Found entity 1: adder16bit
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador-behavior
    Info (12023): Found entity 1: registrador
Warning (12090): Entity "MUX" obtained from "mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: MUX-SELECTOR
    Info (12023): Found entity 1: MUX
Info (12021): Found 2 design units, including 1 entities, in source file demux.vhd
    Info (12022): Found design unit 1: DEMUX-SELECTOR
    Info (12023): Found entity 1: DEMUX
Info (12021): Found 2 design units, including 1 entities, in source file mux_1_bit.vhd
    Info (12022): Found design unit 1: MUX_1_bit-SELECTOR
    Info (12023): Found entity 1: MUX_1_bit
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-behavior
    Info (12023): Found entity 1: sign_extend
Info (12127): Elaborating entity "IncompleteDatapath" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst"
Warning (275011): Block or symbol "NOT" of instance "inst1" overlaps another block or symbol
Info (12128): Elaborating entity "registrador" for hierarchy "ALU:inst|registrador:inst4"
Info (12128): Elaborating entity "demux2bit" for hierarchy "ALU:inst|demux2bit:inst"
Warning (10492): VHDL Process Statement warning at demux2bit.vhd(24): signal "e3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "adder16bit" for hierarchy "ALU:inst|adder16bit:inst3"
Info (12128): Elaborating entity "halfAdder" for hierarchy "ALU:inst|adder16bit:inst3|halfAdder:bit_0"
Info (12128): Elaborating entity "fullAdder" for hierarchy "ALU:inst|adder16bit:inst3|fullAdder:bit_1"
Info (12128): Elaborating entity "LCU" for hierarchy "ALU:inst|adder16bit:inst3|LCU:inst"
Warning (10492): VHDL Process Statement warning at LCU.vhd(19): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCU.vhd(21): signal "cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "MUX_1_bit" for hierarchy "MUX_1_bit:inst4"
Info (12128): Elaborating entity "CU" for hierarchy "CU:inst6"
Warning (10631): VHDL Process Statement warning at CU.vhd(16): inferring latch(es) for signal or variable "aluOp", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CU.vhd(16): inferring latch(es) for signal or variable "bInvert", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "bInvert" at CU.vhd(16)
Info (10041): Inferred latch for "aluOp[0]" at CU.vhd(16)
Info (10041): Inferred latch for "aluOp[1]" at CU.vhd(16)
Info (12128): Elaborating entity "bancoDeRegistradores" for hierarchy "bancoDeRegistradores:inst1"
Info (12128): Elaborating entity "MUX" for hierarchy "bancoDeRegistradores:inst1|MUX:inst18"
Warning (10631): VHDL Process Statement warning at mux.vhd(14): inferring latch(es) for signal or variable "R", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "R[0]" at mux.vhd(14)
Info (10041): Inferred latch for "R[1]" at mux.vhd(14)
Info (10041): Inferred latch for "R[2]" at mux.vhd(14)
Info (10041): Inferred latch for "R[3]" at mux.vhd(14)
Info (10041): Inferred latch for "R[4]" at mux.vhd(14)
Info (10041): Inferred latch for "R[5]" at mux.vhd(14)
Info (10041): Inferred latch for "R[6]" at mux.vhd(14)
Info (10041): Inferred latch for "R[7]" at mux.vhd(14)
Info (10041): Inferred latch for "R[8]" at mux.vhd(14)
Info (10041): Inferred latch for "R[9]" at mux.vhd(14)
Info (10041): Inferred latch for "R[10]" at mux.vhd(14)
Info (10041): Inferred latch for "R[11]" at mux.vhd(14)
Info (10041): Inferred latch for "R[12]" at mux.vhd(14)
Info (10041): Inferred latch for "R[13]" at mux.vhd(14)
Info (10041): Inferred latch for "R[14]" at mux.vhd(14)
Info (10041): Inferred latch for "R[15]" at mux.vhd(14)
Info (12128): Elaborating entity "DEMUX" for hierarchy "bancoDeRegistradores:inst1|DEMUX:inst20"
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D4", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D5", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D6", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D7", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D8", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "D9", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "Da", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "Db", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "Dc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "Dd", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "De", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at demux.vhd(14): inferring latch(es) for signal or variable "Df", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Df[0]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[1]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[2]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[3]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[4]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[5]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[6]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[7]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[8]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[9]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[10]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[11]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[12]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[13]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[14]" at demux.vhd(14)
Info (10041): Inferred latch for "Df[15]" at demux.vhd(14)
Info (10041): Inferred latch for "De[0]" at demux.vhd(14)
Info (10041): Inferred latch for "De[1]" at demux.vhd(14)
Info (10041): Inferred latch for "De[2]" at demux.vhd(14)
Info (10041): Inferred latch for "De[3]" at demux.vhd(14)
Info (10041): Inferred latch for "De[4]" at demux.vhd(14)
Info (10041): Inferred latch for "De[5]" at demux.vhd(14)
Info (10041): Inferred latch for "De[6]" at demux.vhd(14)
Info (10041): Inferred latch for "De[7]" at demux.vhd(14)
Info (10041): Inferred latch for "De[8]" at demux.vhd(14)
Info (10041): Inferred latch for "De[9]" at demux.vhd(14)
Info (10041): Inferred latch for "De[10]" at demux.vhd(14)
Info (10041): Inferred latch for "De[11]" at demux.vhd(14)
Info (10041): Inferred latch for "De[12]" at demux.vhd(14)
Info (10041): Inferred latch for "De[13]" at demux.vhd(14)
Info (10041): Inferred latch for "De[14]" at demux.vhd(14)
Info (10041): Inferred latch for "De[15]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[0]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[1]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[2]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[3]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[4]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[5]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[6]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[7]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[8]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[9]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[10]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[11]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[12]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[13]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[14]" at demux.vhd(14)
Info (10041): Inferred latch for "Dd[15]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[0]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[1]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[2]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[3]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[4]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[5]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[6]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[7]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[8]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[9]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[10]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[11]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[12]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[13]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[14]" at demux.vhd(14)
Info (10041): Inferred latch for "Dc[15]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[0]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[1]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[2]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[3]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[4]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[5]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[6]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[7]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[8]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[9]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[10]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[11]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[12]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[13]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[14]" at demux.vhd(14)
Info (10041): Inferred latch for "Db[15]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[0]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[1]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[2]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[3]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[4]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[5]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[6]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[7]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[8]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[9]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[10]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[11]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[12]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[13]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[14]" at demux.vhd(14)
Info (10041): Inferred latch for "Da[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D9[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D8[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D7[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D6[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D5[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D4[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D3[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D2[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D1[15]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[0]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[1]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[2]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[3]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[4]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[5]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[6]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[7]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[8]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[9]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[10]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[11]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[12]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[13]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[14]" at demux.vhd(14)
Info (10041): Inferred latch for "D0[15]" at demux.vhd(14)
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:inst3"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "instruction[15]"
    Warning (15610): No output dependent on input pin "instruction[14]"
    Warning (15610): No output dependent on input pin "instruction[13]"
    Warning (15610): No output dependent on input pin "instruction[12]"
    Warning (15610): No output dependent on input pin "instruction[11]"
    Warning (15610): No output dependent on input pin "instruction[10]"
    Warning (15610): No output dependent on input pin "instruction[9]"
    Warning (15610): No output dependent on input pin "instruction[8]"
    Warning (15610): No output dependent on input pin "instruction[7]"
    Warning (15610): No output dependent on input pin "instruction[6]"
    Warning (15610): No output dependent on input pin "instruction[5]"
    Warning (15610): No output dependent on input pin "instruction[4]"
    Warning (15610): No output dependent on input pin "instruction[3]"
    Warning (15610): No output dependent on input pin "instruction[2]"
    Warning (15610): No output dependent on input pin "instruction[1]"
    Warning (15610): No output dependent on input pin "instruction[0]"
Info (21057): Implemented 17 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Thu Nov 07 21:42:05 2019
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:53


