12:57:18 INFO  : Registering command handlers for SDK TCF services
12:57:19 INFO  : Launching XSCT server: xsct.bat -interactive U:\Xilinx\Projects\2018_video\vivado_proj\Zybo-Z7-20-HDMI.sdk\temp_xsdb_launch_script.tcl
12:57:21 INFO  : XSCT server has started successfully.
12:57:21 INFO  : Successfully done setting XSCT server connection channel  
12:57:21 INFO  : Successfully done setting SDK workspace  
12:57:21 INFO  : Processing command line option -hwspec U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
13:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:12:14 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:13:44 INFO  : 'fpga -state' command is executed.
13:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:13:45 INFO  : 'jtag frequency' command is executed.
13:13:45 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:45 INFO  : Context for 'APU' is selected.
13:13:45 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:45 INFO  : Context for 'APU' is selected.
13:13:45 INFO  : 'stop' command is executed.
13:13:45 INFO  : 'ps7_init' command is executed.
13:13:45 INFO  : 'ps7_post_config' command is executed.
13:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:46 INFO  : The application 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI/Debug/Zybo-Z7-20-HDMI.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI/Debug/Zybo-Z7-20-HDMI.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:46 INFO  : Memory regions updated for context APU
13:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:46 INFO  : 'con' command is executed.
13:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

13:13:46 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_video\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-hdmi.elf_on_local.tcl'
13:19:04 INFO  : Disconnected from the channel tcfchan#1.
13:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:19:05 INFO  : 'fpga -state' command is executed.
13:19:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:19:15 INFO  : 'jtag frequency' command is executed.
13:19:15 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:15 INFO  : Context for 'APU' is selected.
13:19:18 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:18 INFO  : Context for 'APU' is selected.
13:19:18 INFO  : 'stop' command is executed.
13:19:18 ERROR : Memory read error at 0xF8006054. Invalid DAP IDCODE. Invalid DAP ACK value: 0
13:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:21:30 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:21:40 INFO  : 'fpga -state' command is executed.
13:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:21:40 INFO  : 'jtag frequency' command is executed.
13:21:40 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:40 INFO  : Context for 'APU' is selected.
13:21:40 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:40 INFO  : Context for 'APU' is selected.
13:21:40 INFO  : 'stop' command is executed.
13:21:40 ERROR : Memory read error at 0xF8006054. Invalid DAP IDCODE. Invalid DAP ACK value: 0
13:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:22:13 INFO  : 'fpga -state' command is executed.
13:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:22:20 INFO  : 'jtag frequency' command is executed.
13:22:20 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:20 INFO  : Context for 'APU' is selected.
13:22:20 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:20 INFO  : Context for 'APU' is selected.
13:22:20 INFO  : 'stop' command is executed.
13:22:21 ERROR : Memory read error at 0xF8006054. Invalid DAP IDCODE. Invalid DAP ACK value: 0
13:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:23:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:23:06 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:23:13 INFO  : 'fpga -state' command is executed.
13:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:23:13 INFO  : 'jtag frequency' command is executed.
13:23:13 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:13 INFO  : Context for 'APU' is selected.
13:23:13 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:13 INFO  : Context for 'APU' is selected.
13:23:13 INFO  : 'stop' command is executed.
13:23:13 ERROR : Memory read error at 0xF8006054. Invalid DAP IDCODE. Invalid DAP ACK value: 0
13:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:24:39 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:25:16 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:25:35 INFO  : 'fpga -state' command is executed.
13:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:25:35 INFO  : 'jtag frequency' command is executed.
13:25:35 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:35 INFO  : Context for 'APU' is selected.
13:25:35 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:35 INFO  : Context for 'APU' is selected.
13:25:35 INFO  : 'stop' command is executed.
13:25:35 ERROR : Cannot flush JTAG server queue. FT_Write failed: io error
13:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:26:04 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:26:32 INFO  : 'fpga -state' command is executed.
13:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:26:32 INFO  : 'jtag frequency' command is executed.
13:26:32 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:32 INFO  : Context for 'APU' is selected.
13:26:32 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:32 INFO  : Context for 'APU' is selected.
13:26:32 INFO  : 'stop' command is executed.
13:26:32 ERROR : Invalid DAP IDCODE. Invalid DAP ACK value: 0
13:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:27:06 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:27:13 INFO  : 'fpga -state' command is executed.
13:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:27:13 INFO  : 'jtag frequency' command is executed.
13:27:13 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:13 INFO  : Context for 'APU' is selected.
13:27:13 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:13 INFO  : Context for 'APU' is selected.
13:27:13 INFO  : 'stop' command is executed.
13:27:13 ERROR : Cannot flush JTAG server queue. FT_Write failed: io error
13:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:37:58 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
13:38:39 INFO  : 'fpga -state' command is executed.
13:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
13:38:39 INFO  : 'jtag frequency' command is executed.
13:38:39 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:39 INFO  : Context for 'APU' is selected.
13:38:39 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:39 INFO  : Context for 'APU' is selected.
13:38:39 INFO  : 'stop' command is executed.
13:38:39 ERROR : Memory write error at 0xF8000734. Invalid DAP IDCODE. Invalid DAP ACK value: 0
13:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:48:59 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o U:\Xilinx\Projects\2018_video\vivado_proj\Zybo-Z7-20-HDMI.sdk\BOOT.bin
13:48:59 INFO  : Creating new bif file U:\Xilinx\Projects\2018_video\vivado_proj\Zybo-Z7-20-HDMI.sdk\output.bif
13:49:01 INFO  : Bootgen command execution is done.
13:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:01:12 INFO  : 'fpga -state' command is executed.
14:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:01:18 INFO  : 'jtag frequency' command is executed.
14:01:18 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:18 INFO  : Context for 'APU' is selected.
14:01:18 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:18 INFO  : Context for 'APU' is selected.
14:01:19 INFO  : 'stop' command is executed.
14:01:19 ERROR : Memory read error at 0xF8000774. Invalid DAP IDCODE. Invalid DAP ACK value: 0
14:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:01:31 INFO  : 'fpga -state' command is executed.
14:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:01:33 INFO  : 'jtag frequency' command is executed.
14:01:33 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:33 INFO  : Context for 'APU' is selected.
14:01:33 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:33 INFO  : Context for 'APU' is selected.
14:01:33 INFO  : 'stop' command is executed.
14:01:33 ERROR : Cannot flush JTAG server queue. FT_Write failed: io error
14:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:01:43 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:01:56 INFO  : 'fpga -state' command is executed.
14:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:01:56 INFO  : 'jtag frequency' command is executed.
14:01:56 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:56 INFO  : Context for 'APU' is selected.
14:01:56 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:56 INFO  : Context for 'APU' is selected.
14:01:56 INFO  : 'stop' command is executed.
14:01:56 ERROR : Cannot flush JTAG server queue. FT_Write failed: io error
14:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:03:23 INFO  : 'fpga -state' command is executed.
14:03:28 INFO  : Memory regions updated for context APU
14:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:03:47 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:07:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:07:29 INFO  : 'fpga -state' command is executed.
14:07:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:07:29 INFO  : 'jtag frequency' command is executed.
14:07:29 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:29 INFO  : Context for 'APU' is selected.
14:07:29 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:29 INFO  : Context for 'APU' is selected.
14:07:29 INFO  : 'stop' command is executed.
14:07:29 ERROR : Memory write error at 0xF8000780. Invalid DAP IDCODE. Invalid DAP ACK value: 0
14:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:08:33 INFO  : 'jtag frequency' command is executed.
14:08:33 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:33 INFO  : Context for 'APU' is selected.
14:08:33 INFO  : System reset is completed.
14:08:36 INFO  : 'after 3000' command is executed.
14:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:08:39 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:08:39 INFO  : Context for 'APU' is selected.
14:08:39 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:39 INFO  : Context for 'APU' is selected.
14:08:39 ERROR : Memory write error at 0xF800073C. Cannot flush JTAG server queue. FT_Write failed: io error
14:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1
fpga -file U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
ps7_init
----------------End of Script----------------

14:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:10:20 INFO  : 'jtag frequency' command is executed.
14:10:20 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:20 INFO  : Context for 'APU' is selected.
14:10:20 INFO  : System reset is completed.
14:10:23 INFO  : 'after 3000' command is executed.
14:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:10:25 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:25 INFO  : Context for 'APU' is selected.
14:10:25 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:10:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:25 INFO  : Context for 'APU' is selected.
14:10:26 ERROR : Memory read error at 0xF800076C. Cannot flush JTAG server queue. FT_Write failed: io error
14:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1
fpga -file U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
ps7_init
----------------End of Script----------------

14:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:12:34 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:12:46 INFO  : 'jtag frequency' command is executed.
14:12:46 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:46 INFO  : Context for 'APU' is selected.
14:12:46 INFO  : System reset is completed.
14:12:49 INFO  : 'after 3000' command is executed.
14:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:12:52 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:52 INFO  : Context for 'APU' is selected.
14:12:52 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:52 INFO  : Context for 'APU' is selected.
14:12:52 ERROR : Memory read error at 0xF8000744. Invalid DAP IDCODE. Invalid DAP ACK value: 0
14:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1
fpga -file U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
ps7_init
----------------End of Script----------------

14:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:14:21 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:14:45 INFO  : 'jtag frequency' command is executed.
14:14:45 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:45 INFO  : Context for 'APU' is selected.
14:14:45 INFO  : System reset is completed.
14:14:48 INFO  : 'after 3000' command is executed.
14:14:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:14:50 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:50 INFO  : Context for 'APU' is selected.
14:14:50 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:50 INFO  : Context for 'APU' is selected.
14:14:51 INFO  : 'ps7_init' command is executed.
14:14:51 INFO  : 'ps7_post_config' command is executed.
14:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:51 INFO  : The application 'U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI/Debug/Zybo-Z7-20-HDMI.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1
fpga -file U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_video/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI/Debug/Zybo-Z7-20-HDMI.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:51 INFO  : Memory regions updated for context APU
14:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:51 INFO  : 'con' command is executed.
14:14:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

14:14:51 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_video\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-hdmi.elf_on_local.tcl'
14:45:10 INFO  : Disconnected from the channel tcfchan#2.
13:51:19 INFO  : Launching XSCT server: xsct.bat -interactive U:\Xilinx\Projects\2018_fft\vivado_proj\Zybo-Z7-20-HDMI.sdk\temp_xsdb_launch_script.tcl
13:51:23 INFO  : XSCT server has started successfully.
13:51:23 INFO  : Successfully done setting XSCT server connection channel  
13:51:27 INFO  : Successfully done setting SDK workspace  
13:51:39 INFO  : Registering command handlers for SDK TCF services
13:51:39 INFO  : Processing command line option -hwspec U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
14:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:18:50 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:19:30 INFO  : 'fpga -state' command is executed.
14:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:19:30 INFO  : 'jtag frequency' command is executed.
14:19:30 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:19:30 INFO  : Context for 'APU' is selected.
14:19:30 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:19:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:30 INFO  : Context for 'APU' is selected.
14:19:30 INFO  : 'stop' command is executed.
14:19:30 INFO  : 'ps7_init' command is executed.
14:19:30 INFO  : 'ps7_post_config' command is executed.
14:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:31 INFO  : The application 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:31 INFO  : Memory regions updated for context APU
14:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:31 INFO  : 'con' command is executed.
14:19:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

14:19:31 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_fft\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-hdmi_gama.elf_on_local.tcl'
14:27:17 INFO  : Disconnected from the channel tcfchan#1.
14:27:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:27:18 INFO  : 'fpga -state' command is executed.
14:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:27:21 INFO  : 'jtag frequency' command is executed.
14:27:21 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:27:21 INFO  : Context for 'APU' is selected.
14:27:21 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:21 INFO  : Context for 'APU' is selected.
14:27:21 INFO  : 'stop' command is executed.
14:27:22 INFO  : 'ps7_init' command is executed.
14:27:22 INFO  : 'ps7_post_config' command is executed.
14:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:22 INFO  : The application 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:22 INFO  : Memory regions updated for context APU
14:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:22 INFO  : 'con' command is executed.
14:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

14:27:22 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_fft\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-hdmi_gama.elf_on_local.tcl'
14:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:27:41 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:31:11 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:56 INFO  : Disconnected from the channel tcfchan#2.
14:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:31:57 INFO  : 'fpga -state' command is executed.
14:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:31:57 INFO  : 'jtag frequency' command is executed.
14:31:57 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:31:57 INFO  : Context for 'APU' is selected.
14:31:57 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:57 INFO  : Context for 'APU' is selected.
14:31:57 INFO  : 'stop' command is executed.
14:31:58 INFO  : 'ps7_init' command is executed.
14:31:58 INFO  : 'ps7_post_config' command is executed.
14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : The application 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:58 INFO  : Memory regions updated for context APU
14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : 'con' command is executed.
14:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

14:31:58 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_fft\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-hdmi_gama.elf_on_local.tcl'
14:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:32:39 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:48 INFO  : Disconnected from the channel tcfchan#3.
14:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
14:32:49 INFO  : 'fpga -state' command is executed.
14:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
14:32:50 INFO  : 'jtag frequency' command is executed.
14:32:50 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:32:50 INFO  : Context for 'APU' is selected.
14:32:50 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:50 INFO  : Context for 'APU' is selected.
14:32:50 INFO  : 'stop' command is executed.
14:32:50 INFO  : 'ps7_init' command is executed.
14:32:50 INFO  : 'ps7_post_config' command is executed.
14:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:51 INFO  : The application 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:51 INFO  : Memory regions updated for context APU
14:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:51 INFO  : 'con' command is executed.
14:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

14:32:51 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_fft\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-hdmi_gama.elf_on_local.tcl'
10:52:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1646588008558,  Project:1646512943790
10:52:45 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:55:49 INFO  : Copied contents of U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
10:55:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:56:06 INFO  : 
10:56:07 INFO  : Updating hardware inferred compiler options for Zybo-Z7-20-HDMI_GAMA.
10:56:07 INFO  : Clearing existing target manager status.
10:56:07 INFO  : Closing and re-opening the MSS file of ther project Zybo-Z7-20-HDMI_GAMA_bsp
10:56:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:56:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:39:52 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
11:40:08 INFO  : Disconnected from the channel tcfchan#4.
11:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:40:10 INFO  : 'fpga -state' command is executed.
11:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
11:40:10 INFO  : 'jtag frequency' command is executed.
11:40:10 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
11:40:10 INFO  : Context for 'APU' is selected.
11:40:10 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
11:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:10 INFO  : Context for 'APU' is selected.
11:40:10 INFO  : 'stop' command is executed.
11:40:10 INFO  : 'ps7_init' command is executed.
11:40:11 INFO  : 'ps7_post_config' command is executed.
11:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:11 INFO  : The application 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-HDMI_GAMA/Debug/Zybo-Z7-20-HDMI_GAMA.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:11 INFO  : Memory regions updated for context APU
11:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:11 INFO  : 'con' command is executed.
11:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

11:40:11 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_fft\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-hdmi_gama.elf_on_local.tcl'
13:50:07 INFO  : Disconnected from the channel tcfchan#5.
21:49:18 INFO  : Registering command handlers for SDK TCF services
21:49:19 INFO  : Launching XSCT server: xsct.bat -interactive U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\temp_xsdb_launch_script.tcl
21:49:23 INFO  : XSCT server has started successfully.
21:49:23 INFO  : Successfully done setting XSCT server connection channel  
21:49:29 INFO  : Successfully done setting SDK workspace  
21:49:29 INFO  : Processing command line option -hwspec U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
22:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
22:12:26 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
22:12:40 INFO  : 'fpga -state' command is executed.
22:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
22:12:40 INFO  : 'jtag frequency' command is executed.
22:12:40 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:12:40 INFO  : Context for 'APU' is selected.
22:12:40 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:40 INFO  : Context for 'APU' is selected.
22:12:40 INFO  : 'stop' command is executed.
22:12:41 INFO  : 'ps7_init' command is executed.
22:12:41 INFO  : 'ps7_post_config' command is executed.
22:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:41 INFO  : The application 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:41 INFO  : Memory regions updated for context APU
22:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:41 INFO  : 'con' command is executed.
22:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

22:12:41 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-dgamma.elf_on_local.tcl'
22:54:24 INFO  : Disconnected from the channel tcfchan#1.
20:56:35 INFO  : Launching XSCT server: xsct.bat -interactive U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\temp_xsdb_launch_script.tcl
20:56:38 INFO  : XSCT server has started successfully.
20:56:38 INFO  : Successfully done setting XSCT server connection channel  
20:56:38 INFO  : Successfully done setting SDK workspace  
20:56:52 INFO  : Registering command handlers for SDK TCF services
20:56:52 INFO  : Processing command line option -hwspec U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
20:56:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
20:56:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1646884406805,  Project:1646792196993
20:56:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
20:57:03 INFO  : Copied contents of U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
20:57:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:57:21 INFO  : 
20:57:22 INFO  : Updating hardware inferred compiler options for Zybo-Z7-20-DGAMMA.
20:57:22 INFO  : Clearing existing target manager status.
20:57:24 INFO  : Closing and re-opening the MSS file of ther project Zybo-Z7-20-DGAMMA_bsp
20:57:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:57:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
21:04:20 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
21:05:45 INFO  : 'fpga -state' command is executed.
21:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
21:05:45 INFO  : 'jtag frequency' command is executed.
21:05:45 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:05:45 INFO  : Context for 'APU' is selected.
21:05:45 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:45 INFO  : Context for 'APU' is selected.
21:05:46 INFO  : 'stop' command is executed.
21:05:46 INFO  : 'ps7_init' command is executed.
21:05:46 INFO  : 'ps7_post_config' command is executed.
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : The application 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:46 INFO  : Memory regions updated for context APU
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:46 INFO  : 'con' command is executed.
21:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

21:05:46 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-dgamma.elf_on_local.tcl'
21:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
21:13:43 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:13:57 INFO  : Disconnected from the channel tcfchan#1.
21:13:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
21:13:58 INFO  : 'fpga -state' command is executed.
21:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
21:13:58 INFO  : 'jtag frequency' command is executed.
21:13:58 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:13:58 INFO  : Context for 'APU' is selected.
21:13:58 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:58 INFO  : Context for 'APU' is selected.
21:13:59 INFO  : 'stop' command is executed.
21:13:59 INFO  : 'ps7_init' command is executed.
21:13:59 INFO  : 'ps7_post_config' command is executed.
21:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:59 INFO  : The application 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:59 INFO  : Memory regions updated for context APU
21:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:00 INFO  : 'con' command is executed.
21:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

21:14:00 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-dgamma.elf_on_local.tcl'
21:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
21:14:57 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:15:15 INFO  : Disconnected from the channel tcfchan#2.
21:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
21:15:16 INFO  : 'fpga -state' command is executed.
21:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
21:15:16 INFO  : 'jtag frequency' command is executed.
21:15:16 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:15:16 INFO  : Context for 'APU' is selected.
21:15:16 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:16 INFO  : Context for 'APU' is selected.
21:15:16 INFO  : 'stop' command is executed.
21:15:16 INFO  : 'ps7_init' command is executed.
21:15:16 INFO  : 'ps7_post_config' command is executed.
21:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:17 INFO  : The application 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:17 INFO  : Memory regions updated for context APU
21:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:17 INFO  : 'con' command is executed.
21:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

21:15:17 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-dgamma.elf_on_local.tcl'
21:17:57 INFO  : Disconnected from the channel tcfchan#3.
22:18:31 INFO  : Launching XSCT server: xsct.bat -interactive U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\temp_xsdb_launch_script.tcl
22:18:33 INFO  : XSCT server has started successfully.
22:18:33 INFO  : Successfully done setting XSCT server connection channel  
22:18:34 INFO  : Successfully done setting SDK workspace  
22:18:38 INFO  : Registering command handlers for SDK TCF services
22:18:38 INFO  : Processing command line option -hwspec U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
22:18:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:18:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1646887490676,  Project:1646884406805
22:18:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
22:18:42 INFO  : Copied contents of U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
22:18:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:18:47 INFO  : 
22:18:48 INFO  : Updating hardware inferred compiler options for Zybo-Z7-20-DGAMMA.
22:18:48 INFO  : Clearing existing target manager status.
22:18:48 INFO  : Closing and re-opening the MSS file of ther project Zybo-Z7-20-DGAMMA_bsp
22:18:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:18:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
22:23:58 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
22:24:08 INFO  : 'fpga -state' command is executed.
22:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
22:24:08 INFO  : 'jtag frequency' command is executed.
22:24:08 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:24:08 INFO  : Context for 'APU' is selected.
22:24:08 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:24:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:08 INFO  : Context for 'APU' is selected.
22:24:08 INFO  : 'stop' command is executed.
22:24:08 INFO  : 'ps7_init' command is executed.
22:24:08 INFO  : 'ps7_post_config' command is executed.
22:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:09 INFO  : The application 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:09 INFO  : Memory regions updated for context APU
22:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:09 INFO  : 'con' command is executed.
22:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

22:24:09 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-dgamma.elf_on_local.tcl'
07:50:15 INFO  : Disconnected from the channel tcfchan#1.
09:06:35 INFO  : Launching XSCT server: xsct.bat -interactive U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\temp_xsdb_launch_script.tcl
09:06:40 INFO  : XSCT server has started successfully.
09:06:41 INFO  : Successfully done setting XSCT server connection channel  
09:06:41 INFO  : Successfully done setting SDK workspace  
09:06:53 INFO  : Registering command handlers for SDK TCF services
09:06:53 INFO  : Processing command line option -hwspec U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
09:06:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
09:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
09:31:27 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
09:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
09:32:01 INFO  : 'fpga -state' command is executed.
09:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
09:32:01 INFO  : 'jtag frequency' command is executed.
09:32:01 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
09:32:01 INFO  : Context for 'APU' is selected.
09:32:01 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
09:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:01 INFO  : Context for 'APU' is selected.
09:32:01 INFO  : 'stop' command is executed.
09:32:02 INFO  : 'ps7_init' command is executed.
09:32:02 INFO  : 'ps7_post_config' command is executed.
09:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:02 INFO  : The application 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:02 INFO  : Memory regions updated for context APU
09:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:02 INFO  : 'con' command is executed.
09:32:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

09:32:02 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-dgamma.elf_on_local.tcl'
09:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
09:39:39 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
09:40:00 INFO  : Disconnected from the channel tcfchan#1.
09:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
09:40:01 INFO  : 'fpga -state' command is executed.
09:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
09:40:01 INFO  : 'jtag frequency' command is executed.
09:40:01 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
09:40:01 INFO  : Context for 'APU' is selected.
09:40:04 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
09:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:04 INFO  : Context for 'APU' is selected.
09:40:04 INFO  : 'stop' command is executed.
09:40:04 INFO  : 'ps7_init' command is executed.
09:40:04 INFO  : 'ps7_post_config' command is executed.
09:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:05 INFO  : The application 'U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DGAMMA/Debug/Zybo-Z7-20-DGAMMA.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:05 INFO  : Memory regions updated for context APU
09:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:05 INFO  : 'con' command is executed.
09:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

09:40:05 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_dgamma\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-dgamma.elf_on_local.tcl'
09:45:12 INFO  : Disconnected from the channel tcfchan#2.
10:08:08 INFO  : Launching XSCT server: xsct.bat -interactive U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.sdk\temp_xsdb_launch_script.tcl
10:08:13 INFO  : XSCT server has started successfully.
10:08:13 INFO  : Successfully done setting XSCT server connection channel  
10:08:19 INFO  : Successfully done setting SDK workspace  
10:08:21 INFO  : Registering command handlers for SDK TCF services
10:08:21 INFO  : Processing command line option -hwspec U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper.hdf.
10:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
10:30:17 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
10:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
10:30:31 INFO  : 'fpga -state' command is executed.
10:30:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
10:30:32 INFO  : 'jtag frequency' command is executed.
10:30:32 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
10:30:32 INFO  : Context for 'APU' is selected.
10:30:32 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
10:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:32 INFO  : Context for 'APU' is selected.
10:30:32 INFO  : 'stop' command is executed.
10:30:32 INFO  : 'ps7_init' command is executed.
10:30:32 INFO  : 'ps7_post_config' command is executed.
10:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:32 INFO  : The application 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:33 INFO  : Memory regions updated for context APU
10:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:33 INFO  : 'con' command is executed.
10:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

10:30:33 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-demo.elf_on_local.tcl'
11:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:18:28 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
11:18:45 INFO  : Disconnected from the channel tcfchan#1.
11:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:18:46 INFO  : 'fpga -state' command is executed.
11:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
11:18:46 INFO  : 'jtag frequency' command is executed.
11:18:46 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
11:18:46 INFO  : Context for 'APU' is selected.
11:18:48 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
11:18:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:48 INFO  : Context for 'APU' is selected.
11:18:48 INFO  : 'stop' command is executed.
11:18:49 INFO  : 'ps7_init' command is executed.
11:18:49 INFO  : 'ps7_post_config' command is executed.
11:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:49 INFO  : The application 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:49 INFO  : Memory regions updated for context APU
11:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:49 INFO  : 'con' command is executed.
11:18:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

11:18:49 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-demo.elf_on_local.tcl'
11:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:22:10 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
11:22:20 INFO  : Disconnected from the channel tcfchan#2.
11:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:22:21 INFO  : 'fpga -state' command is executed.
11:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
11:22:21 INFO  : 'jtag frequency' command is executed.
11:22:21 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
11:22:21 INFO  : Context for 'APU' is selected.
11:22:23 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
11:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:23 INFO  : Context for 'APU' is selected.
11:22:23 INFO  : 'stop' command is executed.
11:22:23 INFO  : 'ps7_init' command is executed.
11:22:23 INFO  : 'ps7_post_config' command is executed.
11:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:24 INFO  : The application 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:24 INFO  : Memory regions updated for context APU
11:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:24 INFO  : 'con' command is executed.
11:22:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

11:22:24 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-demo.elf_on_local.tcl'
11:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:22:52 INFO  : FPGA configured successfully with bitstream "U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
11:22:59 INFO  : Disconnected from the channel tcfchan#3.
11:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A" && level==0} -index 1' command is executed.
11:23:00 INFO  : 'fpga -state' command is executed.
11:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B04C43A' is selected.
11:23:01 INFO  : 'jtag frequency' command is executed.
11:23:01 INFO  : Sourcing of 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
11:23:01 INFO  : Context for 'APU' is selected.
11:23:03 INFO  : Hardware design information is loaded from 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
11:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:03 INFO  : Context for 'APU' is selected.
11:23:03 INFO  : 'stop' command is executed.
11:23:03 INFO  : 'ps7_init' command is executed.
11:23:03 INFO  : 'ps7_post_config' command is executed.
11:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:04 INFO  : The application 'U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
loadhw -hw U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
dow U:/Xilinx/Projects/2018_demo_gamma_1/vivado_proj/Zybo-Z7-20-HDMI.sdk/Zybo-Z7-20-DEMO/Debug/Zybo-Z7-20-DEMO.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:04 INFO  : Memory regions updated for context APU
11:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:04 INFO  : 'con' command is executed.
11:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B04C43A"} -index 0
con
----------------End of Script----------------

11:23:04 INFO  : Launch script is exported to file 'U:\Xilinx\Projects\2018_demo_gamma_1\vivado_proj\Zybo-Z7-20-HDMI.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zybo-z7-20-demo.elf_on_local.tcl'
