// Seed: 3812389368
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout tri0 id_1;
  assign id_4 = id_3[-1];
  assign id_1 = -1'b0 - id_3;
  generate
    logic id_5 = -1 * -1'b0;
  endgenerate
  assign id_5 = id_2;
  logic id_6, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4['b0] = id_2;
endmodule
