
Flappy_Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bd4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000030cc  08005d64  08005d64  00006d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e30  08008e30  0000a070  2**0
                  CONTENTS
  4 .ARM          00000008  08008e30  08008e30  00009e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e38  08008e38  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e38  08008e38  00009e38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e3c  08008e3c  00009e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008e40  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a070  2**0
                  CONTENTS
 10 .bss          00000314  20000070  20000070  0000a070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000384  20000384  0000a070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f605  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f2e  00000000  00000000  000196a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd8  00000000  00000000  0001c5d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c08  00000000  00000000  0001d5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c3d  00000000  00000000  0001e1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013d97  00000000  00000000  00041df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf98e  00000000  00000000  00055b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012551a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004afc  00000000  00000000  00125560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0012a05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005d4c 	.word	0x08005d4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005d4c 	.word	0x08005d4c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <game_init>:
 * @brief  	Init Pac-Man game
 * @param  	None
 * @note  	Call when you want to init game
 * @retval 	None
 */
void game_init(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af04      	add	r7, sp, #16
	/*
	 * DONE (can be modified)
	 *
	 * 1. Draw a frame for the maze
	 */
	lcd_clear(SKY_COLOR);
 80005b2:	f647 507c 	movw	r0, #32124	@ 0x7d7c
 80005b6:	f000 fd59 	bl	800106c <lcd_clear>
	// draw ground
	lcd_fill(0, 220, 319, 239, GROUND_COLOR);
 80005ba:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	23ef      	movs	r3, #239	@ 0xef
 80005c2:	f240 123f 	movw	r2, #319	@ 0x13f
 80005c6:	21dc      	movs	r1, #220	@ 0xdc
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 fd81 	bl	80010d0 <lcd_fill>
	lcd_draw_rectangle(0, 220, 319, 239, 0x0000);  // black frame
 80005ce:	2300      	movs	r3, #0
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	23ef      	movs	r3, #239	@ 0xef
 80005d4:	f240 123f 	movw	r2, #319	@ 0x13f
 80005d8:	21dc      	movs	r1, #220	@ 0xdc
 80005da:	2000      	movs	r0, #0
 80005dc:	f000 fe49 	bl	8001272 <lcd_draw_rectangle>

	// Title & score
	lcd_show_string_center(0, 100, "FLAPPY BIRD", 0xFFFF, SKY_COLOR, 24, 0);
 80005e0:	2300      	movs	r3, #0
 80005e2:	9302      	str	r3, [sp, #8]
 80005e4:	2318      	movs	r3, #24
 80005e6:	9301      	str	r3, [sp, #4]
 80005e8:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005f2:	4a2e      	ldr	r2, [pc, #184]	@ (80006ac <game_init+0x100>)
 80005f4:	2164      	movs	r1, #100	@ 0x64
 80005f6:	2000      	movs	r0, #0
 80005f8:	f001 fa20 	bl	8001a3c <lcd_show_string_center>
	lcd_show_string(20, 250, "Score: 0", 0xFFFF, SKY_COLOR, 16, 0);
 80005fc:	2300      	movs	r3, #0
 80005fe:	9302      	str	r3, [sp, #8]
 8000600:	2310      	movs	r3, #16
 8000602:	9301      	str	r3, [sp, #4]
 8000604:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800060e:	4a28      	ldr	r2, [pc, #160]	@ (80006b0 <game_init+0x104>)
 8000610:	21fa      	movs	r1, #250	@ 0xfa
 8000612:	2014      	movs	r0, #20
 8000614:	f001 f9ae 	bl	8001974 <lcd_show_string>
	lcd_show_string_center(0, 150, "Press UP to START", 0xFFFF, SKY_COLOR, 16, 0);
 8000618:	2300      	movs	r3, #0
 800061a:	9302      	str	r3, [sp, #8]
 800061c:	2310      	movs	r3, #16
 800061e:	9301      	str	r3, [sp, #4]
 8000620:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000624:	9300      	str	r3, [sp, #0]
 8000626:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800062a:	4a22      	ldr	r2, [pc, #136]	@ (80006b4 <game_init+0x108>)
 800062c:	2196      	movs	r1, #150	@ 0x96
 800062e:	2000      	movs	r0, #0
 8000630:	f001 fa04 	bl	8001a3c <lcd_show_string_center>
	 * TO DO
	 *
	 * 3. Init Bird object.
	 * - Firstly, you have to initialize default values for the bird object.
	 */
	bird.y = 120;
 8000634:	4b20      	ldr	r3, [pc, #128]	@ (80006b8 <game_init+0x10c>)
 8000636:	2278      	movs	r2, #120	@ 0x78
 8000638:	601a      	str	r2, [r3, #0]
	bird.y_pre = bird.y;
 800063a:	4b1f      	ldr	r3, [pc, #124]	@ (80006b8 <game_init+0x10c>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a1e      	ldr	r2, [pc, #120]	@ (80006b8 <game_init+0x10c>)
 8000640:	6053      	str	r3, [r2, #4]
	bird.velocity = 0;
 8000642:	4b1d      	ldr	r3, [pc, #116]	@ (80006b8 <game_init+0x10c>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
	 * TO DO
	 *
	 * 4. Init Pipes object.
	 * - Firstly, you have to initialize default values for the pipe objects.
	 */
	for (int i = 0; i < NUM_PIPES; i++) {
 8000648:	2300      	movs	r3, #0
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	e020      	b.n	8000690 <game_init+0xe4>
	    pipes[i].x = 240 + i * 100;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2264      	movs	r2, #100	@ 0x64
 8000652:	fb02 f303 	mul.w	r3, r2, r3
 8000656:	f103 02f0 	add.w	r2, r3, #240	@ 0xf0
 800065a:	4918      	ldr	r1, [pc, #96]	@ (80006bc <game_init+0x110>)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	    pipes[i].gap_y = 80 + rand() % 80;  // Gap random 80-160
 8000662:	f004 f9bf 	bl	80049e4 <rand>
 8000666:	4601      	mov	r1, r0
 8000668:	4b15      	ldr	r3, [pc, #84]	@ (80006c0 <game_init+0x114>)
 800066a:	fb83 2301 	smull	r2, r3, r3, r1
 800066e:	115a      	asrs	r2, r3, #5
 8000670:	17cb      	asrs	r3, r1, #31
 8000672:	1ad2      	subs	r2, r2, r3
 8000674:	4613      	mov	r3, r2
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	4413      	add	r3, r2
 800067a:	011b      	lsls	r3, r3, #4
 800067c:	1aca      	subs	r2, r1, r3
 800067e:	3250      	adds	r2, #80	@ 0x50
 8000680:	490e      	ldr	r1, [pc, #56]	@ (80006bc <game_init+0x110>)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	00db      	lsls	r3, r3, #3
 8000686:	440b      	add	r3, r1
 8000688:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < NUM_PIPES; i++) {
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3301      	adds	r3, #1
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b02      	cmp	r3, #2
 8000694:	dddb      	ble.n	800064e <game_init+0xa2>
	}

	score = 0;
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <game_init+0x118>)
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
	game_state = 0;
 800069c:	4b0a      	ldr	r3, [pc, #40]	@ (80006c8 <game_init+0x11c>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]

}
 80006a2:	bf00      	nop
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	08005d64 	.word	0x08005d64
 80006b0:	08005d70 	.word	0x08005d70
 80006b4:	08005d7c 	.word	0x08005d7c
 80006b8:	2000008c 	.word	0x2000008c
 80006bc:	20000098 	.word	0x20000098
 80006c0:	66666667 	.word	0x66666667
 80006c4:	200000b0 	.word	0x200000b0
 80006c8:	200000b4 	.word	0x200000b4

080006cc <game_process>:
 * @brief  	Process game
 * @param  	None
 * @note  	Call in loop (main)
 * @retval 	None
 */
void game_process(void) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af02      	add	r7, sp, #8
	static uint8_t counter_game = 0;
	counter_game = (counter_game + 1) % 2;
 80006d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000744 <game_process+0x78>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	3301      	adds	r3, #1
 80006d8:	2b00      	cmp	r3, #0
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	bfb8      	it	lt
 80006e0:	425b      	neglt	r3, r3
 80006e2:	b2da      	uxtb	r2, r3
 80006e4:	4b17      	ldr	r3, [pc, #92]	@ (8000744 <game_process+0x78>)
 80006e6:	701a      	strb	r2, [r3, #0]

//	pacman_direction_process(); // Put this function here to read buttons.

	if (game_state == 0) {  // Menu: chờ start
 80006e8:	4b17      	ldr	r3, [pc, #92]	@ (8000748 <game_process+0x7c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d116      	bne.n	800071e <game_process+0x52>
	    if (is_button_up()) {
 80006f0:	f000 f9ea 	bl	8000ac8 <is_button_up>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d020      	beq.n	800073c <game_process+0x70>
	        game_state = 1;
 80006fa:	4b13      	ldr	r3, [pc, #76]	@ (8000748 <game_process+0x7c>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	601a      	str	r2, [r3, #0]
	        lcd_clear(SKY_COLOR);
 8000700:	f647 507c 	movw	r0, #32124	@ 0x7d7c
 8000704:	f000 fcb2 	bl	800106c <lcd_clear>
	        lcd_fill(0, 220, 319, 239, GROUND_COLOR);
 8000708:	f64b 4340 	movw	r3, #48192	@ 0xbc40
 800070c:	9300      	str	r3, [sp, #0]
 800070e:	23ef      	movs	r3, #239	@ 0xef
 8000710:	f240 123f 	movw	r2, #319	@ 0x13f
 8000714:	21dc      	movs	r1, #220	@ 0xdc
 8000716:	2000      	movs	r0, #0
 8000718:	f000 fcda 	bl	80010d0 <lcd_fill>
	    }
	    return;
 800071c:	e00e      	b.n	800073c <game_process+0x70>
	}

	// Jump input (mỗi frame kiểm tra)
	bird_direction_process();
 800071e:	f000 f8a5 	bl	800086c <bird_direction_process>

	if (counter_game == 0) {
 8000722:	4b08      	ldr	r3, [pc, #32]	@ (8000744 <game_process+0x78>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d109      	bne.n	800073e <game_process+0x72>
		bird_moving_process();
 800072a:	f000 f8af 	bl	800088c <bird_moving_process>
		pipes_update();
 800072e:	f000 f927 	bl	8000980 <pipes_update>

		game_handler();
 8000732:	f000 f847 	bl	80007c4 <game_handler>
		game_draw();
 8000736:	f000 f809 	bl	800074c <game_draw>
 800073a:	e000      	b.n	800073e <game_process+0x72>
	    return;
 800073c:	bf00      	nop
	}
}
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200000b8 	.word	0x200000b8
 8000748:	200000b4 	.word	0x200000b4

0800074c <game_draw>:

/* Private Functions ---------------------------------------------------------*/
void game_draw(void) {
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	@ 0x28
 8000750:	af04      	add	r7, sp, #16
	 * Draw Bird and Pipes.
	 *
	 * Hint: Remember to delete the object in the previous position, before drawing the new one.
	 */
	// Xóa bird cũ
	bird_draw(bird.y_pre, SKY_COLOR);
 8000752:	4b19      	ldr	r3, [pc, #100]	@ (80007b8 <game_draw+0x6c>)
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	f647 517c 	movw	r1, #32124	@ 0x7d7c
 800075a:	4618      	mov	r0, r3
 800075c:	f000 f99c 	bl	8000a98 <bird_draw>

	// Vẽ mới
	bird_draw(bird.y, BIRD_COLOR);
 8000760:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <game_draw+0x6c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f64f 71e0 	movw	r1, #65504	@ 0xffe0
 8000768:	4618      	mov	r0, r3
 800076a:	f000 f995 	bl	8000a98 <bird_draw>
	pipes_draw();
 800076e:	f000 f947 	bl	8000a00 <pipes_draw>

	// Cập nhật score (cho score hiển thị ra led_7seg)
	char buf[20];
	sprintf(buf, "Score: %d", score);
 8000772:	4b12      	ldr	r3, [pc, #72]	@ (80007bc <game_draw+0x70>)
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	4911      	ldr	r1, [pc, #68]	@ (80007c0 <game_draw+0x74>)
 800077a:	4618      	mov	r0, r3
 800077c:	f004 fa32 	bl	8004be4 <siprintf>
	lcd_fill(20, 250, 150, 270, SKY_COLOR);
 8000780:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 800078a:	2296      	movs	r2, #150	@ 0x96
 800078c:	21fa      	movs	r1, #250	@ 0xfa
 800078e:	2014      	movs	r0, #20
 8000790:	f000 fc9e 	bl	80010d0 <lcd_fill>
	lcd_show_string(20, 250, buf, 0xFFFF, SKY_COLOR, 16, 0);
 8000794:	1d3a      	adds	r2, r7, #4
 8000796:	2300      	movs	r3, #0
 8000798:	9302      	str	r3, [sp, #8]
 800079a:	2310      	movs	r3, #16
 800079c:	9301      	str	r3, [sp, #4]
 800079e:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007a8:	21fa      	movs	r1, #250	@ 0xfa
 80007aa:	2014      	movs	r0, #20
 80007ac:	f001 f8e2 	bl	8001974 <lcd_show_string>
}
 80007b0:	bf00      	nop
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	2000008c 	.word	0x2000008c
 80007bc:	200000b0 	.word	0x200000b0
 80007c0:	08005d90 	.word	0x08005d90

080007c4 <game_handler>:

void game_handler(void) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
	 * 1. Check the loss condition, show something, and restart the game.
	 * 2. Check the win condition, show something, and restart the game.
	 * 3. Check if Bird has passed through gap between 2 pipes, then update the score.
	 */
	// Game over: chạm ground/top/pipe
	if (bird.y > 205 || bird.y < 0) {
 80007ca:	4b25      	ldr	r3, [pc, #148]	@ (8000860 <game_handler+0x9c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2bcd      	cmp	r3, #205	@ 0xcd
 80007d0:	dc03      	bgt.n	80007da <game_handler+0x16>
 80007d2:	4b23      	ldr	r3, [pc, #140]	@ (8000860 <game_handler+0x9c>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	da02      	bge.n	80007e0 <game_handler+0x1c>
	// chạm nền         chạm trần
	    game_over();
 80007da:	f000 f871 	bl	80008c0 <game_over>
	    return;
 80007de:	e03c      	b.n	800085a <game_handler+0x96>
	}

	for (int i = 0; i < NUM_PIPES; i++) {
 80007e0:	2300      	movs	r3, #0
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	e036      	b.n	8000854 <game_handler+0x90>
	    if (bird.y < pipes[i].gap_y - PIPE_GAP/2 || bird.y + BIRD_SIZE > pipes[i].gap_y + PIPE_GAP/2) {
 80007e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000860 <game_handler+0x9c>)
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	491e      	ldr	r1, [pc, #120]	@ (8000864 <game_handler+0xa0>)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	00db      	lsls	r3, r3, #3
 80007f0:	440b      	add	r3, r1
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	3b3c      	subs	r3, #60	@ 0x3c
 80007f6:	429a      	cmp	r2, r3
 80007f8:	db09      	blt.n	800080e <game_handler+0x4a>
 80007fa:	4b19      	ldr	r3, [pc, #100]	@ (8000860 <game_handler+0x9c>)
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	4919      	ldr	r1, [pc, #100]	@ (8000864 <game_handler+0xa0>)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	00db      	lsls	r3, r3, #3
 8000804:	440b      	add	r3, r1
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	332c      	adds	r3, #44	@ 0x2c
 800080a:	429a      	cmp	r2, r3
 800080c:	dd0e      	ble.n	800082c <game_handler+0x68>
	        if (BIRD_X + BIRD_SIZE > pipes[i].x && BIRD_X < pipes[i].x + PIPE_WIDTH) {
 800080e:	4a15      	ldr	r2, [pc, #84]	@ (8000864 <game_handler+0xa0>)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000816:	2b41      	cmp	r3, #65	@ 0x41
 8000818:	dc08      	bgt.n	800082c <game_handler+0x68>
 800081a:	4a12      	ldr	r2, [pc, #72]	@ (8000864 <game_handler+0xa0>)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000822:	2b0a      	cmp	r3, #10
 8000824:	dd02      	ble.n	800082c <game_handler+0x68>
	            game_over();
 8000826:	f000 f84b 	bl	80008c0 <game_over>
	            return;
 800082a:	e016      	b.n	800085a <game_handler+0x96>
	        }
	    }
	    // Score khi qua pipe
	    if (pipes[i].x + PIPE_WIDTH < BIRD_X && pipes[i].x + PIPE_WIDTH > BIRD_X - PIPE_SPEED) {
 800082c:	4a0d      	ldr	r2, [pc, #52]	@ (8000864 <game_handler+0xa0>)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000834:	2b09      	cmp	r3, #9
 8000836:	dc0a      	bgt.n	800084e <game_handler+0x8a>
 8000838:	4a0a      	ldr	r2, [pc, #40]	@ (8000864 <game_handler+0xa0>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000840:	2b07      	cmp	r3, #7
 8000842:	dd04      	ble.n	800084e <game_handler+0x8a>
	        score++;
 8000844:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <game_handler+0xa4>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	3301      	adds	r3, #1
 800084a:	4a07      	ldr	r2, [pc, #28]	@ (8000868 <game_handler+0xa4>)
 800084c:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < NUM_PIPES; i++) {
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	3301      	adds	r3, #1
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2b02      	cmp	r3, #2
 8000858:	ddc5      	ble.n	80007e6 <game_handler+0x22>
	    }
	}
}
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	2000008c 	.word	0x2000008c
 8000864:	20000098 	.word	0x20000098
 8000868:	200000b0 	.word	0x200000b0

0800086c <bird_direction_process>:

void bird_direction_process(void) {
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
	/*
	 * TO DO
	 *
	 * Let user use button to control Bird.
	 */
	if (is_button_up()) {
 8000870:	f000 f92a 	bl	8000ac8 <is_button_up>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d003      	beq.n	8000882 <bird_direction_process+0x16>
		 bird.velocity = JUMP_FORCE;
 800087a:	4b03      	ldr	r3, [pc, #12]	@ (8000888 <bird_direction_process+0x1c>)
 800087c:	f06f 0207 	mvn.w	r2, #7
 8000880:	609a      	str	r2, [r3, #8]
	}
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	2000008c 	.word	0x2000008c

0800088c <bird_moving_process>:

void bird_moving_process(void) {
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
	 * TO DO
	 *
	 * Update Bird's current and previous position based on current direction.
	 *
	 */
	bird.velocity += GRAVITY; // di xuong
 8000890:	4b0a      	ldr	r3, [pc, #40]	@ (80008bc <bird_moving_process+0x30>)
 8000892:	689b      	ldr	r3, [r3, #8]
 8000894:	3301      	adds	r3, #1
 8000896:	4a09      	ldr	r2, [pc, #36]	@ (80008bc <bird_moving_process+0x30>)
 8000898:	6093      	str	r3, [r2, #8]
	bird.y_pre = bird.y;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <bird_moving_process+0x30>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a07      	ldr	r2, [pc, #28]	@ (80008bc <bird_moving_process+0x30>)
 80008a0:	6053      	str	r3, [r2, #4]
	bird.y += bird.velocity; // +JUMP_FORECE di xuong
 80008a2:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <bird_moving_process+0x30>)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <bird_moving_process+0x30>)
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	4413      	add	r3, r2
 80008ac:	4a03      	ldr	r2, [pc, #12]	@ (80008bc <bird_moving_process+0x30>)
 80008ae:	6013      	str	r3, [r2, #0]
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	2000008c 	.word	0x2000008c

080008c0 <game_over>:

void game_over(void) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	@ 0x28
 80008c4:	af04      	add	r7, sp, #16
    game_state = 2;
 80008c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000970 <game_over+0xb0>)
 80008c8:	2202      	movs	r2, #2
 80008ca:	601a      	str	r2, [r3, #0]
    lcd_fill(80, 80, 240, 160, 0xF800);  // Nền đỏ
 80008cc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80008d0:	9300      	str	r3, [sp, #0]
 80008d2:	23a0      	movs	r3, #160	@ 0xa0
 80008d4:	22f0      	movs	r2, #240	@ 0xf0
 80008d6:	2150      	movs	r1, #80	@ 0x50
 80008d8:	2050      	movs	r0, #80	@ 0x50
 80008da:	f000 fbf9 	bl	80010d0 <lcd_fill>
    lcd_show_string_center(0, 100, "GAME OVER", 0xFFFF, 0xF800, 24, 0);
 80008de:	2300      	movs	r3, #0
 80008e0:	9302      	str	r3, [sp, #8]
 80008e2:	2318      	movs	r3, #24
 80008e4:	9301      	str	r3, [sp, #4]
 80008e6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008f0:	4a20      	ldr	r2, [pc, #128]	@ (8000974 <game_over+0xb4>)
 80008f2:	2164      	movs	r1, #100	@ 0x64
 80008f4:	2000      	movs	r0, #0
 80008f6:	f001 f8a1 	bl	8001a3c <lcd_show_string_center>
    lcd_show_string_center(0, 130, "Score:", 0xFFFF, 0xF800, 20, 0);
 80008fa:	2300      	movs	r3, #0
 80008fc:	9302      	str	r3, [sp, #8]
 80008fe:	2314      	movs	r3, #20
 8000900:	9301      	str	r3, [sp, #4]
 8000902:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000906:	9300      	str	r3, [sp, #0]
 8000908:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800090c:	4a1a      	ldr	r2, [pc, #104]	@ (8000978 <game_over+0xb8>)
 800090e:	2182      	movs	r1, #130	@ 0x82
 8000910:	2000      	movs	r0, #0
 8000912:	f001 f893 	bl	8001a3c <lcd_show_string_center>
    char buf[20];
//    sprintf(buf, "%d", score);
    lcd_show_string_center(0, 155, buf, 0xFFFF, 0xF800, 20, 0);
 8000916:	1d3a      	adds	r2, r7, #4
 8000918:	2300      	movs	r3, #0
 800091a:	9302      	str	r3, [sp, #8]
 800091c:	2314      	movs	r3, #20
 800091e:	9301      	str	r3, [sp, #4]
 8000920:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000924:	9300      	str	r3, [sp, #0]
 8000926:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800092a:	219b      	movs	r1, #155	@ 0x9b
 800092c:	2000      	movs	r0, #0
 800092e:	f001 f885 	bl	8001a3c <lcd_show_string_center>
    lcd_show_string_center(0, 190, "UP to Restart", 0xFFFF, 0xF800, 16, 0);
 8000932:	2300      	movs	r3, #0
 8000934:	9302      	str	r3, [sp, #8]
 8000936:	2310      	movs	r3, #16
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800093e:	9300      	str	r3, [sp, #0]
 8000940:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000944:	4a0d      	ldr	r2, [pc, #52]	@ (800097c <game_over+0xbc>)
 8000946:	21be      	movs	r1, #190	@ 0xbe
 8000948:	2000      	movs	r0, #0
 800094a:	f001 f877 	bl	8001a3c <lcd_show_string_center>

    HAL_Delay(1000);
 800094e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000952:	f001 fdb9 	bl	80024c8 <HAL_Delay>
    while (!is_button_up());  // Chờ nhấn
 8000956:	bf00      	nop
 8000958:	f000 f8b6 	bl	8000ac8 <is_button_up>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d0fa      	beq.n	8000958 <game_over+0x98>
    game_init();
 8000962:	f7ff fe23 	bl	80005ac <game_init>
}
 8000966:	bf00      	nop
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	200000b4 	.word	0x200000b4
 8000974:	08005d9c 	.word	0x08005d9c
 8000978:	08005da8 	.word	0x08005da8
 800097c:	08005db0 	.word	0x08005db0

08000980 <pipes_update>:

void pipes_update(void) {
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_PIPES; i++) {
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	e02c      	b.n	80009e6 <pipes_update+0x66>
        pipes[i].x -= PIPE_SPEED;
 800098c:	4a1a      	ldr	r2, [pc, #104]	@ (80009f8 <pipes_update+0x78>)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000994:	1eda      	subs	r2, r3, #3
 8000996:	4918      	ldr	r1, [pc, #96]	@ (80009f8 <pipes_update+0x78>)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        if (pipes[i].x < -PIPE_WIDTH) {
 800099e:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <pipes_update+0x78>)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80009a6:	f113 0f28 	cmn.w	r3, #40	@ 0x28
 80009aa:	da19      	bge.n	80009e0 <pipes_update+0x60>
            pipes[i].x = 320;
 80009ac:	4a12      	ldr	r2, [pc, #72]	@ (80009f8 <pipes_update+0x78>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80009b4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
            pipes[i].gap_y = 80 + rand() % 80;
 80009b8:	f004 f814 	bl	80049e4 <rand>
 80009bc:	4601      	mov	r1, r0
 80009be:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <pipes_update+0x7c>)
 80009c0:	fb83 2301 	smull	r2, r3, r3, r1
 80009c4:	115a      	asrs	r2, r3, #5
 80009c6:	17cb      	asrs	r3, r1, #31
 80009c8:	1ad2      	subs	r2, r2, r3
 80009ca:	4613      	mov	r3, r2
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	011b      	lsls	r3, r3, #4
 80009d2:	1aca      	subs	r2, r1, r3
 80009d4:	3250      	adds	r2, #80	@ 0x50
 80009d6:	4908      	ldr	r1, [pc, #32]	@ (80009f8 <pipes_update+0x78>)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	00db      	lsls	r3, r3, #3
 80009dc:	440b      	add	r3, r1
 80009de:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < NUM_PIPES; i++) {
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3301      	adds	r3, #1
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	ddcf      	ble.n	800098c <pipes_update+0xc>
            nên chia ra phần trên là 60 và phần dưới là 60. Vì vậy nên chiều cao
            của ống trên phải lớn hơn hoặc bằng 60 và ống dưới phải bé hơn hoặc bằng
            160 (220 là mặt đất) */
        }
    }
}
 80009ec:	bf00      	nop
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000098 	.word	0x20000098
 80009fc:	66666667 	.word	0x66666667

08000a00 <pipes_draw>:

void pipes_draw(void) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af02      	add	r7, sp, #8
	/*
	* TO DO
	*
	* Draw whatever you like
	*/
    for (int i = 0; i < NUM_PIPES; i++) {
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	e03a      	b.n	8000a82 <pipes_draw+0x82>
        // Pipe trên
        lcd_fill(pipes[i].x + 20, 0, pipes[i].x + PIPE_WIDTH, pipes[i].gap_y - PIPE_GAP/2, PIPE_COLOR);
 8000a0c:	4a21      	ldr	r2, [pc, #132]	@ (8000a94 <pipes_draw+0x94>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	3314      	adds	r3, #20
 8000a18:	b298      	uxth	r0, r3
 8000a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000a94 <pipes_draw+0x94>)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a22:	b29b      	uxth	r3, r3
 8000a24:	3328      	adds	r3, #40	@ 0x28
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	491a      	ldr	r1, [pc, #104]	@ (8000a94 <pipes_draw+0x94>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	00db      	lsls	r3, r3, #3
 8000a2e:	440b      	add	r3, r1
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	3b3c      	subs	r3, #60	@ 0x3c
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8000a3c:	9100      	str	r1, [sp, #0]
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f000 fb46 	bl	80010d0 <lcd_fill>
        // Pipe dưới
        lcd_fill(pipes[i].x + 20, pipes[i].gap_y + PIPE_GAP/2, pipes[i].x + PIPE_WIDTH, 219, PIPE_COLOR);
 8000a44:	4a13      	ldr	r2, [pc, #76]	@ (8000a94 <pipes_draw+0x94>)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	3314      	adds	r3, #20
 8000a50:	b298      	uxth	r0, r3
 8000a52:	4a10      	ldr	r2, [pc, #64]	@ (8000a94 <pipes_draw+0x94>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	00db      	lsls	r3, r3, #3
 8000a58:	4413      	add	r3, r2
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	333c      	adds	r3, #60	@ 0x3c
 8000a60:	b299      	uxth	r1, r3
 8000a62:	4a0c      	ldr	r2, [pc, #48]	@ (8000a94 <pipes_draw+0x94>)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	3328      	adds	r3, #40	@ 0x28
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000a74:	9300      	str	r3, [sp, #0]
 8000a76:	23db      	movs	r3, #219	@ 0xdb
 8000a78:	f000 fb2a 	bl	80010d0 <lcd_fill>
    for (int i = 0; i < NUM_PIPES; i++) {
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	ddc1      	ble.n	8000a0c <pipes_draw+0xc>
    }
}
 8000a88:	bf00      	nop
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000098 	.word	0x20000098

08000a98 <bird_draw>:

void bird_draw(int y, uint16_t color) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	807b      	strh	r3, [r7, #2]
	/*
	* TO DO
	*
	* Draw whatever you like
	*/
    int x = BIRD_X;
 8000aa4:	2332      	movs	r3, #50	@ 0x32
 8000aa6:	60fb      	str	r3, [r7, #12]
    lcd_draw_circle(x + 8, y + 8, color, BIRD_SIZE/2, 1);  // Thân chim
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f103 0008 	add.w	r0, r3, #8
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	f103 0108 	add.w	r1, r3, #8
 8000ab4:	887a      	ldrh	r2, [r7, #2]
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	9300      	str	r3, [sp, #0]
 8000aba:	2308      	movs	r3, #8
 8000abc:	f000 feed 	bl	800189a <lcd_draw_circle>
//    lcd_fill(x + 12, y + 4, x + 18, y + 12, color);       // Cánh
}
 8000ac0:	bf00      	nop
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <is_button_up>:

uint8_t is_button_up(void) {
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
	/*
	 * TO DO
	 */
	if(button_count[0] == 1) {
 8000acc:	4b07      	ldr	r3, [pc, #28]	@ (8000aec <is_button_up+0x24>)
 8000ace:	881b      	ldrh	r3, [r3, #0]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d104      	bne.n	8000ade <is_button_up+0x16>
		button_count[0] = 0;
 8000ad4:	4b05      	ldr	r3, [pc, #20]	@ (8000aec <is_button_up+0x24>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	801a      	strh	r2, [r3, #0]
		return 1;
 8000ada:	2301      	movs	r3, #1
 8000adc:	e000      	b.n	8000ae0 <is_button_up+0x18>
	}
	return 0;
 8000ade:	2300      	movs	r3, #0
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	200000bc 	.word	0x200000bc

08000af0 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000af4:	2201      	movs	r2, #1
 8000af6:	2108      	movs	r1, #8
 8000af8:	4802      	ldr	r0, [pc, #8]	@ (8000b04 <button_init+0x14>)
 8000afa:	f001 ffb7 	bl	8002a6c <HAL_GPIO_WritePin>
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40020c00 	.word	0x40020c00

08000b08 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2108      	movs	r1, #8
 8000b12:	482f      	ldr	r0, [pc, #188]	@ (8000bd0 <button_scan+0xc8>)
 8000b14:	f001 ffaa 	bl	8002a6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000b18:	2201      	movs	r2, #1
 8000b1a:	2108      	movs	r1, #8
 8000b1c:	482c      	ldr	r0, [pc, #176]	@ (8000bd0 <button_scan+0xc8>)
 8000b1e:	f001 ffa5 	bl	8002a6c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000b22:	230a      	movs	r3, #10
 8000b24:	2202      	movs	r2, #2
 8000b26:	492b      	ldr	r1, [pc, #172]	@ (8000bd4 <button_scan+0xcc>)
 8000b28:	482b      	ldr	r0, [pc, #172]	@ (8000bd8 <button_scan+0xd0>)
 8000b2a:	f002 fde2 	bl	80036f2 <HAL_SPI_Receive>

	int button_index = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b36:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	e03f      	b.n	8000bbe <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	db06      	blt.n	8000b52 <button_scan+0x4a>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b03      	cmp	r3, #3
 8000b48:	dc03      	bgt.n	8000b52 <button_scan+0x4a>
			button_index = i + 4;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	e018      	b.n	8000b84 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2b03      	cmp	r3, #3
 8000b56:	dd07      	ble.n	8000b68 <button_scan+0x60>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b07      	cmp	r3, #7
 8000b5c:	dc04      	bgt.n	8000b68 <button_scan+0x60>
			button_index = 7 - i;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f1c3 0307 	rsb	r3, r3, #7
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	e00d      	b.n	8000b84 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b07      	cmp	r3, #7
 8000b6c:	dd06      	ble.n	8000b7c <button_scan+0x74>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2b0b      	cmp	r3, #11
 8000b72:	dc03      	bgt.n	8000b7c <button_scan+0x74>
			button_index = i + 4;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	3304      	adds	r3, #4
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	e003      	b.n	8000b84 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f1c3 0317 	rsb	r3, r3, #23
 8000b82:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000b84:	4b13      	ldr	r3, [pc, #76]	@ (8000bd4 <button_scan+0xcc>)
 8000b86:	881a      	ldrh	r2, [r3, #0]
 8000b88:	897b      	ldrh	r3, [r7, #10]
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d005      	beq.n	8000b9e <button_scan+0x96>
			button_count[button_index] = 0;
 8000b92:	4a12      	ldr	r2, [pc, #72]	@ (8000bdc <button_scan+0xd4>)
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	2100      	movs	r1, #0
 8000b98:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b9c:	e009      	b.n	8000bb2 <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000bdc <button_scan+0xd4>)
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	b299      	uxth	r1, r3
 8000baa:	4a0c      	ldr	r2, [pc, #48]	@ (8000bdc <button_scan+0xd4>)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000bb2:	897b      	ldrh	r3, [r7, #10]
 8000bb4:	085b      	lsrs	r3, r3, #1
 8000bb6:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2b0f      	cmp	r3, #15
 8000bc2:	ddbc      	ble.n	8000b3e <button_scan+0x36>
	}
}
 8000bc4:	bf00      	nop
 8000bc6:	bf00      	nop
 8000bc8:	3710      	adds	r7, #16
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40020c00 	.word	0x40020c00
 8000bd4:	200000dc 	.word	0x200000dc
 8000bd8:	20000148 	.word	0x20000148
 8000bdc:	200000bc 	.word	0x200000bc

08000be0 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08e      	sub	sp, #56	@ 0x38
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000be6:	f107 031c 	add.w	r3, r7, #28
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
 8000bf4:	611a      	str	r2, [r3, #16]
 8000bf6:	615a      	str	r2, [r3, #20]
 8000bf8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000bfa:	463b      	mov	r3, r7
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
 8000c08:	615a      	str	r2, [r3, #20]
 8000c0a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c0c:	4b2f      	ldr	r3, [pc, #188]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c0e:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000c12:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c14:	4b2d      	ldr	r3, [pc, #180]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c16:	4a2e      	ldr	r2, [pc, #184]	@ (8000cd0 <MX_FSMC_Init+0xf0>)
 8000c18:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c20:	4b2a      	ldr	r3, [pc, #168]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c26:	4b29      	ldr	r3, [pc, #164]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c2c:	4b27      	ldr	r3, [pc, #156]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c2e:	2210      	movs	r2, #16
 8000c30:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c32:	4b26      	ldr	r3, [pc, #152]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c38:	4b24      	ldr	r3, [pc, #144]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c3e:	4b23      	ldr	r3, [pc, #140]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c44:	4b21      	ldr	r3, [pc, #132]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c50:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000c58:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c5a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c66:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000c6c:	4b17      	ldr	r3, [pc, #92]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000c72:	230f      	movs	r3, #15
 8000c74:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000c76:	230f      	movs	r3, #15
 8000c78:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000c7a:	233c      	movs	r3, #60	@ 0x3c
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8000c82:	2310      	movs	r3, #16
 8000c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000c86:	2311      	movs	r3, #17
 8000c88:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000c8e:	2308      	movs	r3, #8
 8000c90:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000c92:	230f      	movs	r3, #15
 8000c94:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000c96:	2309      	movs	r3, #9
 8000c98:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000c9e:	2310      	movs	r3, #16
 8000ca0:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000ca2:	2311      	movs	r3, #17
 8000ca4:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000caa:	463a      	mov	r2, r7
 8000cac:	f107 031c 	add.w	r3, r7, #28
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4806      	ldr	r0, [pc, #24]	@ (8000ccc <MX_FSMC_Init+0xec>)
 8000cb4:	f003 f900 	bl	8003eb8 <HAL_SRAM_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000cbe:	f001 f829 	bl	8001d14 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000cc2:	bf00      	nop
 8000cc4:	3738      	adds	r7, #56	@ 0x38
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	200000e0 	.word	0x200000e0
 8000cd0:	a0000104 	.word	0xa0000104

08000cd4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d5c <HAL_FSMC_MspInit+0x88>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d131      	bne.n	8000d54 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <HAL_FSMC_MspInit+0x88>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <HAL_FSMC_MspInit+0x8c>)
 8000cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000cfe:	4a18      	ldr	r2, [pc, #96]	@ (8000d60 <HAL_FSMC_MspInit+0x8c>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d06:	4b16      	ldr	r3, [pc, #88]	@ (8000d60 <HAL_FSMC_MspInit+0x8c>)
 8000d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	603b      	str	r3, [r7, #0]
 8000d10:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000d12:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000d16:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d20:	2303      	movs	r3, #3
 8000d22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d24:	230c      	movs	r3, #12
 8000d26:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	480d      	ldr	r0, [pc, #52]	@ (8000d64 <HAL_FSMC_MspInit+0x90>)
 8000d2e:	f001 fd01 	bl	8002734 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000d32:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000d36:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d44:	230c      	movs	r3, #12
 8000d46:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4806      	ldr	r0, [pc, #24]	@ (8000d68 <HAL_FSMC_MspInit+0x94>)
 8000d4e:	f001 fcf1 	bl	8002734 <HAL_GPIO_Init>
 8000d52:	e000      	b.n	8000d56 <HAL_FSMC_MspInit+0x82>
    return;
 8000d54:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000130 	.word	0x20000130
 8000d60:	40023800 	.word	0x40023800
 8000d64:	40021000 	.word	0x40021000
 8000d68:	40020c00 	.word	0x40020c00

08000d6c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000d74:	f7ff ffae 	bl	8000cd4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b08c      	sub	sp, #48	@ 0x30
 8000d84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d86:	f107 031c 	add.w	r3, r7, #28
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
 8000d9a:	4b6f      	ldr	r3, [pc, #444]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a6e      	ldr	r2, [pc, #440]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000da0:	f043 0310 	orr.w	r3, r3, #16
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0310 	and.w	r3, r3, #16
 8000dae:	61bb      	str	r3, [r7, #24]
 8000db0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	4b68      	ldr	r3, [pc, #416]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	4a67      	ldr	r2, [pc, #412]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000dbc:	f043 0304 	orr.w	r3, r3, #4
 8000dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc2:	4b65      	ldr	r3, [pc, #404]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	f003 0304 	and.w	r3, r3, #4
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	4b61      	ldr	r3, [pc, #388]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a60      	ldr	r2, [pc, #384]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000dd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b5e      	ldr	r3, [pc, #376]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	4b5a      	ldr	r3, [pc, #360]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a59      	ldr	r2, [pc, #356]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b57      	ldr	r3, [pc, #348]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f003 0301 	and.w	r3, r3, #1
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	60bb      	str	r3, [r7, #8]
 8000e0a:	4b53      	ldr	r3, [pc, #332]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	4a52      	ldr	r2, [pc, #328]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e10:	f043 0308 	orr.w	r3, r3, #8
 8000e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e16:	4b50      	ldr	r3, [pc, #320]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	f003 0308 	and.w	r3, r3, #8
 8000e1e:	60bb      	str	r3, [r7, #8]
 8000e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	607b      	str	r3, [r7, #4]
 8000e26:	4b4c      	ldr	r3, [pc, #304]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	4a4b      	ldr	r2, [pc, #300]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e32:	4b49      	ldr	r3, [pc, #292]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	603b      	str	r3, [r7, #0]
 8000e42:	4b45      	ldr	r3, [pc, #276]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a44      	ldr	r2, [pc, #272]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e48:	f043 0302 	orr.w	r3, r3, #2
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b42      	ldr	r3, [pc, #264]	@ (8000f58 <MX_GPIO_Init+0x1d8>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2170      	movs	r1, #112	@ 0x70
 8000e5e:	483f      	ldr	r0, [pc, #252]	@ (8000f5c <MX_GPIO_Init+0x1dc>)
 8000e60:	f001 fe04 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e6a:	483d      	ldr	r0, [pc, #244]	@ (8000f60 <MX_GPIO_Init+0x1e0>)
 8000e6c:	f001 fdfe 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2140      	movs	r1, #64	@ 0x40
 8000e74:	483b      	ldr	r0, [pc, #236]	@ (8000f64 <MX_GPIO_Init+0x1e4>)
 8000e76:	f001 fdf9 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e80:	4839      	ldr	r0, [pc, #228]	@ (8000f68 <MX_GPIO_Init+0x1e8>)
 8000e82:	f001 fdf3 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2108      	movs	r1, #8
 8000e8a:	4838      	ldr	r0, [pc, #224]	@ (8000f6c <MX_GPIO_Init+0x1ec>)
 8000e8c:	f001 fdee 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000e90:	2370      	movs	r3, #112	@ 0x70
 8000e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e94:	2301      	movs	r3, #1
 8000e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ea0:	f107 031c 	add.w	r3, r7, #28
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	482d      	ldr	r0, [pc, #180]	@ (8000f5c <MX_GPIO_Init+0x1dc>)
 8000ea8:	f001 fc44 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000eac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000ebe:	f107 031c 	add.w	r3, r7, #28
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4826      	ldr	r0, [pc, #152]	@ (8000f60 <MX_GPIO_Init+0x1e0>)
 8000ec6:	f001 fc35 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000eca:	23c0      	movs	r3, #192	@ 0xc0
 8000ecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed6:	f107 031c 	add.w	r3, r7, #28
 8000eda:	4619      	mov	r1, r3
 8000edc:	4822      	ldr	r0, [pc, #136]	@ (8000f68 <MX_GPIO_Init+0x1e8>)
 8000ede:	f001 fc29 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000ee2:	2330      	movs	r3, #48	@ 0x30
 8000ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eee:	f107 031c 	add.w	r3, r7, #28
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	481a      	ldr	r0, [pc, #104]	@ (8000f60 <MX_GPIO_Init+0x1e0>)
 8000ef6:	f001 fc1d 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000efa:	2340      	movs	r3, #64	@ 0x40
 8000efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	f107 031c 	add.w	r3, r7, #28
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4814      	ldr	r0, [pc, #80]	@ (8000f64 <MX_GPIO_Init+0x1e4>)
 8000f12:	f001 fc0f 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000f16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000f28:	f107 031c 	add.w	r3, r7, #28
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	480e      	ldr	r0, [pc, #56]	@ (8000f68 <MX_GPIO_Init+0x1e8>)
 8000f30:	f001 fc00 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000f34:	2308      	movs	r3, #8
 8000f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000f44:	f107 031c 	add.w	r3, r7, #28
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4808      	ldr	r0, [pc, #32]	@ (8000f6c <MX_GPIO_Init+0x1ec>)
 8000f4c:	f001 fbf2 	bl	8002734 <HAL_GPIO_Init>

}
 8000f50:	bf00      	nop
 8000f52:	3730      	adds	r7, #48	@ 0x30
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40020800 	.word	0x40020800
 8000f64:	40021800 	.word	0x40021800
 8000f68:	40020000 	.word	0x40020000
 8000f6c:	40020c00 	.word	0x40020c00

08000f70 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8000f7a:	4a04      	ldr	r2, [pc, #16]	@ (8000f8c <LCD_WR_REG+0x1c>)
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	8013      	strh	r3, [r2, #0]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	600ffffe 	.word	0x600ffffe

08000f90 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8000f9a:	4a04      	ldr	r2, [pc, #16]	@ (8000fac <LCD_WR_DATA+0x1c>)
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	8053      	strh	r3, [r2, #2]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	600ffffe 	.word	0x600ffffe

08000fb0 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8000fb6:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <LCD_RD_DATA+0x20>)
 8000fb8:	885b      	ldrh	r3, [r3, #2]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000fbe:	88fb      	ldrh	r3, [r7, #6]
 8000fc0:	b29b      	uxth	r3, r3
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	600ffffe 	.word	0x600ffffe

08000fd4 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000fd4:	b590      	push	{r4, r7, lr}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4604      	mov	r4, r0
 8000fdc:	4608      	mov	r0, r1
 8000fde:	4611      	mov	r1, r2
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	80fb      	strh	r3, [r7, #6]
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	80bb      	strh	r3, [r7, #4]
 8000fea:	460b      	mov	r3, r1
 8000fec:	807b      	strh	r3, [r7, #2]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8000ff2:	202a      	movs	r0, #42	@ 0x2a
 8000ff4:	f7ff ffbc 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	0a1b      	lsrs	r3, r3, #8
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ffc6 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	b29b      	uxth	r3, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff ffc0 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8001010:	887b      	ldrh	r3, [r7, #2]
 8001012:	0a1b      	lsrs	r3, r3, #8
 8001014:	b29b      	uxth	r3, r3
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff ffba 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 800101c:	887b      	ldrh	r3, [r7, #2]
 800101e:	b2db      	uxtb	r3, r3
 8001020:	b29b      	uxth	r3, r3
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ffb4 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8001028:	202b      	movs	r0, #43	@ 0x2b
 800102a:	f7ff ffa1 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 800102e:	88bb      	ldrh	r3, [r7, #4]
 8001030:	0a1b      	lsrs	r3, r3, #8
 8001032:	b29b      	uxth	r3, r3
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ffab 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 800103a:	88bb      	ldrh	r3, [r7, #4]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	b29b      	uxth	r3, r3
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ffa5 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8001046:	883b      	ldrh	r3, [r7, #0]
 8001048:	0a1b      	lsrs	r3, r3, #8
 800104a:	b29b      	uxth	r3, r3
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ff9f 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001052:	883b      	ldrh	r3, [r7, #0]
 8001054:	b2db      	uxtb	r3, r3
 8001056:	b29b      	uxth	r3, r3
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff99 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 800105e:	202c      	movs	r0, #44	@ 0x2c
 8001060:	f7ff ff86 	bl	8000f70 <LCD_WR_REG>
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	bd90      	pop	{r4, r7, pc}

0800106c <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8001076:	4b15      	ldr	r3, [pc, #84]	@ (80010cc <lcd_clear+0x60>)
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	3b01      	subs	r3, #1
 800107c:	b29a      	uxth	r2, r3
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <lcd_clear+0x60>)
 8001080:	885b      	ldrh	r3, [r3, #2]
 8001082:	3b01      	subs	r3, #1
 8001084:	b29b      	uxth	r3, r3
 8001086:	2100      	movs	r1, #0
 8001088:	2000      	movs	r0, #0
 800108a:	f7ff ffa3 	bl	8000fd4 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 800108e:	2300      	movs	r3, #0
 8001090:	81fb      	strh	r3, [r7, #14]
 8001092:	e011      	b.n	80010b8 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8001094:	2300      	movs	r3, #0
 8001096:	81bb      	strh	r3, [r7, #12]
 8001098:	e006      	b.n	80010a8 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 800109a:	88fb      	ldrh	r3, [r7, #6]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff77 	bl	8000f90 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 80010a2:	89bb      	ldrh	r3, [r7, #12]
 80010a4:	3301      	adds	r3, #1
 80010a6:	81bb      	strh	r3, [r7, #12]
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <lcd_clear+0x60>)
 80010aa:	885b      	ldrh	r3, [r3, #2]
 80010ac:	89ba      	ldrh	r2, [r7, #12]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d3f3      	bcc.n	800109a <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 80010b2:	89fb      	ldrh	r3, [r7, #14]
 80010b4:	3301      	adds	r3, #1
 80010b6:	81fb      	strh	r3, [r7, #14]
 80010b8:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <lcd_clear+0x60>)
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	89fa      	ldrh	r2, [r7, #14]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d3e8      	bcc.n	8001094 <lcd_clear+0x28>
		}
	}
}
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000134 	.word	0x20000134

080010d0 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4604      	mov	r4, r0
 80010d8:	4608      	mov	r0, r1
 80010da:	4611      	mov	r1, r2
 80010dc:	461a      	mov	r2, r3
 80010de:	4623      	mov	r3, r4
 80010e0:	80fb      	strh	r3, [r7, #6]
 80010e2:	4603      	mov	r3, r0
 80010e4:	80bb      	strh	r3, [r7, #4]
 80010e6:	460b      	mov	r3, r1
 80010e8:	807b      	strh	r3, [r7, #2]
 80010ea:	4613      	mov	r3, r2
 80010ec:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	3b01      	subs	r3, #1
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	883b      	ldrh	r3, [r7, #0]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	88b9      	ldrh	r1, [r7, #4]
 80010fc:	88f8      	ldrh	r0, [r7, #6]
 80010fe:	f7ff ff69 	bl	8000fd4 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8001102:	88bb      	ldrh	r3, [r7, #4]
 8001104:	81fb      	strh	r3, [r7, #14]
 8001106:	e010      	b.n	800112a <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8001108:	88fb      	ldrh	r3, [r7, #6]
 800110a:	81bb      	strh	r3, [r7, #12]
 800110c:	e006      	b.n	800111c <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 800110e:	8c3b      	ldrh	r3, [r7, #32]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff3d 	bl	8000f90 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8001116:	89bb      	ldrh	r3, [r7, #12]
 8001118:	3301      	adds	r3, #1
 800111a:	81bb      	strh	r3, [r7, #12]
 800111c:	89ba      	ldrh	r2, [r7, #12]
 800111e:	887b      	ldrh	r3, [r7, #2]
 8001120:	429a      	cmp	r2, r3
 8001122:	d3f4      	bcc.n	800110e <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8001124:	89fb      	ldrh	r3, [r7, #14]
 8001126:	3301      	adds	r3, #1
 8001128:	81fb      	strh	r3, [r7, #14]
 800112a:	89fa      	ldrh	r2, [r7, #14]
 800112c:	883b      	ldrh	r3, [r7, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d3ea      	bcc.n	8001108 <lcd_fill+0x38>
		}
	}
}
 8001132:	bf00      	nop
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	bd90      	pop	{r4, r7, pc}

0800113c <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	80fb      	strh	r3, [r7, #6]
 8001146:	460b      	mov	r3, r1
 8001148:	80bb      	strh	r3, [r7, #4]
 800114a:	4613      	mov	r3, r2
 800114c:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 800114e:	88bb      	ldrh	r3, [r7, #4]
 8001150:	88fa      	ldrh	r2, [r7, #6]
 8001152:	88b9      	ldrh	r1, [r7, #4]
 8001154:	88f8      	ldrh	r0, [r7, #6]
 8001156:	f7ff ff3d 	bl	8000fd4 <lcd_set_address>
	LCD_WR_DATA(color);
 800115a:	887b      	ldrh	r3, [r7, #2]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff17 	bl	8000f90 <LCD_WR_DATA>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 800116a:	b590      	push	{r4, r7, lr}
 800116c:	b08d      	sub	sp, #52	@ 0x34
 800116e:	af00      	add	r7, sp, #0
 8001170:	4604      	mov	r4, r0
 8001172:	4608      	mov	r0, r1
 8001174:	4611      	mov	r1, r2
 8001176:	461a      	mov	r2, r3
 8001178:	4623      	mov	r3, r4
 800117a:	80fb      	strh	r3, [r7, #6]
 800117c:	4603      	mov	r3, r0
 800117e:	80bb      	strh	r3, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	807b      	strh	r3, [r7, #2]
 8001184:	4613      	mov	r3, r2
 8001186:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8001188:	2300      	movs	r3, #0
 800118a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800118c:	2300      	movs	r3, #0
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 8001190:	887a      	ldrh	r2, [r7, #2]
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 8001198:	883a      	ldrh	r2, [r7, #0]
 800119a:	88bb      	ldrh	r3, [r7, #4]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 80011a4:	88bb      	ldrh	r3, [r7, #4]
 80011a6:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 80011a8:	6a3b      	ldr	r3, [r7, #32]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	dd02      	ble.n	80011b4 <lcd_draw_line+0x4a>
		incx = 1;
 80011ae:	2301      	movs	r3, #1
 80011b0:	617b      	str	r3, [r7, #20]
 80011b2:	e00b      	b.n	80011cc <lcd_draw_line+0x62>
	else if (delta_x == 0)
 80011b4:	6a3b      	ldr	r3, [r7, #32]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d102      	bne.n	80011c0 <lcd_draw_line+0x56>
		incx = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	e005      	b.n	80011cc <lcd_draw_line+0x62>
	else {
		incx = -1;
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 80011c6:	6a3b      	ldr	r3, [r7, #32]
 80011c8:	425b      	negs	r3, r3
 80011ca:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	dd02      	ble.n	80011d8 <lcd_draw_line+0x6e>
		incy = 1;
 80011d2:	2301      	movs	r3, #1
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	e00b      	b.n	80011f0 <lcd_draw_line+0x86>
	else if (delta_y == 0)
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d102      	bne.n	80011e4 <lcd_draw_line+0x7a>
		incy = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	e005      	b.n	80011f0 <lcd_draw_line+0x86>
	else {
		incy = -1;
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
 80011e8:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	425b      	negs	r3, r3
 80011ee:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 80011f0:	6a3a      	ldr	r2, [r7, #32]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	dd02      	ble.n	80011fe <lcd_draw_line+0x94>
		distance = delta_x;
 80011f8:	6a3b      	ldr	r3, [r7, #32]
 80011fa:	61bb      	str	r3, [r7, #24]
 80011fc:	e001      	b.n	8001202 <lcd_draw_line+0x98>
	else
		distance = delta_y;
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 8001202:	2300      	movs	r3, #0
 8001204:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001206:	e02b      	b.n	8001260 <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	b29b      	uxth	r3, r3
 800120c:	68ba      	ldr	r2, [r7, #8]
 800120e:	b291      	uxth	r1, r2
 8001210:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff ff91 	bl	800113c <lcd_draw_point>
		xerr += delta_x;
 800121a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800121c:	6a3b      	ldr	r3, [r7, #32]
 800121e:	4413      	add	r3, r2
 8001220:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr += delta_y;
 8001222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	4413      	add	r3, r2
 8001228:	627b      	str	r3, [r7, #36]	@ 0x24
		if (xerr > distance) {
 800122a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	429a      	cmp	r2, r3
 8001230:	dd07      	ble.n	8001242 <lcd_draw_line+0xd8>
			xerr -= distance;
 8001232:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow += incx;
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	4413      	add	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 8001242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	429a      	cmp	r2, r3
 8001248:	dd07      	ble.n	800125a <lcd_draw_line+0xf0>
			yerr -= distance;
 800124a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol += incy;
 8001252:	68ba      	ldr	r2, [r7, #8]
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	4413      	add	r3, r2
 8001258:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 800125a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800125c:	3301      	adds	r3, #1
 800125e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001260:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	429a      	cmp	r2, r3
 8001266:	dacf      	bge.n	8001208 <lcd_draw_line+0x9e>
		}
	}
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	3734      	adds	r7, #52	@ 0x34
 800126e:	46bd      	mov	sp, r7
 8001270:	bd90      	pop	{r4, r7, pc}

08001272 <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 8001272:	b590      	push	{r4, r7, lr}
 8001274:	b085      	sub	sp, #20
 8001276:	af02      	add	r7, sp, #8
 8001278:	4604      	mov	r4, r0
 800127a:	4608      	mov	r0, r1
 800127c:	4611      	mov	r1, r2
 800127e:	461a      	mov	r2, r3
 8001280:	4623      	mov	r3, r4
 8001282:	80fb      	strh	r3, [r7, #6]
 8001284:	4603      	mov	r3, r0
 8001286:	80bb      	strh	r3, [r7, #4]
 8001288:	460b      	mov	r3, r1
 800128a:	807b      	strh	r3, [r7, #2]
 800128c:	4613      	mov	r3, r2
 800128e:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 8001290:	88bc      	ldrh	r4, [r7, #4]
 8001292:	887a      	ldrh	r2, [r7, #2]
 8001294:	88b9      	ldrh	r1, [r7, #4]
 8001296:	88f8      	ldrh	r0, [r7, #6]
 8001298:	8b3b      	ldrh	r3, [r7, #24]
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	4623      	mov	r3, r4
 800129e:	f7ff ff64 	bl	800116a <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 80012a2:	883c      	ldrh	r4, [r7, #0]
 80012a4:	88fa      	ldrh	r2, [r7, #6]
 80012a6:	88b9      	ldrh	r1, [r7, #4]
 80012a8:	88f8      	ldrh	r0, [r7, #6]
 80012aa:	8b3b      	ldrh	r3, [r7, #24]
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	4623      	mov	r3, r4
 80012b0:	f7ff ff5b 	bl	800116a <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 80012b4:	883c      	ldrh	r4, [r7, #0]
 80012b6:	887a      	ldrh	r2, [r7, #2]
 80012b8:	8839      	ldrh	r1, [r7, #0]
 80012ba:	88f8      	ldrh	r0, [r7, #6]
 80012bc:	8b3b      	ldrh	r3, [r7, #24]
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	4623      	mov	r3, r4
 80012c2:	f7ff ff52 	bl	800116a <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 80012c6:	883c      	ldrh	r4, [r7, #0]
 80012c8:	887a      	ldrh	r2, [r7, #2]
 80012ca:	88b9      	ldrh	r1, [r7, #4]
 80012cc:	8878      	ldrh	r0, [r7, #2]
 80012ce:	8b3b      	ldrh	r3, [r7, #24]
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	4623      	mov	r3, r4
 80012d4:	f7ff ff49 	bl	800116a <lcd_draw_line>
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd90      	pop	{r4, r7, pc}

080012e0 <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b087      	sub	sp, #28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4604      	mov	r4, r0
 80012e8:	4608      	mov	r0, r1
 80012ea:	4611      	mov	r1, r2
 80012ec:	461a      	mov	r2, r3
 80012ee:	4623      	mov	r3, r4
 80012f0:	80fb      	strh	r3, [r7, #6]
 80012f2:	4603      	mov	r3, r0
 80012f4:	80bb      	strh	r3, [r7, #4]
 80012f6:	460b      	mov	r3, r1
 80012f8:	70fb      	strb	r3, [r7, #3]
 80012fa:	4613      	mov	r3, r2
 80012fc:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8001306:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800130a:	085b      	lsrs	r3, r3, #1
 800130c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	08db      	lsrs	r3, r3, #3
 8001312:	b2db      	uxtb	r3, r3
 8001314:	461a      	mov	r2, r3
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	f003 0307 	and.w	r3, r3, #7
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	bf14      	ite	ne
 8001322:	2301      	movne	r3, #1
 8001324:	2300      	moveq	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	4413      	add	r3, r2
 800132a:	b29a      	uxth	r2, r3
 800132c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001330:	b29b      	uxth	r3, r3
 8001332:	fb12 f303 	smulbb	r3, r2, r3
 8001336:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8001338:	78fb      	ldrb	r3, [r7, #3]
 800133a:	3b20      	subs	r3, #32
 800133c:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	b29a      	uxth	r2, r3
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	4413      	add	r3, r2
 8001346:	b29b      	uxth	r3, r3
 8001348:	3b01      	subs	r3, #1
 800134a:	b29c      	uxth	r4, r3
 800134c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001350:	b29a      	uxth	r2, r3
 8001352:	88bb      	ldrh	r3, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	b29b      	uxth	r3, r3
 8001358:	3b01      	subs	r3, #1
 800135a:	b29b      	uxth	r3, r3
 800135c:	88b9      	ldrh	r1, [r7, #4]
 800135e:	88f8      	ldrh	r0, [r7, #6]
 8001360:	4622      	mov	r2, r4
 8001362:	f7ff fe37 	bl	8000fd4 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8001366:	2300      	movs	r3, #0
 8001368:	827b      	strh	r3, [r7, #18]
 800136a:	e07a      	b.n	8001462 <lcd_show_char+0x182>
		if (sizey == 12)
 800136c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001370:	2b0c      	cmp	r3, #12
 8001372:	d028      	beq.n	80013c6 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8001374:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001378:	2b10      	cmp	r3, #16
 800137a:	d108      	bne.n	800138e <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 800137c:	78fa      	ldrb	r2, [r7, #3]
 800137e:	8a7b      	ldrh	r3, [r7, #18]
 8001380:	493c      	ldr	r1, [pc, #240]	@ (8001474 <lcd_show_char+0x194>)
 8001382:	0112      	lsls	r2, r2, #4
 8001384:	440a      	add	r2, r1
 8001386:	4413      	add	r3, r2
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	75fb      	strb	r3, [r7, #23]
 800138c:	e01b      	b.n	80013c6 <lcd_show_char+0xe6>
		else if (sizey == 24)
 800138e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001392:	2b18      	cmp	r3, #24
 8001394:	d10b      	bne.n	80013ae <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8001396:	78fa      	ldrb	r2, [r7, #3]
 8001398:	8a79      	ldrh	r1, [r7, #18]
 800139a:	4837      	ldr	r0, [pc, #220]	@ (8001478 <lcd_show_char+0x198>)
 800139c:	4613      	mov	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	011b      	lsls	r3, r3, #4
 80013a4:	4403      	add	r3, r0
 80013a6:	440b      	add	r3, r1
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	75fb      	strb	r3, [r7, #23]
 80013ac:	e00b      	b.n	80013c6 <lcd_show_char+0xe6>
		else if (sizey == 32)
 80013ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013b2:	2b20      	cmp	r3, #32
 80013b4:	d15a      	bne.n	800146c <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 80013b6:	78fa      	ldrb	r2, [r7, #3]
 80013b8:	8a7b      	ldrh	r3, [r7, #18]
 80013ba:	4930      	ldr	r1, [pc, #192]	@ (800147c <lcd_show_char+0x19c>)
 80013bc:	0192      	lsls	r2, r2, #6
 80013be:	440a      	add	r2, r1
 80013c0:	4413      	add	r3, r2
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	75bb      	strb	r3, [r7, #22]
 80013ca:	e044      	b.n	8001456 <lcd_show_char+0x176>
			if (!mode) {
 80013cc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d120      	bne.n	8001416 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 80013d4:	7dfa      	ldrb	r2, [r7, #23]
 80013d6:	7dbb      	ldrb	r3, [r7, #22]
 80013d8:	fa42 f303 	asr.w	r3, r2, r3
 80013dc:	f003 0301 	and.w	r3, r3, #1
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d004      	beq.n	80013ee <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 80013e4:	883b      	ldrh	r3, [r7, #0]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff fdd2 	bl	8000f90 <LCD_WR_DATA>
 80013ec:	e003      	b.n	80013f6 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 80013ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff fdcd 	bl	8000f90 <LCD_WR_DATA>
				m++;
 80013f6:	7d7b      	ldrb	r3, [r7, #21]
 80013f8:	3301      	adds	r3, #1
 80013fa:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 80013fc:	7d7b      	ldrb	r3, [r7, #21]
 80013fe:	7bfa      	ldrb	r2, [r7, #15]
 8001400:	fbb3 f1f2 	udiv	r1, r3, r2
 8001404:	fb01 f202 	mul.w	r2, r1, r2
 8001408:	1a9b      	subs	r3, r3, r2
 800140a:	b2db      	uxtb	r3, r3
 800140c:	2b00      	cmp	r3, #0
 800140e:	d11f      	bne.n	8001450 <lcd_show_char+0x170>
					m = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	757b      	strb	r3, [r7, #21]
					break;
 8001414:	e022      	b.n	800145c <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001416:	7dfa      	ldrb	r2, [r7, #23]
 8001418:	7dbb      	ldrb	r3, [r7, #22]
 800141a:	fa42 f303 	asr.w	r3, r2, r3
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	2b00      	cmp	r3, #0
 8001424:	d005      	beq.n	8001432 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8001426:	883a      	ldrh	r2, [r7, #0]
 8001428:	88b9      	ldrh	r1, [r7, #4]
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fe85 	bl	800113c <lcd_draw_point>
				x++;
 8001432:	88fb      	ldrh	r3, [r7, #6]
 8001434:	3301      	adds	r3, #1
 8001436:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001438:	88fa      	ldrh	r2, [r7, #6]
 800143a:	8a3b      	ldrh	r3, [r7, #16]
 800143c:	1ad2      	subs	r2, r2, r3
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	429a      	cmp	r2, r3
 8001442:	d105      	bne.n	8001450 <lcd_show_char+0x170>
					x = x0;
 8001444:	8a3b      	ldrh	r3, [r7, #16]
 8001446:	80fb      	strh	r3, [r7, #6]
					y++;
 8001448:	88bb      	ldrh	r3, [r7, #4]
 800144a:	3301      	adds	r3, #1
 800144c:	80bb      	strh	r3, [r7, #4]
					break;
 800144e:	e005      	b.n	800145c <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001450:	7dbb      	ldrb	r3, [r7, #22]
 8001452:	3301      	adds	r3, #1
 8001454:	75bb      	strb	r3, [r7, #22]
 8001456:	7dbb      	ldrb	r3, [r7, #22]
 8001458:	2b07      	cmp	r3, #7
 800145a:	d9b7      	bls.n	80013cc <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 800145c:	8a7b      	ldrh	r3, [r7, #18]
 800145e:	3301      	adds	r3, #1
 8001460:	827b      	strh	r3, [r7, #18]
 8001462:	8a7a      	ldrh	r2, [r7, #18]
 8001464:	89bb      	ldrh	r3, [r7, #12]
 8001466:	429a      	cmp	r2, r3
 8001468:	d380      	bcc.n	800136c <lcd_show_char+0x8c>
 800146a:	e000      	b.n	800146e <lcd_show_char+0x18e>
			return;
 800146c:	bf00      	nop
				}
			}
		}
	}
}
 800146e:	371c      	adds	r7, #28
 8001470:	46bd      	mov	sp, r7
 8001472:	bd90      	pop	{r4, r7, pc}
 8001474:	08005dc0 	.word	0x08005dc0
 8001478:	080063b0 	.word	0x080063b0
 800147c:	08007580 	.word	0x08007580

08001480 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d007      	beq.n	80014a6 <lcd_set_direction+0x26>
		lcddev.width = 320;
 8001496:	4b0a      	ldr	r3, [pc, #40]	@ (80014c0 <lcd_set_direction+0x40>)
 8001498:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800149c:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 800149e:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <lcd_set_direction+0x40>)
 80014a0:	22f0      	movs	r2, #240	@ 0xf0
 80014a2:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 80014a4:	e006      	b.n	80014b4 <lcd_set_direction+0x34>
		lcddev.width = 240;
 80014a6:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <lcd_set_direction+0x40>)
 80014a8:	22f0      	movs	r2, #240	@ 0xf0
 80014aa:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 80014ac:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <lcd_set_direction+0x40>)
 80014ae:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80014b2:	805a      	strh	r2, [r3, #2]
}
 80014b4:	bf00      	nop
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	20000134 	.word	0x20000134

080014c4 <lcd_init>:

void lcd_init(void) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014ce:	48aa      	ldr	r0, [pc, #680]	@ (8001778 <lcd_init+0x2b4>)
 80014d0:	f001 facc 	bl	8002a6c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80014d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014d8:	f000 fff6 	bl	80024c8 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 80014dc:	2201      	movs	r2, #1
 80014de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014e2:	48a5      	ldr	r0, [pc, #660]	@ (8001778 <lcd_init+0x2b4>)
 80014e4:	f001 fac2 	bl	8002a6c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80014e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014ec:	f000 ffec 	bl	80024c8 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 80014f0:	2000      	movs	r0, #0
 80014f2:	f7ff ffc5 	bl	8001480 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 80014f6:	20d3      	movs	r0, #211	@ 0xd3
 80014f8:	f7ff fd3a 	bl	8000f70 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 80014fc:	f7ff fd58 	bl	8000fb0 <LCD_RD_DATA>
 8001500:	4603      	mov	r3, r0
 8001502:	461a      	mov	r2, r3
 8001504:	4b9d      	ldr	r3, [pc, #628]	@ (800177c <lcd_init+0x2b8>)
 8001506:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001508:	f7ff fd52 	bl	8000fb0 <LCD_RD_DATA>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	4b9a      	ldr	r3, [pc, #616]	@ (800177c <lcd_init+0x2b8>)
 8001512:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001514:	f7ff fd4c 	bl	8000fb0 <LCD_RD_DATA>
 8001518:	4603      	mov	r3, r0
 800151a:	461a      	mov	r2, r3
 800151c:	4b97      	ldr	r3, [pc, #604]	@ (800177c <lcd_init+0x2b8>)
 800151e:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001520:	4b96      	ldr	r3, [pc, #600]	@ (800177c <lcd_init+0x2b8>)
 8001522:	889b      	ldrh	r3, [r3, #4]
 8001524:	021b      	lsls	r3, r3, #8
 8001526:	b29a      	uxth	r2, r3
 8001528:	4b94      	ldr	r3, [pc, #592]	@ (800177c <lcd_init+0x2b8>)
 800152a:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 800152c:	f7ff fd40 	bl	8000fb0 <LCD_RD_DATA>
 8001530:	4603      	mov	r3, r0
 8001532:	461a      	mov	r2, r3
 8001534:	4b91      	ldr	r3, [pc, #580]	@ (800177c <lcd_init+0x2b8>)
 8001536:	889b      	ldrh	r3, [r3, #4]
 8001538:	4313      	orrs	r3, r2
 800153a:	b29a      	uxth	r2, r3
 800153c:	4b8f      	ldr	r3, [pc, #572]	@ (800177c <lcd_init+0x2b8>)
 800153e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001540:	20cf      	movs	r0, #207	@ 0xcf
 8001542:	f7ff fd15 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001546:	2000      	movs	r0, #0
 8001548:	f7ff fd22 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800154c:	20c1      	movs	r0, #193	@ 0xc1
 800154e:	f7ff fd1f 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001552:	2030      	movs	r0, #48	@ 0x30
 8001554:	f7ff fd1c 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001558:	20ed      	movs	r0, #237	@ 0xed
 800155a:	f7ff fd09 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800155e:	2064      	movs	r0, #100	@ 0x64
 8001560:	f7ff fd16 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001564:	2003      	movs	r0, #3
 8001566:	f7ff fd13 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800156a:	2012      	movs	r0, #18
 800156c:	f7ff fd10 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001570:	2081      	movs	r0, #129	@ 0x81
 8001572:	f7ff fd0d 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001576:	20e8      	movs	r0, #232	@ 0xe8
 8001578:	f7ff fcfa 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800157c:	2085      	movs	r0, #133	@ 0x85
 800157e:	f7ff fd07 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001582:	2010      	movs	r0, #16
 8001584:	f7ff fd04 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001588:	207a      	movs	r0, #122	@ 0x7a
 800158a:	f7ff fd01 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800158e:	20cb      	movs	r0, #203	@ 0xcb
 8001590:	f7ff fcee 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001594:	2039      	movs	r0, #57	@ 0x39
 8001596:	f7ff fcfb 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800159a:	202c      	movs	r0, #44	@ 0x2c
 800159c:	f7ff fcf8 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80015a0:	2000      	movs	r0, #0
 80015a2:	f7ff fcf5 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80015a6:	2034      	movs	r0, #52	@ 0x34
 80015a8:	f7ff fcf2 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80015ac:	2002      	movs	r0, #2
 80015ae:	f7ff fcef 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80015b2:	20f7      	movs	r0, #247	@ 0xf7
 80015b4:	f7ff fcdc 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80015b8:	2020      	movs	r0, #32
 80015ba:	f7ff fce9 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80015be:	20ea      	movs	r0, #234	@ 0xea
 80015c0:	f7ff fcd6 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80015c4:	2000      	movs	r0, #0
 80015c6:	f7ff fce3 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80015ca:	2000      	movs	r0, #0
 80015cc:	f7ff fce0 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80015d0:	20c0      	movs	r0, #192	@ 0xc0
 80015d2:	f7ff fccd 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80015d6:	201b      	movs	r0, #27
 80015d8:	f7ff fcda 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80015dc:	20c1      	movs	r0, #193	@ 0xc1
 80015de:	f7ff fcc7 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 80015e2:	2001      	movs	r0, #1
 80015e4:	f7ff fcd4 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 80015e8:	20c5      	movs	r0, #197	@ 0xc5
 80015ea:	f7ff fcc1 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80015ee:	2030      	movs	r0, #48	@ 0x30
 80015f0:	f7ff fcce 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80015f4:	2030      	movs	r0, #48	@ 0x30
 80015f6:	f7ff fccb 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80015fa:	20c7      	movs	r0, #199	@ 0xc7
 80015fc:	f7ff fcb8 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001600:	20b7      	movs	r0, #183	@ 0xb7
 8001602:	f7ff fcc5 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001606:	2036      	movs	r0, #54	@ 0x36
 8001608:	f7ff fcb2 	bl	8000f70 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 800160c:	2008      	movs	r0, #8
 800160e:	f7ff fcbf 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001612:	203a      	movs	r0, #58	@ 0x3a
 8001614:	f7ff fcac 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001618:	2055      	movs	r0, #85	@ 0x55
 800161a:	f7ff fcb9 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800161e:	20b1      	movs	r0, #177	@ 0xb1
 8001620:	f7ff fca6 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001624:	2000      	movs	r0, #0
 8001626:	f7ff fcb3 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800162a:	201a      	movs	r0, #26
 800162c:	f7ff fcb0 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001630:	20b6      	movs	r0, #182	@ 0xb6
 8001632:	f7ff fc9d 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001636:	200a      	movs	r0, #10
 8001638:	f7ff fcaa 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800163c:	20a2      	movs	r0, #162	@ 0xa2
 800163e:	f7ff fca7 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001642:	20f2      	movs	r0, #242	@ 0xf2
 8001644:	f7ff fc94 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001648:	2000      	movs	r0, #0
 800164a:	f7ff fca1 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800164e:	2026      	movs	r0, #38	@ 0x26
 8001650:	f7ff fc8e 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001654:	2001      	movs	r0, #1
 8001656:	f7ff fc9b 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800165a:	20e0      	movs	r0, #224	@ 0xe0
 800165c:	f7ff fc88 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001660:	200f      	movs	r0, #15
 8001662:	f7ff fc95 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001666:	202a      	movs	r0, #42	@ 0x2a
 8001668:	f7ff fc92 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800166c:	2028      	movs	r0, #40	@ 0x28
 800166e:	f7ff fc8f 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001672:	2008      	movs	r0, #8
 8001674:	f7ff fc8c 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001678:	200e      	movs	r0, #14
 800167a:	f7ff fc89 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800167e:	2008      	movs	r0, #8
 8001680:	f7ff fc86 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001684:	2054      	movs	r0, #84	@ 0x54
 8001686:	f7ff fc83 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800168a:	20a9      	movs	r0, #169	@ 0xa9
 800168c:	f7ff fc80 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001690:	2043      	movs	r0, #67	@ 0x43
 8001692:	f7ff fc7d 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001696:	200a      	movs	r0, #10
 8001698:	f7ff fc7a 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800169c:	200f      	movs	r0, #15
 800169e:	f7ff fc77 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff fc74 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016a8:	2000      	movs	r0, #0
 80016aa:	f7ff fc71 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016ae:	2000      	movs	r0, #0
 80016b0:	f7ff fc6e 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016b4:	2000      	movs	r0, #0
 80016b6:	f7ff fc6b 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80016ba:	20e1      	movs	r0, #225	@ 0xe1
 80016bc:	f7ff fc58 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff fc65 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80016c6:	2015      	movs	r0, #21
 80016c8:	f7ff fc62 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80016cc:	2017      	movs	r0, #23
 80016ce:	f7ff fc5f 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80016d2:	2007      	movs	r0, #7
 80016d4:	f7ff fc5c 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80016d8:	2011      	movs	r0, #17
 80016da:	f7ff fc59 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80016de:	2006      	movs	r0, #6
 80016e0:	f7ff fc56 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80016e4:	202b      	movs	r0, #43	@ 0x2b
 80016e6:	f7ff fc53 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80016ea:	2056      	movs	r0, #86	@ 0x56
 80016ec:	f7ff fc50 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80016f0:	203c      	movs	r0, #60	@ 0x3c
 80016f2:	f7ff fc4d 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80016f6:	2005      	movs	r0, #5
 80016f8:	f7ff fc4a 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80016fc:	2010      	movs	r0, #16
 80016fe:	f7ff fc47 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001702:	200f      	movs	r0, #15
 8001704:	f7ff fc44 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001708:	203f      	movs	r0, #63	@ 0x3f
 800170a:	f7ff fc41 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800170e:	203f      	movs	r0, #63	@ 0x3f
 8001710:	f7ff fc3e 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001714:	200f      	movs	r0, #15
 8001716:	f7ff fc3b 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800171a:	202b      	movs	r0, #43	@ 0x2b
 800171c:	f7ff fc28 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001720:	2000      	movs	r0, #0
 8001722:	f7ff fc35 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001726:	2000      	movs	r0, #0
 8001728:	f7ff fc32 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800172c:	2001      	movs	r0, #1
 800172e:	f7ff fc2f 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001732:	203f      	movs	r0, #63	@ 0x3f
 8001734:	f7ff fc2c 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001738:	202a      	movs	r0, #42	@ 0x2a
 800173a:	f7ff fc19 	bl	8000f70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800173e:	2000      	movs	r0, #0
 8001740:	f7ff fc26 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001744:	2000      	movs	r0, #0
 8001746:	f7ff fc23 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800174a:	2000      	movs	r0, #0
 800174c:	f7ff fc20 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001750:	20ef      	movs	r0, #239	@ 0xef
 8001752:	f7ff fc1d 	bl	8000f90 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8001756:	2011      	movs	r0, #17
 8001758:	f7ff fc0a 	bl	8000f70 <LCD_WR_REG>
	HAL_Delay(120);
 800175c:	2078      	movs	r0, #120	@ 0x78
 800175e:	f000 feb3 	bl	80024c8 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8001762:	2029      	movs	r0, #41	@ 0x29
 8001764:	f7ff fc04 	bl	8000f70 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001768:	2201      	movs	r2, #1
 800176a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800176e:	4804      	ldr	r0, [pc, #16]	@ (8001780 <lcd_init+0x2bc>)
 8001770:	f001 f97c 	bl	8002a6c <HAL_GPIO_WritePin>
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40020800 	.word	0x40020800
 800177c:	20000134 	.word	0x20000134
 8001780:	40020000 	.word	0x40020000

08001784 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
 8001790:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	b29a      	uxth	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	b29b      	uxth	r3, r3
 800179a:	4413      	add	r3, r2
 800179c:	b298      	uxth	r0, r3
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	4413      	add	r3, r2
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	8b3a      	ldrh	r2, [r7, #24]
 80017ac:	4619      	mov	r1, r3
 80017ae:	f7ff fcc5 	bl	800113c <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	b298      	uxth	r0, r3
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	4413      	add	r3, r2
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	8b3a      	ldrh	r2, [r7, #24]
 80017cc:	4619      	mov	r1, r3
 80017ce:	f7ff fcb5 	bl	800113c <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	4413      	add	r3, r2
 80017dc:	b298      	uxth	r0, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	8b3a      	ldrh	r2, [r7, #24]
 80017ec:	4619      	mov	r1, r3
 80017ee:	f7ff fca5 	bl	800113c <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	b29a      	uxth	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	b298      	uxth	r0, r3
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	b29a      	uxth	r2, r3
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	b29b      	uxth	r3, r3
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	b29b      	uxth	r3, r3
 800180a:	8b3a      	ldrh	r2, [r7, #24]
 800180c:	4619      	mov	r1, r3
 800180e:	f7ff fc95 	bl	800113c <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	b29a      	uxth	r2, r3
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	b29b      	uxth	r3, r3
 800181a:	4413      	add	r3, r2
 800181c:	b298      	uxth	r0, r3
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	b29a      	uxth	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	b29b      	uxth	r3, r3
 8001826:	4413      	add	r3, r2
 8001828:	b29b      	uxth	r3, r3
 800182a:	8b3a      	ldrh	r2, [r7, #24]
 800182c:	4619      	mov	r1, r3
 800182e:	f7ff fc85 	bl	800113c <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	b29a      	uxth	r2, r3
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	b29b      	uxth	r3, r3
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	b298      	uxth	r0, r3
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	b29a      	uxth	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	b29b      	uxth	r3, r3
 8001846:	4413      	add	r3, r2
 8001848:	b29b      	uxth	r3, r3
 800184a:	8b3a      	ldrh	r2, [r7, #24]
 800184c:	4619      	mov	r1, r3
 800184e:	f7ff fc75 	bl	800113c <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	b29a      	uxth	r2, r3
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	b29b      	uxth	r3, r3
 800185a:	4413      	add	r3, r2
 800185c:	b298      	uxth	r0, r3
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	b29a      	uxth	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	b29b      	uxth	r3, r3
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	b29b      	uxth	r3, r3
 800186a:	8b3a      	ldrh	r2, [r7, #24]
 800186c:	4619      	mov	r1, r3
 800186e:	f7ff fc65 	bl	800113c <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	b29a      	uxth	r2, r3
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	b29b      	uxth	r3, r3
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	b298      	uxth	r0, r3
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	b29a      	uxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	b29b      	uxth	r3, r3
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	b29b      	uxth	r3, r3
 800188a:	8b3a      	ldrh	r2, [r7, #24]
 800188c:	4619      	mov	r1, r3
 800188e:	f7ff fc55 	bl	800113c <lcd_draw_point>
}
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b08a      	sub	sp, #40	@ 0x28
 800189e:	af02      	add	r7, sp, #8
 80018a0:	60f8      	str	r0, [r7, #12]
 80018a2:	60b9      	str	r1, [r7, #8]
 80018a4:	603b      	str	r3, [r7, #0]
 80018a6:	4613      	mov	r3, r2
 80018a8:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61fb      	str	r3, [r7, #28]
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	f1c3 0303 	rsb	r3, r3, #3
 80018ba:	613b      	str	r3, [r7, #16]

	if (fill) {
 80018bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d04f      	beq.n	8001962 <lcd_draw_circle+0xc8>
		while (x <= y) {
 80018c2:	e029      	b.n	8001918 <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	617b      	str	r3, [r7, #20]
 80018c8:	e00a      	b.n	80018e0 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	69fa      	ldr	r2, [r7, #28]
 80018d2:	68b9      	ldr	r1, [r7, #8]
 80018d4:	68f8      	ldr	r0, [r7, #12]
 80018d6:	f7ff ff55 	bl	8001784 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	3301      	adds	r3, #1
 80018de:	617b      	str	r3, [r7, #20]
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	ddf0      	ble.n	80018ca <lcd_draw_circle+0x30>

			if (d < 0) {
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	da06      	bge.n	80018fc <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	009a      	lsls	r2, r3, #2
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	4413      	add	r3, r2
 80018f6:	3306      	adds	r3, #6
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	e00a      	b.n	8001912 <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 80018fc:	69fa      	ldr	r2, [r7, #28]
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	009a      	lsls	r2, r3, #2
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	4413      	add	r3, r2
 8001908:	330a      	adds	r3, #10
 800190a:	613b      	str	r3, [r7, #16]
				y--;
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	3b01      	subs	r3, #1
 8001910:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	3301      	adds	r3, #1
 8001916:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001918:	69fa      	ldr	r2, [r7, #28]
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	429a      	cmp	r2, r3
 800191e:	ddd1      	ble.n	80018c4 <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8001920:	e023      	b.n	800196a <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	69fa      	ldr	r2, [r7, #28]
 800192a:	68b9      	ldr	r1, [r7, #8]
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f7ff ff29 	bl	8001784 <_draw_circle_8>
			if (d < 0) {
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	2b00      	cmp	r3, #0
 8001936:	da06      	bge.n	8001946 <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	009a      	lsls	r2, r3, #2
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	4413      	add	r3, r2
 8001940:	3306      	adds	r3, #6
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	e00a      	b.n	800195c <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 8001946:	69fa      	ldr	r2, [r7, #28]
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	009a      	lsls	r2, r3, #2
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	4413      	add	r3, r2
 8001952:	330a      	adds	r3, #10
 8001954:	613b      	str	r3, [r7, #16]
				y--;
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	3b01      	subs	r3, #1
 800195a:	61bb      	str	r3, [r7, #24]
			x++;
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	3301      	adds	r3, #1
 8001960:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001962:	69fa      	ldr	r2, [r7, #28]
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	429a      	cmp	r2, r3
 8001968:	dddb      	ble.n	8001922 <lcd_draw_circle+0x88>
}
 800196a:	bf00      	nop
 800196c:	3720      	adds	r7, #32
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001974:	b590      	push	{r4, r7, lr}
 8001976:	b08b      	sub	sp, #44	@ 0x2c
 8001978:	af04      	add	r7, sp, #16
 800197a:	60ba      	str	r2, [r7, #8]
 800197c:	461a      	mov	r2, r3
 800197e:	4603      	mov	r3, r0
 8001980:	81fb      	strh	r3, [r7, #14]
 8001982:	460b      	mov	r3, r1
 8001984:	81bb      	strh	r3, [r7, #12]
 8001986:	4613      	mov	r3, r2
 8001988:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 800198a:	89fb      	ldrh	r3, [r7, #14]
 800198c:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8001992:	e048      	b.n	8001a26 <lcd_show_string+0xb2>
		if (!bHz) {
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d145      	bne.n	8001a26 <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 800199a:	89fa      	ldrh	r2, [r7, #14]
 800199c:	4b26      	ldr	r3, [pc, #152]	@ (8001a38 <lcd_show_string+0xc4>)
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019a6:	085b      	lsrs	r3, r3, #1
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	1acb      	subs	r3, r1, r3
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dc3f      	bgt.n	8001a30 <lcd_show_string+0xbc>
 80019b0:	89ba      	ldrh	r2, [r7, #12]
 80019b2:	4b21      	ldr	r3, [pc, #132]	@ (8001a38 <lcd_show_string+0xc4>)
 80019b4:	885b      	ldrh	r3, [r3, #2]
 80019b6:	4619      	mov	r1, r3
 80019b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019bc:	1acb      	subs	r3, r1, r3
 80019be:	429a      	cmp	r2, r3
 80019c0:	dc36      	bgt.n	8001a30 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2b80      	cmp	r3, #128	@ 0x80
 80019c8:	d902      	bls.n	80019d0 <lcd_show_string+0x5c>
				bHz = 1;
 80019ca:	2301      	movs	r3, #1
 80019cc:	75fb      	strb	r3, [r7, #23]
 80019ce:	e02a      	b.n	8001a26 <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b0d      	cmp	r3, #13
 80019d6:	d10b      	bne.n	80019f0 <lcd_show_string+0x7c>
					y += sizey;
 80019d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019dc:	b29a      	uxth	r2, r3
 80019de:	89bb      	ldrh	r3, [r7, #12]
 80019e0:	4413      	add	r3, r2
 80019e2:	81bb      	strh	r3, [r7, #12]
					x = x0;
 80019e4:	8abb      	ldrh	r3, [r7, #20]
 80019e6:	81fb      	strh	r3, [r7, #14]
					str++;
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	3301      	adds	r3, #1
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	e017      	b.n	8001a20 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	781a      	ldrb	r2, [r3, #0]
 80019f4:	88fc      	ldrh	r4, [r7, #6]
 80019f6:	89b9      	ldrh	r1, [r7, #12]
 80019f8:	89f8      	ldrh	r0, [r7, #14]
 80019fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80019fe:	9302      	str	r3, [sp, #8]
 8001a00:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	4623      	mov	r3, r4
 8001a0c:	f7ff fc68 	bl	80012e0 <lcd_show_char>
					x += sizey / 2;
 8001a10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a14:	085b      	lsrs	r3, r3, #1
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	461a      	mov	r2, r3
 8001a1a:	89fb      	ldrh	r3, [r7, #14]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	3301      	adds	r3, #1
 8001a24:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1b2      	bne.n	8001994 <lcd_show_string+0x20>
 8001a2e:	e000      	b.n	8001a32 <lcd_show_string+0xbe>
				return;
 8001a30:	bf00      	nop
			}
		}
	}
}
 8001a32:	371c      	adds	r7, #28
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd90      	pop	{r4, r7, pc}
 8001a38:	20000134 	.word	0x20000134

08001a3c <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08a      	sub	sp, #40	@ 0x28
 8001a40:	af04      	add	r7, sp, #16
 8001a42:	60ba      	str	r2, [r7, #8]
 8001a44:	461a      	mov	r2, r3
 8001a46:	4603      	mov	r3, r0
 8001a48:	81fb      	strh	r3, [r7, #14]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	81bb      	strh	r3, [r7, #12]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8001a52:	68b8      	ldr	r0, [r7, #8]
 8001a54:	f7fe fbbc 	bl	80001d0 <strlen>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <lcd_show_string_center+0x60>)
 8001a5e:	881b      	ldrh	r3, [r3, #0]
 8001a60:	461a      	mov	r2, r3
 8001a62:	8afb      	ldrh	r3, [r7, #22]
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	0fda      	lsrs	r2, r3, #31
 8001a6a:	4413      	add	r3, r2
 8001a6c:	105b      	asrs	r3, r3, #1
 8001a6e:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8001a70:	89fa      	ldrh	r2, [r7, #14]
 8001a72:	8abb      	ldrh	r3, [r7, #20]
 8001a74:	4413      	add	r3, r2
 8001a76:	b298      	uxth	r0, r3
 8001a78:	88fa      	ldrh	r2, [r7, #6]
 8001a7a:	89b9      	ldrh	r1, [r7, #12]
 8001a7c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a80:	9302      	str	r3, [sp, #8]
 8001a82:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	8c3b      	ldrh	r3, [r7, #32]
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	f7ff ff70 	bl	8001974 <lcd_show_string>
}
 8001a94:	bf00      	nop
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000134 	.word	0x20000134

08001aa0 <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	2140      	movs	r1, #64	@ 0x40
 8001aa8:	4802      	ldr	r0, [pc, #8]	@ (8001ab4 <led_7seg_init+0x14>)
 8001aaa:	f000 ffdf 	bl	8002a6c <HAL_GPIO_WritePin>
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40021800 	.word	0x40021800

08001ab8 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt (Be called in default in Timer 4 callback function)
 * @retval 	None
 */
void led_7seg_display() {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001abc:	4b40      	ldr	r3, [pc, #256]	@ (8001bc0 <led_7seg_display+0x108>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	b29a      	uxth	r2, r3
 8001ac4:	4b3e      	ldr	r3, [pc, #248]	@ (8001bc0 <led_7seg_display+0x108>)
 8001ac6:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8001ac8:	4b3e      	ldr	r3, [pc, #248]	@ (8001bc4 <led_7seg_display+0x10c>)
 8001aca:	881b      	ldrh	r3, [r3, #0]
 8001acc:	461a      	mov	r2, r3
 8001ace:	4b3e      	ldr	r3, [pc, #248]	@ (8001bc8 <led_7seg_display+0x110>)
 8001ad0:	5c9b      	ldrb	r3, [r3, r2]
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	b21a      	sxth	r2, r3
 8001ad8:	4b39      	ldr	r3, [pc, #228]	@ (8001bc0 <led_7seg_display+0x108>)
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	b21b      	sxth	r3, r3
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	b21b      	sxth	r3, r3
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	4b36      	ldr	r3, [pc, #216]	@ (8001bc0 <led_7seg_display+0x108>)
 8001ae6:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8001ae8:	4b36      	ldr	r3, [pc, #216]	@ (8001bc4 <led_7seg_display+0x10c>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	2b03      	cmp	r3, #3
 8001aee:	d847      	bhi.n	8001b80 <led_7seg_display+0xc8>
 8001af0:	a201      	add	r2, pc, #4	@ (adr r2, 8001af8 <led_7seg_display+0x40>)
 8001af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af6:	bf00      	nop
 8001af8:	08001b09 	.word	0x08001b09
 8001afc:	08001b27 	.word	0x08001b27
 8001b00:	08001b45 	.word	0x08001b45
 8001b04:	08001b63 	.word	0x08001b63
	case 0:
		spi_buffer |= 0x00b0;
 8001b08:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b14:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001b16:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	4b27      	ldr	r3, [pc, #156]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b22:	801a      	strh	r2, [r3, #0]
		break;
 8001b24:	e02d      	b.n	8001b82 <led_7seg_display+0xca>
	case 1:
		spi_buffer |= 0x00d0;
 8001b26:	4b26      	ldr	r3, [pc, #152]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	4b23      	ldr	r3, [pc, #140]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b32:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001b34:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b36:	881b      	ldrh	r3, [r3, #0]
 8001b38:	f023 0320 	bic.w	r3, r3, #32
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	4b20      	ldr	r3, [pc, #128]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b40:	801a      	strh	r2, [r3, #0]
		break;
 8001b42:	e01e      	b.n	8001b82 <led_7seg_display+0xca>
	case 2:
		spi_buffer |= 0x00e0;
 8001b44:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b46:	881b      	ldrh	r3, [r3, #0]
 8001b48:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b50:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8001b52:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	f023 0310 	bic.w	r3, r3, #16
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	4b18      	ldr	r3, [pc, #96]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b5e:	801a      	strh	r2, [r3, #0]
		break;
 8001b60:	e00f      	b.n	8001b82 <led_7seg_display+0xca>
	case 3:
		spi_buffer |= 0x0070;
 8001b62:	4b17      	ldr	r3, [pc, #92]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	4b14      	ldr	r3, [pc, #80]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b6e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b72:	881b      	ldrh	r3, [r3, #0]
 8001b74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <led_7seg_display+0x108>)
 8001b7c:	801a      	strh	r2, [r3, #0]
		break;
 8001b7e:	e000      	b.n	8001b82 <led_7seg_display+0xca>
	default:
		break;
 8001b80:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <led_7seg_display+0x10c>)
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	3301      	adds	r3, #1
 8001b88:	425a      	negs	r2, r3
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	f002 0203 	and.w	r2, r2, #3
 8001b92:	bf58      	it	pl
 8001b94:	4253      	negpl	r3, r2
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <led_7seg_display+0x10c>)
 8001b9a:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2140      	movs	r1, #64	@ 0x40
 8001ba0:	480a      	ldr	r0, [pc, #40]	@ (8001bcc <led_7seg_display+0x114>)
 8001ba2:	f000 ff63 	bl	8002a6c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	2202      	movs	r2, #2
 8001baa:	4905      	ldr	r1, [pc, #20]	@ (8001bc0 <led_7seg_display+0x108>)
 8001bac:	4808      	ldr	r0, [pc, #32]	@ (8001bd0 <led_7seg_display+0x118>)
 8001bae:	f001 fc64 	bl	800347a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	2140      	movs	r1, #64	@ 0x40
 8001bb6:	4805      	ldr	r0, [pc, #20]	@ (8001bcc <led_7seg_display+0x114>)
 8001bb8:	f000 ff58 	bl	8002a6c <HAL_GPIO_WritePin>
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000004 	.word	0x20000004
 8001bc4:	2000013a 	.word	0x2000013a
 8001bc8:	20000000 	.word	0x20000000
 8001bcc:	40021800 	.word	0x40021800
 8001bd0:	20000148 	.word	0x20000148

08001bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bd8:	f000 fc04 	bl	80023e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bdc:	f000 f81a 	bl	8001c14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001be0:	f7ff f8ce 	bl	8000d80 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001be4:	f7fe fffc 	bl	8000be0 <MX_FSMC_Init>
  MX_SPI1_Init();
 8001be8:	f000 f932 	bl	8001e50 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001bec:	f000 faf2 	bl	80021d4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001bf0:	f000 fb3c 	bl	800226c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 8001bf4:	f000 f878 	bl	8001ce8 <init_system>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (timer2_flag) {
 8001bf8:	4b05      	ldr	r3, [pc, #20]	@ (8001c10 <main+0x3c>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0fb      	beq.n	8001bf8 <main+0x24>
		  timer2_flag = 0;
 8001c00:	4b03      	ldr	r3, [pc, #12]	@ (8001c10 <main+0x3c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
		  button_scan();
 8001c06:	f7fe ff7f 	bl	8000b08 <button_scan>

		  game_process();
 8001c0a:	f7fe fd5f 	bl	80006cc <game_process>
	  if (timer2_flag) {
 8001c0e:	e7f3      	b.n	8001bf8 <main+0x24>
 8001c10:	2000013c 	.word	0x2000013c

08001c14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b094      	sub	sp, #80	@ 0x50
 8001c18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c1a:	f107 0320 	add.w	r3, r7, #32
 8001c1e:	2230      	movs	r2, #48	@ 0x30
 8001c20:	2100      	movs	r1, #0
 8001c22:	4618      	mov	r0, r3
 8001c24:	f003 f843 	bl	8004cae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	4b28      	ldr	r3, [pc, #160]	@ (8001ce0 <SystemClock_Config+0xcc>)
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c40:	4a27      	ldr	r2, [pc, #156]	@ (8001ce0 <SystemClock_Config+0xcc>)
 8001c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c48:	4b25      	ldr	r3, [pc, #148]	@ (8001ce0 <SystemClock_Config+0xcc>)
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c54:	2300      	movs	r3, #0
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	4b22      	ldr	r3, [pc, #136]	@ (8001ce4 <SystemClock_Config+0xd0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a21      	ldr	r2, [pc, #132]	@ (8001ce4 <SystemClock_Config+0xd0>)
 8001c5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c62:	6013      	str	r3, [r2, #0]
 8001c64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce4 <SystemClock_Config+0xd0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c70:	2302      	movs	r3, #2
 8001c72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c74:	2301      	movs	r3, #1
 8001c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c78:	2310      	movs	r3, #16
 8001c7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c80:	2300      	movs	r3, #0
 8001c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c84:	2308      	movs	r3, #8
 8001c86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c88:	23a8      	movs	r3, #168	@ 0xa8
 8001c8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c90:	2304      	movs	r3, #4
 8001c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c94:	f107 0320 	add.w	r3, r7, #32
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f000 ff01 	bl	8002aa0 <HAL_RCC_OscConfig>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ca4:	f000 f836 	bl	8001d14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca8:	230f      	movs	r3, #15
 8001caa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cac:	2302      	movs	r3, #2
 8001cae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cb4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001cba:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cbe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cc0:	f107 030c 	add.w	r3, r7, #12
 8001cc4:	2105      	movs	r1, #5
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f001 f962 	bl	8002f90 <HAL_RCC_ClockConfig>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001cd2:	f000 f81f 	bl	8001d14 <Error_Handler>
  }
}
 8001cd6:	bf00      	nop
 8001cd8:	3750      	adds	r7, #80	@ 0x50
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40007000 	.word	0x40007000

08001ce8 <init_system>:
////
//  /* USER CODE END FSMC_Init 2 */
//}

/* USER CODE BEGIN 4 */
void init_system() {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	button_init();
 8001cec:	f7fe ff00 	bl	8000af0 <button_init>
	led_7seg_init();
 8001cf0:	f7ff fed6 	bl	8001aa0 <led_7seg_init>
	lcd_init();
 8001cf4:	f7ff fbe6 	bl	80014c4 <lcd_init>

	timer2_init();
 8001cf8:	f000 f812 	bl	8001d20 <timer2_init>
	timer2_set(50);
 8001cfc:	2032      	movs	r0, #50	@ 0x32
 8001cfe:	f000 f823 	bl	8001d48 <timer2_set>

	timer4_init();
 8001d02:	f000 f817 	bl	8001d34 <timer4_init>
	timer4_set(1);
 8001d06:	2001      	movs	r0, #1
 8001d08:	f000 f83a 	bl	8001d80 <timer4_set>

	game_init();
 8001d0c:	f7fe fc4e 	bl	80005ac <game_init>
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d18:	b672      	cpsid	i
}
 8001d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <Error_Handler+0x8>

08001d20 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001d24:	4802      	ldr	r0, [pc, #8]	@ (8001d30 <timer2_init+0x10>)
 8001d26:	f002 f95b 	bl	8003fe0 <HAL_TIM_Base_Start_IT>
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200001a4 	.word	0x200001a4

08001d34 <timer4_init>:

void timer4_init(void) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8001d38:	4802      	ldr	r0, [pc, #8]	@ (8001d44 <timer4_init+0x10>)
 8001d3a:	f002 f951 	bl	8003fe0 <HAL_TIM_Base_Start_IT>
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200001ec 	.word	0x200001ec

08001d48 <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	b29a      	uxth	r2, r3
 8001d54:	4b07      	ldr	r3, [pc, #28]	@ (8001d74 <timer2_set+0x2c>)
 8001d56:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8001d58:	4b06      	ldr	r3, [pc, #24]	@ (8001d74 <timer2_set+0x2c>)
 8001d5a:	881a      	ldrh	r2, [r3, #0]
 8001d5c:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <timer2_set+0x30>)
 8001d5e:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <timer2_set+0x34>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	20000140 	.word	0x20000140
 8001d78:	2000013e 	.word	0x2000013e
 8001d7c:	2000013c 	.word	0x2000013c

08001d80 <timer4_set>:

void timer4_set(int ms) {
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
	timer4_mul = ms / TIMER_CYCLE_4;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	4b07      	ldr	r3, [pc, #28]	@ (8001dac <timer4_set+0x2c>)
 8001d8e:	801a      	strh	r2, [r3, #0]
	timer4_counter = timer4_mul;
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <timer4_set+0x2c>)
 8001d92:	881a      	ldrh	r2, [r3, #0]
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <timer4_set+0x30>)
 8001d96:	801a      	strh	r2, [r3, #0]
	timer4_flag = 0;
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <timer4_set+0x34>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	20000146 	.word	0x20000146
 8001db0:	20000144 	.word	0x20000144
 8001db4:	20000142 	.word	0x20000142

08001db8 <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dc8:	d114      	bne.n	8001df4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 8001dca:	4b1a      	ldr	r3, [pc, #104]	@ (8001e34 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001dcc:	881b      	ldrh	r3, [r3, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d010      	beq.n	8001df4 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8001dd2:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	4b16      	ldr	r3, [pc, #88]	@ (8001e34 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001ddc:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d106      	bne.n	8001df4 <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 8001de6:	4b14      	ldr	r3, [pc, #80]	@ (8001e38 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001de8:	2201      	movs	r2, #1
 8001dea:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 8001dec:	4b13      	ldr	r3, [pc, #76]	@ (8001e3c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001dee:	881a      	ldrh	r2, [r3, #0]
 8001df0:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001df2:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a11      	ldr	r2, [pc, #68]	@ (8001e40 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d116      	bne.n	8001e2c <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 8001dfe:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001e00:	881b      	ldrh	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d010      	beq.n	8001e28 <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 8001e06:	4b0f      	ldr	r3, [pc, #60]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001e08:	881b      	ldrh	r3, [r3, #0]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001e10:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 8001e12:	4b0c      	ldr	r3, [pc, #48]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001e14:	881b      	ldrh	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d106      	bne.n	8001e28 <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 8001e20:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001e22:	881a      	ldrh	r2, [r3, #0]
 8001e24:	4b07      	ldr	r3, [pc, #28]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001e26:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 8001e28:	f7ff fe46 	bl	8001ab8 <led_7seg_display>
	}
}
 8001e2c:	bf00      	nop
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	2000013e 	.word	0x2000013e
 8001e38:	2000013c 	.word	0x2000013c
 8001e3c:	20000140 	.word	0x20000140
 8001e40:	40000800 	.word	0x40000800
 8001e44:	20000144 	.word	0x20000144
 8001e48:	20000142 	.word	0x20000142
 8001e4c:	20000146 	.word	0x20000146

08001e50 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001e54:	4b17      	ldr	r3, [pc, #92]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e56:	4a18      	ldr	r2, [pc, #96]	@ (8001eb8 <MX_SPI1_Init+0x68>)
 8001e58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e5a:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e62:	4b14      	ldr	r3, [pc, #80]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e68:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e6e:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e74:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e80:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e82:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e88:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e8e:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e94:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e9a:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e9c:	220a      	movs	r2, #10
 8001e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ea0:	4804      	ldr	r0, [pc, #16]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001ea2:	f001 fa61 	bl	8003368 <HAL_SPI_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001eac:	f7ff ff32 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000148 	.word	0x20000148
 8001eb8:	40013000 	.word	0x40013000

08001ebc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08a      	sub	sp, #40	@ 0x28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a19      	ldr	r2, [pc, #100]	@ (8001f40 <HAL_SPI_MspInit+0x84>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d12b      	bne.n	8001f36 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	4b18      	ldr	r3, [pc, #96]	@ (8001f44 <HAL_SPI_MspInit+0x88>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee6:	4a17      	ldr	r2, [pc, #92]	@ (8001f44 <HAL_SPI_MspInit+0x88>)
 8001ee8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <HAL_SPI_MspInit+0x88>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <HAL_SPI_MspInit+0x88>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	4a10      	ldr	r2, [pc, #64]	@ (8001f44 <HAL_SPI_MspInit+0x88>)
 8001f04:	f043 0302 	orr.w	r3, r3, #2
 8001f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <HAL_SPI_MspInit+0x88>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001f16:	2338      	movs	r3, #56	@ 0x38
 8001f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f22:	2303      	movs	r3, #3
 8001f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f26:	2305      	movs	r3, #5
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2a:	f107 0314 	add.w	r3, r7, #20
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4805      	ldr	r0, [pc, #20]	@ (8001f48 <HAL_SPI_MspInit+0x8c>)
 8001f32:	f000 fbff 	bl	8002734 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001f36:	bf00      	nop
 8001f38:	3728      	adds	r7, #40	@ 0x28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40013000 	.word	0x40013000
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40020400 	.word	0x40020400

08001f4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	607b      	str	r3, [r7, #4]
 8001f56:	4b10      	ldr	r3, [pc, #64]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f62:	4b0d      	ldr	r3, [pc, #52]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	603b      	str	r3, [r7, #0]
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800

08001f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <NMI_Handler+0x4>

08001fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <BusFault_Handler+0x4>

08001fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <UsageFault_Handler+0x4>

08001fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff2:	f000 fa49 	bl	8002488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002000:	4802      	ldr	r0, [pc, #8]	@ (800200c <TIM2_IRQHandler+0x10>)
 8002002:	f002 f85d 	bl	80040c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	200001a4 	.word	0x200001a4

08002010 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002014:	4802      	ldr	r0, [pc, #8]	@ (8002020 <TIM4_IRQHandler+0x10>)
 8002016:	f002 f853 	bl	80040c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200001ec 	.word	0x200001ec

08002024 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
	return 1;
 8002028:	2301      	movs	r3, #1
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <_kill>:

int _kill(int pid, int sig)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800203e:	f002 fe85 	bl	8004d4c <__errno>
 8002042:	4603      	mov	r3, r0
 8002044:	2216      	movs	r2, #22
 8002046:	601a      	str	r2, [r3, #0]
	return -1;
 8002048:	f04f 33ff 	mov.w	r3, #4294967295
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <_exit>:

void _exit (int status)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800205c:	f04f 31ff 	mov.w	r1, #4294967295
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7ff ffe7 	bl	8002034 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002066:	bf00      	nop
 8002068:	e7fd      	b.n	8002066 <_exit+0x12>

0800206a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b086      	sub	sp, #24
 800206e:	af00      	add	r7, sp, #0
 8002070:	60f8      	str	r0, [r7, #12]
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	e00a      	b.n	8002092 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800207c:	f3af 8000 	nop.w
 8002080:	4601      	mov	r1, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1c5a      	adds	r2, r3, #1
 8002086:	60ba      	str	r2, [r7, #8]
 8002088:	b2ca      	uxtb	r2, r1
 800208a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	3301      	adds	r3, #1
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	dbf0      	blt.n	800207c <_read+0x12>
	}

return len;
 800209a:	687b      	ldr	r3, [r7, #4]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	e009      	b.n	80020ca <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	1c5a      	adds	r2, r3, #1
 80020ba:	60ba      	str	r2, [r7, #8]
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	3301      	adds	r3, #1
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	dbf1      	blt.n	80020b6 <_write+0x12>
	}
	return len;
 80020d2:	687b      	ldr	r3, [r7, #4]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <_close>:

int _close(int file)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
	return -1;
 80020e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002104:	605a      	str	r2, [r3, #4]
	return 0;
 8002106:	2300      	movs	r3, #0
}
 8002108:	4618      	mov	r0, r3
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <_isatty>:

int _isatty(int file)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
	return 1;
 800211c:	2301      	movs	r3, #1
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800212a:	b480      	push	{r7}
 800212c:	b085      	sub	sp, #20
 800212e:	af00      	add	r7, sp, #0
 8002130:	60f8      	str	r0, [r7, #12]
 8002132:	60b9      	str	r1, [r7, #8]
 8002134:	607a      	str	r2, [r7, #4]
	return 0;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3714      	adds	r7, #20
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800214c:	4a14      	ldr	r2, [pc, #80]	@ (80021a0 <_sbrk+0x5c>)
 800214e:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <_sbrk+0x60>)
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002158:	4b13      	ldr	r3, [pc, #76]	@ (80021a8 <_sbrk+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d102      	bne.n	8002166 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002160:	4b11      	ldr	r3, [pc, #68]	@ (80021a8 <_sbrk+0x64>)
 8002162:	4a12      	ldr	r2, [pc, #72]	@ (80021ac <_sbrk+0x68>)
 8002164:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002166:	4b10      	ldr	r3, [pc, #64]	@ (80021a8 <_sbrk+0x64>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	429a      	cmp	r2, r3
 8002172:	d207      	bcs.n	8002184 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002174:	f002 fdea 	bl	8004d4c <__errno>
 8002178:	4603      	mov	r3, r0
 800217a:	220c      	movs	r2, #12
 800217c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800217e:	f04f 33ff 	mov.w	r3, #4294967295
 8002182:	e009      	b.n	8002198 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002184:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <_sbrk+0x64>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800218a:	4b07      	ldr	r3, [pc, #28]	@ (80021a8 <_sbrk+0x64>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	4a05      	ldr	r2, [pc, #20]	@ (80021a8 <_sbrk+0x64>)
 8002194:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002196:	68fb      	ldr	r3, [r7, #12]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20020000 	.word	0x20020000
 80021a4:	00000400 	.word	0x00000400
 80021a8:	200001a0 	.word	0x200001a0
 80021ac:	20000388 	.word	0x20000388

080021b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b4:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <SystemInit+0x20>)
 80021b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ba:	4a05      	ldr	r2, [pc, #20]	@ (80021d0 <SystemInit+0x20>)
 80021bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021da:	f107 0308 	add.w	r3, r7, #8
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	605a      	str	r2, [r3, #4]
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e8:	463b      	mov	r3, r7
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002268 <MX_TIM2_Init+0x94>)
 80021f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80021f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002268 <MX_TIM2_Init+0x94>)
 80021fa:	f240 3247 	movw	r2, #839	@ 0x347
 80021fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002200:	4b19      	ldr	r3, [pc, #100]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002202:	2200      	movs	r2, #0
 8002204:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002206:	4b18      	ldr	r3, [pc, #96]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002208:	2263      	movs	r2, #99	@ 0x63
 800220a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800220c:	4b16      	ldr	r3, [pc, #88]	@ (8002268 <MX_TIM2_Init+0x94>)
 800220e:	2200      	movs	r2, #0
 8002210:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002214:	2200      	movs	r2, #0
 8002216:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002218:	4813      	ldr	r0, [pc, #76]	@ (8002268 <MX_TIM2_Init+0x94>)
 800221a:	f001 fe91 	bl	8003f40 <HAL_TIM_Base_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002224:	f7ff fd76 	bl	8001d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002228:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800222c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800222e:	f107 0308 	add.w	r3, r7, #8
 8002232:	4619      	mov	r1, r3
 8002234:	480c      	ldr	r0, [pc, #48]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002236:	f002 f84b 	bl	80042d0 <HAL_TIM_ConfigClockSource>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002240:	f7ff fd68 	bl	8001d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002244:	2300      	movs	r3, #0
 8002246:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002248:	2300      	movs	r3, #0
 800224a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800224c:	463b      	mov	r3, r7
 800224e:	4619      	mov	r1, r3
 8002250:	4805      	ldr	r0, [pc, #20]	@ (8002268 <MX_TIM2_Init+0x94>)
 8002252:	f002 fa67 	bl	8004724 <HAL_TIMEx_MasterConfigSynchronization>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800225c:	f7ff fd5a 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002260:	bf00      	nop
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	200001a4 	.word	0x200001a4

0800226c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002272:	f107 0308 	add.w	r3, r7, #8
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	605a      	str	r2, [r3, #4]
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002280:	463b      	mov	r3, r7
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002288:	4b1d      	ldr	r3, [pc, #116]	@ (8002300 <MX_TIM4_Init+0x94>)
 800228a:	4a1e      	ldr	r2, [pc, #120]	@ (8002304 <MX_TIM4_Init+0x98>)
 800228c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 800228e:	4b1c      	ldr	r3, [pc, #112]	@ (8002300 <MX_TIM4_Init+0x94>)
 8002290:	f240 3247 	movw	r2, #839	@ 0x347
 8002294:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002296:	4b1a      	ldr	r3, [pc, #104]	@ (8002300 <MX_TIM4_Init+0x94>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 800229c:	4b18      	ldr	r3, [pc, #96]	@ (8002300 <MX_TIM4_Init+0x94>)
 800229e:	2263      	movs	r2, #99	@ 0x63
 80022a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a2:	4b17      	ldr	r3, [pc, #92]	@ (8002300 <MX_TIM4_Init+0x94>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a8:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <MX_TIM4_Init+0x94>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022ae:	4814      	ldr	r0, [pc, #80]	@ (8002300 <MX_TIM4_Init+0x94>)
 80022b0:	f001 fe46 	bl	8003f40 <HAL_TIM_Base_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80022ba:	f7ff fd2b 	bl	8001d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022c4:	f107 0308 	add.w	r3, r7, #8
 80022c8:	4619      	mov	r1, r3
 80022ca:	480d      	ldr	r0, [pc, #52]	@ (8002300 <MX_TIM4_Init+0x94>)
 80022cc:	f002 f800 	bl	80042d0 <HAL_TIM_ConfigClockSource>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80022d6:	f7ff fd1d 	bl	8001d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022da:	2300      	movs	r3, #0
 80022dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022e2:	463b      	mov	r3, r7
 80022e4:	4619      	mov	r1, r3
 80022e6:	4806      	ldr	r0, [pc, #24]	@ (8002300 <MX_TIM4_Init+0x94>)
 80022e8:	f002 fa1c 	bl	8004724 <HAL_TIMEx_MasterConfigSynchronization>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80022f2:	f7ff fd0f 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022f6:	bf00      	nop
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200001ec 	.word	0x200001ec
 8002304:	40000800 	.word	0x40000800

08002308 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002318:	d116      	bne.n	8002348 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b1a      	ldr	r3, [pc, #104]	@ (8002388 <HAL_TIM_Base_MspInit+0x80>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	4a19      	ldr	r2, [pc, #100]	@ (8002388 <HAL_TIM_Base_MspInit+0x80>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6413      	str	r3, [r2, #64]	@ 0x40
 800232a:	4b17      	ldr	r3, [pc, #92]	@ (8002388 <HAL_TIM_Base_MspInit+0x80>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	201c      	movs	r0, #28
 800233c:	f000 f9c3 	bl	80026c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002340:	201c      	movs	r0, #28
 8002342:	f000 f9dc 	bl	80026fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002346:	e01a      	b.n	800237e <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a0f      	ldr	r2, [pc, #60]	@ (800238c <HAL_TIM_Base_MspInit+0x84>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d115      	bne.n	800237e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	4b0c      	ldr	r3, [pc, #48]	@ (8002388 <HAL_TIM_Base_MspInit+0x80>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	4a0b      	ldr	r2, [pc, #44]	@ (8002388 <HAL_TIM_Base_MspInit+0x80>)
 800235c:	f043 0304 	orr.w	r3, r3, #4
 8002360:	6413      	str	r3, [r2, #64]	@ 0x40
 8002362:	4b09      	ldr	r3, [pc, #36]	@ (8002388 <HAL_TIM_Base_MspInit+0x80>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	f003 0304 	and.w	r3, r3, #4
 800236a:	60bb      	str	r3, [r7, #8]
 800236c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	201e      	movs	r0, #30
 8002374:	f000 f9a7 	bl	80026c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002378:	201e      	movs	r0, #30
 800237a:	f000 f9c0 	bl	80026fe <HAL_NVIC_EnableIRQ>
}
 800237e:	bf00      	nop
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800
 800238c:	40000800 	.word	0x40000800

08002390 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002390:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002394:	480d      	ldr	r0, [pc, #52]	@ (80023cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002396:	490e      	ldr	r1, [pc, #56]	@ (80023d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002398:	4a0e      	ldr	r2, [pc, #56]	@ (80023d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800239a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800239c:	e002      	b.n	80023a4 <LoopCopyDataInit>

0800239e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800239e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a2:	3304      	adds	r3, #4

080023a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a8:	d3f9      	bcc.n	800239e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023aa:	4a0b      	ldr	r2, [pc, #44]	@ (80023d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023ac:	4c0b      	ldr	r4, [pc, #44]	@ (80023dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80023ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b0:	e001      	b.n	80023b6 <LoopFillZerobss>

080023b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b4:	3204      	adds	r2, #4

080023b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b8:	d3fb      	bcc.n	80023b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023ba:	f7ff fef9 	bl	80021b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023be:	f002 fccb 	bl	8004d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023c2:	f7ff fc07 	bl	8001bd4 <main>
  bx  lr    
 80023c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80023c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80023d4:	08008e40 	.word	0x08008e40
  ldr r2, =_sbss
 80023d8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80023dc:	20000384 	.word	0x20000384

080023e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e0:	e7fe      	b.n	80023e0 <ADC_IRQHandler>
	...

080023e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002424 <HAL_Init+0x40>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002424 <HAL_Init+0x40>)
 80023ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <HAL_Init+0x40>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002424 <HAL_Init+0x40>)
 80023fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002400:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <HAL_Init+0x40>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a07      	ldr	r2, [pc, #28]	@ (8002424 <HAL_Init+0x40>)
 8002406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800240a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800240c:	2003      	movs	r0, #3
 800240e:	f000 f94f 	bl	80026b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002412:	200f      	movs	r0, #15
 8002414:	f000 f808 	bl	8002428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002418:	f7ff fd98 	bl	8001f4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023c00 	.word	0x40023c00

08002428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002430:	4b12      	ldr	r3, [pc, #72]	@ (800247c <HAL_InitTick+0x54>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4b12      	ldr	r3, [pc, #72]	@ (8002480 <HAL_InitTick+0x58>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	4619      	mov	r1, r3
 800243a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800243e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002442:	fbb2 f3f3 	udiv	r3, r2, r3
 8002446:	4618      	mov	r0, r3
 8002448:	f000 f967 	bl	800271a <HAL_SYSTICK_Config>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e00e      	b.n	8002474 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b0f      	cmp	r3, #15
 800245a:	d80a      	bhi.n	8002472 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800245c:	2200      	movs	r2, #0
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	f04f 30ff 	mov.w	r0, #4294967295
 8002464:	f000 f92f 	bl	80026c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002468:	4a06      	ldr	r2, [pc, #24]	@ (8002484 <HAL_InitTick+0x5c>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800246e:	2300      	movs	r3, #0
 8002470:	e000      	b.n	8002474 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000008 	.word	0x20000008
 8002480:	20000010 	.word	0x20000010
 8002484:	2000000c 	.word	0x2000000c

08002488 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_IncTick+0x20>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	461a      	mov	r2, r3
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <HAL_IncTick+0x24>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4413      	add	r3, r2
 8002498:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <HAL_IncTick+0x24>)
 800249a:	6013      	str	r3, [r2, #0]
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000010 	.word	0x20000010
 80024ac:	20000234 	.word	0x20000234

080024b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return uwTick;
 80024b4:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <HAL_GetTick+0x14>)
 80024b6:	681b      	ldr	r3, [r3, #0]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	20000234 	.word	0x20000234

080024c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff ffee 	bl	80024b0 <HAL_GetTick>
 80024d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e0:	d005      	beq.n	80024ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024e2:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <HAL_Delay+0x44>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ee:	bf00      	nop
 80024f0:	f7ff ffde 	bl	80024b0 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d8f7      	bhi.n	80024f0 <HAL_Delay+0x28>
  {
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000010 	.word	0x20000010

08002510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002520:	4b0c      	ldr	r3, [pc, #48]	@ (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800252c:	4013      	ands	r3, r2
 800252e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002538:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800253c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002542:	4a04      	ldr	r2, [pc, #16]	@ (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	60d3      	str	r3, [r2, #12]
}
 8002548:	bf00      	nop
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800255c:	4b04      	ldr	r3, [pc, #16]	@ (8002570 <__NVIC_GetPriorityGrouping+0x18>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	f003 0307 	and.w	r3, r3, #7
}
 8002566:	4618      	mov	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	2b00      	cmp	r3, #0
 8002584:	db0b      	blt.n	800259e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	f003 021f 	and.w	r2, r3, #31
 800258c:	4907      	ldr	r1, [pc, #28]	@ (80025ac <__NVIC_EnableIRQ+0x38>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	2001      	movs	r0, #1
 8002596:	fa00 f202 	lsl.w	r2, r0, r2
 800259a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000e100 	.word	0xe000e100

080025b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	db0a      	blt.n	80025da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	490c      	ldr	r1, [pc, #48]	@ (80025fc <__NVIC_SetPriority+0x4c>)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	0112      	lsls	r2, r2, #4
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	440b      	add	r3, r1
 80025d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025d8:	e00a      	b.n	80025f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4908      	ldr	r1, [pc, #32]	@ (8002600 <__NVIC_SetPriority+0x50>)
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	3b04      	subs	r3, #4
 80025e8:	0112      	lsls	r2, r2, #4
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	440b      	add	r3, r1
 80025ee:	761a      	strb	r2, [r3, #24]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000e100 	.word	0xe000e100
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002604:	b480      	push	{r7}
 8002606:	b089      	sub	sp, #36	@ 0x24
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f1c3 0307 	rsb	r3, r3, #7
 800261e:	2b04      	cmp	r3, #4
 8002620:	bf28      	it	cs
 8002622:	2304      	movcs	r3, #4
 8002624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	3304      	adds	r3, #4
 800262a:	2b06      	cmp	r3, #6
 800262c:	d902      	bls.n	8002634 <NVIC_EncodePriority+0x30>
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3b03      	subs	r3, #3
 8002632:	e000      	b.n	8002636 <NVIC_EncodePriority+0x32>
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	f04f 32ff 	mov.w	r2, #4294967295
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43da      	mvns	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	401a      	ands	r2, r3
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800264c:	f04f 31ff 	mov.w	r1, #4294967295
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa01 f303 	lsl.w	r3, r1, r3
 8002656:	43d9      	mvns	r1, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800265c:	4313      	orrs	r3, r2
         );
}
 800265e:	4618      	mov	r0, r3
 8002660:	3724      	adds	r7, #36	@ 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
	...

0800266c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800267c:	d301      	bcc.n	8002682 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800267e:	2301      	movs	r3, #1
 8002680:	e00f      	b.n	80026a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002682:	4a0a      	ldr	r2, [pc, #40]	@ (80026ac <SysTick_Config+0x40>)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3b01      	subs	r3, #1
 8002688:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800268a:	210f      	movs	r1, #15
 800268c:	f04f 30ff 	mov.w	r0, #4294967295
 8002690:	f7ff ff8e 	bl	80025b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002694:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <SysTick_Config+0x40>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800269a:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <SysTick_Config+0x40>)
 800269c:	2207      	movs	r2, #7
 800269e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	e000e010 	.word	0xe000e010

080026b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f7ff ff29 	bl	8002510 <__NVIC_SetPriorityGrouping>
}
 80026be:	bf00      	nop
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b086      	sub	sp, #24
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	4603      	mov	r3, r0
 80026ce:	60b9      	str	r1, [r7, #8]
 80026d0:	607a      	str	r2, [r7, #4]
 80026d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026d8:	f7ff ff3e 	bl	8002558 <__NVIC_GetPriorityGrouping>
 80026dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	68b9      	ldr	r1, [r7, #8]
 80026e2:	6978      	ldr	r0, [r7, #20]
 80026e4:	f7ff ff8e 	bl	8002604 <NVIC_EncodePriority>
 80026e8:	4602      	mov	r2, r0
 80026ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ee:	4611      	mov	r1, r2
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff ff5d 	bl	80025b0 <__NVIC_SetPriority>
}
 80026f6:	bf00      	nop
 80026f8:	3718      	adds	r7, #24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b082      	sub	sp, #8
 8002702:	af00      	add	r7, sp, #0
 8002704:	4603      	mov	r3, r0
 8002706:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ff31 	bl	8002574 <__NVIC_EnableIRQ>
}
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff ffa2 	bl	800266c <SysTick_Config>
 8002728:	4603      	mov	r3, r0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
	...

08002734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002734:	b480      	push	{r7}
 8002736:	b089      	sub	sp, #36	@ 0x24
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002746:	2300      	movs	r3, #0
 8002748:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]
 800274e:	e16b      	b.n	8002a28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002750:	2201      	movs	r2, #1
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	4013      	ands	r3, r2
 8002762:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	429a      	cmp	r2, r3
 800276a:	f040 815a 	bne.w	8002a22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	2b01      	cmp	r3, #1
 8002778:	d005      	beq.n	8002786 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002782:	2b02      	cmp	r3, #2
 8002784:	d130      	bne.n	80027e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	2203      	movs	r2, #3
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	43db      	mvns	r3, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4013      	ands	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027bc:	2201      	movs	r2, #1
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	091b      	lsrs	r3, r3, #4
 80027d2:	f003 0201 	and.w	r2, r3, #1
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	2b03      	cmp	r3, #3
 80027f2:	d017      	beq.n	8002824 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	2203      	movs	r2, #3
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d123      	bne.n	8002878 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	08da      	lsrs	r2, r3, #3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3208      	adds	r2, #8
 8002838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	220f      	movs	r2, #15
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4313      	orrs	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	08da      	lsrs	r2, r3, #3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3208      	adds	r2, #8
 8002872:	69b9      	ldr	r1, [r7, #24]
 8002874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	2203      	movs	r2, #3
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 0203 	and.w	r2, r3, #3
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 80b4 	beq.w	8002a22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b60      	ldr	r3, [pc, #384]	@ (8002a40 <HAL_GPIO_Init+0x30c>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	4a5f      	ldr	r2, [pc, #380]	@ (8002a40 <HAL_GPIO_Init+0x30c>)
 80028c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002a40 <HAL_GPIO_Init+0x30c>)
 80028cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a44 <HAL_GPIO_Init+0x310>)
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	089b      	lsrs	r3, r3, #2
 80028dc:	3302      	adds	r3, #2
 80028de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f003 0303 	and.w	r3, r3, #3
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	220f      	movs	r2, #15
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43db      	mvns	r3, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4013      	ands	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a52      	ldr	r2, [pc, #328]	@ (8002a48 <HAL_GPIO_Init+0x314>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d02b      	beq.n	800295a <HAL_GPIO_Init+0x226>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a51      	ldr	r2, [pc, #324]	@ (8002a4c <HAL_GPIO_Init+0x318>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d025      	beq.n	8002956 <HAL_GPIO_Init+0x222>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a50      	ldr	r2, [pc, #320]	@ (8002a50 <HAL_GPIO_Init+0x31c>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d01f      	beq.n	8002952 <HAL_GPIO_Init+0x21e>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a4f      	ldr	r2, [pc, #316]	@ (8002a54 <HAL_GPIO_Init+0x320>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d019      	beq.n	800294e <HAL_GPIO_Init+0x21a>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a4e      	ldr	r2, [pc, #312]	@ (8002a58 <HAL_GPIO_Init+0x324>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d013      	beq.n	800294a <HAL_GPIO_Init+0x216>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a4d      	ldr	r2, [pc, #308]	@ (8002a5c <HAL_GPIO_Init+0x328>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d00d      	beq.n	8002946 <HAL_GPIO_Init+0x212>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a4c      	ldr	r2, [pc, #304]	@ (8002a60 <HAL_GPIO_Init+0x32c>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d007      	beq.n	8002942 <HAL_GPIO_Init+0x20e>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a4b      	ldr	r2, [pc, #300]	@ (8002a64 <HAL_GPIO_Init+0x330>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d101      	bne.n	800293e <HAL_GPIO_Init+0x20a>
 800293a:	2307      	movs	r3, #7
 800293c:	e00e      	b.n	800295c <HAL_GPIO_Init+0x228>
 800293e:	2308      	movs	r3, #8
 8002940:	e00c      	b.n	800295c <HAL_GPIO_Init+0x228>
 8002942:	2306      	movs	r3, #6
 8002944:	e00a      	b.n	800295c <HAL_GPIO_Init+0x228>
 8002946:	2305      	movs	r3, #5
 8002948:	e008      	b.n	800295c <HAL_GPIO_Init+0x228>
 800294a:	2304      	movs	r3, #4
 800294c:	e006      	b.n	800295c <HAL_GPIO_Init+0x228>
 800294e:	2303      	movs	r3, #3
 8002950:	e004      	b.n	800295c <HAL_GPIO_Init+0x228>
 8002952:	2302      	movs	r3, #2
 8002954:	e002      	b.n	800295c <HAL_GPIO_Init+0x228>
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_GPIO_Init+0x228>
 800295a:	2300      	movs	r3, #0
 800295c:	69fa      	ldr	r2, [r7, #28]
 800295e:	f002 0203 	and.w	r2, r2, #3
 8002962:	0092      	lsls	r2, r2, #2
 8002964:	4093      	lsls	r3, r2
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800296c:	4935      	ldr	r1, [pc, #212]	@ (8002a44 <HAL_GPIO_Init+0x310>)
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	089b      	lsrs	r3, r3, #2
 8002972:	3302      	adds	r3, #2
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800297a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800299e:	4a32      	ldr	r2, [pc, #200]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80029a4:	4b30      	ldr	r3, [pc, #192]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029c8:	4a27      	ldr	r2, [pc, #156]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029ce:	4b26      	ldr	r3, [pc, #152]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	4013      	ands	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029f2:	4a1d      	ldr	r2, [pc, #116]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4013      	ands	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a14:	69ba      	ldr	r2, [r7, #24]
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a1c:	4a12      	ldr	r2, [pc, #72]	@ (8002a68 <HAL_GPIO_Init+0x334>)
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3301      	adds	r3, #1
 8002a26:	61fb      	str	r3, [r7, #28]
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	2b0f      	cmp	r3, #15
 8002a2c:	f67f ae90 	bls.w	8002750 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a30:	bf00      	nop
 8002a32:	bf00      	nop
 8002a34:	3724      	adds	r7, #36	@ 0x24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40013800 	.word	0x40013800
 8002a48:	40020000 	.word	0x40020000
 8002a4c:	40020400 	.word	0x40020400
 8002a50:	40020800 	.word	0x40020800
 8002a54:	40020c00 	.word	0x40020c00
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40021400 	.word	0x40021400
 8002a60:	40021800 	.word	0x40021800
 8002a64:	40021c00 	.word	0x40021c00
 8002a68:	40013c00 	.word	0x40013c00

08002a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	807b      	strh	r3, [r7, #2]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a7c:	787b      	ldrb	r3, [r7, #1]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a82:	887a      	ldrh	r2, [r7, #2]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a88:	e003      	b.n	8002a92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a8a:	887b      	ldrh	r3, [r7, #2]
 8002a8c:	041a      	lsls	r2, r3, #16
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	619a      	str	r2, [r3, #24]
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e267      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d075      	beq.n	8002baa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002abe:	4b88      	ldr	r3, [pc, #544]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 030c 	and.w	r3, r3, #12
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d00c      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aca:	4b85      	ldr	r3, [pc, #532]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d112      	bne.n	8002afc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ad6:	4b82      	ldr	r3, [pc, #520]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ade:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ae2:	d10b      	bne.n	8002afc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d05b      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x108>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d157      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e242      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b04:	d106      	bne.n	8002b14 <HAL_RCC_OscConfig+0x74>
 8002b06:	4b76      	ldr	r3, [pc, #472]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a75      	ldr	r2, [pc, #468]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	e01d      	b.n	8002b50 <HAL_RCC_OscConfig+0xb0>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b1c:	d10c      	bne.n	8002b38 <HAL_RCC_OscConfig+0x98>
 8002b1e:	4b70      	ldr	r3, [pc, #448]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a6f      	ldr	r2, [pc, #444]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b28:	6013      	str	r3, [r2, #0]
 8002b2a:	4b6d      	ldr	r3, [pc, #436]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a6c      	ldr	r2, [pc, #432]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	e00b      	b.n	8002b50 <HAL_RCC_OscConfig+0xb0>
 8002b38:	4b69      	ldr	r3, [pc, #420]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a68      	ldr	r2, [pc, #416]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b42:	6013      	str	r3, [r2, #0]
 8002b44:	4b66      	ldr	r3, [pc, #408]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a65      	ldr	r2, [pc, #404]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d013      	beq.n	8002b80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b58:	f7ff fcaa 	bl	80024b0 <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b60:	f7ff fca6 	bl	80024b0 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b64      	cmp	r3, #100	@ 0x64
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e207      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b72:	4b5b      	ldr	r3, [pc, #364]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d0f0      	beq.n	8002b60 <HAL_RCC_OscConfig+0xc0>
 8002b7e:	e014      	b.n	8002baa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b80:	f7ff fc96 	bl	80024b0 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b88:	f7ff fc92 	bl	80024b0 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b64      	cmp	r3, #100	@ 0x64
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e1f3      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b9a:	4b51      	ldr	r3, [pc, #324]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f0      	bne.n	8002b88 <HAL_RCC_OscConfig+0xe8>
 8002ba6:	e000      	b.n	8002baa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d063      	beq.n	8002c7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 030c 	and.w	r3, r3, #12
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00b      	beq.n	8002bda <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bc2:	4b47      	ldr	r3, [pc, #284]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bca:	2b08      	cmp	r3, #8
 8002bcc:	d11c      	bne.n	8002c08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bce:	4b44      	ldr	r3, [pc, #272]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d116      	bne.n	8002c08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bda:	4b41      	ldr	r3, [pc, #260]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d005      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x152>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d001      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e1c7      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	4937      	ldr	r1, [pc, #220]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c06:	e03a      	b.n	8002c7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d020      	beq.n	8002c52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c10:	4b34      	ldr	r3, [pc, #208]	@ (8002ce4 <HAL_RCC_OscConfig+0x244>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c16:	f7ff fc4b 	bl	80024b0 <HAL_GetTick>
 8002c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1c:	e008      	b.n	8002c30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c1e:	f7ff fc47 	bl	80024b0 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e1a8      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c30:	4b2b      	ldr	r3, [pc, #172]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0f0      	beq.n	8002c1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3c:	4b28      	ldr	r3, [pc, #160]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	4925      	ldr	r1, [pc, #148]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	600b      	str	r3, [r1, #0]
 8002c50:	e015      	b.n	8002c7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c52:	4b24      	ldr	r3, [pc, #144]	@ (8002ce4 <HAL_RCC_OscConfig+0x244>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c58:	f7ff fc2a 	bl	80024b0 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c60:	f7ff fc26 	bl	80024b0 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e187      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c72:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f0      	bne.n	8002c60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d036      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d016      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c92:	4b15      	ldr	r3, [pc, #84]	@ (8002ce8 <HAL_RCC_OscConfig+0x248>)
 8002c94:	2201      	movs	r2, #1
 8002c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c98:	f7ff fc0a 	bl	80024b0 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ca0:	f7ff fc06 	bl	80024b0 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e167      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0f0      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x200>
 8002cbe:	e01b      	b.n	8002cf8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cc0:	4b09      	ldr	r3, [pc, #36]	@ (8002ce8 <HAL_RCC_OscConfig+0x248>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cc6:	f7ff fbf3 	bl	80024b0 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ccc:	e00e      	b.n	8002cec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cce:	f7ff fbef 	bl	80024b0 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d907      	bls.n	8002cec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e150      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	42470000 	.word	0x42470000
 8002ce8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cec:	4b88      	ldr	r3, [pc, #544]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002cee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1ea      	bne.n	8002cce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 8097 	beq.w	8002e34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d06:	2300      	movs	r3, #0
 8002d08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d0a:	4b81      	ldr	r3, [pc, #516]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10f      	bne.n	8002d36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	60bb      	str	r3, [r7, #8]
 8002d1a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1e:	4a7c      	ldr	r2, [pc, #496]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d26:	4b7a      	ldr	r3, [pc, #488]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2e:	60bb      	str	r3, [r7, #8]
 8002d30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d32:	2301      	movs	r3, #1
 8002d34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d36:	4b77      	ldr	r3, [pc, #476]	@ (8002f14 <HAL_RCC_OscConfig+0x474>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d118      	bne.n	8002d74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d42:	4b74      	ldr	r3, [pc, #464]	@ (8002f14 <HAL_RCC_OscConfig+0x474>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a73      	ldr	r2, [pc, #460]	@ (8002f14 <HAL_RCC_OscConfig+0x474>)
 8002d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d4e:	f7ff fbaf 	bl	80024b0 <HAL_GetTick>
 8002d52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d54:	e008      	b.n	8002d68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d56:	f7ff fbab 	bl	80024b0 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e10c      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d68:	4b6a      	ldr	r3, [pc, #424]	@ (8002f14 <HAL_RCC_OscConfig+0x474>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0f0      	beq.n	8002d56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d106      	bne.n	8002d8a <HAL_RCC_OscConfig+0x2ea>
 8002d7c:	4b64      	ldr	r3, [pc, #400]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d80:	4a63      	ldr	r2, [pc, #396]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d82:	f043 0301 	orr.w	r3, r3, #1
 8002d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d88:	e01c      	b.n	8002dc4 <HAL_RCC_OscConfig+0x324>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2b05      	cmp	r3, #5
 8002d90:	d10c      	bne.n	8002dac <HAL_RCC_OscConfig+0x30c>
 8002d92:	4b5f      	ldr	r3, [pc, #380]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d96:	4a5e      	ldr	r2, [pc, #376]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002d98:	f043 0304 	orr.w	r3, r3, #4
 8002d9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d9e:	4b5c      	ldr	r3, [pc, #368]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da2:	4a5b      	ldr	r2, [pc, #364]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002daa:	e00b      	b.n	8002dc4 <HAL_RCC_OscConfig+0x324>
 8002dac:	4b58      	ldr	r3, [pc, #352]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db0:	4a57      	ldr	r2, [pc, #348]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002db2:	f023 0301 	bic.w	r3, r3, #1
 8002db6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db8:	4b55      	ldr	r3, [pc, #340]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbc:	4a54      	ldr	r2, [pc, #336]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	f023 0304 	bic.w	r3, r3, #4
 8002dc2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d015      	beq.n	8002df8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dcc:	f7ff fb70 	bl	80024b0 <HAL_GetTick>
 8002dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd2:	e00a      	b.n	8002dea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dd4:	f7ff fb6c 	bl	80024b0 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e0cb      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dea:	4b49      	ldr	r3, [pc, #292]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d0ee      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x334>
 8002df6:	e014      	b.n	8002e22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002df8:	f7ff fb5a 	bl	80024b0 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dfe:	e00a      	b.n	8002e16 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e00:	f7ff fb56 	bl	80024b0 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e0b5      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e16:	4b3e      	ldr	r3, [pc, #248]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1ee      	bne.n	8002e00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e22:	7dfb      	ldrb	r3, [r7, #23]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d105      	bne.n	8002e34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e28:	4b39      	ldr	r3, [pc, #228]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2c:	4a38      	ldr	r2, [pc, #224]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002e2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f000 80a1 	beq.w	8002f80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e3e:	4b34      	ldr	r3, [pc, #208]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 030c 	and.w	r3, r3, #12
 8002e46:	2b08      	cmp	r3, #8
 8002e48:	d05c      	beq.n	8002f04 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d141      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e52:	4b31      	ldr	r3, [pc, #196]	@ (8002f18 <HAL_RCC_OscConfig+0x478>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e58:	f7ff fb2a 	bl	80024b0 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e60:	f7ff fb26 	bl	80024b0 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e087      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e72:	4b27      	ldr	r3, [pc, #156]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69da      	ldr	r2, [r3, #28]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	019b      	lsls	r3, r3, #6
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e94:	085b      	lsrs	r3, r3, #1
 8002e96:	3b01      	subs	r3, #1
 8002e98:	041b      	lsls	r3, r3, #16
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea0:	061b      	lsls	r3, r3, #24
 8002ea2:	491b      	ldr	r1, [pc, #108]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f18 <HAL_RCC_OscConfig+0x478>)
 8002eaa:	2201      	movs	r2, #1
 8002eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eae:	f7ff faff 	bl	80024b0 <HAL_GetTick>
 8002eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb4:	e008      	b.n	8002ec8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eb6:	f7ff fafb 	bl	80024b0 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d901      	bls.n	8002ec8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e05c      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ec8:	4b11      	ldr	r3, [pc, #68]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d0f0      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x416>
 8002ed4:	e054      	b.n	8002f80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed6:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <HAL_RCC_OscConfig+0x478>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002edc:	f7ff fae8 	bl	80024b0 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ee4:	f7ff fae4 	bl	80024b0 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e045      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef6:	4b06      	ldr	r3, [pc, #24]	@ (8002f10 <HAL_RCC_OscConfig+0x470>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1f0      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x444>
 8002f02:	e03d      	b.n	8002f80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d107      	bne.n	8002f1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e038      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
 8002f10:	40023800 	.word	0x40023800
 8002f14:	40007000 	.word	0x40007000
 8002f18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <HAL_RCC_OscConfig+0x4ec>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d028      	beq.n	8002f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d121      	bne.n	8002f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d11a      	bne.n	8002f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d111      	bne.n	8002f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	085b      	lsrs	r3, r3, #1
 8002f64:	3b01      	subs	r3, #1
 8002f66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d001      	beq.n	8002f80 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e000      	b.n	8002f82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40023800 	.word	0x40023800

08002f90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e0cc      	b.n	800313e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa4:	4b68      	ldr	r3, [pc, #416]	@ (8003148 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d90c      	bls.n	8002fcc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb2:	4b65      	ldr	r3, [pc, #404]	@ (8003148 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fba:	4b63      	ldr	r3, [pc, #396]	@ (8003148 <HAL_RCC_ClockConfig+0x1b8>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d001      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0b8      	b.n	800313e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d020      	beq.n	800301a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fe4:	4b59      	ldr	r3, [pc, #356]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	4a58      	ldr	r2, [pc, #352]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8002fea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002fee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0308 	and.w	r3, r3, #8
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d005      	beq.n	8003008 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ffc:	4b53      	ldr	r3, [pc, #332]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	4a52      	ldr	r2, [pc, #328]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003002:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003006:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003008:	4b50      	ldr	r3, [pc, #320]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	494d      	ldr	r1, [pc, #308]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003016:	4313      	orrs	r3, r2
 8003018:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d044      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d107      	bne.n	800303e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800302e:	4b47      	ldr	r3, [pc, #284]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d119      	bne.n	800306e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e07f      	b.n	800313e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d003      	beq.n	800304e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800304a:	2b03      	cmp	r3, #3
 800304c:	d107      	bne.n	800305e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304e:	4b3f      	ldr	r3, [pc, #252]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d109      	bne.n	800306e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e06f      	b.n	800313e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800305e:	4b3b      	ldr	r3, [pc, #236]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e067      	b.n	800313e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800306e:	4b37      	ldr	r3, [pc, #220]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f023 0203 	bic.w	r2, r3, #3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	4934      	ldr	r1, [pc, #208]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 800307c:	4313      	orrs	r3, r2
 800307e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003080:	f7ff fa16 	bl	80024b0 <HAL_GetTick>
 8003084:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003086:	e00a      	b.n	800309e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003088:	f7ff fa12 	bl	80024b0 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003096:	4293      	cmp	r3, r2
 8003098:	d901      	bls.n	800309e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e04f      	b.n	800313e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800309e:	4b2b      	ldr	r3, [pc, #172]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 020c 	and.w	r2, r3, #12
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d1eb      	bne.n	8003088 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030b0:	4b25      	ldr	r3, [pc, #148]	@ (8003148 <HAL_RCC_ClockConfig+0x1b8>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d20c      	bcs.n	80030d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030be:	4b22      	ldr	r3, [pc, #136]	@ (8003148 <HAL_RCC_ClockConfig+0x1b8>)
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	b2d2      	uxtb	r2, r2
 80030c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c6:	4b20      	ldr	r3, [pc, #128]	@ (8003148 <HAL_RCC_ClockConfig+0x1b8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d001      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e032      	b.n	800313e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d008      	beq.n	80030f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030e4:	4b19      	ldr	r3, [pc, #100]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	4916      	ldr	r1, [pc, #88]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d009      	beq.n	8003116 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003102:	4b12      	ldr	r3, [pc, #72]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	490e      	ldr	r1, [pc, #56]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 8003112:	4313      	orrs	r3, r2
 8003114:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003116:	f000 f821 	bl	800315c <HAL_RCC_GetSysClockFreq>
 800311a:	4602      	mov	r2, r0
 800311c:	4b0b      	ldr	r3, [pc, #44]	@ (800314c <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	091b      	lsrs	r3, r3, #4
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	490a      	ldr	r1, [pc, #40]	@ (8003150 <HAL_RCC_ClockConfig+0x1c0>)
 8003128:	5ccb      	ldrb	r3, [r1, r3]
 800312a:	fa22 f303 	lsr.w	r3, r2, r3
 800312e:	4a09      	ldr	r2, [pc, #36]	@ (8003154 <HAL_RCC_ClockConfig+0x1c4>)
 8003130:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003132:	4b09      	ldr	r3, [pc, #36]	@ (8003158 <HAL_RCC_ClockConfig+0x1c8>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff f976 	bl	8002428 <HAL_InitTick>

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40023c00 	.word	0x40023c00
 800314c:	40023800 	.word	0x40023800
 8003150:	08008d40 	.word	0x08008d40
 8003154:	20000008 	.word	0x20000008
 8003158:	2000000c 	.word	0x2000000c

0800315c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800315c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003160:	b094      	sub	sp, #80	@ 0x50
 8003162:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003164:	2300      	movs	r3, #0
 8003166:	647b      	str	r3, [r7, #68]	@ 0x44
 8003168:	2300      	movs	r3, #0
 800316a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800316c:	2300      	movs	r3, #0
 800316e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003174:	4b79      	ldr	r3, [pc, #484]	@ (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 030c 	and.w	r3, r3, #12
 800317c:	2b08      	cmp	r3, #8
 800317e:	d00d      	beq.n	800319c <HAL_RCC_GetSysClockFreq+0x40>
 8003180:	2b08      	cmp	r3, #8
 8003182:	f200 80e1 	bhi.w	8003348 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0x34>
 800318a:	2b04      	cmp	r3, #4
 800318c:	d003      	beq.n	8003196 <HAL_RCC_GetSysClockFreq+0x3a>
 800318e:	e0db      	b.n	8003348 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003190:	4b73      	ldr	r3, [pc, #460]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x204>)
 8003192:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003194:	e0db      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003196:	4b73      	ldr	r3, [pc, #460]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x208>)
 8003198:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800319a:	e0d8      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800319c:	4b6f      	ldr	r3, [pc, #444]	@ (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031a6:	4b6d      	ldr	r3, [pc, #436]	@ (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d063      	beq.n	800327a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031b2:	4b6a      	ldr	r3, [pc, #424]	@ (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	099b      	lsrs	r3, r3, #6
 80031b8:	2200      	movs	r2, #0
 80031ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80031c6:	2300      	movs	r3, #0
 80031c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80031ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80031ce:	4622      	mov	r2, r4
 80031d0:	462b      	mov	r3, r5
 80031d2:	f04f 0000 	mov.w	r0, #0
 80031d6:	f04f 0100 	mov.w	r1, #0
 80031da:	0159      	lsls	r1, r3, #5
 80031dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031e0:	0150      	lsls	r0, r2, #5
 80031e2:	4602      	mov	r2, r0
 80031e4:	460b      	mov	r3, r1
 80031e6:	4621      	mov	r1, r4
 80031e8:	1a51      	subs	r1, r2, r1
 80031ea:	6139      	str	r1, [r7, #16]
 80031ec:	4629      	mov	r1, r5
 80031ee:	eb63 0301 	sbc.w	r3, r3, r1
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	f04f 0200 	mov.w	r2, #0
 80031f8:	f04f 0300 	mov.w	r3, #0
 80031fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003200:	4659      	mov	r1, fp
 8003202:	018b      	lsls	r3, r1, #6
 8003204:	4651      	mov	r1, sl
 8003206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800320a:	4651      	mov	r1, sl
 800320c:	018a      	lsls	r2, r1, #6
 800320e:	4651      	mov	r1, sl
 8003210:	ebb2 0801 	subs.w	r8, r2, r1
 8003214:	4659      	mov	r1, fp
 8003216:	eb63 0901 	sbc.w	r9, r3, r1
 800321a:	f04f 0200 	mov.w	r2, #0
 800321e:	f04f 0300 	mov.w	r3, #0
 8003222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800322a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800322e:	4690      	mov	r8, r2
 8003230:	4699      	mov	r9, r3
 8003232:	4623      	mov	r3, r4
 8003234:	eb18 0303 	adds.w	r3, r8, r3
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	462b      	mov	r3, r5
 800323c:	eb49 0303 	adc.w	r3, r9, r3
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	f04f 0200 	mov.w	r2, #0
 8003246:	f04f 0300 	mov.w	r3, #0
 800324a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800324e:	4629      	mov	r1, r5
 8003250:	024b      	lsls	r3, r1, #9
 8003252:	4621      	mov	r1, r4
 8003254:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003258:	4621      	mov	r1, r4
 800325a:	024a      	lsls	r2, r1, #9
 800325c:	4610      	mov	r0, r2
 800325e:	4619      	mov	r1, r3
 8003260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003262:	2200      	movs	r2, #0
 8003264:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003268:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800326c:	f7fd f808 	bl	8000280 <__aeabi_uldivmod>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4613      	mov	r3, r2
 8003276:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003278:	e058      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800327a:	4b38      	ldr	r3, [pc, #224]	@ (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	099b      	lsrs	r3, r3, #6
 8003280:	2200      	movs	r2, #0
 8003282:	4618      	mov	r0, r3
 8003284:	4611      	mov	r1, r2
 8003286:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800328a:	623b      	str	r3, [r7, #32]
 800328c:	2300      	movs	r3, #0
 800328e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003290:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003294:	4642      	mov	r2, r8
 8003296:	464b      	mov	r3, r9
 8003298:	f04f 0000 	mov.w	r0, #0
 800329c:	f04f 0100 	mov.w	r1, #0
 80032a0:	0159      	lsls	r1, r3, #5
 80032a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032a6:	0150      	lsls	r0, r2, #5
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4641      	mov	r1, r8
 80032ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80032b2:	4649      	mov	r1, r9
 80032b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032cc:	ebb2 040a 	subs.w	r4, r2, sl
 80032d0:	eb63 050b 	sbc.w	r5, r3, fp
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	00eb      	lsls	r3, r5, #3
 80032de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032e2:	00e2      	lsls	r2, r4, #3
 80032e4:	4614      	mov	r4, r2
 80032e6:	461d      	mov	r5, r3
 80032e8:	4643      	mov	r3, r8
 80032ea:	18e3      	adds	r3, r4, r3
 80032ec:	603b      	str	r3, [r7, #0]
 80032ee:	464b      	mov	r3, r9
 80032f0:	eb45 0303 	adc.w	r3, r5, r3
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003302:	4629      	mov	r1, r5
 8003304:	028b      	lsls	r3, r1, #10
 8003306:	4621      	mov	r1, r4
 8003308:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800330c:	4621      	mov	r1, r4
 800330e:	028a      	lsls	r2, r1, #10
 8003310:	4610      	mov	r0, r2
 8003312:	4619      	mov	r1, r3
 8003314:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003316:	2200      	movs	r2, #0
 8003318:	61bb      	str	r3, [r7, #24]
 800331a:	61fa      	str	r2, [r7, #28]
 800331c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003320:	f7fc ffae 	bl	8000280 <__aeabi_uldivmod>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4613      	mov	r3, r2
 800332a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800332c:	4b0b      	ldr	r3, [pc, #44]	@ (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	0c1b      	lsrs	r3, r3, #16
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	3301      	adds	r3, #1
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800333c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800333e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003340:	fbb2 f3f3 	udiv	r3, r2, r3
 8003344:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003346:	e002      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003348:	4b05      	ldr	r3, [pc, #20]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x204>)
 800334a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800334c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800334e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003350:	4618      	mov	r0, r3
 8003352:	3750      	adds	r7, #80	@ 0x50
 8003354:	46bd      	mov	sp, r7
 8003356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800335a:	bf00      	nop
 800335c:	40023800 	.word	0x40023800
 8003360:	00f42400 	.word	0x00f42400
 8003364:	007a1200 	.word	0x007a1200

08003368 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e07b      	b.n	8003472 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337e:	2b00      	cmp	r3, #0
 8003380:	d108      	bne.n	8003394 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800338a:	d009      	beq.n	80033a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	61da      	str	r2, [r3, #28]
 8003392:	e005      	b.n	80033a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d106      	bne.n	80033c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7fe fd7e 	bl	8001ebc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	431a      	orrs	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003410:	431a      	orrs	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800341a:	431a      	orrs	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003424:	ea42 0103 	orr.w	r1, r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	430a      	orrs	r2, r1
 8003436:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	0c1b      	lsrs	r3, r3, #16
 800343e:	f003 0104 	and.w	r1, r3, #4
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	f003 0210 	and.w	r2, r3, #16
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	69da      	ldr	r2, [r3, #28]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003460:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b088      	sub	sp, #32
 800347e:	af00      	add	r7, sp, #0
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	60b9      	str	r1, [r7, #8]
 8003484:	603b      	str	r3, [r7, #0]
 8003486:	4613      	mov	r3, r2
 8003488:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800348a:	2300      	movs	r3, #0
 800348c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003494:	2b01      	cmp	r3, #1
 8003496:	d101      	bne.n	800349c <HAL_SPI_Transmit+0x22>
 8003498:	2302      	movs	r3, #2
 800349a:	e126      	b.n	80036ea <HAL_SPI_Transmit+0x270>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034a4:	f7ff f804 	bl	80024b0 <HAL_GetTick>
 80034a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80034aa:	88fb      	ldrh	r3, [r7, #6]
 80034ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d002      	beq.n	80034c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80034ba:	2302      	movs	r3, #2
 80034bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80034be:	e10b      	b.n	80036d8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d002      	beq.n	80034cc <HAL_SPI_Transmit+0x52>
 80034c6:	88fb      	ldrh	r3, [r7, #6]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d102      	bne.n	80034d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80034d0:	e102      	b.n	80036d8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2203      	movs	r2, #3
 80034d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	88fa      	ldrh	r2, [r7, #6]
 80034ea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	88fa      	ldrh	r2, [r7, #6]
 80034f0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003518:	d10f      	bne.n	800353a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003528:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003538:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003544:	2b40      	cmp	r3, #64	@ 0x40
 8003546:	d007      	beq.n	8003558 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003556:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003560:	d14b      	bne.n	80035fa <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_SPI_Transmit+0xf6>
 800356a:	8afb      	ldrh	r3, [r7, #22]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d13e      	bne.n	80035ee <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003574:	881a      	ldrh	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003580:	1c9a      	adds	r2, r3, #2
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800358a:	b29b      	uxth	r3, r3
 800358c:	3b01      	subs	r3, #1
 800358e:	b29a      	uxth	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003594:	e02b      	b.n	80035ee <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d112      	bne.n	80035ca <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a8:	881a      	ldrh	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	1c9a      	adds	r2, r3, #2
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035be:	b29b      	uxth	r3, r3
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80035c8:	e011      	b.n	80035ee <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035ca:	f7fe ff71 	bl	80024b0 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d803      	bhi.n	80035e2 <HAL_SPI_Transmit+0x168>
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e0:	d102      	bne.n	80035e8 <HAL_SPI_Transmit+0x16e>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d102      	bne.n	80035ee <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 80035ec:	e074      	b.n	80036d8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1ce      	bne.n	8003596 <HAL_SPI_Transmit+0x11c>
 80035f8:	e04c      	b.n	8003694 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <HAL_SPI_Transmit+0x18e>
 8003602:	8afb      	ldrh	r3, [r7, #22]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d140      	bne.n	800368a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	330c      	adds	r3, #12
 8003612:	7812      	ldrb	r2, [r2, #0]
 8003614:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800362e:	e02c      	b.n	800368a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b02      	cmp	r3, #2
 800363c:	d113      	bne.n	8003666 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	330c      	adds	r3, #12
 8003648:	7812      	ldrb	r2, [r2, #0]
 800364a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800365a:	b29b      	uxth	r3, r3
 800365c:	3b01      	subs	r3, #1
 800365e:	b29a      	uxth	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003664:	e011      	b.n	800368a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003666:	f7fe ff23 	bl	80024b0 <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	429a      	cmp	r2, r3
 8003674:	d803      	bhi.n	800367e <HAL_SPI_Transmit+0x204>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367c:	d102      	bne.n	8003684 <HAL_SPI_Transmit+0x20a>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d102      	bne.n	800368a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003688:	e026      	b.n	80036d8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800368e:	b29b      	uxth	r3, r3
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1cd      	bne.n	8003630 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	6839      	ldr	r1, [r7, #0]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 fbcb 	bl	8003e34 <SPI_EndRxTxTransaction>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d002      	beq.n	80036aa <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2220      	movs	r2, #32
 80036a8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10a      	bne.n	80036c8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036b2:	2300      	movs	r3, #0
 80036b4:	613b      	str	r3, [r7, #16]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	613b      	str	r3, [r7, #16]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	613b      	str	r3, [r7, #16]
 80036c6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	77fb      	strb	r3, [r7, #31]
 80036d4:	e000      	b.n	80036d8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80036d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80036e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3720      	adds	r7, #32
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b088      	sub	sp, #32
 80036f6:	af02      	add	r7, sp, #8
 80036f8:	60f8      	str	r0, [r7, #12]
 80036fa:	60b9      	str	r1, [r7, #8]
 80036fc:	603b      	str	r3, [r7, #0]
 80036fe:	4613      	mov	r3, r2
 8003700:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800370e:	d112      	bne.n	8003736 <HAL_SPI_Receive+0x44>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10e      	bne.n	8003736 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2204      	movs	r2, #4
 800371c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003720:	88fa      	ldrh	r2, [r7, #6]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	4613      	mov	r3, r2
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	68b9      	ldr	r1, [r7, #8]
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 f8f1 	bl	8003914 <HAL_SPI_TransmitReceive>
 8003732:	4603      	mov	r3, r0
 8003734:	e0ea      	b.n	800390c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_SPI_Receive+0x52>
 8003740:	2302      	movs	r3, #2
 8003742:	e0e3      	b.n	800390c <HAL_SPI_Receive+0x21a>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800374c:	f7fe feb0 	bl	80024b0 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b01      	cmp	r3, #1
 800375c:	d002      	beq.n	8003764 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800375e:	2302      	movs	r3, #2
 8003760:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003762:	e0ca      	b.n	80038fa <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d002      	beq.n	8003770 <HAL_SPI_Receive+0x7e>
 800376a:	88fb      	ldrh	r3, [r7, #6]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d102      	bne.n	8003776 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003774:	e0c1      	b.n	80038fa <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2204      	movs	r2, #4
 800377a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	88fa      	ldrh	r2, [r7, #6]
 800378e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	88fa      	ldrh	r2, [r7, #6]
 8003794:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037bc:	d10f      	bne.n	80037de <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80037dc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037e8:	2b40      	cmp	r3, #64	@ 0x40
 80037ea:	d007      	beq.n	80037fc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037fa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d162      	bne.n	80038ca <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003804:	e02e      	b.n	8003864 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b01      	cmp	r3, #1
 8003812:	d115      	bne.n	8003840 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f103 020c 	add.w	r2, r3, #12
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003820:	7812      	ldrb	r2, [r2, #0]
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800382a:	1c5a      	adds	r2, r3, #1
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003834:	b29b      	uxth	r3, r3
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800383e:	e011      	b.n	8003864 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003840:	f7fe fe36 	bl	80024b0 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	683a      	ldr	r2, [r7, #0]
 800384c:	429a      	cmp	r2, r3
 800384e:	d803      	bhi.n	8003858 <HAL_SPI_Receive+0x166>
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003856:	d102      	bne.n	800385e <HAL_SPI_Receive+0x16c>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d102      	bne.n	8003864 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003862:	e04a      	b.n	80038fa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003868:	b29b      	uxth	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1cb      	bne.n	8003806 <HAL_SPI_Receive+0x114>
 800386e:	e031      	b.n	80038d4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b01      	cmp	r3, #1
 800387c:	d113      	bne.n	80038a6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68da      	ldr	r2, [r3, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003888:	b292      	uxth	r2, r2
 800388a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003890:	1c9a      	adds	r2, r3, #2
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800389a:	b29b      	uxth	r3, r3
 800389c:	3b01      	subs	r3, #1
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038a4:	e011      	b.n	80038ca <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038a6:	f7fe fe03 	bl	80024b0 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d803      	bhi.n	80038be <HAL_SPI_Receive+0x1cc>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038bc:	d102      	bne.n	80038c4 <HAL_SPI_Receive+0x1d2>
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d102      	bne.n	80038ca <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80038c8:	e017      	b.n	80038fa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1cd      	bne.n	8003870 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	6839      	ldr	r1, [r7, #0]
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 fa45 	bl	8003d68 <SPI_EndRxTransaction>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d002      	beq.n	80038ea <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2220      	movs	r2, #32
 80038e8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d002      	beq.n	80038f8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	75fb      	strb	r3, [r7, #23]
 80038f6:	e000      	b.n	80038fa <HAL_SPI_Receive+0x208>
  }

error :
 80038f8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800390a:	7dfb      	ldrb	r3, [r7, #23]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08c      	sub	sp, #48	@ 0x30
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003922:	2301      	movs	r3, #1
 8003924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003926:	2300      	movs	r3, #0
 8003928:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003932:	2b01      	cmp	r3, #1
 8003934:	d101      	bne.n	800393a <HAL_SPI_TransmitReceive+0x26>
 8003936:	2302      	movs	r3, #2
 8003938:	e18a      	b.n	8003c50 <HAL_SPI_TransmitReceive+0x33c>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003942:	f7fe fdb5 	bl	80024b0 <HAL_GetTick>
 8003946:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800394e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003958:	887b      	ldrh	r3, [r7, #2]
 800395a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800395c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003960:	2b01      	cmp	r3, #1
 8003962:	d00f      	beq.n	8003984 <HAL_SPI_TransmitReceive+0x70>
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800396a:	d107      	bne.n	800397c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d103      	bne.n	800397c <HAL_SPI_TransmitReceive+0x68>
 8003974:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003978:	2b04      	cmp	r3, #4
 800397a:	d003      	beq.n	8003984 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800397c:	2302      	movs	r3, #2
 800397e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003982:	e15b      	b.n	8003c3c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d005      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x82>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x82>
 8003990:	887b      	ldrh	r3, [r7, #2]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d103      	bne.n	800399e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800399c:	e14e      	b.n	8003c3c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d003      	beq.n	80039b2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2205      	movs	r2, #5
 80039ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	887a      	ldrh	r2, [r7, #2]
 80039c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	887a      	ldrh	r2, [r7, #2]
 80039c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	887a      	ldrh	r2, [r7, #2]
 80039d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	887a      	ldrh	r2, [r7, #2]
 80039da:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f2:	2b40      	cmp	r3, #64	@ 0x40
 80039f4:	d007      	beq.n	8003a06 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a0e:	d178      	bne.n	8003b02 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <HAL_SPI_TransmitReceive+0x10a>
 8003a18:	8b7b      	ldrh	r3, [r7, #26]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d166      	bne.n	8003aec <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a22:	881a      	ldrh	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2e:	1c9a      	adds	r2, r3, #2
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a42:	e053      	b.n	8003aec <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d11b      	bne.n	8003a8a <HAL_SPI_TransmitReceive+0x176>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d016      	beq.n	8003a8a <HAL_SPI_TransmitReceive+0x176>
 8003a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d113      	bne.n	8003a8a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a66:	881a      	ldrh	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a72:	1c9a      	adds	r2, r3, #2
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d119      	bne.n	8003acc <HAL_SPI_TransmitReceive+0x1b8>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d014      	beq.n	8003acc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68da      	ldr	r2, [r3, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aac:	b292      	uxth	r2, r2
 8003aae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab4:	1c9a      	adds	r2, r3, #2
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003acc:	f7fe fcf0 	bl	80024b0 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d807      	bhi.n	8003aec <HAL_SPI_TransmitReceive+0x1d8>
 8003adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae2:	d003      	beq.n	8003aec <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8003aea:	e0a7      	b.n	8003c3c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1a6      	bne.n	8003a44 <HAL_SPI_TransmitReceive+0x130>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1a1      	bne.n	8003a44 <HAL_SPI_TransmitReceive+0x130>
 8003b00:	e07c      	b.n	8003bfc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d002      	beq.n	8003b10 <HAL_SPI_TransmitReceive+0x1fc>
 8003b0a:	8b7b      	ldrh	r3, [r7, #26]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d16b      	bne.n	8003be8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	7812      	ldrb	r2, [r2, #0]
 8003b1c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b36:	e057      	b.n	8003be8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d11c      	bne.n	8003b80 <HAL_SPI_TransmitReceive+0x26c>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d017      	beq.n	8003b80 <HAL_SPI_TransmitReceive+0x26c>
 8003b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d114      	bne.n	8003b80 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	330c      	adds	r3, #12
 8003b60:	7812      	ldrb	r2, [r2, #0]
 8003b62:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	3b01      	subs	r3, #1
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d119      	bne.n	8003bc2 <HAL_SPI_TransmitReceive+0x2ae>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d014      	beq.n	8003bc2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68da      	ldr	r2, [r3, #12]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba2:	b2d2      	uxtb	r2, r2
 8003ba4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003bc2:	f7fe fc75 	bl	80024b0 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d803      	bhi.n	8003bda <HAL_SPI_TransmitReceive+0x2c6>
 8003bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd8:	d102      	bne.n	8003be0 <HAL_SPI_TransmitReceive+0x2cc>
 8003bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d103      	bne.n	8003be8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8003be6:	e029      	b.n	8003c3c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1a2      	bne.n	8003b38 <HAL_SPI_TransmitReceive+0x224>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d19d      	bne.n	8003b38 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bfe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 f917 	bl	8003e34 <SPI_EndRxTxTransaction>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d006      	beq.n	8003c1a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2220      	movs	r2, #32
 8003c16:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8003c18:	e010      	b.n	8003c3c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10b      	bne.n	8003c3a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	e000      	b.n	8003c3c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003c3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003c4c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3730      	adds	r7, #48	@ 0x30
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b088      	sub	sp, #32
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	603b      	str	r3, [r7, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c68:	f7fe fc22 	bl	80024b0 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	4413      	add	r3, r2
 8003c76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c78:	f7fe fc1a 	bl	80024b0 <HAL_GetTick>
 8003c7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c7e:	4b39      	ldr	r3, [pc, #228]	@ (8003d64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	015b      	lsls	r3, r3, #5
 8003c84:	0d1b      	lsrs	r3, r3, #20
 8003c86:	69fa      	ldr	r2, [r7, #28]
 8003c88:	fb02 f303 	mul.w	r3, r2, r3
 8003c8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c8e:	e054      	b.n	8003d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c96:	d050      	beq.n	8003d3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c98:	f7fe fc0a 	bl	80024b0 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	69fa      	ldr	r2, [r7, #28]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d902      	bls.n	8003cae <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d13d      	bne.n	8003d2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cc6:	d111      	bne.n	8003cec <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cd0:	d004      	beq.n	8003cdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cda:	d107      	bne.n	8003cec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf4:	d10f      	bne.n	8003d16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d04:	601a      	str	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e017      	b.n	8003d5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4013      	ands	r3, r2
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	bf0c      	ite	eq
 8003d4a:	2301      	moveq	r3, #1
 8003d4c:	2300      	movne	r3, #0
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	461a      	mov	r2, r3
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d19b      	bne.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3720      	adds	r7, #32
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	20000008 	.word	0x20000008

08003d68 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d7c:	d111      	bne.n	8003da2 <SPI_EndRxTransaction+0x3a>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d86:	d004      	beq.n	8003d92 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d90:	d107      	bne.n	8003da2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003da0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003daa:	d12a      	bne.n	8003e02 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db4:	d012      	beq.n	8003ddc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	2180      	movs	r1, #128	@ 0x80
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f7ff ff49 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d02d      	beq.n	8003e28 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dd0:	f043 0220 	orr.w	r2, r3, #32
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e026      	b.n	8003e2a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2200      	movs	r2, #0
 8003de4:	2101      	movs	r1, #1
 8003de6:	68f8      	ldr	r0, [r7, #12]
 8003de8:	f7ff ff36 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d01a      	beq.n	8003e28 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df6:	f043 0220 	orr.w	r2, r3, #32
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e013      	b.n	8003e2a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f7ff ff23 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d007      	beq.n	8003e28 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1c:	f043 0220 	orr.w	r2, r3, #32
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e000      	b.n	8003e2a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
	...

08003e34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b088      	sub	sp, #32
 8003e38:	af02      	add	r7, sp, #8
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e40:	4b1b      	ldr	r3, [pc, #108]	@ (8003eb0 <SPI_EndRxTxTransaction+0x7c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb4 <SPI_EndRxTxTransaction+0x80>)
 8003e46:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4a:	0d5b      	lsrs	r3, r3, #21
 8003e4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e50:	fb02 f303 	mul.w	r3, r2, r3
 8003e54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e5e:	d112      	bne.n	8003e86 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	9300      	str	r3, [sp, #0]
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2200      	movs	r2, #0
 8003e68:	2180      	movs	r1, #128	@ 0x80
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f7ff fef4 	bl	8003c58 <SPI_WaitFlagStateUntilTimeout>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d016      	beq.n	8003ea4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e7a:	f043 0220 	orr.w	r2, r3, #32
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e00f      	b.n	8003ea6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00a      	beq.n	8003ea2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e9c:	2b80      	cmp	r3, #128	@ 0x80
 8003e9e:	d0f2      	beq.n	8003e86 <SPI_EndRxTxTransaction+0x52>
 8003ea0:	e000      	b.n	8003ea4 <SPI_EndRxTxTransaction+0x70>
        break;
 8003ea2:	bf00      	nop
  }

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3718      	adds	r7, #24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000008 	.word	0x20000008
 8003eb4:	165e9f81 	.word	0x165e9f81

08003eb8 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e034      	b.n	8003f38 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d106      	bne.n	8003ee8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f7fc ff42 	bl	8000d6c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	3308      	adds	r3, #8
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	4610      	mov	r0, r2
 8003ef4:	f000 fca6 	bl	8004844 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6818      	ldr	r0, [r3, #0]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	461a      	mov	r2, r3
 8003f02:	68b9      	ldr	r1, [r7, #8]
 8003f04:	f000 fcf0 	bl	80048e8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6858      	ldr	r0, [r3, #4]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	f000 fd25 	bl	8004964 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	6892      	ldr	r2, [r2, #8]
 8003f22:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	6892      	ldr	r2, [r2, #8]
 8003f2e:	f041 0101 	orr.w	r1, r1, #1
 8003f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e041      	b.n	8003fd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fe f9ce 	bl	8002308 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4610      	mov	r0, r2
 8003f80:	f000 fa96 	bl	80044b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
	...

08003fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d001      	beq.n	8003ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e04e      	b.n	8004096 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68da      	ldr	r2, [r3, #12]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a23      	ldr	r2, [pc, #140]	@ (80040a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d022      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x80>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004022:	d01d      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x80>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a1f      	ldr	r2, [pc, #124]	@ (80040a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d018      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x80>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a1e      	ldr	r2, [pc, #120]	@ (80040ac <HAL_TIM_Base_Start_IT+0xcc>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d013      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x80>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a1c      	ldr	r2, [pc, #112]	@ (80040b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d00e      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x80>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a1b      	ldr	r2, [pc, #108]	@ (80040b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d009      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x80>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a19      	ldr	r2, [pc, #100]	@ (80040b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <HAL_TIM_Base_Start_IT+0x80>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a18      	ldr	r2, [pc, #96]	@ (80040bc <HAL_TIM_Base_Start_IT+0xdc>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d111      	bne.n	8004084 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 0307 	and.w	r3, r3, #7
 800406a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2b06      	cmp	r3, #6
 8004070:	d010      	beq.n	8004094 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f042 0201 	orr.w	r2, r2, #1
 8004080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004082:	e007      	b.n	8004094 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f042 0201 	orr.w	r2, r2, #1
 8004092:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3714      	adds	r7, #20
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	40010000 	.word	0x40010000
 80040a8:	40000400 	.word	0x40000400
 80040ac:	40000800 	.word	0x40000800
 80040b0:	40000c00 	.word	0x40000c00
 80040b4:	40010400 	.word	0x40010400
 80040b8:	40014000 	.word	0x40014000
 80040bc:	40001800 	.word	0x40001800

080040c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d122      	bne.n	800411c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d11b      	bne.n	800411c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f06f 0202 	mvn.w	r2, #2
 80040ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d003      	beq.n	800410a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f9b5 	bl	8004472 <HAL_TIM_IC_CaptureCallback>
 8004108:	e005      	b.n	8004116 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f9a7 	bl	800445e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f000 f9b8 	bl	8004486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f003 0304 	and.w	r3, r3, #4
 8004126:	2b04      	cmp	r3, #4
 8004128:	d122      	bne.n	8004170 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b04      	cmp	r3, #4
 8004136:	d11b      	bne.n	8004170 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0204 	mvn.w	r2, #4
 8004140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2202      	movs	r2, #2
 8004146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f98b 	bl	8004472 <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f97d 	bl	800445e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f98e 	bl	8004486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b08      	cmp	r3, #8
 800417c:	d122      	bne.n	80041c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f003 0308 	and.w	r3, r3, #8
 8004188:	2b08      	cmp	r3, #8
 800418a:	d11b      	bne.n	80041c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0208 	mvn.w	r2, #8
 8004194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2204      	movs	r2, #4
 800419a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f961 	bl	8004472 <HAL_TIM_IC_CaptureCallback>
 80041b0:	e005      	b.n	80041be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f953 	bl	800445e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f964 	bl	8004486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	f003 0310 	and.w	r3, r3, #16
 80041ce:	2b10      	cmp	r3, #16
 80041d0:	d122      	bne.n	8004218 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	f003 0310 	and.w	r3, r3, #16
 80041dc:	2b10      	cmp	r3, #16
 80041de:	d11b      	bne.n	8004218 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f06f 0210 	mvn.w	r2, #16
 80041e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2208      	movs	r2, #8
 80041ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	69db      	ldr	r3, [r3, #28]
 80041f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f937 	bl	8004472 <HAL_TIM_IC_CaptureCallback>
 8004204:	e005      	b.n	8004212 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f929 	bl	800445e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f93a 	bl	8004486 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b01      	cmp	r3, #1
 8004224:	d10e      	bne.n	8004244 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	2b01      	cmp	r3, #1
 8004232:	d107      	bne.n	8004244 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0201 	mvn.w	r2, #1
 800423c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f7fd fdba 	bl	8001db8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691b      	ldr	r3, [r3, #16]
 800424a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800424e:	2b80      	cmp	r3, #128	@ 0x80
 8004250:	d10e      	bne.n	8004270 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800425c:	2b80      	cmp	r3, #128	@ 0x80
 800425e:	d107      	bne.n	8004270 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 fae0 	bl	8004830 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800427a:	2b40      	cmp	r3, #64	@ 0x40
 800427c:	d10e      	bne.n	800429c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	d107      	bne.n	800429c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f8ff 	bl	800449a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f003 0320 	and.w	r3, r3, #32
 80042a6:	2b20      	cmp	r3, #32
 80042a8:	d10e      	bne.n	80042c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	f003 0320 	and.w	r3, r3, #32
 80042b4:	2b20      	cmp	r3, #32
 80042b6:	d107      	bne.n	80042c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f06f 0220 	mvn.w	r2, #32
 80042c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 faaa 	bl	800481c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042c8:	bf00      	nop
 80042ca:	3708      	adds	r7, #8
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042da:	2300      	movs	r3, #0
 80042dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_TIM_ConfigClockSource+0x1c>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e0b4      	b.n	8004456 <HAL_TIM_ConfigClockSource+0x186>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800430a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004312:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004324:	d03e      	beq.n	80043a4 <HAL_TIM_ConfigClockSource+0xd4>
 8004326:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800432a:	f200 8087 	bhi.w	800443c <HAL_TIM_ConfigClockSource+0x16c>
 800432e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004332:	f000 8086 	beq.w	8004442 <HAL_TIM_ConfigClockSource+0x172>
 8004336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800433a:	d87f      	bhi.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
 800433c:	2b70      	cmp	r3, #112	@ 0x70
 800433e:	d01a      	beq.n	8004376 <HAL_TIM_ConfigClockSource+0xa6>
 8004340:	2b70      	cmp	r3, #112	@ 0x70
 8004342:	d87b      	bhi.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
 8004344:	2b60      	cmp	r3, #96	@ 0x60
 8004346:	d050      	beq.n	80043ea <HAL_TIM_ConfigClockSource+0x11a>
 8004348:	2b60      	cmp	r3, #96	@ 0x60
 800434a:	d877      	bhi.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
 800434c:	2b50      	cmp	r3, #80	@ 0x50
 800434e:	d03c      	beq.n	80043ca <HAL_TIM_ConfigClockSource+0xfa>
 8004350:	2b50      	cmp	r3, #80	@ 0x50
 8004352:	d873      	bhi.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
 8004354:	2b40      	cmp	r3, #64	@ 0x40
 8004356:	d058      	beq.n	800440a <HAL_TIM_ConfigClockSource+0x13a>
 8004358:	2b40      	cmp	r3, #64	@ 0x40
 800435a:	d86f      	bhi.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
 800435c:	2b30      	cmp	r3, #48	@ 0x30
 800435e:	d064      	beq.n	800442a <HAL_TIM_ConfigClockSource+0x15a>
 8004360:	2b30      	cmp	r3, #48	@ 0x30
 8004362:	d86b      	bhi.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
 8004364:	2b20      	cmp	r3, #32
 8004366:	d060      	beq.n	800442a <HAL_TIM_ConfigClockSource+0x15a>
 8004368:	2b20      	cmp	r3, #32
 800436a:	d867      	bhi.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
 800436c:	2b00      	cmp	r3, #0
 800436e:	d05c      	beq.n	800442a <HAL_TIM_ConfigClockSource+0x15a>
 8004370:	2b10      	cmp	r3, #16
 8004372:	d05a      	beq.n	800442a <HAL_TIM_ConfigClockSource+0x15a>
 8004374:	e062      	b.n	800443c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6818      	ldr	r0, [r3, #0]
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	6899      	ldr	r1, [r3, #8]
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f000 f9ad 	bl	80046e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004398:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68ba      	ldr	r2, [r7, #8]
 80043a0:	609a      	str	r2, [r3, #8]
      break;
 80043a2:	e04f      	b.n	8004444 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6818      	ldr	r0, [r3, #0]
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	6899      	ldr	r1, [r3, #8]
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	685a      	ldr	r2, [r3, #4]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f000 f996 	bl	80046e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043c6:	609a      	str	r2, [r3, #8]
      break;
 80043c8:	e03c      	b.n	8004444 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6818      	ldr	r0, [r3, #0]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	6859      	ldr	r1, [r3, #4]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	461a      	mov	r2, r3
 80043d8:	f000 f90a 	bl	80045f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2150      	movs	r1, #80	@ 0x50
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 f963 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 80043e8:	e02c      	b.n	8004444 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6818      	ldr	r0, [r3, #0]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	6859      	ldr	r1, [r3, #4]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	461a      	mov	r2, r3
 80043f8:	f000 f929 	bl	800464e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2160      	movs	r1, #96	@ 0x60
 8004402:	4618      	mov	r0, r3
 8004404:	f000 f953 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 8004408:	e01c      	b.n	8004444 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	6859      	ldr	r1, [r3, #4]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	461a      	mov	r2, r3
 8004418:	f000 f8ea 	bl	80045f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2140      	movs	r1, #64	@ 0x40
 8004422:	4618      	mov	r0, r3
 8004424:	f000 f943 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 8004428:	e00c      	b.n	8004444 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4619      	mov	r1, r3
 8004434:	4610      	mov	r0, r2
 8004436:	f000 f93a 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 800443a:	e003      	b.n	8004444 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	73fb      	strb	r3, [r7, #15]
      break;
 8004440:	e000      	b.n	8004444 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004442:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004454:	7bfb      	ldrb	r3, [r7, #15]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr

08004472 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004472:	b480      	push	{r7}
 8004474:	b083      	sub	sp, #12
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800447a:	bf00      	nop
 800447c:	370c      	adds	r7, #12
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004486:	b480      	push	{r7}
 8004488:	b083      	sub	sp, #12
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800448e:	bf00      	nop
 8004490:	370c      	adds	r7, #12
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr

0800449a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800449a:	b480      	push	{r7}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
	...

080044b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a40      	ldr	r2, [pc, #256]	@ (80045c4 <TIM_Base_SetConfig+0x114>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d013      	beq.n	80044f0 <TIM_Base_SetConfig+0x40>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ce:	d00f      	beq.n	80044f0 <TIM_Base_SetConfig+0x40>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a3d      	ldr	r2, [pc, #244]	@ (80045c8 <TIM_Base_SetConfig+0x118>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d00b      	beq.n	80044f0 <TIM_Base_SetConfig+0x40>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a3c      	ldr	r2, [pc, #240]	@ (80045cc <TIM_Base_SetConfig+0x11c>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d007      	beq.n	80044f0 <TIM_Base_SetConfig+0x40>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a3b      	ldr	r2, [pc, #236]	@ (80045d0 <TIM_Base_SetConfig+0x120>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d003      	beq.n	80044f0 <TIM_Base_SetConfig+0x40>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a3a      	ldr	r2, [pc, #232]	@ (80045d4 <TIM_Base_SetConfig+0x124>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d108      	bne.n	8004502 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	4313      	orrs	r3, r2
 8004500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a2f      	ldr	r2, [pc, #188]	@ (80045c4 <TIM_Base_SetConfig+0x114>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d02b      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004510:	d027      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a2c      	ldr	r2, [pc, #176]	@ (80045c8 <TIM_Base_SetConfig+0x118>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d023      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a2b      	ldr	r2, [pc, #172]	@ (80045cc <TIM_Base_SetConfig+0x11c>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d01f      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4a2a      	ldr	r2, [pc, #168]	@ (80045d0 <TIM_Base_SetConfig+0x120>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d01b      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4a29      	ldr	r2, [pc, #164]	@ (80045d4 <TIM_Base_SetConfig+0x124>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d017      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4a28      	ldr	r2, [pc, #160]	@ (80045d8 <TIM_Base_SetConfig+0x128>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d013      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a27      	ldr	r2, [pc, #156]	@ (80045dc <TIM_Base_SetConfig+0x12c>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d00f      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a26      	ldr	r2, [pc, #152]	@ (80045e0 <TIM_Base_SetConfig+0x130>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00b      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a25      	ldr	r2, [pc, #148]	@ (80045e4 <TIM_Base_SetConfig+0x134>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d007      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a24      	ldr	r2, [pc, #144]	@ (80045e8 <TIM_Base_SetConfig+0x138>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d003      	beq.n	8004562 <TIM_Base_SetConfig+0xb2>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a23      	ldr	r2, [pc, #140]	@ (80045ec <TIM_Base_SetConfig+0x13c>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d108      	bne.n	8004574 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	4313      	orrs	r3, r2
 8004572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	4313      	orrs	r3, r2
 8004580:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a0a      	ldr	r2, [pc, #40]	@ (80045c4 <TIM_Base_SetConfig+0x114>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d003      	beq.n	80045a8 <TIM_Base_SetConfig+0xf8>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a0c      	ldr	r2, [pc, #48]	@ (80045d4 <TIM_Base_SetConfig+0x124>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d103      	bne.n	80045b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	691a      	ldr	r2, [r3, #16]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	615a      	str	r2, [r3, #20]
}
 80045b6:	bf00      	nop
 80045b8:	3714      	adds	r7, #20
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	40010000 	.word	0x40010000
 80045c8:	40000400 	.word	0x40000400
 80045cc:	40000800 	.word	0x40000800
 80045d0:	40000c00 	.word	0x40000c00
 80045d4:	40010400 	.word	0x40010400
 80045d8:	40014000 	.word	0x40014000
 80045dc:	40014400 	.word	0x40014400
 80045e0:	40014800 	.word	0x40014800
 80045e4:	40001800 	.word	0x40001800
 80045e8:	40001c00 	.word	0x40001c00
 80045ec:	40002000 	.word	0x40002000

080045f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	f023 0201 	bic.w	r2, r3, #1
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800461a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	011b      	lsls	r3, r3, #4
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	4313      	orrs	r3, r2
 8004624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	f023 030a 	bic.w	r3, r3, #10
 800462c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	4313      	orrs	r3, r2
 8004634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	621a      	str	r2, [r3, #32]
}
 8004642:	bf00      	nop
 8004644:	371c      	adds	r7, #28
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr

0800464e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800464e:	b480      	push	{r7}
 8004650:	b087      	sub	sp, #28
 8004652:	af00      	add	r7, sp, #0
 8004654:	60f8      	str	r0, [r7, #12]
 8004656:	60b9      	str	r1, [r7, #8]
 8004658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	f023 0210 	bic.w	r2, r3, #16
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	699b      	ldr	r3, [r3, #24]
 800466a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6a1b      	ldr	r3, [r3, #32]
 8004670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004678:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	031b      	lsls	r3, r3, #12
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800468a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	4313      	orrs	r3, r2
 8004694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	621a      	str	r2, [r3, #32]
}
 80046a2:	bf00      	nop
 80046a4:	371c      	adds	r7, #28
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b085      	sub	sp, #20
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	f043 0307 	orr.w	r3, r3, #7
 80046d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	609a      	str	r2, [r3, #8]
}
 80046d8:	bf00      	nop
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b087      	sub	sp, #28
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	021a      	lsls	r2, r3, #8
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	431a      	orrs	r2, r3
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	4313      	orrs	r3, r2
 800470c:	697a      	ldr	r2, [r7, #20]
 800470e:	4313      	orrs	r3, r2
 8004710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	609a      	str	r2, [r3, #8]
}
 8004718:	bf00      	nop
 800471a:	371c      	adds	r7, #28
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004738:	2302      	movs	r3, #2
 800473a:	e05a      	b.n	80047f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004762:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	4313      	orrs	r3, r2
 800476c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a21      	ldr	r2, [pc, #132]	@ (8004800 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d022      	beq.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004788:	d01d      	beq.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a1d      	ldr	r2, [pc, #116]	@ (8004804 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d018      	beq.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a1b      	ldr	r2, [pc, #108]	@ (8004808 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d013      	beq.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a1a      	ldr	r2, [pc, #104]	@ (800480c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d00e      	beq.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a18      	ldr	r2, [pc, #96]	@ (8004810 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d009      	beq.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a17      	ldr	r2, [pc, #92]	@ (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d004      	beq.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a15      	ldr	r2, [pc, #84]	@ (8004818 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d10c      	bne.n	80047e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3714      	adds	r7, #20
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40010000 	.word	0x40010000
 8004804:	40000400 	.word	0x40000400
 8004808:	40000800 	.word	0x40000800
 800480c:	40000c00 	.word	0x40000c00
 8004810:	40010400 	.word	0x40010400
 8004814:	40014000 	.word	0x40014000
 8004818:	40001800 	.word	0x40001800

0800481c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800484e:	2300      	movs	r3, #0
 8004850:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800485c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	4b20      	ldr	r3, [pc, #128]	@ (80048e4 <FSMC_NORSRAM_Init+0xa0>)
 8004862:	4013      	ands	r3, r2
 8004864:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800486e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004874:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800487a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004880:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8004886:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800488c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004892:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8004898:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 800489e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 80048a4:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 80048aa:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 80048b0:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	2b08      	cmp	r3, #8
 80048be:	d103      	bne.n	80048c8 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048c6:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68f9      	ldr	r1, [r7, #12]
 80048d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	fff00080 	.word	0xfff00080

080048e8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004902:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800490a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004916:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800491e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8004926:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	3b01      	subs	r3, #1
 800492e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004930:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	3b02      	subs	r3, #2
 8004938:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800493a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004940:	4313      	orrs	r3, r2
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	4313      	orrs	r3, r2
 8004946:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	1c5a      	adds	r2, r3, #1
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6979      	ldr	r1, [r7, #20]
 8004950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	371c      	adds	r7, #28
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
	...

08004964 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004964:	b480      	push	{r7}
 8004966:	b087      	sub	sp, #28
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
 8004970:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8004972:	2300      	movs	r3, #0
 8004974:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800497c:	d122      	bne.n	80049c4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004986:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	4b15      	ldr	r3, [pc, #84]	@ (80049e0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800498c:	4013      	ands	r3, r2
 800498e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800499a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80049a2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80049aa:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80049b0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6979      	ldr	r1, [r7, #20]
 80049be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80049c2:	e005      	b.n	80049d0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80049cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	371c      	adds	r7, #28
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	cff00000 	.word	0xcff00000

080049e4 <rand>:
 80049e4:	4b16      	ldr	r3, [pc, #88]	@ (8004a40 <rand+0x5c>)
 80049e6:	b510      	push	{r4, lr}
 80049e8:	681c      	ldr	r4, [r3, #0]
 80049ea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80049ec:	b9b3      	cbnz	r3, 8004a1c <rand+0x38>
 80049ee:	2018      	movs	r0, #24
 80049f0:	f000 fa42 	bl	8004e78 <malloc>
 80049f4:	4602      	mov	r2, r0
 80049f6:	6320      	str	r0, [r4, #48]	@ 0x30
 80049f8:	b920      	cbnz	r0, 8004a04 <rand+0x20>
 80049fa:	4b12      	ldr	r3, [pc, #72]	@ (8004a44 <rand+0x60>)
 80049fc:	4812      	ldr	r0, [pc, #72]	@ (8004a48 <rand+0x64>)
 80049fe:	2152      	movs	r1, #82	@ 0x52
 8004a00:	f000 f9d2 	bl	8004da8 <__assert_func>
 8004a04:	4911      	ldr	r1, [pc, #68]	@ (8004a4c <rand+0x68>)
 8004a06:	4b12      	ldr	r3, [pc, #72]	@ (8004a50 <rand+0x6c>)
 8004a08:	e9c0 1300 	strd	r1, r3, [r0]
 8004a0c:	4b11      	ldr	r3, [pc, #68]	@ (8004a54 <rand+0x70>)
 8004a0e:	6083      	str	r3, [r0, #8]
 8004a10:	230b      	movs	r3, #11
 8004a12:	8183      	strh	r3, [r0, #12]
 8004a14:	2100      	movs	r1, #0
 8004a16:	2001      	movs	r0, #1
 8004a18:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004a1c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004a1e:	480e      	ldr	r0, [pc, #56]	@ (8004a58 <rand+0x74>)
 8004a20:	690b      	ldr	r3, [r1, #16]
 8004a22:	694c      	ldr	r4, [r1, #20]
 8004a24:	4a0d      	ldr	r2, [pc, #52]	@ (8004a5c <rand+0x78>)
 8004a26:	4358      	muls	r0, r3
 8004a28:	fb02 0004 	mla	r0, r2, r4, r0
 8004a2c:	fba3 3202 	umull	r3, r2, r3, r2
 8004a30:	3301      	adds	r3, #1
 8004a32:	eb40 0002 	adc.w	r0, r0, r2
 8004a36:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004a3a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004a3e:	bd10      	pop	{r4, pc}
 8004a40:	20000020 	.word	0x20000020
 8004a44:	08008d50 	.word	0x08008d50
 8004a48:	08008d67 	.word	0x08008d67
 8004a4c:	abcd330e 	.word	0xabcd330e
 8004a50:	e66d1234 	.word	0xe66d1234
 8004a54:	0005deec 	.word	0x0005deec
 8004a58:	5851f42d 	.word	0x5851f42d
 8004a5c:	4c957f2d 	.word	0x4c957f2d

08004a60 <std>:
 8004a60:	2300      	movs	r3, #0
 8004a62:	b510      	push	{r4, lr}
 8004a64:	4604      	mov	r4, r0
 8004a66:	e9c0 3300 	strd	r3, r3, [r0]
 8004a6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a6e:	6083      	str	r3, [r0, #8]
 8004a70:	8181      	strh	r1, [r0, #12]
 8004a72:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a74:	81c2      	strh	r2, [r0, #14]
 8004a76:	6183      	str	r3, [r0, #24]
 8004a78:	4619      	mov	r1, r3
 8004a7a:	2208      	movs	r2, #8
 8004a7c:	305c      	adds	r0, #92	@ 0x5c
 8004a7e:	f000 f916 	bl	8004cae <memset>
 8004a82:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab8 <std+0x58>)
 8004a84:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a86:	4b0d      	ldr	r3, [pc, #52]	@ (8004abc <std+0x5c>)
 8004a88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <std+0x60>)
 8004a8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac4 <std+0x64>)
 8004a90:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac8 <std+0x68>)
 8004a94:	6224      	str	r4, [r4, #32]
 8004a96:	429c      	cmp	r4, r3
 8004a98:	d006      	beq.n	8004aa8 <std+0x48>
 8004a9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a9e:	4294      	cmp	r4, r2
 8004aa0:	d002      	beq.n	8004aa8 <std+0x48>
 8004aa2:	33d0      	adds	r3, #208	@ 0xd0
 8004aa4:	429c      	cmp	r4, r3
 8004aa6:	d105      	bne.n	8004ab4 <std+0x54>
 8004aa8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ab0:	f000 b976 	b.w	8004da0 <__retarget_lock_init_recursive>
 8004ab4:	bd10      	pop	{r4, pc}
 8004ab6:	bf00      	nop
 8004ab8:	08004c29 	.word	0x08004c29
 8004abc:	08004c4b 	.word	0x08004c4b
 8004ac0:	08004c83 	.word	0x08004c83
 8004ac4:	08004ca7 	.word	0x08004ca7
 8004ac8:	20000238 	.word	0x20000238

08004acc <stdio_exit_handler>:
 8004acc:	4a02      	ldr	r2, [pc, #8]	@ (8004ad8 <stdio_exit_handler+0xc>)
 8004ace:	4903      	ldr	r1, [pc, #12]	@ (8004adc <stdio_exit_handler+0x10>)
 8004ad0:	4803      	ldr	r0, [pc, #12]	@ (8004ae0 <stdio_exit_handler+0x14>)
 8004ad2:	f000 b869 	b.w	8004ba8 <_fwalk_sglue>
 8004ad6:	bf00      	nop
 8004ad8:	20000014 	.word	0x20000014
 8004adc:	080056b5 	.word	0x080056b5
 8004ae0:	20000024 	.word	0x20000024

08004ae4 <cleanup_stdio>:
 8004ae4:	6841      	ldr	r1, [r0, #4]
 8004ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8004b18 <cleanup_stdio+0x34>)
 8004ae8:	4299      	cmp	r1, r3
 8004aea:	b510      	push	{r4, lr}
 8004aec:	4604      	mov	r4, r0
 8004aee:	d001      	beq.n	8004af4 <cleanup_stdio+0x10>
 8004af0:	f000 fde0 	bl	80056b4 <_fflush_r>
 8004af4:	68a1      	ldr	r1, [r4, #8]
 8004af6:	4b09      	ldr	r3, [pc, #36]	@ (8004b1c <cleanup_stdio+0x38>)
 8004af8:	4299      	cmp	r1, r3
 8004afa:	d002      	beq.n	8004b02 <cleanup_stdio+0x1e>
 8004afc:	4620      	mov	r0, r4
 8004afe:	f000 fdd9 	bl	80056b4 <_fflush_r>
 8004b02:	68e1      	ldr	r1, [r4, #12]
 8004b04:	4b06      	ldr	r3, [pc, #24]	@ (8004b20 <cleanup_stdio+0x3c>)
 8004b06:	4299      	cmp	r1, r3
 8004b08:	d004      	beq.n	8004b14 <cleanup_stdio+0x30>
 8004b0a:	4620      	mov	r0, r4
 8004b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b10:	f000 bdd0 	b.w	80056b4 <_fflush_r>
 8004b14:	bd10      	pop	{r4, pc}
 8004b16:	bf00      	nop
 8004b18:	20000238 	.word	0x20000238
 8004b1c:	200002a0 	.word	0x200002a0
 8004b20:	20000308 	.word	0x20000308

08004b24 <global_stdio_init.part.0>:
 8004b24:	b510      	push	{r4, lr}
 8004b26:	4b0b      	ldr	r3, [pc, #44]	@ (8004b54 <global_stdio_init.part.0+0x30>)
 8004b28:	4c0b      	ldr	r4, [pc, #44]	@ (8004b58 <global_stdio_init.part.0+0x34>)
 8004b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8004b5c <global_stdio_init.part.0+0x38>)
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	4620      	mov	r0, r4
 8004b30:	2200      	movs	r2, #0
 8004b32:	2104      	movs	r1, #4
 8004b34:	f7ff ff94 	bl	8004a60 <std>
 8004b38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	2109      	movs	r1, #9
 8004b40:	f7ff ff8e 	bl	8004a60 <std>
 8004b44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b48:	2202      	movs	r2, #2
 8004b4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b4e:	2112      	movs	r1, #18
 8004b50:	f7ff bf86 	b.w	8004a60 <std>
 8004b54:	20000370 	.word	0x20000370
 8004b58:	20000238 	.word	0x20000238
 8004b5c:	08004acd 	.word	0x08004acd

08004b60 <__sfp_lock_acquire>:
 8004b60:	4801      	ldr	r0, [pc, #4]	@ (8004b68 <__sfp_lock_acquire+0x8>)
 8004b62:	f000 b91e 	b.w	8004da2 <__retarget_lock_acquire_recursive>
 8004b66:	bf00      	nop
 8004b68:	20000379 	.word	0x20000379

08004b6c <__sfp_lock_release>:
 8004b6c:	4801      	ldr	r0, [pc, #4]	@ (8004b74 <__sfp_lock_release+0x8>)
 8004b6e:	f000 b919 	b.w	8004da4 <__retarget_lock_release_recursive>
 8004b72:	bf00      	nop
 8004b74:	20000379 	.word	0x20000379

08004b78 <__sinit>:
 8004b78:	b510      	push	{r4, lr}
 8004b7a:	4604      	mov	r4, r0
 8004b7c:	f7ff fff0 	bl	8004b60 <__sfp_lock_acquire>
 8004b80:	6a23      	ldr	r3, [r4, #32]
 8004b82:	b11b      	cbz	r3, 8004b8c <__sinit+0x14>
 8004b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b88:	f7ff bff0 	b.w	8004b6c <__sfp_lock_release>
 8004b8c:	4b04      	ldr	r3, [pc, #16]	@ (8004ba0 <__sinit+0x28>)
 8004b8e:	6223      	str	r3, [r4, #32]
 8004b90:	4b04      	ldr	r3, [pc, #16]	@ (8004ba4 <__sinit+0x2c>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1f5      	bne.n	8004b84 <__sinit+0xc>
 8004b98:	f7ff ffc4 	bl	8004b24 <global_stdio_init.part.0>
 8004b9c:	e7f2      	b.n	8004b84 <__sinit+0xc>
 8004b9e:	bf00      	nop
 8004ba0:	08004ae5 	.word	0x08004ae5
 8004ba4:	20000370 	.word	0x20000370

08004ba8 <_fwalk_sglue>:
 8004ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bac:	4607      	mov	r7, r0
 8004bae:	4688      	mov	r8, r1
 8004bb0:	4614      	mov	r4, r2
 8004bb2:	2600      	movs	r6, #0
 8004bb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bb8:	f1b9 0901 	subs.w	r9, r9, #1
 8004bbc:	d505      	bpl.n	8004bca <_fwalk_sglue+0x22>
 8004bbe:	6824      	ldr	r4, [r4, #0]
 8004bc0:	2c00      	cmp	r4, #0
 8004bc2:	d1f7      	bne.n	8004bb4 <_fwalk_sglue+0xc>
 8004bc4:	4630      	mov	r0, r6
 8004bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bca:	89ab      	ldrh	r3, [r5, #12]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d907      	bls.n	8004be0 <_fwalk_sglue+0x38>
 8004bd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	d003      	beq.n	8004be0 <_fwalk_sglue+0x38>
 8004bd8:	4629      	mov	r1, r5
 8004bda:	4638      	mov	r0, r7
 8004bdc:	47c0      	blx	r8
 8004bde:	4306      	orrs	r6, r0
 8004be0:	3568      	adds	r5, #104	@ 0x68
 8004be2:	e7e9      	b.n	8004bb8 <_fwalk_sglue+0x10>

08004be4 <siprintf>:
 8004be4:	b40e      	push	{r1, r2, r3}
 8004be6:	b510      	push	{r4, lr}
 8004be8:	b09d      	sub	sp, #116	@ 0x74
 8004bea:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004bec:	9002      	str	r0, [sp, #8]
 8004bee:	9006      	str	r0, [sp, #24]
 8004bf0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004bf4:	480a      	ldr	r0, [pc, #40]	@ (8004c20 <siprintf+0x3c>)
 8004bf6:	9107      	str	r1, [sp, #28]
 8004bf8:	9104      	str	r1, [sp, #16]
 8004bfa:	490a      	ldr	r1, [pc, #40]	@ (8004c24 <siprintf+0x40>)
 8004bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c00:	9105      	str	r1, [sp, #20]
 8004c02:	2400      	movs	r4, #0
 8004c04:	a902      	add	r1, sp, #8
 8004c06:	6800      	ldr	r0, [r0, #0]
 8004c08:	9301      	str	r3, [sp, #4]
 8004c0a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004c0c:	f000 fa46 	bl	800509c <_svfiprintf_r>
 8004c10:	9b02      	ldr	r3, [sp, #8]
 8004c12:	701c      	strb	r4, [r3, #0]
 8004c14:	b01d      	add	sp, #116	@ 0x74
 8004c16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c1a:	b003      	add	sp, #12
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	20000020 	.word	0x20000020
 8004c24:	ffff0208 	.word	0xffff0208

08004c28 <__sread>:
 8004c28:	b510      	push	{r4, lr}
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c30:	f000 f868 	bl	8004d04 <_read_r>
 8004c34:	2800      	cmp	r0, #0
 8004c36:	bfab      	itete	ge
 8004c38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8004c3c:	181b      	addge	r3, r3, r0
 8004c3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c42:	bfac      	ite	ge
 8004c44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c46:	81a3      	strhlt	r3, [r4, #12]
 8004c48:	bd10      	pop	{r4, pc}

08004c4a <__swrite>:
 8004c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c4e:	461f      	mov	r7, r3
 8004c50:	898b      	ldrh	r3, [r1, #12]
 8004c52:	05db      	lsls	r3, r3, #23
 8004c54:	4605      	mov	r5, r0
 8004c56:	460c      	mov	r4, r1
 8004c58:	4616      	mov	r6, r2
 8004c5a:	d505      	bpl.n	8004c68 <__swrite+0x1e>
 8004c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c60:	2302      	movs	r3, #2
 8004c62:	2200      	movs	r2, #0
 8004c64:	f000 f83c 	bl	8004ce0 <_lseek_r>
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c72:	81a3      	strh	r3, [r4, #12]
 8004c74:	4632      	mov	r2, r6
 8004c76:	463b      	mov	r3, r7
 8004c78:	4628      	mov	r0, r5
 8004c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7e:	f000 b853 	b.w	8004d28 <_write_r>

08004c82 <__sseek>:
 8004c82:	b510      	push	{r4, lr}
 8004c84:	460c      	mov	r4, r1
 8004c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c8a:	f000 f829 	bl	8004ce0 <_lseek_r>
 8004c8e:	1c43      	adds	r3, r0, #1
 8004c90:	89a3      	ldrh	r3, [r4, #12]
 8004c92:	bf15      	itete	ne
 8004c94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c9e:	81a3      	strheq	r3, [r4, #12]
 8004ca0:	bf18      	it	ne
 8004ca2:	81a3      	strhne	r3, [r4, #12]
 8004ca4:	bd10      	pop	{r4, pc}

08004ca6 <__sclose>:
 8004ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004caa:	f000 b809 	b.w	8004cc0 <_close_r>

08004cae <memset>:
 8004cae:	4402      	add	r2, r0
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d100      	bne.n	8004cb8 <memset+0xa>
 8004cb6:	4770      	bx	lr
 8004cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8004cbc:	e7f9      	b.n	8004cb2 <memset+0x4>
	...

08004cc0 <_close_r>:
 8004cc0:	b538      	push	{r3, r4, r5, lr}
 8004cc2:	4d06      	ldr	r5, [pc, #24]	@ (8004cdc <_close_r+0x1c>)
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	4604      	mov	r4, r0
 8004cc8:	4608      	mov	r0, r1
 8004cca:	602b      	str	r3, [r5, #0]
 8004ccc:	f7fd fa06 	bl	80020dc <_close>
 8004cd0:	1c43      	adds	r3, r0, #1
 8004cd2:	d102      	bne.n	8004cda <_close_r+0x1a>
 8004cd4:	682b      	ldr	r3, [r5, #0]
 8004cd6:	b103      	cbz	r3, 8004cda <_close_r+0x1a>
 8004cd8:	6023      	str	r3, [r4, #0]
 8004cda:	bd38      	pop	{r3, r4, r5, pc}
 8004cdc:	20000374 	.word	0x20000374

08004ce0 <_lseek_r>:
 8004ce0:	b538      	push	{r3, r4, r5, lr}
 8004ce2:	4d07      	ldr	r5, [pc, #28]	@ (8004d00 <_lseek_r+0x20>)
 8004ce4:	4604      	mov	r4, r0
 8004ce6:	4608      	mov	r0, r1
 8004ce8:	4611      	mov	r1, r2
 8004cea:	2200      	movs	r2, #0
 8004cec:	602a      	str	r2, [r5, #0]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f7fd fa1b 	bl	800212a <_lseek>
 8004cf4:	1c43      	adds	r3, r0, #1
 8004cf6:	d102      	bne.n	8004cfe <_lseek_r+0x1e>
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	b103      	cbz	r3, 8004cfe <_lseek_r+0x1e>
 8004cfc:	6023      	str	r3, [r4, #0]
 8004cfe:	bd38      	pop	{r3, r4, r5, pc}
 8004d00:	20000374 	.word	0x20000374

08004d04 <_read_r>:
 8004d04:	b538      	push	{r3, r4, r5, lr}
 8004d06:	4d07      	ldr	r5, [pc, #28]	@ (8004d24 <_read_r+0x20>)
 8004d08:	4604      	mov	r4, r0
 8004d0a:	4608      	mov	r0, r1
 8004d0c:	4611      	mov	r1, r2
 8004d0e:	2200      	movs	r2, #0
 8004d10:	602a      	str	r2, [r5, #0]
 8004d12:	461a      	mov	r2, r3
 8004d14:	f7fd f9a9 	bl	800206a <_read>
 8004d18:	1c43      	adds	r3, r0, #1
 8004d1a:	d102      	bne.n	8004d22 <_read_r+0x1e>
 8004d1c:	682b      	ldr	r3, [r5, #0]
 8004d1e:	b103      	cbz	r3, 8004d22 <_read_r+0x1e>
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	bd38      	pop	{r3, r4, r5, pc}
 8004d24:	20000374 	.word	0x20000374

08004d28 <_write_r>:
 8004d28:	b538      	push	{r3, r4, r5, lr}
 8004d2a:	4d07      	ldr	r5, [pc, #28]	@ (8004d48 <_write_r+0x20>)
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	4608      	mov	r0, r1
 8004d30:	4611      	mov	r1, r2
 8004d32:	2200      	movs	r2, #0
 8004d34:	602a      	str	r2, [r5, #0]
 8004d36:	461a      	mov	r2, r3
 8004d38:	f7fd f9b4 	bl	80020a4 <_write>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_write_r+0x1e>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_write_r+0x1e>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	20000374 	.word	0x20000374

08004d4c <__errno>:
 8004d4c:	4b01      	ldr	r3, [pc, #4]	@ (8004d54 <__errno+0x8>)
 8004d4e:	6818      	ldr	r0, [r3, #0]
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	20000020 	.word	0x20000020

08004d58 <__libc_init_array>:
 8004d58:	b570      	push	{r4, r5, r6, lr}
 8004d5a:	4d0d      	ldr	r5, [pc, #52]	@ (8004d90 <__libc_init_array+0x38>)
 8004d5c:	4c0d      	ldr	r4, [pc, #52]	@ (8004d94 <__libc_init_array+0x3c>)
 8004d5e:	1b64      	subs	r4, r4, r5
 8004d60:	10a4      	asrs	r4, r4, #2
 8004d62:	2600      	movs	r6, #0
 8004d64:	42a6      	cmp	r6, r4
 8004d66:	d109      	bne.n	8004d7c <__libc_init_array+0x24>
 8004d68:	4d0b      	ldr	r5, [pc, #44]	@ (8004d98 <__libc_init_array+0x40>)
 8004d6a:	4c0c      	ldr	r4, [pc, #48]	@ (8004d9c <__libc_init_array+0x44>)
 8004d6c:	f000 ffee 	bl	8005d4c <_init>
 8004d70:	1b64      	subs	r4, r4, r5
 8004d72:	10a4      	asrs	r4, r4, #2
 8004d74:	2600      	movs	r6, #0
 8004d76:	42a6      	cmp	r6, r4
 8004d78:	d105      	bne.n	8004d86 <__libc_init_array+0x2e>
 8004d7a:	bd70      	pop	{r4, r5, r6, pc}
 8004d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d80:	4798      	blx	r3
 8004d82:	3601      	adds	r6, #1
 8004d84:	e7ee      	b.n	8004d64 <__libc_init_array+0xc>
 8004d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d8a:	4798      	blx	r3
 8004d8c:	3601      	adds	r6, #1
 8004d8e:	e7f2      	b.n	8004d76 <__libc_init_array+0x1e>
 8004d90:	08008e38 	.word	0x08008e38
 8004d94:	08008e38 	.word	0x08008e38
 8004d98:	08008e38 	.word	0x08008e38
 8004d9c:	08008e3c 	.word	0x08008e3c

08004da0 <__retarget_lock_init_recursive>:
 8004da0:	4770      	bx	lr

08004da2 <__retarget_lock_acquire_recursive>:
 8004da2:	4770      	bx	lr

08004da4 <__retarget_lock_release_recursive>:
 8004da4:	4770      	bx	lr
	...

08004da8 <__assert_func>:
 8004da8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004daa:	4614      	mov	r4, r2
 8004dac:	461a      	mov	r2, r3
 8004dae:	4b09      	ldr	r3, [pc, #36]	@ (8004dd4 <__assert_func+0x2c>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4605      	mov	r5, r0
 8004db4:	68d8      	ldr	r0, [r3, #12]
 8004db6:	b14c      	cbz	r4, 8004dcc <__assert_func+0x24>
 8004db8:	4b07      	ldr	r3, [pc, #28]	@ (8004dd8 <__assert_func+0x30>)
 8004dba:	9100      	str	r1, [sp, #0]
 8004dbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004dc0:	4906      	ldr	r1, [pc, #24]	@ (8004ddc <__assert_func+0x34>)
 8004dc2:	462b      	mov	r3, r5
 8004dc4:	f000 fc9e 	bl	8005704 <fiprintf>
 8004dc8:	f000 fce6 	bl	8005798 <abort>
 8004dcc:	4b04      	ldr	r3, [pc, #16]	@ (8004de0 <__assert_func+0x38>)
 8004dce:	461c      	mov	r4, r3
 8004dd0:	e7f3      	b.n	8004dba <__assert_func+0x12>
 8004dd2:	bf00      	nop
 8004dd4:	20000020 	.word	0x20000020
 8004dd8:	08008dbf 	.word	0x08008dbf
 8004ddc:	08008dcc 	.word	0x08008dcc
 8004de0:	08008dfa 	.word	0x08008dfa

08004de4 <_free_r>:
 8004de4:	b538      	push	{r3, r4, r5, lr}
 8004de6:	4605      	mov	r5, r0
 8004de8:	2900      	cmp	r1, #0
 8004dea:	d041      	beq.n	8004e70 <_free_r+0x8c>
 8004dec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004df0:	1f0c      	subs	r4, r1, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	bfb8      	it	lt
 8004df6:	18e4      	addlt	r4, r4, r3
 8004df8:	f000 f8e8 	bl	8004fcc <__malloc_lock>
 8004dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8004e74 <_free_r+0x90>)
 8004dfe:	6813      	ldr	r3, [r2, #0]
 8004e00:	b933      	cbnz	r3, 8004e10 <_free_r+0x2c>
 8004e02:	6063      	str	r3, [r4, #4]
 8004e04:	6014      	str	r4, [r2, #0]
 8004e06:	4628      	mov	r0, r5
 8004e08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e0c:	f000 b8e4 	b.w	8004fd8 <__malloc_unlock>
 8004e10:	42a3      	cmp	r3, r4
 8004e12:	d908      	bls.n	8004e26 <_free_r+0x42>
 8004e14:	6820      	ldr	r0, [r4, #0]
 8004e16:	1821      	adds	r1, r4, r0
 8004e18:	428b      	cmp	r3, r1
 8004e1a:	bf01      	itttt	eq
 8004e1c:	6819      	ldreq	r1, [r3, #0]
 8004e1e:	685b      	ldreq	r3, [r3, #4]
 8004e20:	1809      	addeq	r1, r1, r0
 8004e22:	6021      	streq	r1, [r4, #0]
 8004e24:	e7ed      	b.n	8004e02 <_free_r+0x1e>
 8004e26:	461a      	mov	r2, r3
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	b10b      	cbz	r3, 8004e30 <_free_r+0x4c>
 8004e2c:	42a3      	cmp	r3, r4
 8004e2e:	d9fa      	bls.n	8004e26 <_free_r+0x42>
 8004e30:	6811      	ldr	r1, [r2, #0]
 8004e32:	1850      	adds	r0, r2, r1
 8004e34:	42a0      	cmp	r0, r4
 8004e36:	d10b      	bne.n	8004e50 <_free_r+0x6c>
 8004e38:	6820      	ldr	r0, [r4, #0]
 8004e3a:	4401      	add	r1, r0
 8004e3c:	1850      	adds	r0, r2, r1
 8004e3e:	4283      	cmp	r3, r0
 8004e40:	6011      	str	r1, [r2, #0]
 8004e42:	d1e0      	bne.n	8004e06 <_free_r+0x22>
 8004e44:	6818      	ldr	r0, [r3, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	6053      	str	r3, [r2, #4]
 8004e4a:	4408      	add	r0, r1
 8004e4c:	6010      	str	r0, [r2, #0]
 8004e4e:	e7da      	b.n	8004e06 <_free_r+0x22>
 8004e50:	d902      	bls.n	8004e58 <_free_r+0x74>
 8004e52:	230c      	movs	r3, #12
 8004e54:	602b      	str	r3, [r5, #0]
 8004e56:	e7d6      	b.n	8004e06 <_free_r+0x22>
 8004e58:	6820      	ldr	r0, [r4, #0]
 8004e5a:	1821      	adds	r1, r4, r0
 8004e5c:	428b      	cmp	r3, r1
 8004e5e:	bf04      	itt	eq
 8004e60:	6819      	ldreq	r1, [r3, #0]
 8004e62:	685b      	ldreq	r3, [r3, #4]
 8004e64:	6063      	str	r3, [r4, #4]
 8004e66:	bf04      	itt	eq
 8004e68:	1809      	addeq	r1, r1, r0
 8004e6a:	6021      	streq	r1, [r4, #0]
 8004e6c:	6054      	str	r4, [r2, #4]
 8004e6e:	e7ca      	b.n	8004e06 <_free_r+0x22>
 8004e70:	bd38      	pop	{r3, r4, r5, pc}
 8004e72:	bf00      	nop
 8004e74:	20000380 	.word	0x20000380

08004e78 <malloc>:
 8004e78:	4b02      	ldr	r3, [pc, #8]	@ (8004e84 <malloc+0xc>)
 8004e7a:	4601      	mov	r1, r0
 8004e7c:	6818      	ldr	r0, [r3, #0]
 8004e7e:	f000 b825 	b.w	8004ecc <_malloc_r>
 8004e82:	bf00      	nop
 8004e84:	20000020 	.word	0x20000020

08004e88 <sbrk_aligned>:
 8004e88:	b570      	push	{r4, r5, r6, lr}
 8004e8a:	4e0f      	ldr	r6, [pc, #60]	@ (8004ec8 <sbrk_aligned+0x40>)
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	6831      	ldr	r1, [r6, #0]
 8004e90:	4605      	mov	r5, r0
 8004e92:	b911      	cbnz	r1, 8004e9a <sbrk_aligned+0x12>
 8004e94:	f000 fc62 	bl	800575c <_sbrk_r>
 8004e98:	6030      	str	r0, [r6, #0]
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	4628      	mov	r0, r5
 8004e9e:	f000 fc5d 	bl	800575c <_sbrk_r>
 8004ea2:	1c43      	adds	r3, r0, #1
 8004ea4:	d103      	bne.n	8004eae <sbrk_aligned+0x26>
 8004ea6:	f04f 34ff 	mov.w	r4, #4294967295
 8004eaa:	4620      	mov	r0, r4
 8004eac:	bd70      	pop	{r4, r5, r6, pc}
 8004eae:	1cc4      	adds	r4, r0, #3
 8004eb0:	f024 0403 	bic.w	r4, r4, #3
 8004eb4:	42a0      	cmp	r0, r4
 8004eb6:	d0f8      	beq.n	8004eaa <sbrk_aligned+0x22>
 8004eb8:	1a21      	subs	r1, r4, r0
 8004eba:	4628      	mov	r0, r5
 8004ebc:	f000 fc4e 	bl	800575c <_sbrk_r>
 8004ec0:	3001      	adds	r0, #1
 8004ec2:	d1f2      	bne.n	8004eaa <sbrk_aligned+0x22>
 8004ec4:	e7ef      	b.n	8004ea6 <sbrk_aligned+0x1e>
 8004ec6:	bf00      	nop
 8004ec8:	2000037c 	.word	0x2000037c

08004ecc <_malloc_r>:
 8004ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ed0:	1ccd      	adds	r5, r1, #3
 8004ed2:	f025 0503 	bic.w	r5, r5, #3
 8004ed6:	3508      	adds	r5, #8
 8004ed8:	2d0c      	cmp	r5, #12
 8004eda:	bf38      	it	cc
 8004edc:	250c      	movcc	r5, #12
 8004ede:	2d00      	cmp	r5, #0
 8004ee0:	4606      	mov	r6, r0
 8004ee2:	db01      	blt.n	8004ee8 <_malloc_r+0x1c>
 8004ee4:	42a9      	cmp	r1, r5
 8004ee6:	d904      	bls.n	8004ef2 <_malloc_r+0x26>
 8004ee8:	230c      	movs	r3, #12
 8004eea:	6033      	str	r3, [r6, #0]
 8004eec:	2000      	movs	r0, #0
 8004eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ef2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fc8 <_malloc_r+0xfc>
 8004ef6:	f000 f869 	bl	8004fcc <__malloc_lock>
 8004efa:	f8d8 3000 	ldr.w	r3, [r8]
 8004efe:	461c      	mov	r4, r3
 8004f00:	bb44      	cbnz	r4, 8004f54 <_malloc_r+0x88>
 8004f02:	4629      	mov	r1, r5
 8004f04:	4630      	mov	r0, r6
 8004f06:	f7ff ffbf 	bl	8004e88 <sbrk_aligned>
 8004f0a:	1c43      	adds	r3, r0, #1
 8004f0c:	4604      	mov	r4, r0
 8004f0e:	d158      	bne.n	8004fc2 <_malloc_r+0xf6>
 8004f10:	f8d8 4000 	ldr.w	r4, [r8]
 8004f14:	4627      	mov	r7, r4
 8004f16:	2f00      	cmp	r7, #0
 8004f18:	d143      	bne.n	8004fa2 <_malloc_r+0xd6>
 8004f1a:	2c00      	cmp	r4, #0
 8004f1c:	d04b      	beq.n	8004fb6 <_malloc_r+0xea>
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	4639      	mov	r1, r7
 8004f22:	4630      	mov	r0, r6
 8004f24:	eb04 0903 	add.w	r9, r4, r3
 8004f28:	f000 fc18 	bl	800575c <_sbrk_r>
 8004f2c:	4581      	cmp	r9, r0
 8004f2e:	d142      	bne.n	8004fb6 <_malloc_r+0xea>
 8004f30:	6821      	ldr	r1, [r4, #0]
 8004f32:	1a6d      	subs	r5, r5, r1
 8004f34:	4629      	mov	r1, r5
 8004f36:	4630      	mov	r0, r6
 8004f38:	f7ff ffa6 	bl	8004e88 <sbrk_aligned>
 8004f3c:	3001      	adds	r0, #1
 8004f3e:	d03a      	beq.n	8004fb6 <_malloc_r+0xea>
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	442b      	add	r3, r5
 8004f44:	6023      	str	r3, [r4, #0]
 8004f46:	f8d8 3000 	ldr.w	r3, [r8]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	bb62      	cbnz	r2, 8004fa8 <_malloc_r+0xdc>
 8004f4e:	f8c8 7000 	str.w	r7, [r8]
 8004f52:	e00f      	b.n	8004f74 <_malloc_r+0xa8>
 8004f54:	6822      	ldr	r2, [r4, #0]
 8004f56:	1b52      	subs	r2, r2, r5
 8004f58:	d420      	bmi.n	8004f9c <_malloc_r+0xd0>
 8004f5a:	2a0b      	cmp	r2, #11
 8004f5c:	d917      	bls.n	8004f8e <_malloc_r+0xc2>
 8004f5e:	1961      	adds	r1, r4, r5
 8004f60:	42a3      	cmp	r3, r4
 8004f62:	6025      	str	r5, [r4, #0]
 8004f64:	bf18      	it	ne
 8004f66:	6059      	strne	r1, [r3, #4]
 8004f68:	6863      	ldr	r3, [r4, #4]
 8004f6a:	bf08      	it	eq
 8004f6c:	f8c8 1000 	streq.w	r1, [r8]
 8004f70:	5162      	str	r2, [r4, r5]
 8004f72:	604b      	str	r3, [r1, #4]
 8004f74:	4630      	mov	r0, r6
 8004f76:	f000 f82f 	bl	8004fd8 <__malloc_unlock>
 8004f7a:	f104 000b 	add.w	r0, r4, #11
 8004f7e:	1d23      	adds	r3, r4, #4
 8004f80:	f020 0007 	bic.w	r0, r0, #7
 8004f84:	1ac2      	subs	r2, r0, r3
 8004f86:	bf1c      	itt	ne
 8004f88:	1a1b      	subne	r3, r3, r0
 8004f8a:	50a3      	strne	r3, [r4, r2]
 8004f8c:	e7af      	b.n	8004eee <_malloc_r+0x22>
 8004f8e:	6862      	ldr	r2, [r4, #4]
 8004f90:	42a3      	cmp	r3, r4
 8004f92:	bf0c      	ite	eq
 8004f94:	f8c8 2000 	streq.w	r2, [r8]
 8004f98:	605a      	strne	r2, [r3, #4]
 8004f9a:	e7eb      	b.n	8004f74 <_malloc_r+0xa8>
 8004f9c:	4623      	mov	r3, r4
 8004f9e:	6864      	ldr	r4, [r4, #4]
 8004fa0:	e7ae      	b.n	8004f00 <_malloc_r+0x34>
 8004fa2:	463c      	mov	r4, r7
 8004fa4:	687f      	ldr	r7, [r7, #4]
 8004fa6:	e7b6      	b.n	8004f16 <_malloc_r+0x4a>
 8004fa8:	461a      	mov	r2, r3
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	42a3      	cmp	r3, r4
 8004fae:	d1fb      	bne.n	8004fa8 <_malloc_r+0xdc>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	6053      	str	r3, [r2, #4]
 8004fb4:	e7de      	b.n	8004f74 <_malloc_r+0xa8>
 8004fb6:	230c      	movs	r3, #12
 8004fb8:	6033      	str	r3, [r6, #0]
 8004fba:	4630      	mov	r0, r6
 8004fbc:	f000 f80c 	bl	8004fd8 <__malloc_unlock>
 8004fc0:	e794      	b.n	8004eec <_malloc_r+0x20>
 8004fc2:	6005      	str	r5, [r0, #0]
 8004fc4:	e7d6      	b.n	8004f74 <_malloc_r+0xa8>
 8004fc6:	bf00      	nop
 8004fc8:	20000380 	.word	0x20000380

08004fcc <__malloc_lock>:
 8004fcc:	4801      	ldr	r0, [pc, #4]	@ (8004fd4 <__malloc_lock+0x8>)
 8004fce:	f7ff bee8 	b.w	8004da2 <__retarget_lock_acquire_recursive>
 8004fd2:	bf00      	nop
 8004fd4:	20000378 	.word	0x20000378

08004fd8 <__malloc_unlock>:
 8004fd8:	4801      	ldr	r0, [pc, #4]	@ (8004fe0 <__malloc_unlock+0x8>)
 8004fda:	f7ff bee3 	b.w	8004da4 <__retarget_lock_release_recursive>
 8004fde:	bf00      	nop
 8004fe0:	20000378 	.word	0x20000378

08004fe4 <__ssputs_r>:
 8004fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe8:	688e      	ldr	r6, [r1, #8]
 8004fea:	461f      	mov	r7, r3
 8004fec:	42be      	cmp	r6, r7
 8004fee:	680b      	ldr	r3, [r1, #0]
 8004ff0:	4682      	mov	sl, r0
 8004ff2:	460c      	mov	r4, r1
 8004ff4:	4690      	mov	r8, r2
 8004ff6:	d82d      	bhi.n	8005054 <__ssputs_r+0x70>
 8004ff8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ffc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005000:	d026      	beq.n	8005050 <__ssputs_r+0x6c>
 8005002:	6965      	ldr	r5, [r4, #20]
 8005004:	6909      	ldr	r1, [r1, #16]
 8005006:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800500a:	eba3 0901 	sub.w	r9, r3, r1
 800500e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005012:	1c7b      	adds	r3, r7, #1
 8005014:	444b      	add	r3, r9
 8005016:	106d      	asrs	r5, r5, #1
 8005018:	429d      	cmp	r5, r3
 800501a:	bf38      	it	cc
 800501c:	461d      	movcc	r5, r3
 800501e:	0553      	lsls	r3, r2, #21
 8005020:	d527      	bpl.n	8005072 <__ssputs_r+0x8e>
 8005022:	4629      	mov	r1, r5
 8005024:	f7ff ff52 	bl	8004ecc <_malloc_r>
 8005028:	4606      	mov	r6, r0
 800502a:	b360      	cbz	r0, 8005086 <__ssputs_r+0xa2>
 800502c:	6921      	ldr	r1, [r4, #16]
 800502e:	464a      	mov	r2, r9
 8005030:	f000 fba4 	bl	800577c <memcpy>
 8005034:	89a3      	ldrh	r3, [r4, #12]
 8005036:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800503a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800503e:	81a3      	strh	r3, [r4, #12]
 8005040:	6126      	str	r6, [r4, #16]
 8005042:	6165      	str	r5, [r4, #20]
 8005044:	444e      	add	r6, r9
 8005046:	eba5 0509 	sub.w	r5, r5, r9
 800504a:	6026      	str	r6, [r4, #0]
 800504c:	60a5      	str	r5, [r4, #8]
 800504e:	463e      	mov	r6, r7
 8005050:	42be      	cmp	r6, r7
 8005052:	d900      	bls.n	8005056 <__ssputs_r+0x72>
 8005054:	463e      	mov	r6, r7
 8005056:	6820      	ldr	r0, [r4, #0]
 8005058:	4632      	mov	r2, r6
 800505a:	4641      	mov	r1, r8
 800505c:	f000 fb64 	bl	8005728 <memmove>
 8005060:	68a3      	ldr	r3, [r4, #8]
 8005062:	1b9b      	subs	r3, r3, r6
 8005064:	60a3      	str	r3, [r4, #8]
 8005066:	6823      	ldr	r3, [r4, #0]
 8005068:	4433      	add	r3, r6
 800506a:	6023      	str	r3, [r4, #0]
 800506c:	2000      	movs	r0, #0
 800506e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005072:	462a      	mov	r2, r5
 8005074:	f000 fb97 	bl	80057a6 <_realloc_r>
 8005078:	4606      	mov	r6, r0
 800507a:	2800      	cmp	r0, #0
 800507c:	d1e0      	bne.n	8005040 <__ssputs_r+0x5c>
 800507e:	6921      	ldr	r1, [r4, #16]
 8005080:	4650      	mov	r0, sl
 8005082:	f7ff feaf 	bl	8004de4 <_free_r>
 8005086:	230c      	movs	r3, #12
 8005088:	f8ca 3000 	str.w	r3, [sl]
 800508c:	89a3      	ldrh	r3, [r4, #12]
 800508e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005092:	81a3      	strh	r3, [r4, #12]
 8005094:	f04f 30ff 	mov.w	r0, #4294967295
 8005098:	e7e9      	b.n	800506e <__ssputs_r+0x8a>
	...

0800509c <_svfiprintf_r>:
 800509c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a0:	4698      	mov	r8, r3
 80050a2:	898b      	ldrh	r3, [r1, #12]
 80050a4:	061b      	lsls	r3, r3, #24
 80050a6:	b09d      	sub	sp, #116	@ 0x74
 80050a8:	4607      	mov	r7, r0
 80050aa:	460d      	mov	r5, r1
 80050ac:	4614      	mov	r4, r2
 80050ae:	d510      	bpl.n	80050d2 <_svfiprintf_r+0x36>
 80050b0:	690b      	ldr	r3, [r1, #16]
 80050b2:	b973      	cbnz	r3, 80050d2 <_svfiprintf_r+0x36>
 80050b4:	2140      	movs	r1, #64	@ 0x40
 80050b6:	f7ff ff09 	bl	8004ecc <_malloc_r>
 80050ba:	6028      	str	r0, [r5, #0]
 80050bc:	6128      	str	r0, [r5, #16]
 80050be:	b930      	cbnz	r0, 80050ce <_svfiprintf_r+0x32>
 80050c0:	230c      	movs	r3, #12
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	f04f 30ff 	mov.w	r0, #4294967295
 80050c8:	b01d      	add	sp, #116	@ 0x74
 80050ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050ce:	2340      	movs	r3, #64	@ 0x40
 80050d0:	616b      	str	r3, [r5, #20]
 80050d2:	2300      	movs	r3, #0
 80050d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80050d6:	2320      	movs	r3, #32
 80050d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80050e0:	2330      	movs	r3, #48	@ 0x30
 80050e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005280 <_svfiprintf_r+0x1e4>
 80050e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050ea:	f04f 0901 	mov.w	r9, #1
 80050ee:	4623      	mov	r3, r4
 80050f0:	469a      	mov	sl, r3
 80050f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050f6:	b10a      	cbz	r2, 80050fc <_svfiprintf_r+0x60>
 80050f8:	2a25      	cmp	r2, #37	@ 0x25
 80050fa:	d1f9      	bne.n	80050f0 <_svfiprintf_r+0x54>
 80050fc:	ebba 0b04 	subs.w	fp, sl, r4
 8005100:	d00b      	beq.n	800511a <_svfiprintf_r+0x7e>
 8005102:	465b      	mov	r3, fp
 8005104:	4622      	mov	r2, r4
 8005106:	4629      	mov	r1, r5
 8005108:	4638      	mov	r0, r7
 800510a:	f7ff ff6b 	bl	8004fe4 <__ssputs_r>
 800510e:	3001      	adds	r0, #1
 8005110:	f000 80a7 	beq.w	8005262 <_svfiprintf_r+0x1c6>
 8005114:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005116:	445a      	add	r2, fp
 8005118:	9209      	str	r2, [sp, #36]	@ 0x24
 800511a:	f89a 3000 	ldrb.w	r3, [sl]
 800511e:	2b00      	cmp	r3, #0
 8005120:	f000 809f 	beq.w	8005262 <_svfiprintf_r+0x1c6>
 8005124:	2300      	movs	r3, #0
 8005126:	f04f 32ff 	mov.w	r2, #4294967295
 800512a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800512e:	f10a 0a01 	add.w	sl, sl, #1
 8005132:	9304      	str	r3, [sp, #16]
 8005134:	9307      	str	r3, [sp, #28]
 8005136:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800513a:	931a      	str	r3, [sp, #104]	@ 0x68
 800513c:	4654      	mov	r4, sl
 800513e:	2205      	movs	r2, #5
 8005140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005144:	484e      	ldr	r0, [pc, #312]	@ (8005280 <_svfiprintf_r+0x1e4>)
 8005146:	f7fb f84b 	bl	80001e0 <memchr>
 800514a:	9a04      	ldr	r2, [sp, #16]
 800514c:	b9d8      	cbnz	r0, 8005186 <_svfiprintf_r+0xea>
 800514e:	06d0      	lsls	r0, r2, #27
 8005150:	bf44      	itt	mi
 8005152:	2320      	movmi	r3, #32
 8005154:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005158:	0711      	lsls	r1, r2, #28
 800515a:	bf44      	itt	mi
 800515c:	232b      	movmi	r3, #43	@ 0x2b
 800515e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005162:	f89a 3000 	ldrb.w	r3, [sl]
 8005166:	2b2a      	cmp	r3, #42	@ 0x2a
 8005168:	d015      	beq.n	8005196 <_svfiprintf_r+0xfa>
 800516a:	9a07      	ldr	r2, [sp, #28]
 800516c:	4654      	mov	r4, sl
 800516e:	2000      	movs	r0, #0
 8005170:	f04f 0c0a 	mov.w	ip, #10
 8005174:	4621      	mov	r1, r4
 8005176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800517a:	3b30      	subs	r3, #48	@ 0x30
 800517c:	2b09      	cmp	r3, #9
 800517e:	d94b      	bls.n	8005218 <_svfiprintf_r+0x17c>
 8005180:	b1b0      	cbz	r0, 80051b0 <_svfiprintf_r+0x114>
 8005182:	9207      	str	r2, [sp, #28]
 8005184:	e014      	b.n	80051b0 <_svfiprintf_r+0x114>
 8005186:	eba0 0308 	sub.w	r3, r0, r8
 800518a:	fa09 f303 	lsl.w	r3, r9, r3
 800518e:	4313      	orrs	r3, r2
 8005190:	9304      	str	r3, [sp, #16]
 8005192:	46a2      	mov	sl, r4
 8005194:	e7d2      	b.n	800513c <_svfiprintf_r+0xa0>
 8005196:	9b03      	ldr	r3, [sp, #12]
 8005198:	1d19      	adds	r1, r3, #4
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	9103      	str	r1, [sp, #12]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	bfbb      	ittet	lt
 80051a2:	425b      	neglt	r3, r3
 80051a4:	f042 0202 	orrlt.w	r2, r2, #2
 80051a8:	9307      	strge	r3, [sp, #28]
 80051aa:	9307      	strlt	r3, [sp, #28]
 80051ac:	bfb8      	it	lt
 80051ae:	9204      	strlt	r2, [sp, #16]
 80051b0:	7823      	ldrb	r3, [r4, #0]
 80051b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80051b4:	d10a      	bne.n	80051cc <_svfiprintf_r+0x130>
 80051b6:	7863      	ldrb	r3, [r4, #1]
 80051b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80051ba:	d132      	bne.n	8005222 <_svfiprintf_r+0x186>
 80051bc:	9b03      	ldr	r3, [sp, #12]
 80051be:	1d1a      	adds	r2, r3, #4
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	9203      	str	r2, [sp, #12]
 80051c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051c8:	3402      	adds	r4, #2
 80051ca:	9305      	str	r3, [sp, #20]
 80051cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005290 <_svfiprintf_r+0x1f4>
 80051d0:	7821      	ldrb	r1, [r4, #0]
 80051d2:	2203      	movs	r2, #3
 80051d4:	4650      	mov	r0, sl
 80051d6:	f7fb f803 	bl	80001e0 <memchr>
 80051da:	b138      	cbz	r0, 80051ec <_svfiprintf_r+0x150>
 80051dc:	9b04      	ldr	r3, [sp, #16]
 80051de:	eba0 000a 	sub.w	r0, r0, sl
 80051e2:	2240      	movs	r2, #64	@ 0x40
 80051e4:	4082      	lsls	r2, r0
 80051e6:	4313      	orrs	r3, r2
 80051e8:	3401      	adds	r4, #1
 80051ea:	9304      	str	r3, [sp, #16]
 80051ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051f0:	4824      	ldr	r0, [pc, #144]	@ (8005284 <_svfiprintf_r+0x1e8>)
 80051f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051f6:	2206      	movs	r2, #6
 80051f8:	f7fa fff2 	bl	80001e0 <memchr>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	d036      	beq.n	800526e <_svfiprintf_r+0x1d2>
 8005200:	4b21      	ldr	r3, [pc, #132]	@ (8005288 <_svfiprintf_r+0x1ec>)
 8005202:	bb1b      	cbnz	r3, 800524c <_svfiprintf_r+0x1b0>
 8005204:	9b03      	ldr	r3, [sp, #12]
 8005206:	3307      	adds	r3, #7
 8005208:	f023 0307 	bic.w	r3, r3, #7
 800520c:	3308      	adds	r3, #8
 800520e:	9303      	str	r3, [sp, #12]
 8005210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005212:	4433      	add	r3, r6
 8005214:	9309      	str	r3, [sp, #36]	@ 0x24
 8005216:	e76a      	b.n	80050ee <_svfiprintf_r+0x52>
 8005218:	fb0c 3202 	mla	r2, ip, r2, r3
 800521c:	460c      	mov	r4, r1
 800521e:	2001      	movs	r0, #1
 8005220:	e7a8      	b.n	8005174 <_svfiprintf_r+0xd8>
 8005222:	2300      	movs	r3, #0
 8005224:	3401      	adds	r4, #1
 8005226:	9305      	str	r3, [sp, #20]
 8005228:	4619      	mov	r1, r3
 800522a:	f04f 0c0a 	mov.w	ip, #10
 800522e:	4620      	mov	r0, r4
 8005230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005234:	3a30      	subs	r2, #48	@ 0x30
 8005236:	2a09      	cmp	r2, #9
 8005238:	d903      	bls.n	8005242 <_svfiprintf_r+0x1a6>
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0c6      	beq.n	80051cc <_svfiprintf_r+0x130>
 800523e:	9105      	str	r1, [sp, #20]
 8005240:	e7c4      	b.n	80051cc <_svfiprintf_r+0x130>
 8005242:	fb0c 2101 	mla	r1, ip, r1, r2
 8005246:	4604      	mov	r4, r0
 8005248:	2301      	movs	r3, #1
 800524a:	e7f0      	b.n	800522e <_svfiprintf_r+0x192>
 800524c:	ab03      	add	r3, sp, #12
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	462a      	mov	r2, r5
 8005252:	4b0e      	ldr	r3, [pc, #56]	@ (800528c <_svfiprintf_r+0x1f0>)
 8005254:	a904      	add	r1, sp, #16
 8005256:	4638      	mov	r0, r7
 8005258:	f3af 8000 	nop.w
 800525c:	1c42      	adds	r2, r0, #1
 800525e:	4606      	mov	r6, r0
 8005260:	d1d6      	bne.n	8005210 <_svfiprintf_r+0x174>
 8005262:	89ab      	ldrh	r3, [r5, #12]
 8005264:	065b      	lsls	r3, r3, #25
 8005266:	f53f af2d 	bmi.w	80050c4 <_svfiprintf_r+0x28>
 800526a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800526c:	e72c      	b.n	80050c8 <_svfiprintf_r+0x2c>
 800526e:	ab03      	add	r3, sp, #12
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	462a      	mov	r2, r5
 8005274:	4b05      	ldr	r3, [pc, #20]	@ (800528c <_svfiprintf_r+0x1f0>)
 8005276:	a904      	add	r1, sp, #16
 8005278:	4638      	mov	r0, r7
 800527a:	f000 f879 	bl	8005370 <_printf_i>
 800527e:	e7ed      	b.n	800525c <_svfiprintf_r+0x1c0>
 8005280:	08008dfb 	.word	0x08008dfb
 8005284:	08008e05 	.word	0x08008e05
 8005288:	00000000 	.word	0x00000000
 800528c:	08004fe5 	.word	0x08004fe5
 8005290:	08008e01 	.word	0x08008e01

08005294 <_printf_common>:
 8005294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005298:	4616      	mov	r6, r2
 800529a:	4698      	mov	r8, r3
 800529c:	688a      	ldr	r2, [r1, #8]
 800529e:	690b      	ldr	r3, [r1, #16]
 80052a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80052a4:	4293      	cmp	r3, r2
 80052a6:	bfb8      	it	lt
 80052a8:	4613      	movlt	r3, r2
 80052aa:	6033      	str	r3, [r6, #0]
 80052ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80052b0:	4607      	mov	r7, r0
 80052b2:	460c      	mov	r4, r1
 80052b4:	b10a      	cbz	r2, 80052ba <_printf_common+0x26>
 80052b6:	3301      	adds	r3, #1
 80052b8:	6033      	str	r3, [r6, #0]
 80052ba:	6823      	ldr	r3, [r4, #0]
 80052bc:	0699      	lsls	r1, r3, #26
 80052be:	bf42      	ittt	mi
 80052c0:	6833      	ldrmi	r3, [r6, #0]
 80052c2:	3302      	addmi	r3, #2
 80052c4:	6033      	strmi	r3, [r6, #0]
 80052c6:	6825      	ldr	r5, [r4, #0]
 80052c8:	f015 0506 	ands.w	r5, r5, #6
 80052cc:	d106      	bne.n	80052dc <_printf_common+0x48>
 80052ce:	f104 0a19 	add.w	sl, r4, #25
 80052d2:	68e3      	ldr	r3, [r4, #12]
 80052d4:	6832      	ldr	r2, [r6, #0]
 80052d6:	1a9b      	subs	r3, r3, r2
 80052d8:	42ab      	cmp	r3, r5
 80052da:	dc26      	bgt.n	800532a <_printf_common+0x96>
 80052dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052e0:	6822      	ldr	r2, [r4, #0]
 80052e2:	3b00      	subs	r3, #0
 80052e4:	bf18      	it	ne
 80052e6:	2301      	movne	r3, #1
 80052e8:	0692      	lsls	r2, r2, #26
 80052ea:	d42b      	bmi.n	8005344 <_printf_common+0xb0>
 80052ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052f0:	4641      	mov	r1, r8
 80052f2:	4638      	mov	r0, r7
 80052f4:	47c8      	blx	r9
 80052f6:	3001      	adds	r0, #1
 80052f8:	d01e      	beq.n	8005338 <_printf_common+0xa4>
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	6922      	ldr	r2, [r4, #16]
 80052fe:	f003 0306 	and.w	r3, r3, #6
 8005302:	2b04      	cmp	r3, #4
 8005304:	bf02      	ittt	eq
 8005306:	68e5      	ldreq	r5, [r4, #12]
 8005308:	6833      	ldreq	r3, [r6, #0]
 800530a:	1aed      	subeq	r5, r5, r3
 800530c:	68a3      	ldr	r3, [r4, #8]
 800530e:	bf0c      	ite	eq
 8005310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005314:	2500      	movne	r5, #0
 8005316:	4293      	cmp	r3, r2
 8005318:	bfc4      	itt	gt
 800531a:	1a9b      	subgt	r3, r3, r2
 800531c:	18ed      	addgt	r5, r5, r3
 800531e:	2600      	movs	r6, #0
 8005320:	341a      	adds	r4, #26
 8005322:	42b5      	cmp	r5, r6
 8005324:	d11a      	bne.n	800535c <_printf_common+0xc8>
 8005326:	2000      	movs	r0, #0
 8005328:	e008      	b.n	800533c <_printf_common+0xa8>
 800532a:	2301      	movs	r3, #1
 800532c:	4652      	mov	r2, sl
 800532e:	4641      	mov	r1, r8
 8005330:	4638      	mov	r0, r7
 8005332:	47c8      	blx	r9
 8005334:	3001      	adds	r0, #1
 8005336:	d103      	bne.n	8005340 <_printf_common+0xac>
 8005338:	f04f 30ff 	mov.w	r0, #4294967295
 800533c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005340:	3501      	adds	r5, #1
 8005342:	e7c6      	b.n	80052d2 <_printf_common+0x3e>
 8005344:	18e1      	adds	r1, r4, r3
 8005346:	1c5a      	adds	r2, r3, #1
 8005348:	2030      	movs	r0, #48	@ 0x30
 800534a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800534e:	4422      	add	r2, r4
 8005350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005358:	3302      	adds	r3, #2
 800535a:	e7c7      	b.n	80052ec <_printf_common+0x58>
 800535c:	2301      	movs	r3, #1
 800535e:	4622      	mov	r2, r4
 8005360:	4641      	mov	r1, r8
 8005362:	4638      	mov	r0, r7
 8005364:	47c8      	blx	r9
 8005366:	3001      	adds	r0, #1
 8005368:	d0e6      	beq.n	8005338 <_printf_common+0xa4>
 800536a:	3601      	adds	r6, #1
 800536c:	e7d9      	b.n	8005322 <_printf_common+0x8e>
	...

08005370 <_printf_i>:
 8005370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005374:	7e0f      	ldrb	r7, [r1, #24]
 8005376:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005378:	2f78      	cmp	r7, #120	@ 0x78
 800537a:	4691      	mov	r9, r2
 800537c:	4680      	mov	r8, r0
 800537e:	460c      	mov	r4, r1
 8005380:	469a      	mov	sl, r3
 8005382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005386:	d807      	bhi.n	8005398 <_printf_i+0x28>
 8005388:	2f62      	cmp	r7, #98	@ 0x62
 800538a:	d80a      	bhi.n	80053a2 <_printf_i+0x32>
 800538c:	2f00      	cmp	r7, #0
 800538e:	f000 80d1 	beq.w	8005534 <_printf_i+0x1c4>
 8005392:	2f58      	cmp	r7, #88	@ 0x58
 8005394:	f000 80b8 	beq.w	8005508 <_printf_i+0x198>
 8005398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800539c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80053a0:	e03a      	b.n	8005418 <_printf_i+0xa8>
 80053a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80053a6:	2b15      	cmp	r3, #21
 80053a8:	d8f6      	bhi.n	8005398 <_printf_i+0x28>
 80053aa:	a101      	add	r1, pc, #4	@ (adr r1, 80053b0 <_printf_i+0x40>)
 80053ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053b0:	08005409 	.word	0x08005409
 80053b4:	0800541d 	.word	0x0800541d
 80053b8:	08005399 	.word	0x08005399
 80053bc:	08005399 	.word	0x08005399
 80053c0:	08005399 	.word	0x08005399
 80053c4:	08005399 	.word	0x08005399
 80053c8:	0800541d 	.word	0x0800541d
 80053cc:	08005399 	.word	0x08005399
 80053d0:	08005399 	.word	0x08005399
 80053d4:	08005399 	.word	0x08005399
 80053d8:	08005399 	.word	0x08005399
 80053dc:	0800551b 	.word	0x0800551b
 80053e0:	08005447 	.word	0x08005447
 80053e4:	080054d5 	.word	0x080054d5
 80053e8:	08005399 	.word	0x08005399
 80053ec:	08005399 	.word	0x08005399
 80053f0:	0800553d 	.word	0x0800553d
 80053f4:	08005399 	.word	0x08005399
 80053f8:	08005447 	.word	0x08005447
 80053fc:	08005399 	.word	0x08005399
 8005400:	08005399 	.word	0x08005399
 8005404:	080054dd 	.word	0x080054dd
 8005408:	6833      	ldr	r3, [r6, #0]
 800540a:	1d1a      	adds	r2, r3, #4
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	6032      	str	r2, [r6, #0]
 8005410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005418:	2301      	movs	r3, #1
 800541a:	e09c      	b.n	8005556 <_printf_i+0x1e6>
 800541c:	6833      	ldr	r3, [r6, #0]
 800541e:	6820      	ldr	r0, [r4, #0]
 8005420:	1d19      	adds	r1, r3, #4
 8005422:	6031      	str	r1, [r6, #0]
 8005424:	0606      	lsls	r6, r0, #24
 8005426:	d501      	bpl.n	800542c <_printf_i+0xbc>
 8005428:	681d      	ldr	r5, [r3, #0]
 800542a:	e003      	b.n	8005434 <_printf_i+0xc4>
 800542c:	0645      	lsls	r5, r0, #25
 800542e:	d5fb      	bpl.n	8005428 <_printf_i+0xb8>
 8005430:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005434:	2d00      	cmp	r5, #0
 8005436:	da03      	bge.n	8005440 <_printf_i+0xd0>
 8005438:	232d      	movs	r3, #45	@ 0x2d
 800543a:	426d      	negs	r5, r5
 800543c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005440:	4858      	ldr	r0, [pc, #352]	@ (80055a4 <_printf_i+0x234>)
 8005442:	230a      	movs	r3, #10
 8005444:	e011      	b.n	800546a <_printf_i+0xfa>
 8005446:	6821      	ldr	r1, [r4, #0]
 8005448:	6833      	ldr	r3, [r6, #0]
 800544a:	0608      	lsls	r0, r1, #24
 800544c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005450:	d402      	bmi.n	8005458 <_printf_i+0xe8>
 8005452:	0649      	lsls	r1, r1, #25
 8005454:	bf48      	it	mi
 8005456:	b2ad      	uxthmi	r5, r5
 8005458:	2f6f      	cmp	r7, #111	@ 0x6f
 800545a:	4852      	ldr	r0, [pc, #328]	@ (80055a4 <_printf_i+0x234>)
 800545c:	6033      	str	r3, [r6, #0]
 800545e:	bf14      	ite	ne
 8005460:	230a      	movne	r3, #10
 8005462:	2308      	moveq	r3, #8
 8005464:	2100      	movs	r1, #0
 8005466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800546a:	6866      	ldr	r6, [r4, #4]
 800546c:	60a6      	str	r6, [r4, #8]
 800546e:	2e00      	cmp	r6, #0
 8005470:	db05      	blt.n	800547e <_printf_i+0x10e>
 8005472:	6821      	ldr	r1, [r4, #0]
 8005474:	432e      	orrs	r6, r5
 8005476:	f021 0104 	bic.w	r1, r1, #4
 800547a:	6021      	str	r1, [r4, #0]
 800547c:	d04b      	beq.n	8005516 <_printf_i+0x1a6>
 800547e:	4616      	mov	r6, r2
 8005480:	fbb5 f1f3 	udiv	r1, r5, r3
 8005484:	fb03 5711 	mls	r7, r3, r1, r5
 8005488:	5dc7      	ldrb	r7, [r0, r7]
 800548a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800548e:	462f      	mov	r7, r5
 8005490:	42bb      	cmp	r3, r7
 8005492:	460d      	mov	r5, r1
 8005494:	d9f4      	bls.n	8005480 <_printf_i+0x110>
 8005496:	2b08      	cmp	r3, #8
 8005498:	d10b      	bne.n	80054b2 <_printf_i+0x142>
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	07df      	lsls	r7, r3, #31
 800549e:	d508      	bpl.n	80054b2 <_printf_i+0x142>
 80054a0:	6923      	ldr	r3, [r4, #16]
 80054a2:	6861      	ldr	r1, [r4, #4]
 80054a4:	4299      	cmp	r1, r3
 80054a6:	bfde      	ittt	le
 80054a8:	2330      	movle	r3, #48	@ 0x30
 80054aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80054b2:	1b92      	subs	r2, r2, r6
 80054b4:	6122      	str	r2, [r4, #16]
 80054b6:	f8cd a000 	str.w	sl, [sp]
 80054ba:	464b      	mov	r3, r9
 80054bc:	aa03      	add	r2, sp, #12
 80054be:	4621      	mov	r1, r4
 80054c0:	4640      	mov	r0, r8
 80054c2:	f7ff fee7 	bl	8005294 <_printf_common>
 80054c6:	3001      	adds	r0, #1
 80054c8:	d14a      	bne.n	8005560 <_printf_i+0x1f0>
 80054ca:	f04f 30ff 	mov.w	r0, #4294967295
 80054ce:	b004      	add	sp, #16
 80054d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	f043 0320 	orr.w	r3, r3, #32
 80054da:	6023      	str	r3, [r4, #0]
 80054dc:	4832      	ldr	r0, [pc, #200]	@ (80055a8 <_printf_i+0x238>)
 80054de:	2778      	movs	r7, #120	@ 0x78
 80054e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054e4:	6823      	ldr	r3, [r4, #0]
 80054e6:	6831      	ldr	r1, [r6, #0]
 80054e8:	061f      	lsls	r7, r3, #24
 80054ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80054ee:	d402      	bmi.n	80054f6 <_printf_i+0x186>
 80054f0:	065f      	lsls	r7, r3, #25
 80054f2:	bf48      	it	mi
 80054f4:	b2ad      	uxthmi	r5, r5
 80054f6:	6031      	str	r1, [r6, #0]
 80054f8:	07d9      	lsls	r1, r3, #31
 80054fa:	bf44      	itt	mi
 80054fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005500:	6023      	strmi	r3, [r4, #0]
 8005502:	b11d      	cbz	r5, 800550c <_printf_i+0x19c>
 8005504:	2310      	movs	r3, #16
 8005506:	e7ad      	b.n	8005464 <_printf_i+0xf4>
 8005508:	4826      	ldr	r0, [pc, #152]	@ (80055a4 <_printf_i+0x234>)
 800550a:	e7e9      	b.n	80054e0 <_printf_i+0x170>
 800550c:	6823      	ldr	r3, [r4, #0]
 800550e:	f023 0320 	bic.w	r3, r3, #32
 8005512:	6023      	str	r3, [r4, #0]
 8005514:	e7f6      	b.n	8005504 <_printf_i+0x194>
 8005516:	4616      	mov	r6, r2
 8005518:	e7bd      	b.n	8005496 <_printf_i+0x126>
 800551a:	6833      	ldr	r3, [r6, #0]
 800551c:	6825      	ldr	r5, [r4, #0]
 800551e:	6961      	ldr	r1, [r4, #20]
 8005520:	1d18      	adds	r0, r3, #4
 8005522:	6030      	str	r0, [r6, #0]
 8005524:	062e      	lsls	r6, r5, #24
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	d501      	bpl.n	800552e <_printf_i+0x1be>
 800552a:	6019      	str	r1, [r3, #0]
 800552c:	e002      	b.n	8005534 <_printf_i+0x1c4>
 800552e:	0668      	lsls	r0, r5, #25
 8005530:	d5fb      	bpl.n	800552a <_printf_i+0x1ba>
 8005532:	8019      	strh	r1, [r3, #0]
 8005534:	2300      	movs	r3, #0
 8005536:	6123      	str	r3, [r4, #16]
 8005538:	4616      	mov	r6, r2
 800553a:	e7bc      	b.n	80054b6 <_printf_i+0x146>
 800553c:	6833      	ldr	r3, [r6, #0]
 800553e:	1d1a      	adds	r2, r3, #4
 8005540:	6032      	str	r2, [r6, #0]
 8005542:	681e      	ldr	r6, [r3, #0]
 8005544:	6862      	ldr	r2, [r4, #4]
 8005546:	2100      	movs	r1, #0
 8005548:	4630      	mov	r0, r6
 800554a:	f7fa fe49 	bl	80001e0 <memchr>
 800554e:	b108      	cbz	r0, 8005554 <_printf_i+0x1e4>
 8005550:	1b80      	subs	r0, r0, r6
 8005552:	6060      	str	r0, [r4, #4]
 8005554:	6863      	ldr	r3, [r4, #4]
 8005556:	6123      	str	r3, [r4, #16]
 8005558:	2300      	movs	r3, #0
 800555a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800555e:	e7aa      	b.n	80054b6 <_printf_i+0x146>
 8005560:	6923      	ldr	r3, [r4, #16]
 8005562:	4632      	mov	r2, r6
 8005564:	4649      	mov	r1, r9
 8005566:	4640      	mov	r0, r8
 8005568:	47d0      	blx	sl
 800556a:	3001      	adds	r0, #1
 800556c:	d0ad      	beq.n	80054ca <_printf_i+0x15a>
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	079b      	lsls	r3, r3, #30
 8005572:	d413      	bmi.n	800559c <_printf_i+0x22c>
 8005574:	68e0      	ldr	r0, [r4, #12]
 8005576:	9b03      	ldr	r3, [sp, #12]
 8005578:	4298      	cmp	r0, r3
 800557a:	bfb8      	it	lt
 800557c:	4618      	movlt	r0, r3
 800557e:	e7a6      	b.n	80054ce <_printf_i+0x15e>
 8005580:	2301      	movs	r3, #1
 8005582:	4632      	mov	r2, r6
 8005584:	4649      	mov	r1, r9
 8005586:	4640      	mov	r0, r8
 8005588:	47d0      	blx	sl
 800558a:	3001      	adds	r0, #1
 800558c:	d09d      	beq.n	80054ca <_printf_i+0x15a>
 800558e:	3501      	adds	r5, #1
 8005590:	68e3      	ldr	r3, [r4, #12]
 8005592:	9903      	ldr	r1, [sp, #12]
 8005594:	1a5b      	subs	r3, r3, r1
 8005596:	42ab      	cmp	r3, r5
 8005598:	dcf2      	bgt.n	8005580 <_printf_i+0x210>
 800559a:	e7eb      	b.n	8005574 <_printf_i+0x204>
 800559c:	2500      	movs	r5, #0
 800559e:	f104 0619 	add.w	r6, r4, #25
 80055a2:	e7f5      	b.n	8005590 <_printf_i+0x220>
 80055a4:	08008e0c 	.word	0x08008e0c
 80055a8:	08008e1d 	.word	0x08008e1d

080055ac <__sflush_r>:
 80055ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055b4:	0716      	lsls	r6, r2, #28
 80055b6:	4605      	mov	r5, r0
 80055b8:	460c      	mov	r4, r1
 80055ba:	d454      	bmi.n	8005666 <__sflush_r+0xba>
 80055bc:	684b      	ldr	r3, [r1, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	dc02      	bgt.n	80055c8 <__sflush_r+0x1c>
 80055c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	dd48      	ble.n	800565a <__sflush_r+0xae>
 80055c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055ca:	2e00      	cmp	r6, #0
 80055cc:	d045      	beq.n	800565a <__sflush_r+0xae>
 80055ce:	2300      	movs	r3, #0
 80055d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80055d4:	682f      	ldr	r7, [r5, #0]
 80055d6:	6a21      	ldr	r1, [r4, #32]
 80055d8:	602b      	str	r3, [r5, #0]
 80055da:	d030      	beq.n	800563e <__sflush_r+0x92>
 80055dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80055de:	89a3      	ldrh	r3, [r4, #12]
 80055e0:	0759      	lsls	r1, r3, #29
 80055e2:	d505      	bpl.n	80055f0 <__sflush_r+0x44>
 80055e4:	6863      	ldr	r3, [r4, #4]
 80055e6:	1ad2      	subs	r2, r2, r3
 80055e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055ea:	b10b      	cbz	r3, 80055f0 <__sflush_r+0x44>
 80055ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80055ee:	1ad2      	subs	r2, r2, r3
 80055f0:	2300      	movs	r3, #0
 80055f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055f4:	6a21      	ldr	r1, [r4, #32]
 80055f6:	4628      	mov	r0, r5
 80055f8:	47b0      	blx	r6
 80055fa:	1c43      	adds	r3, r0, #1
 80055fc:	89a3      	ldrh	r3, [r4, #12]
 80055fe:	d106      	bne.n	800560e <__sflush_r+0x62>
 8005600:	6829      	ldr	r1, [r5, #0]
 8005602:	291d      	cmp	r1, #29
 8005604:	d82b      	bhi.n	800565e <__sflush_r+0xb2>
 8005606:	4a2a      	ldr	r2, [pc, #168]	@ (80056b0 <__sflush_r+0x104>)
 8005608:	40ca      	lsrs	r2, r1
 800560a:	07d6      	lsls	r6, r2, #31
 800560c:	d527      	bpl.n	800565e <__sflush_r+0xb2>
 800560e:	2200      	movs	r2, #0
 8005610:	6062      	str	r2, [r4, #4]
 8005612:	04d9      	lsls	r1, r3, #19
 8005614:	6922      	ldr	r2, [r4, #16]
 8005616:	6022      	str	r2, [r4, #0]
 8005618:	d504      	bpl.n	8005624 <__sflush_r+0x78>
 800561a:	1c42      	adds	r2, r0, #1
 800561c:	d101      	bne.n	8005622 <__sflush_r+0x76>
 800561e:	682b      	ldr	r3, [r5, #0]
 8005620:	b903      	cbnz	r3, 8005624 <__sflush_r+0x78>
 8005622:	6560      	str	r0, [r4, #84]	@ 0x54
 8005624:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005626:	602f      	str	r7, [r5, #0]
 8005628:	b1b9      	cbz	r1, 800565a <__sflush_r+0xae>
 800562a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800562e:	4299      	cmp	r1, r3
 8005630:	d002      	beq.n	8005638 <__sflush_r+0x8c>
 8005632:	4628      	mov	r0, r5
 8005634:	f7ff fbd6 	bl	8004de4 <_free_r>
 8005638:	2300      	movs	r3, #0
 800563a:	6363      	str	r3, [r4, #52]	@ 0x34
 800563c:	e00d      	b.n	800565a <__sflush_r+0xae>
 800563e:	2301      	movs	r3, #1
 8005640:	4628      	mov	r0, r5
 8005642:	47b0      	blx	r6
 8005644:	4602      	mov	r2, r0
 8005646:	1c50      	adds	r0, r2, #1
 8005648:	d1c9      	bne.n	80055de <__sflush_r+0x32>
 800564a:	682b      	ldr	r3, [r5, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d0c6      	beq.n	80055de <__sflush_r+0x32>
 8005650:	2b1d      	cmp	r3, #29
 8005652:	d001      	beq.n	8005658 <__sflush_r+0xac>
 8005654:	2b16      	cmp	r3, #22
 8005656:	d11e      	bne.n	8005696 <__sflush_r+0xea>
 8005658:	602f      	str	r7, [r5, #0]
 800565a:	2000      	movs	r0, #0
 800565c:	e022      	b.n	80056a4 <__sflush_r+0xf8>
 800565e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005662:	b21b      	sxth	r3, r3
 8005664:	e01b      	b.n	800569e <__sflush_r+0xf2>
 8005666:	690f      	ldr	r7, [r1, #16]
 8005668:	2f00      	cmp	r7, #0
 800566a:	d0f6      	beq.n	800565a <__sflush_r+0xae>
 800566c:	0793      	lsls	r3, r2, #30
 800566e:	680e      	ldr	r6, [r1, #0]
 8005670:	bf08      	it	eq
 8005672:	694b      	ldreq	r3, [r1, #20]
 8005674:	600f      	str	r7, [r1, #0]
 8005676:	bf18      	it	ne
 8005678:	2300      	movne	r3, #0
 800567a:	eba6 0807 	sub.w	r8, r6, r7
 800567e:	608b      	str	r3, [r1, #8]
 8005680:	f1b8 0f00 	cmp.w	r8, #0
 8005684:	dde9      	ble.n	800565a <__sflush_r+0xae>
 8005686:	6a21      	ldr	r1, [r4, #32]
 8005688:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800568a:	4643      	mov	r3, r8
 800568c:	463a      	mov	r2, r7
 800568e:	4628      	mov	r0, r5
 8005690:	47b0      	blx	r6
 8005692:	2800      	cmp	r0, #0
 8005694:	dc08      	bgt.n	80056a8 <__sflush_r+0xfc>
 8005696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800569a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800569e:	81a3      	strh	r3, [r4, #12]
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295
 80056a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056a8:	4407      	add	r7, r0
 80056aa:	eba8 0800 	sub.w	r8, r8, r0
 80056ae:	e7e7      	b.n	8005680 <__sflush_r+0xd4>
 80056b0:	20400001 	.word	0x20400001

080056b4 <_fflush_r>:
 80056b4:	b538      	push	{r3, r4, r5, lr}
 80056b6:	690b      	ldr	r3, [r1, #16]
 80056b8:	4605      	mov	r5, r0
 80056ba:	460c      	mov	r4, r1
 80056bc:	b913      	cbnz	r3, 80056c4 <_fflush_r+0x10>
 80056be:	2500      	movs	r5, #0
 80056c0:	4628      	mov	r0, r5
 80056c2:	bd38      	pop	{r3, r4, r5, pc}
 80056c4:	b118      	cbz	r0, 80056ce <_fflush_r+0x1a>
 80056c6:	6a03      	ldr	r3, [r0, #32]
 80056c8:	b90b      	cbnz	r3, 80056ce <_fflush_r+0x1a>
 80056ca:	f7ff fa55 	bl	8004b78 <__sinit>
 80056ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d0f3      	beq.n	80056be <_fflush_r+0xa>
 80056d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80056d8:	07d0      	lsls	r0, r2, #31
 80056da:	d404      	bmi.n	80056e6 <_fflush_r+0x32>
 80056dc:	0599      	lsls	r1, r3, #22
 80056de:	d402      	bmi.n	80056e6 <_fflush_r+0x32>
 80056e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056e2:	f7ff fb5e 	bl	8004da2 <__retarget_lock_acquire_recursive>
 80056e6:	4628      	mov	r0, r5
 80056e8:	4621      	mov	r1, r4
 80056ea:	f7ff ff5f 	bl	80055ac <__sflush_r>
 80056ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80056f0:	07da      	lsls	r2, r3, #31
 80056f2:	4605      	mov	r5, r0
 80056f4:	d4e4      	bmi.n	80056c0 <_fflush_r+0xc>
 80056f6:	89a3      	ldrh	r3, [r4, #12]
 80056f8:	059b      	lsls	r3, r3, #22
 80056fa:	d4e1      	bmi.n	80056c0 <_fflush_r+0xc>
 80056fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056fe:	f7ff fb51 	bl	8004da4 <__retarget_lock_release_recursive>
 8005702:	e7dd      	b.n	80056c0 <_fflush_r+0xc>

08005704 <fiprintf>:
 8005704:	b40e      	push	{r1, r2, r3}
 8005706:	b503      	push	{r0, r1, lr}
 8005708:	4601      	mov	r1, r0
 800570a:	ab03      	add	r3, sp, #12
 800570c:	4805      	ldr	r0, [pc, #20]	@ (8005724 <fiprintf+0x20>)
 800570e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005712:	6800      	ldr	r0, [r0, #0]
 8005714:	9301      	str	r3, [sp, #4]
 8005716:	f000 f89d 	bl	8005854 <_vfiprintf_r>
 800571a:	b002      	add	sp, #8
 800571c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005720:	b003      	add	sp, #12
 8005722:	4770      	bx	lr
 8005724:	20000020 	.word	0x20000020

08005728 <memmove>:
 8005728:	4288      	cmp	r0, r1
 800572a:	b510      	push	{r4, lr}
 800572c:	eb01 0402 	add.w	r4, r1, r2
 8005730:	d902      	bls.n	8005738 <memmove+0x10>
 8005732:	4284      	cmp	r4, r0
 8005734:	4623      	mov	r3, r4
 8005736:	d807      	bhi.n	8005748 <memmove+0x20>
 8005738:	1e43      	subs	r3, r0, #1
 800573a:	42a1      	cmp	r1, r4
 800573c:	d008      	beq.n	8005750 <memmove+0x28>
 800573e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005742:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005746:	e7f8      	b.n	800573a <memmove+0x12>
 8005748:	4402      	add	r2, r0
 800574a:	4601      	mov	r1, r0
 800574c:	428a      	cmp	r2, r1
 800574e:	d100      	bne.n	8005752 <memmove+0x2a>
 8005750:	bd10      	pop	{r4, pc}
 8005752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800575a:	e7f7      	b.n	800574c <memmove+0x24>

0800575c <_sbrk_r>:
 800575c:	b538      	push	{r3, r4, r5, lr}
 800575e:	4d06      	ldr	r5, [pc, #24]	@ (8005778 <_sbrk_r+0x1c>)
 8005760:	2300      	movs	r3, #0
 8005762:	4604      	mov	r4, r0
 8005764:	4608      	mov	r0, r1
 8005766:	602b      	str	r3, [r5, #0]
 8005768:	f7fc fcec 	bl	8002144 <_sbrk>
 800576c:	1c43      	adds	r3, r0, #1
 800576e:	d102      	bne.n	8005776 <_sbrk_r+0x1a>
 8005770:	682b      	ldr	r3, [r5, #0]
 8005772:	b103      	cbz	r3, 8005776 <_sbrk_r+0x1a>
 8005774:	6023      	str	r3, [r4, #0]
 8005776:	bd38      	pop	{r3, r4, r5, pc}
 8005778:	20000374 	.word	0x20000374

0800577c <memcpy>:
 800577c:	440a      	add	r2, r1
 800577e:	4291      	cmp	r1, r2
 8005780:	f100 33ff 	add.w	r3, r0, #4294967295
 8005784:	d100      	bne.n	8005788 <memcpy+0xc>
 8005786:	4770      	bx	lr
 8005788:	b510      	push	{r4, lr}
 800578a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800578e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005792:	4291      	cmp	r1, r2
 8005794:	d1f9      	bne.n	800578a <memcpy+0xe>
 8005796:	bd10      	pop	{r4, pc}

08005798 <abort>:
 8005798:	b508      	push	{r3, lr}
 800579a:	2006      	movs	r0, #6
 800579c:	f000 fa2e 	bl	8005bfc <raise>
 80057a0:	2001      	movs	r0, #1
 80057a2:	f7fc fc57 	bl	8002054 <_exit>

080057a6 <_realloc_r>:
 80057a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057aa:	4607      	mov	r7, r0
 80057ac:	4614      	mov	r4, r2
 80057ae:	460d      	mov	r5, r1
 80057b0:	b921      	cbnz	r1, 80057bc <_realloc_r+0x16>
 80057b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057b6:	4611      	mov	r1, r2
 80057b8:	f7ff bb88 	b.w	8004ecc <_malloc_r>
 80057bc:	b92a      	cbnz	r2, 80057ca <_realloc_r+0x24>
 80057be:	f7ff fb11 	bl	8004de4 <_free_r>
 80057c2:	4625      	mov	r5, r4
 80057c4:	4628      	mov	r0, r5
 80057c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057ca:	f000 fa33 	bl	8005c34 <_malloc_usable_size_r>
 80057ce:	4284      	cmp	r4, r0
 80057d0:	4606      	mov	r6, r0
 80057d2:	d802      	bhi.n	80057da <_realloc_r+0x34>
 80057d4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80057d8:	d8f4      	bhi.n	80057c4 <_realloc_r+0x1e>
 80057da:	4621      	mov	r1, r4
 80057dc:	4638      	mov	r0, r7
 80057de:	f7ff fb75 	bl	8004ecc <_malloc_r>
 80057e2:	4680      	mov	r8, r0
 80057e4:	b908      	cbnz	r0, 80057ea <_realloc_r+0x44>
 80057e6:	4645      	mov	r5, r8
 80057e8:	e7ec      	b.n	80057c4 <_realloc_r+0x1e>
 80057ea:	42b4      	cmp	r4, r6
 80057ec:	4622      	mov	r2, r4
 80057ee:	4629      	mov	r1, r5
 80057f0:	bf28      	it	cs
 80057f2:	4632      	movcs	r2, r6
 80057f4:	f7ff ffc2 	bl	800577c <memcpy>
 80057f8:	4629      	mov	r1, r5
 80057fa:	4638      	mov	r0, r7
 80057fc:	f7ff faf2 	bl	8004de4 <_free_r>
 8005800:	e7f1      	b.n	80057e6 <_realloc_r+0x40>

08005802 <__sfputc_r>:
 8005802:	6893      	ldr	r3, [r2, #8]
 8005804:	3b01      	subs	r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	b410      	push	{r4}
 800580a:	6093      	str	r3, [r2, #8]
 800580c:	da08      	bge.n	8005820 <__sfputc_r+0x1e>
 800580e:	6994      	ldr	r4, [r2, #24]
 8005810:	42a3      	cmp	r3, r4
 8005812:	db01      	blt.n	8005818 <__sfputc_r+0x16>
 8005814:	290a      	cmp	r1, #10
 8005816:	d103      	bne.n	8005820 <__sfputc_r+0x1e>
 8005818:	f85d 4b04 	ldr.w	r4, [sp], #4
 800581c:	f000 b932 	b.w	8005a84 <__swbuf_r>
 8005820:	6813      	ldr	r3, [r2, #0]
 8005822:	1c58      	adds	r0, r3, #1
 8005824:	6010      	str	r0, [r2, #0]
 8005826:	7019      	strb	r1, [r3, #0]
 8005828:	4608      	mov	r0, r1
 800582a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800582e:	4770      	bx	lr

08005830 <__sfputs_r>:
 8005830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005832:	4606      	mov	r6, r0
 8005834:	460f      	mov	r7, r1
 8005836:	4614      	mov	r4, r2
 8005838:	18d5      	adds	r5, r2, r3
 800583a:	42ac      	cmp	r4, r5
 800583c:	d101      	bne.n	8005842 <__sfputs_r+0x12>
 800583e:	2000      	movs	r0, #0
 8005840:	e007      	b.n	8005852 <__sfputs_r+0x22>
 8005842:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005846:	463a      	mov	r2, r7
 8005848:	4630      	mov	r0, r6
 800584a:	f7ff ffda 	bl	8005802 <__sfputc_r>
 800584e:	1c43      	adds	r3, r0, #1
 8005850:	d1f3      	bne.n	800583a <__sfputs_r+0xa>
 8005852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005854 <_vfiprintf_r>:
 8005854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005858:	460d      	mov	r5, r1
 800585a:	b09d      	sub	sp, #116	@ 0x74
 800585c:	4614      	mov	r4, r2
 800585e:	4698      	mov	r8, r3
 8005860:	4606      	mov	r6, r0
 8005862:	b118      	cbz	r0, 800586c <_vfiprintf_r+0x18>
 8005864:	6a03      	ldr	r3, [r0, #32]
 8005866:	b90b      	cbnz	r3, 800586c <_vfiprintf_r+0x18>
 8005868:	f7ff f986 	bl	8004b78 <__sinit>
 800586c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800586e:	07d9      	lsls	r1, r3, #31
 8005870:	d405      	bmi.n	800587e <_vfiprintf_r+0x2a>
 8005872:	89ab      	ldrh	r3, [r5, #12]
 8005874:	059a      	lsls	r2, r3, #22
 8005876:	d402      	bmi.n	800587e <_vfiprintf_r+0x2a>
 8005878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800587a:	f7ff fa92 	bl	8004da2 <__retarget_lock_acquire_recursive>
 800587e:	89ab      	ldrh	r3, [r5, #12]
 8005880:	071b      	lsls	r3, r3, #28
 8005882:	d501      	bpl.n	8005888 <_vfiprintf_r+0x34>
 8005884:	692b      	ldr	r3, [r5, #16]
 8005886:	b99b      	cbnz	r3, 80058b0 <_vfiprintf_r+0x5c>
 8005888:	4629      	mov	r1, r5
 800588a:	4630      	mov	r0, r6
 800588c:	f000 f938 	bl	8005b00 <__swsetup_r>
 8005890:	b170      	cbz	r0, 80058b0 <_vfiprintf_r+0x5c>
 8005892:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005894:	07dc      	lsls	r4, r3, #31
 8005896:	d504      	bpl.n	80058a2 <_vfiprintf_r+0x4e>
 8005898:	f04f 30ff 	mov.w	r0, #4294967295
 800589c:	b01d      	add	sp, #116	@ 0x74
 800589e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058a2:	89ab      	ldrh	r3, [r5, #12]
 80058a4:	0598      	lsls	r0, r3, #22
 80058a6:	d4f7      	bmi.n	8005898 <_vfiprintf_r+0x44>
 80058a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058aa:	f7ff fa7b 	bl	8004da4 <__retarget_lock_release_recursive>
 80058ae:	e7f3      	b.n	8005898 <_vfiprintf_r+0x44>
 80058b0:	2300      	movs	r3, #0
 80058b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80058b4:	2320      	movs	r3, #32
 80058b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80058be:	2330      	movs	r3, #48	@ 0x30
 80058c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005a70 <_vfiprintf_r+0x21c>
 80058c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058c8:	f04f 0901 	mov.w	r9, #1
 80058cc:	4623      	mov	r3, r4
 80058ce:	469a      	mov	sl, r3
 80058d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058d4:	b10a      	cbz	r2, 80058da <_vfiprintf_r+0x86>
 80058d6:	2a25      	cmp	r2, #37	@ 0x25
 80058d8:	d1f9      	bne.n	80058ce <_vfiprintf_r+0x7a>
 80058da:	ebba 0b04 	subs.w	fp, sl, r4
 80058de:	d00b      	beq.n	80058f8 <_vfiprintf_r+0xa4>
 80058e0:	465b      	mov	r3, fp
 80058e2:	4622      	mov	r2, r4
 80058e4:	4629      	mov	r1, r5
 80058e6:	4630      	mov	r0, r6
 80058e8:	f7ff ffa2 	bl	8005830 <__sfputs_r>
 80058ec:	3001      	adds	r0, #1
 80058ee:	f000 80a7 	beq.w	8005a40 <_vfiprintf_r+0x1ec>
 80058f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058f4:	445a      	add	r2, fp
 80058f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80058f8:	f89a 3000 	ldrb.w	r3, [sl]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f000 809f 	beq.w	8005a40 <_vfiprintf_r+0x1ec>
 8005902:	2300      	movs	r3, #0
 8005904:	f04f 32ff 	mov.w	r2, #4294967295
 8005908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800590c:	f10a 0a01 	add.w	sl, sl, #1
 8005910:	9304      	str	r3, [sp, #16]
 8005912:	9307      	str	r3, [sp, #28]
 8005914:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005918:	931a      	str	r3, [sp, #104]	@ 0x68
 800591a:	4654      	mov	r4, sl
 800591c:	2205      	movs	r2, #5
 800591e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005922:	4853      	ldr	r0, [pc, #332]	@ (8005a70 <_vfiprintf_r+0x21c>)
 8005924:	f7fa fc5c 	bl	80001e0 <memchr>
 8005928:	9a04      	ldr	r2, [sp, #16]
 800592a:	b9d8      	cbnz	r0, 8005964 <_vfiprintf_r+0x110>
 800592c:	06d1      	lsls	r1, r2, #27
 800592e:	bf44      	itt	mi
 8005930:	2320      	movmi	r3, #32
 8005932:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005936:	0713      	lsls	r3, r2, #28
 8005938:	bf44      	itt	mi
 800593a:	232b      	movmi	r3, #43	@ 0x2b
 800593c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005940:	f89a 3000 	ldrb.w	r3, [sl]
 8005944:	2b2a      	cmp	r3, #42	@ 0x2a
 8005946:	d015      	beq.n	8005974 <_vfiprintf_r+0x120>
 8005948:	9a07      	ldr	r2, [sp, #28]
 800594a:	4654      	mov	r4, sl
 800594c:	2000      	movs	r0, #0
 800594e:	f04f 0c0a 	mov.w	ip, #10
 8005952:	4621      	mov	r1, r4
 8005954:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005958:	3b30      	subs	r3, #48	@ 0x30
 800595a:	2b09      	cmp	r3, #9
 800595c:	d94b      	bls.n	80059f6 <_vfiprintf_r+0x1a2>
 800595e:	b1b0      	cbz	r0, 800598e <_vfiprintf_r+0x13a>
 8005960:	9207      	str	r2, [sp, #28]
 8005962:	e014      	b.n	800598e <_vfiprintf_r+0x13a>
 8005964:	eba0 0308 	sub.w	r3, r0, r8
 8005968:	fa09 f303 	lsl.w	r3, r9, r3
 800596c:	4313      	orrs	r3, r2
 800596e:	9304      	str	r3, [sp, #16]
 8005970:	46a2      	mov	sl, r4
 8005972:	e7d2      	b.n	800591a <_vfiprintf_r+0xc6>
 8005974:	9b03      	ldr	r3, [sp, #12]
 8005976:	1d19      	adds	r1, r3, #4
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	9103      	str	r1, [sp, #12]
 800597c:	2b00      	cmp	r3, #0
 800597e:	bfbb      	ittet	lt
 8005980:	425b      	neglt	r3, r3
 8005982:	f042 0202 	orrlt.w	r2, r2, #2
 8005986:	9307      	strge	r3, [sp, #28]
 8005988:	9307      	strlt	r3, [sp, #28]
 800598a:	bfb8      	it	lt
 800598c:	9204      	strlt	r2, [sp, #16]
 800598e:	7823      	ldrb	r3, [r4, #0]
 8005990:	2b2e      	cmp	r3, #46	@ 0x2e
 8005992:	d10a      	bne.n	80059aa <_vfiprintf_r+0x156>
 8005994:	7863      	ldrb	r3, [r4, #1]
 8005996:	2b2a      	cmp	r3, #42	@ 0x2a
 8005998:	d132      	bne.n	8005a00 <_vfiprintf_r+0x1ac>
 800599a:	9b03      	ldr	r3, [sp, #12]
 800599c:	1d1a      	adds	r2, r3, #4
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	9203      	str	r2, [sp, #12]
 80059a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059a6:	3402      	adds	r4, #2
 80059a8:	9305      	str	r3, [sp, #20]
 80059aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005a80 <_vfiprintf_r+0x22c>
 80059ae:	7821      	ldrb	r1, [r4, #0]
 80059b0:	2203      	movs	r2, #3
 80059b2:	4650      	mov	r0, sl
 80059b4:	f7fa fc14 	bl	80001e0 <memchr>
 80059b8:	b138      	cbz	r0, 80059ca <_vfiprintf_r+0x176>
 80059ba:	9b04      	ldr	r3, [sp, #16]
 80059bc:	eba0 000a 	sub.w	r0, r0, sl
 80059c0:	2240      	movs	r2, #64	@ 0x40
 80059c2:	4082      	lsls	r2, r0
 80059c4:	4313      	orrs	r3, r2
 80059c6:	3401      	adds	r4, #1
 80059c8:	9304      	str	r3, [sp, #16]
 80059ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059ce:	4829      	ldr	r0, [pc, #164]	@ (8005a74 <_vfiprintf_r+0x220>)
 80059d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059d4:	2206      	movs	r2, #6
 80059d6:	f7fa fc03 	bl	80001e0 <memchr>
 80059da:	2800      	cmp	r0, #0
 80059dc:	d03f      	beq.n	8005a5e <_vfiprintf_r+0x20a>
 80059de:	4b26      	ldr	r3, [pc, #152]	@ (8005a78 <_vfiprintf_r+0x224>)
 80059e0:	bb1b      	cbnz	r3, 8005a2a <_vfiprintf_r+0x1d6>
 80059e2:	9b03      	ldr	r3, [sp, #12]
 80059e4:	3307      	adds	r3, #7
 80059e6:	f023 0307 	bic.w	r3, r3, #7
 80059ea:	3308      	adds	r3, #8
 80059ec:	9303      	str	r3, [sp, #12]
 80059ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059f0:	443b      	add	r3, r7
 80059f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80059f4:	e76a      	b.n	80058cc <_vfiprintf_r+0x78>
 80059f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80059fa:	460c      	mov	r4, r1
 80059fc:	2001      	movs	r0, #1
 80059fe:	e7a8      	b.n	8005952 <_vfiprintf_r+0xfe>
 8005a00:	2300      	movs	r3, #0
 8005a02:	3401      	adds	r4, #1
 8005a04:	9305      	str	r3, [sp, #20]
 8005a06:	4619      	mov	r1, r3
 8005a08:	f04f 0c0a 	mov.w	ip, #10
 8005a0c:	4620      	mov	r0, r4
 8005a0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a12:	3a30      	subs	r2, #48	@ 0x30
 8005a14:	2a09      	cmp	r2, #9
 8005a16:	d903      	bls.n	8005a20 <_vfiprintf_r+0x1cc>
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d0c6      	beq.n	80059aa <_vfiprintf_r+0x156>
 8005a1c:	9105      	str	r1, [sp, #20]
 8005a1e:	e7c4      	b.n	80059aa <_vfiprintf_r+0x156>
 8005a20:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a24:	4604      	mov	r4, r0
 8005a26:	2301      	movs	r3, #1
 8005a28:	e7f0      	b.n	8005a0c <_vfiprintf_r+0x1b8>
 8005a2a:	ab03      	add	r3, sp, #12
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	462a      	mov	r2, r5
 8005a30:	4b12      	ldr	r3, [pc, #72]	@ (8005a7c <_vfiprintf_r+0x228>)
 8005a32:	a904      	add	r1, sp, #16
 8005a34:	4630      	mov	r0, r6
 8005a36:	f3af 8000 	nop.w
 8005a3a:	4607      	mov	r7, r0
 8005a3c:	1c78      	adds	r0, r7, #1
 8005a3e:	d1d6      	bne.n	80059ee <_vfiprintf_r+0x19a>
 8005a40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a42:	07d9      	lsls	r1, r3, #31
 8005a44:	d405      	bmi.n	8005a52 <_vfiprintf_r+0x1fe>
 8005a46:	89ab      	ldrh	r3, [r5, #12]
 8005a48:	059a      	lsls	r2, r3, #22
 8005a4a:	d402      	bmi.n	8005a52 <_vfiprintf_r+0x1fe>
 8005a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a4e:	f7ff f9a9 	bl	8004da4 <__retarget_lock_release_recursive>
 8005a52:	89ab      	ldrh	r3, [r5, #12]
 8005a54:	065b      	lsls	r3, r3, #25
 8005a56:	f53f af1f 	bmi.w	8005898 <_vfiprintf_r+0x44>
 8005a5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a5c:	e71e      	b.n	800589c <_vfiprintf_r+0x48>
 8005a5e:	ab03      	add	r3, sp, #12
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	462a      	mov	r2, r5
 8005a64:	4b05      	ldr	r3, [pc, #20]	@ (8005a7c <_vfiprintf_r+0x228>)
 8005a66:	a904      	add	r1, sp, #16
 8005a68:	4630      	mov	r0, r6
 8005a6a:	f7ff fc81 	bl	8005370 <_printf_i>
 8005a6e:	e7e4      	b.n	8005a3a <_vfiprintf_r+0x1e6>
 8005a70:	08008dfb 	.word	0x08008dfb
 8005a74:	08008e05 	.word	0x08008e05
 8005a78:	00000000 	.word	0x00000000
 8005a7c:	08005831 	.word	0x08005831
 8005a80:	08008e01 	.word	0x08008e01

08005a84 <__swbuf_r>:
 8005a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a86:	460e      	mov	r6, r1
 8005a88:	4614      	mov	r4, r2
 8005a8a:	4605      	mov	r5, r0
 8005a8c:	b118      	cbz	r0, 8005a96 <__swbuf_r+0x12>
 8005a8e:	6a03      	ldr	r3, [r0, #32]
 8005a90:	b90b      	cbnz	r3, 8005a96 <__swbuf_r+0x12>
 8005a92:	f7ff f871 	bl	8004b78 <__sinit>
 8005a96:	69a3      	ldr	r3, [r4, #24]
 8005a98:	60a3      	str	r3, [r4, #8]
 8005a9a:	89a3      	ldrh	r3, [r4, #12]
 8005a9c:	071a      	lsls	r2, r3, #28
 8005a9e:	d501      	bpl.n	8005aa4 <__swbuf_r+0x20>
 8005aa0:	6923      	ldr	r3, [r4, #16]
 8005aa2:	b943      	cbnz	r3, 8005ab6 <__swbuf_r+0x32>
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	f000 f82a 	bl	8005b00 <__swsetup_r>
 8005aac:	b118      	cbz	r0, 8005ab6 <__swbuf_r+0x32>
 8005aae:	f04f 37ff 	mov.w	r7, #4294967295
 8005ab2:	4638      	mov	r0, r7
 8005ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ab6:	6823      	ldr	r3, [r4, #0]
 8005ab8:	6922      	ldr	r2, [r4, #16]
 8005aba:	1a98      	subs	r0, r3, r2
 8005abc:	6963      	ldr	r3, [r4, #20]
 8005abe:	b2f6      	uxtb	r6, r6
 8005ac0:	4283      	cmp	r3, r0
 8005ac2:	4637      	mov	r7, r6
 8005ac4:	dc05      	bgt.n	8005ad2 <__swbuf_r+0x4e>
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	4628      	mov	r0, r5
 8005aca:	f7ff fdf3 	bl	80056b4 <_fflush_r>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	d1ed      	bne.n	8005aae <__swbuf_r+0x2a>
 8005ad2:	68a3      	ldr	r3, [r4, #8]
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	60a3      	str	r3, [r4, #8]
 8005ad8:	6823      	ldr	r3, [r4, #0]
 8005ada:	1c5a      	adds	r2, r3, #1
 8005adc:	6022      	str	r2, [r4, #0]
 8005ade:	701e      	strb	r6, [r3, #0]
 8005ae0:	6962      	ldr	r2, [r4, #20]
 8005ae2:	1c43      	adds	r3, r0, #1
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d004      	beq.n	8005af2 <__swbuf_r+0x6e>
 8005ae8:	89a3      	ldrh	r3, [r4, #12]
 8005aea:	07db      	lsls	r3, r3, #31
 8005aec:	d5e1      	bpl.n	8005ab2 <__swbuf_r+0x2e>
 8005aee:	2e0a      	cmp	r6, #10
 8005af0:	d1df      	bne.n	8005ab2 <__swbuf_r+0x2e>
 8005af2:	4621      	mov	r1, r4
 8005af4:	4628      	mov	r0, r5
 8005af6:	f7ff fddd 	bl	80056b4 <_fflush_r>
 8005afa:	2800      	cmp	r0, #0
 8005afc:	d0d9      	beq.n	8005ab2 <__swbuf_r+0x2e>
 8005afe:	e7d6      	b.n	8005aae <__swbuf_r+0x2a>

08005b00 <__swsetup_r>:
 8005b00:	b538      	push	{r3, r4, r5, lr}
 8005b02:	4b29      	ldr	r3, [pc, #164]	@ (8005ba8 <__swsetup_r+0xa8>)
 8005b04:	4605      	mov	r5, r0
 8005b06:	6818      	ldr	r0, [r3, #0]
 8005b08:	460c      	mov	r4, r1
 8005b0a:	b118      	cbz	r0, 8005b14 <__swsetup_r+0x14>
 8005b0c:	6a03      	ldr	r3, [r0, #32]
 8005b0e:	b90b      	cbnz	r3, 8005b14 <__swsetup_r+0x14>
 8005b10:	f7ff f832 	bl	8004b78 <__sinit>
 8005b14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b18:	0719      	lsls	r1, r3, #28
 8005b1a:	d422      	bmi.n	8005b62 <__swsetup_r+0x62>
 8005b1c:	06da      	lsls	r2, r3, #27
 8005b1e:	d407      	bmi.n	8005b30 <__swsetup_r+0x30>
 8005b20:	2209      	movs	r2, #9
 8005b22:	602a      	str	r2, [r5, #0]
 8005b24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b28:	81a3      	strh	r3, [r4, #12]
 8005b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2e:	e033      	b.n	8005b98 <__swsetup_r+0x98>
 8005b30:	0758      	lsls	r0, r3, #29
 8005b32:	d512      	bpl.n	8005b5a <__swsetup_r+0x5a>
 8005b34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b36:	b141      	cbz	r1, 8005b4a <__swsetup_r+0x4a>
 8005b38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b3c:	4299      	cmp	r1, r3
 8005b3e:	d002      	beq.n	8005b46 <__swsetup_r+0x46>
 8005b40:	4628      	mov	r0, r5
 8005b42:	f7ff f94f 	bl	8004de4 <_free_r>
 8005b46:	2300      	movs	r3, #0
 8005b48:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b4a:	89a3      	ldrh	r3, [r4, #12]
 8005b4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b50:	81a3      	strh	r3, [r4, #12]
 8005b52:	2300      	movs	r3, #0
 8005b54:	6063      	str	r3, [r4, #4]
 8005b56:	6923      	ldr	r3, [r4, #16]
 8005b58:	6023      	str	r3, [r4, #0]
 8005b5a:	89a3      	ldrh	r3, [r4, #12]
 8005b5c:	f043 0308 	orr.w	r3, r3, #8
 8005b60:	81a3      	strh	r3, [r4, #12]
 8005b62:	6923      	ldr	r3, [r4, #16]
 8005b64:	b94b      	cbnz	r3, 8005b7a <__swsetup_r+0x7a>
 8005b66:	89a3      	ldrh	r3, [r4, #12]
 8005b68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b70:	d003      	beq.n	8005b7a <__swsetup_r+0x7a>
 8005b72:	4621      	mov	r1, r4
 8005b74:	4628      	mov	r0, r5
 8005b76:	f000 f88b 	bl	8005c90 <__smakebuf_r>
 8005b7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b7e:	f013 0201 	ands.w	r2, r3, #1
 8005b82:	d00a      	beq.n	8005b9a <__swsetup_r+0x9a>
 8005b84:	2200      	movs	r2, #0
 8005b86:	60a2      	str	r2, [r4, #8]
 8005b88:	6962      	ldr	r2, [r4, #20]
 8005b8a:	4252      	negs	r2, r2
 8005b8c:	61a2      	str	r2, [r4, #24]
 8005b8e:	6922      	ldr	r2, [r4, #16]
 8005b90:	b942      	cbnz	r2, 8005ba4 <__swsetup_r+0xa4>
 8005b92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b96:	d1c5      	bne.n	8005b24 <__swsetup_r+0x24>
 8005b98:	bd38      	pop	{r3, r4, r5, pc}
 8005b9a:	0799      	lsls	r1, r3, #30
 8005b9c:	bf58      	it	pl
 8005b9e:	6962      	ldrpl	r2, [r4, #20]
 8005ba0:	60a2      	str	r2, [r4, #8]
 8005ba2:	e7f4      	b.n	8005b8e <__swsetup_r+0x8e>
 8005ba4:	2000      	movs	r0, #0
 8005ba6:	e7f7      	b.n	8005b98 <__swsetup_r+0x98>
 8005ba8:	20000020 	.word	0x20000020

08005bac <_raise_r>:
 8005bac:	291f      	cmp	r1, #31
 8005bae:	b538      	push	{r3, r4, r5, lr}
 8005bb0:	4605      	mov	r5, r0
 8005bb2:	460c      	mov	r4, r1
 8005bb4:	d904      	bls.n	8005bc0 <_raise_r+0x14>
 8005bb6:	2316      	movs	r3, #22
 8005bb8:	6003      	str	r3, [r0, #0]
 8005bba:	f04f 30ff 	mov.w	r0, #4294967295
 8005bbe:	bd38      	pop	{r3, r4, r5, pc}
 8005bc0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005bc2:	b112      	cbz	r2, 8005bca <_raise_r+0x1e>
 8005bc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005bc8:	b94b      	cbnz	r3, 8005bde <_raise_r+0x32>
 8005bca:	4628      	mov	r0, r5
 8005bcc:	f000 f830 	bl	8005c30 <_getpid_r>
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	4601      	mov	r1, r0
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bda:	f000 b817 	b.w	8005c0c <_kill_r>
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d00a      	beq.n	8005bf8 <_raise_r+0x4c>
 8005be2:	1c59      	adds	r1, r3, #1
 8005be4:	d103      	bne.n	8005bee <_raise_r+0x42>
 8005be6:	2316      	movs	r3, #22
 8005be8:	6003      	str	r3, [r0, #0]
 8005bea:	2001      	movs	r0, #1
 8005bec:	e7e7      	b.n	8005bbe <_raise_r+0x12>
 8005bee:	2100      	movs	r1, #0
 8005bf0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	4798      	blx	r3
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	e7e0      	b.n	8005bbe <_raise_r+0x12>

08005bfc <raise>:
 8005bfc:	4b02      	ldr	r3, [pc, #8]	@ (8005c08 <raise+0xc>)
 8005bfe:	4601      	mov	r1, r0
 8005c00:	6818      	ldr	r0, [r3, #0]
 8005c02:	f7ff bfd3 	b.w	8005bac <_raise_r>
 8005c06:	bf00      	nop
 8005c08:	20000020 	.word	0x20000020

08005c0c <_kill_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4d07      	ldr	r5, [pc, #28]	@ (8005c2c <_kill_r+0x20>)
 8005c10:	2300      	movs	r3, #0
 8005c12:	4604      	mov	r4, r0
 8005c14:	4608      	mov	r0, r1
 8005c16:	4611      	mov	r1, r2
 8005c18:	602b      	str	r3, [r5, #0]
 8005c1a:	f7fc fa0b 	bl	8002034 <_kill>
 8005c1e:	1c43      	adds	r3, r0, #1
 8005c20:	d102      	bne.n	8005c28 <_kill_r+0x1c>
 8005c22:	682b      	ldr	r3, [r5, #0]
 8005c24:	b103      	cbz	r3, 8005c28 <_kill_r+0x1c>
 8005c26:	6023      	str	r3, [r4, #0]
 8005c28:	bd38      	pop	{r3, r4, r5, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000374 	.word	0x20000374

08005c30 <_getpid_r>:
 8005c30:	f7fc b9f8 	b.w	8002024 <_getpid>

08005c34 <_malloc_usable_size_r>:
 8005c34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c38:	1f18      	subs	r0, r3, #4
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	bfbc      	itt	lt
 8005c3e:	580b      	ldrlt	r3, [r1, r0]
 8005c40:	18c0      	addlt	r0, r0, r3
 8005c42:	4770      	bx	lr

08005c44 <__swhatbuf_r>:
 8005c44:	b570      	push	{r4, r5, r6, lr}
 8005c46:	460c      	mov	r4, r1
 8005c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c4c:	2900      	cmp	r1, #0
 8005c4e:	b096      	sub	sp, #88	@ 0x58
 8005c50:	4615      	mov	r5, r2
 8005c52:	461e      	mov	r6, r3
 8005c54:	da0d      	bge.n	8005c72 <__swhatbuf_r+0x2e>
 8005c56:	89a3      	ldrh	r3, [r4, #12]
 8005c58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c5c:	f04f 0100 	mov.w	r1, #0
 8005c60:	bf14      	ite	ne
 8005c62:	2340      	movne	r3, #64	@ 0x40
 8005c64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c68:	2000      	movs	r0, #0
 8005c6a:	6031      	str	r1, [r6, #0]
 8005c6c:	602b      	str	r3, [r5, #0]
 8005c6e:	b016      	add	sp, #88	@ 0x58
 8005c70:	bd70      	pop	{r4, r5, r6, pc}
 8005c72:	466a      	mov	r2, sp
 8005c74:	f000 f848 	bl	8005d08 <_fstat_r>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	dbec      	blt.n	8005c56 <__swhatbuf_r+0x12>
 8005c7c:	9901      	ldr	r1, [sp, #4]
 8005c7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c86:	4259      	negs	r1, r3
 8005c88:	4159      	adcs	r1, r3
 8005c8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c8e:	e7eb      	b.n	8005c68 <__swhatbuf_r+0x24>

08005c90 <__smakebuf_r>:
 8005c90:	898b      	ldrh	r3, [r1, #12]
 8005c92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c94:	079d      	lsls	r5, r3, #30
 8005c96:	4606      	mov	r6, r0
 8005c98:	460c      	mov	r4, r1
 8005c9a:	d507      	bpl.n	8005cac <__smakebuf_r+0x1c>
 8005c9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005ca0:	6023      	str	r3, [r4, #0]
 8005ca2:	6123      	str	r3, [r4, #16]
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	6163      	str	r3, [r4, #20]
 8005ca8:	b003      	add	sp, #12
 8005caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cac:	ab01      	add	r3, sp, #4
 8005cae:	466a      	mov	r2, sp
 8005cb0:	f7ff ffc8 	bl	8005c44 <__swhatbuf_r>
 8005cb4:	9f00      	ldr	r7, [sp, #0]
 8005cb6:	4605      	mov	r5, r0
 8005cb8:	4639      	mov	r1, r7
 8005cba:	4630      	mov	r0, r6
 8005cbc:	f7ff f906 	bl	8004ecc <_malloc_r>
 8005cc0:	b948      	cbnz	r0, 8005cd6 <__smakebuf_r+0x46>
 8005cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cc6:	059a      	lsls	r2, r3, #22
 8005cc8:	d4ee      	bmi.n	8005ca8 <__smakebuf_r+0x18>
 8005cca:	f023 0303 	bic.w	r3, r3, #3
 8005cce:	f043 0302 	orr.w	r3, r3, #2
 8005cd2:	81a3      	strh	r3, [r4, #12]
 8005cd4:	e7e2      	b.n	8005c9c <__smakebuf_r+0xc>
 8005cd6:	89a3      	ldrh	r3, [r4, #12]
 8005cd8:	6020      	str	r0, [r4, #0]
 8005cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cde:	81a3      	strh	r3, [r4, #12]
 8005ce0:	9b01      	ldr	r3, [sp, #4]
 8005ce2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005ce6:	b15b      	cbz	r3, 8005d00 <__smakebuf_r+0x70>
 8005ce8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cec:	4630      	mov	r0, r6
 8005cee:	f000 f81d 	bl	8005d2c <_isatty_r>
 8005cf2:	b128      	cbz	r0, 8005d00 <__smakebuf_r+0x70>
 8005cf4:	89a3      	ldrh	r3, [r4, #12]
 8005cf6:	f023 0303 	bic.w	r3, r3, #3
 8005cfa:	f043 0301 	orr.w	r3, r3, #1
 8005cfe:	81a3      	strh	r3, [r4, #12]
 8005d00:	89a3      	ldrh	r3, [r4, #12]
 8005d02:	431d      	orrs	r5, r3
 8005d04:	81a5      	strh	r5, [r4, #12]
 8005d06:	e7cf      	b.n	8005ca8 <__smakebuf_r+0x18>

08005d08 <_fstat_r>:
 8005d08:	b538      	push	{r3, r4, r5, lr}
 8005d0a:	4d07      	ldr	r5, [pc, #28]	@ (8005d28 <_fstat_r+0x20>)
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	4604      	mov	r4, r0
 8005d10:	4608      	mov	r0, r1
 8005d12:	4611      	mov	r1, r2
 8005d14:	602b      	str	r3, [r5, #0]
 8005d16:	f7fc f9ed 	bl	80020f4 <_fstat>
 8005d1a:	1c43      	adds	r3, r0, #1
 8005d1c:	d102      	bne.n	8005d24 <_fstat_r+0x1c>
 8005d1e:	682b      	ldr	r3, [r5, #0]
 8005d20:	b103      	cbz	r3, 8005d24 <_fstat_r+0x1c>
 8005d22:	6023      	str	r3, [r4, #0]
 8005d24:	bd38      	pop	{r3, r4, r5, pc}
 8005d26:	bf00      	nop
 8005d28:	20000374 	.word	0x20000374

08005d2c <_isatty_r>:
 8005d2c:	b538      	push	{r3, r4, r5, lr}
 8005d2e:	4d06      	ldr	r5, [pc, #24]	@ (8005d48 <_isatty_r+0x1c>)
 8005d30:	2300      	movs	r3, #0
 8005d32:	4604      	mov	r4, r0
 8005d34:	4608      	mov	r0, r1
 8005d36:	602b      	str	r3, [r5, #0]
 8005d38:	f7fc f9ec 	bl	8002114 <_isatty>
 8005d3c:	1c43      	adds	r3, r0, #1
 8005d3e:	d102      	bne.n	8005d46 <_isatty_r+0x1a>
 8005d40:	682b      	ldr	r3, [r5, #0]
 8005d42:	b103      	cbz	r3, 8005d46 <_isatty_r+0x1a>
 8005d44:	6023      	str	r3, [r4, #0]
 8005d46:	bd38      	pop	{r3, r4, r5, pc}
 8005d48:	20000374 	.word	0x20000374

08005d4c <_init>:
 8005d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4e:	bf00      	nop
 8005d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d52:	bc08      	pop	{r3}
 8005d54:	469e      	mov	lr, r3
 8005d56:	4770      	bx	lr

08005d58 <_fini>:
 8005d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d5a:	bf00      	nop
 8005d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d5e:	bc08      	pop	{r3}
 8005d60:	469e      	mov	lr, r3
 8005d62:	4770      	bx	lr
