vendor_name = ModelSim
source_file = 1, /home/brunoclaudino/intelFPGA_lite/18.0/mux_4_to_1/mux_4_to_1.vhd
source_file = 1, /home/brunoclaudino/intelFPGA_lite/18.0/mux_4_to_1/Waveform.vwf
source_file = 1, /home/brunoclaudino/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/brunoclaudino/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/brunoclaudino/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/brunoclaudino/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/brunoclaudino/intelFPGA_lite/18.0/mux_4_to_1/db/mux_4_to_1.cbx.xml
design_name = mux_4_to_1
instance = comp, \X~output\, X~output, mux_4_to_1, 1
instance = comp, \A[0]~input\, A[0]~input, mux_4_to_1, 1
instance = comp, \A[1]~input\, A[1]~input, mux_4_to_1, 1
instance = comp, \A[2]~input\, A[2]~input, mux_4_to_1, 1
instance = comp, \A[3]~input\, A[3]~input, mux_4_to_1, 1
instance = comp, \sel[0]~input\, sel[0]~input, mux_4_to_1, 1
instance = comp, \sel[1]~input\, sel[1]~input, mux_4_to_1, 1
instance = comp, \Mux0~0\, Mux0~0, mux_4_to_1, 1
