\section{Models}
\subsection{FPGA}
Our algorithm will generate an emulation using path subgraph isomorphism. To this end, we will model FPGA designs as graphs. For this purpose, let us define the type $hierarchygraph$.


\begin{defn}
A $hierarchygraph$ is a structure $\subseteq (V, E, L, H, C)$ where:

\begin{itemize}
\item $V$ is a finite set of vertices.
\item $E\subseteq (V \times V)$ is a finite set of undirected edges without loops, i.e. $\not \exists v \in V . (v, v) \in E$.
\item $L$ is a vertex multilabeling function $V \to P(\lambda)$ where $P(\lambda)$ is the power set of a finite set of labels $\lambda=\{``in", ``out", ``component", ``port", ``mux", ``lut", ``select", ``set", ``async", ``sync"\}$.
\item $H \subseteq(V \times G)$ where $G$ is the set of all $hierarchygraphs$. This describes the hierarchy of an FPGA.
\item $C \subseteq (V \times V_H)$ where $V_H=\bigcup_{v_i, (V_i, E_i, L_i, H_i, C_i) \in H} V_i$. This allows us to separate different wires coming out of a hierarchical component of the FPGA by linking them with vertices in the $hierarchygraph$ definition of that component.
\end{itemize}

Furthermore, the hierarchy is \textit{finite}. I.e if we define a function $depth \in (G \times \mathbb{N})$:

\[
    depth((V, E, L, H, C)) = \left\{\begin{array}{lr}
        0   & \text{for } H=\emptyset\\
        1 + \sum\limits_{H_i \in H}depth(H_i)	 & \text{for } H\neq \emptyset\\
\end{array}\right\}
  \]
  
then $depth$ is defined for every hierarchygraph.
\end{defn}


\begin{defn}
Let $model(B)$ be a $hierarchygraph$ model of (a subset of) an FPGA layout $B$ such that:

\begin{itemize}
\item For each pin in $B$, $model(B)$ has a vertex $v$ such that $L(v)=\{``pin"\}$.

\item For each routing switch in $B$, $model(B)$ has a vertex $v$ such that $L(v)=\{``switch"\}$.

\item For each component in $B$ that is one step lower than $B$ in the FPGA hierarchy (e.g. CLBs), $model(B)$ has a distinct vertex $v$ such that $L(v)=\{``component"\}$ and a set of vertices $S$ such that $\forall s \in S . L(s) = \{``port"\} \land (s,v) \in E$. Furthermore, the contents of this component are recursively defined in $H(v)$ such that ports are linked:

 $\forall s \in S . \exists w \in (H(v).V) . (s, w) \in C$.
 
 Furthermore, this link is unique, i.e.:
 
 %$\forall s_1, s_2 \in S. \forall w \in (H(w).V). ((s_1,w) \in C \land (s_2, w) \in C) \to s_1=s_2$ Not this, since a component may be used multiple times
 
  $\forall w_1, w_2 \in (H(w).V). \forall s \in S . ((s,w_1) \in C \land (s, w_2) \in C) \to w_1=w_2$

%---------------------------
%---------------------------
%         MUX
%---------------------------
%---------------------------
\item For each mux with $n$ wires for each input and for its output in $B$, $model(B)$ has a distinct vertex $v$ such that $L(v)=\{``component"\}$ and a set of vertices $S$ such that $|S|=3n+1$.


$\forall s_i \in S. L(s_i)=\{``port"\} \land (v, s_i) \in E$

$H(v) = (V_{mux}, E_{mux}, L_{mux}, \emptyset, \emptyset)$ where:

\begin{tabular}{lllll}
$V_{mux} = $ &  \multicolumn{4}{l}{$\{v_{left, 1} \dots v_{left, n}\} \cup \{v_{right, 1} \dots v_{right, n}\} \cup \{v_{out, 1} \dots v_{out, n}\} \cup \{v_{left}, v_{right}\}$}\\

$E_{mux} = $ & $\{(v_{left, i}, v_{left})$&$: v_{left, i}$&$\in \{v_{left, 1} \dots v_{left, n}\}\}$ & $\cup$\\

& $\{(v_{right, i}, v_{right})$&$: v_{right, i}$&$\in \{v_{right, 1} \dots v_{right, n}\}\}$ & $\cup$\\
& $\{(v_{left, i}, v_{out, i})$&$: v_{left, i}$&$\in \{v_{left, 1} \dots v_{left, n}\}\}$ & $\cup$\\
& $\{(v_{right, i}, v_{out, i})$&$: v_{right, i}$&$\in \{v_{right, 1} \dots v_{right, n}\}\}$ &\\
\end{tabular}

\begin{tabular}{llllll}
$L_{mux} = $ & $\{(v_{left, i}$&$, \{``in"\})$&$: v_{left, i}$&$\in \{v_{left, 1} \dots v_{left, n}\}\}$ & $\cup$\\
& $\{(v_{right, i}$&$, \{``in"\})$&$: v_{right, i}$&$\in \{v_{right, 1} \dots v_{right, n}\}\}$ & $\cup$\\
& $\{(v_{out, i}$&$, \{``out"\}) $&$: v_{out, i}$&$\in \{v_{out, 1} \dots v_{out, n}\}\}$ & $\cup$\\
& $\{(v_{left}$&\multicolumn{3}{l}{$, \{``mux"\}),  (v_{right} , \{``mux"\})\}$} &\\
\end{tabular}

\tikzstyle{graphnode} = [circle, minimum width=1.5cm, minimum height=1.5cm,text centered, draw=black]

\begin{figure}
\centering
\begin{adjustbox}{width=0.7\textwidth}
\begin{tikzpicture}
\draw (-4, 4) node[graphnode] (in1){in};
\draw (-4, 2) node[graphnode] (in2){in};
\draw (-4, 0) node[graphnode] (select) {select};
\draw (-4, -2) node[graphnode] (in3) {in};
\draw (-4, -4) node[graphnode] (in4) {in};

\draw (0, 4) node[graphnode, fill=gray!60] (mux1) {mux};
\draw (0, -4) node[graphnode, fill=gray!60] (mux2) {mux};

\draw (4, 1) node[graphnode] (out1) {out};
\draw (4, -1) node[graphnode] (out2) {out};


\draw (in1)--(mux1);
\draw (in2)--(mux1);
\draw (in1)--(out1);
\draw (in2)--(out2);
%\draw (mux1)--(out1);
%\draw (mux1)--(out2);

\draw (in3)--(mux2);
\draw (in4)--(mux2);
\draw (in3)--(out1);
\draw (in4)--(out2);
%\draw (mux2)--(out1);
%\draw (mux2)--(out2);

%\draw (select)--(mux1);
%\draw (select)--(mux2);
%\draw (mux1)--(mux2);
%-------------------------------------
\draw (-10,0)       node [graphnode, fill=gray!60] (component) {component};
\draw (-7.5, 2.5)   node [graphnode] (p1) {port};
\draw (-7.5, -2.5)  node [graphnode] (p2) {port};
\draw (-10, 2.5)    node [graphnode] (p3) {port};
\draw (-10, -2.5)    node [graphnode] (p4) {port};
\draw (-12.5, 2.5)  node [graphnode] (p5) {port};
\draw (-12.5, -2.5) node [graphnode] (p6) {port};
\draw (-7.5, 0)     node [graphnode] (p7) {port};

\draw (component)--(p1);
\draw (component)--(p2);
\draw (component)--(p3);
\draw (component)--(p4);
\draw (component)--(p5);
\draw (component)--(p6);
\draw (component)--(p7);

%-------------------
\draw (-5.75, 5)--(-5.75, -5);
%-------------------
\draw[dotted] (p5).. controls (  -10, 4)..(in1);
\draw[dotted] (p1).. controls (-5.75, 3)..(in2);
\draw[dotted] (p2).. controls (-5.75,-3)..(in3);
\draw[dotted] (p6).. controls (  -10,-4)..(in4);
\draw[dotted] (p7)--(select);
\draw[dotted] (p3).. controls ( -7.5, 4)..(out1);
\draw[dotted] (p4).. controls ( -7.5,-4)..(out2);
\end{tikzpicture}
\end{adjustbox}
\caption{How a 2-wire mux is represented in $model(B)$ (left) in terms of vertex $v$ with $L(v)=``component"$, port vertices and edges, and the $hierarchygraph$ $H(v)$ (right) storing the internal details of the mux. Dashed lines indicate the relation $C$ that links the vertices representing outgoing wires. Vertex labels are shown as text. See Figure \ref{fig:example:simplemux} for an example where the mux is connected to other parts.}
\label{fig:model:mux}
\end{figure}
Lastly, the relation $C$ contains a link from nodes in the FPGA $hierarchygraph$ to nodes in the mux $hierarchygraph$, i.e. $\forall s \in S . \exists w \in V_{mux} . (s, w) \in C$.
The model of a mux is illustrated in Figure \ref{fig:model:mux}.

%---------------------------
%---------------------------
%         LUT
%---------------------------
%---------------------------
\item For each LUT in $B$ with $n$ inputs and $m$ outputs, $model(B)$ has a distinct vertex $v$ such that $L(v)=\{``component"\}$ and a set of vertices $S$ such that $|S|=n+m$.

$\forall s \in S. L(s)=\{``port" : i \in \{1 \dots n\}\} \land (v, s) \in E$\\

$H(v) = (V_{lut}, E_{lut}, L_{lut}, \emptyset, \emptyset)$ where:

\begin{tabular}{l}
$V_{lut}=\{v_{in, 1} \dots v_{in, n}\} \cup \{v_{out, 1} \dots v_{out, m}\} \cup \{v_{left}, v_{right}\}$\\
\end{tabular}

\begin{tabular}{lll}
$E_{lut}=$&$\{(v_{in, i}, v_{left})$&$: v_{in, i} \in \{v_{in, 1} \dots v_{in, n}\}\} \cup$\\

&$\{(v_{in, i}, v_{right})$&$: v_{in, i} \in \{v_{in, 1} \dots v_{in, n}\}\} \cup$\\

&$\{(v_{in, i}, v_{out, j})$&$: v_{in, i} \in \{v_{in, 1} \dots v_{in, n}\}, v_{out, j} \in \{v_{out, 1} \dots v_{out, m}\}\}$\\

\end{tabular}

\begin{tabular}{llll}
$L_{lut}=$&$\{(v_{in, i}, \{``in", ``select"\})$&$: v_{in, i} \in \{v_{in, 1} \dots v_{in, n}\}\}$&$\cup$\\
&$\{(v_{out, i}, \{``out"\})$&$: v_{out, i} \in \{v_{out, 1} \dots v_{out, m}\}\}$&$\cup$\\
&$\{(v_{left}, \{``in", ``select"\})\}$&$\cup$&\\
&\multicolumn{2}{l}{$\{(v_{right}, \{``in", ``select"\})\}$}&\\
\end{tabular}

Lastly, the relation $C$ contains a link from nodes in the FPGA $hierarchygraph$ to nodes in the lut $hierarchygraph$, i.e. $\forall s \in S . \exists w \in V_{lut} . (s, w) \in C$.
The model of a lut is illustrated in Figure \ref{fig:model:lut}.

% distinct vertices $v_{in}$ and $v_{out}$ such that $L(v_{in})=``lut_{in}"$, $L(v_{out})=``lut_{out}"$ and $(v_{in}, v_{out}) \in E$. Wires to the input of the LUT in $B$ correspond with edges to $v_{in}$ in $model(B)$ whilst wires from the output of the LUT in $B$ correspond with edges from $v_{out}$ in $model(B)$.
 
 \begin{figure}
\centering
\begin{adjustbox}{width=0.7\textwidth}
\begin{tikzpicture}
\draw (-4, 4) node[graphnode, text width=1cm] (in1){in, select};
\draw (-4, 2) node[graphnode, text width=1cm] (in2){in, select};
\draw (-4, 0) node[graphnode, text width=1cm] (in3) {in, select};
\draw (-4, -2) node[graphnode, text width=1cm] (in4) {in, select};
\draw (-4, -4) node[graphnode, text width=1cm] (in5) {in, select};

\draw (0, 4) node[graphnode, fill=gray!60, text width=1cm] (mux1) {mux, lut};
\draw (0, -4) node[graphnode, fill=gray!60, text width=1cm] (mux2) {mux, lut};

\draw (4, 1) node[graphnode] (out1) {out};
\draw (4, -1) node[graphnode] (out2) {out};


\draw (in1)--(mux1);
\draw (in1)--(mux2);
\draw (in1)--(out1);
\draw (in1)--(out2);

\draw (in2)--(mux1);
\draw (in2)--(mux2);
\draw (in2)--(out1);
\draw (in2)--(out2);

\draw (in3)--(mux1);
\draw (in3)--(mux2);
\draw (in3)--(out1);
\draw (in3)--(out2);

\draw (in4)--(mux1);
\draw (in4)--(mux2);
\draw (in4)--(out1);
\draw (in4)--(out2);

\draw (in5)--(mux1);
\draw (in5)--(mux2);
\draw (in5)--(out1);
\draw (in5)--(out2);

%\draw (mux1)--(out1);
%\draw (mux1)--(out2);
%\draw (mux2)--(out1);
%\draw (mux2)--(out2);
%\draw (mux1)--(mux2);

%-------------------------------------
\draw (-10,0)       node [graphnode, fill=gray!60] (component) {component};
\draw (-7.5, 2.5)   node [graphnode] (p1) {port};
\draw (-7.5, -2.5)  node [graphnode] (p2) {port};
\draw (-10, 2.5)    node [graphnode] (p3) {port};
\draw (-10, -2.5)    node [graphnode] (p4) {port};
\draw (-12.5, 2.5)  node [graphnode] (p5) {port};
\draw (-12.5, -2.5) node [graphnode] (p6) {port};
\draw (-7.5, 0)     node [graphnode] (p7) {port};

\draw (component)--(p1);
\draw (component)--(p2);
\draw (component)--(p3);
\draw (component)--(p4);
\draw (component)--(p5);
\draw (component)--(p6);
\draw (component)--(p7);

%-------------------
\draw (-5.75, 5)--(-5.75, -5);
%-------------------
\draw[dotted] (p5).. controls (  -10, 4)..(in1);
\draw[dotted] (p1).. controls (-5.75, 3)..(in2);
\draw[dotted] (p2).. controls (-5.75,-3)..(in4);
\draw[dotted] (p6).. controls (  -10,-4)..(in5);
\draw[dotted] (p7)--(in3);
\draw[dotted] (p3).. controls ( -7.5, 4)..(out1);
\draw[dotted] (p4).. controls ( -7.5,-4)..(out2);
\end{tikzpicture}
\end{adjustbox}
\caption{How a 5-input-2-output lut is represented in $model(B)$ (left) in terms of vertex $v$ with $L(v)=``component"$, port vertices and edges, and the $hierarchygraph$ $H(v)$ (right) storing the internal details of the lut. This $hierarchygraph$ representation contains subgraphs of muxes that this lut can emulate. Dashed lines indicate the relation $C$ that links the vertices representing outgoing wires. Vertex labels are shown as text.}
\label{fig:model:lut}
\end{figure}

%---------------------------
%---------------------------
%         Register
%---------------------------
%---------------------------
\item For each register in $B$ with $n$ inputs, $model(B)$ has a distinct vertex $v$ such that $L(v)=\{``component"\}$ and a set of vertices $S$ such that $|S|=2n+2$ if the register has synchronous- or asynchronous reset capabilities, $|S|=2n+3$ if it has both or $|S|=2n+1$ if it has neither.

$\forall s \in S . L(s) = \{``port"\} \land (v,s) \in E$

$H(v) = (V_{reg}, E_{reg}, L_{reg}, \emptyset, \emptyset)$ where:

\begin{minipage*}{10cm}
\begin{tabular}{l}
$V_{reg}=\{v_{in, 1} \dots v_{in, n}\} \cup \{v_{out, 1} \dots v_{out, n}\} \cup \{v_{set}, v_{sync}\footnote{\label{foot:register}These vertices, their edges, their labels and mapping in $C$ are omitted if the register is incapable of synchronous- or asynchronous reset, respectively.}, v_{async}\footnotemark[\ref{foot:register}]\}$
\end{tabular}
\end{minipage*}

\begin{minipage*}{10cm}
\begin{tabular}{lll}
$E_{reg}=$&$\{(v_{in, i}, v_{out, i})$&$: v_{in, i} \in \{v_{in, 1} \dots v_{in, n}\}\} \cup$\\

&$\{(v_{in, i}, v_{set})$&$: v_{in, i} \in \{v_{in, 1} \dots v_{in, n}\}\} \cup$\\

&$\{(v_{sync}\footnotemark[\ref{foot:register}], v_{set}), (v_{async}\footnotemark[\ref{foot:register}], v_{set})\}$\\
\end{tabular}
\end{minipage*}

\begin{minipage*}{10cm}
\begin{tabular}{lll}
$L_{reg}=$&$\{(v_{in, i}, ``in")$&$: v_{in, i} \in \{v_{in, 1} \dots v_{in, n}\}\} \cup$\\

&$\{(v_{out, i}, ``out")$&$: v_{out, i} \in \{v_{out, 1} \dots v_{out, n}\}\} \cup$\\

&\multicolumn{2}{l}{$\{(v_{set}, ``set"), (v_{sync}\footnotemark[\ref{foot:register}], ``sync"), (v_{async}\footnotemark[\ref{foot:register}], ``async")\}$}
\end{tabular}
\end{minipage*}

Lastly, the relation $C$ contains a link from nodes in the FPGA $hierarchygraph$ to nodes in the register $hierarchygraph$, i.e. $\forall s \in S . \exists w \in V_{reg} . (s, w) \in C$.
The model of a mux is illustrated in Figure \ref{fig:model:mux}.

 \begin{figure}
\centering
\begin{adjustbox}{width=0.7\textwidth}
\begin{tikzpicture}
\draw (0, 2) node[graphnode, text width=1cm] (in1){in};
\draw (-2, 0) node[graphnode, text width=1cm] (set) {set};
\draw (0, -2) node[graphnode, text width=1cm] (in2) {in};

\draw (-4, 2) node[graphnode, text width=1cm] (sync) {reset sync};
\draw (-4, -2) node[graphnode, text width=1cm] (async) {reset async};

\draw (2, 2) node[graphnode] (out1) {out};
\draw (2, -2) node[graphnode] (out2) {out};

\draw (in1)--(out1);
\draw (in2)--(out2);
\draw (set)--(in1);
\draw (set)--(in2);
\draw (sync)--(set);
\draw (async)--(set);




%-------------------------------------
\draw (-10,0)       node [graphnode, fill=gray!60] (component) {component};
\draw (-7.5, 2.5)   node [graphnode] (p1) {port};
\draw (-7.5, -2.5)  node [graphnode] (p2) {port};
\draw (-10, 2.5)    node [graphnode] (p3) {port};
\draw (-10, -2.5)    node [graphnode] (p4) {port};
\draw (-12.5, 2.5)  node [graphnode] (p5) {port};
\draw (-12.5, -2.5) node [graphnode] (p6) {port};
\draw (-7.5, 0)     node [graphnode] (p7) {port};

\draw (component)--(p1);
\draw (component)--(p2);
\draw (component)--(p3);
\draw (component)--(p4);
\draw (component)--(p5);
\draw (component)--(p6);
\draw (component)--(p7);

%-------------------
\draw (-5.75, 5)--(-5.75, -5);
%-------------------
\draw[dotted] (p1)..controls(-5.75,  2.5)..(sync);
\draw[dotted] (p2)..controls(-5.75, -2.5)..(async);
\draw[dotted] (p7)--(set);
\draw[dotted] (p3)..controls(-7.5,   4)..(in1);
\draw[dotted] (p4)..controls(-7.5,  -4)..(in2);
\draw[dotted] (p5)..controls(-10, 4.5) and (0, 4.5)..(out1);
\draw[dotted] (p6)..controls(-10,-4.5) and (0,-4.5)..(out2);
\end{tikzpicture}
\end{adjustbox}
\caption{How a 2-input register is represented in $model(B)$ (left) in terms of vertex $v$ with $L(v)=``component"$, port vertices and edges, and the $hierarchygraph$ $H(v)$ (right) storing the internal details of the register. Dashed lines indicate the relation $C$ that links the vertices representing outgoing wires. Vertex labels are shown as text.}
\label{fig:model:register}
\end{figure}

\item Each connection by wire in $B$ corresponds to an edge in $model(B)$. For muxes, luts, registers and hierarchical components this means an edge to the ``port"-vertex $v$ for which $C(v)$ represents the appropriate input/output of the component.

\item $model(B)$ contains nothing else.
\end{itemize}
\end{defn}
\subsection{FPGA program}
Let $model(B)$ be the hierarchygraph of an FPGA layout $B$. Before we can define what an interpretation of $model(B)$ is, we need to constrain ourselves to hierarchygraphs of FPGAs in Definition \ref{def:fpga_hierarchygraph}. Next, we define the semantics of the configuration of a lookup table in Definition \ref{def:LUT_mapping} and the semantics of the configuration of routing switches in Definition \ref{def:switch_mapping}. Finally, we define an interpretation of an FPGA hierarchygraph in Definition \ref{def:interpretation}. This interpretation is our model of an FPGA program for FPGA layout $B$.


\begin{defn}[FPGA hierarchygraph]
\label{def:fpga_hierarchygraph}
An \textbf{FPGA hierarchygraph} is a hierarchygraph $G$ such that an FPGA $B$ exists for which $G=model(B)$.
\end{defn}


\begin{defn}[Vertex union]
Let $V^{\cup}$ be the vertex union of a hierarchygraph, defined as:

\[
    V^{\cup}((V, E, L, H, C)) = \left\{\begin{array}{lr}
        V   & \text{for } H=\emptyset\\
        V \cup \bigcup\limits_{(v_i, G_i)\in H} V^{\cup}(G_i) & \text{for } H\neq \emptyset\\
\end{array}\right\}
  \]
\end{defn}

\begin{defn}[LUT mapping]
\label{def:LUT_mapping}
A \textbf{LUT mapping} of a hierarchygraph $G=(V, E, L, H, C)$ is a function $L_{map} \subseteq V \times P(V^{\cup}(G)) \times P(V^{\cup}(G))$. 

It is a set such that:
\vspace{10pt}

$\forall v. (L(v) = ``component" \land \exists w \in (H(v).V). (H(v).L)(w)=``lut") \to$

$\quad \forall V_{in}  \in P(H(v).V) . (\forall v_{in} \in V_{in} .(H(v).L)(v_{in})=``in") \to$

$\quad \exists V_{out} \in P(H(v).V) . (\forall v_{out} \in V_{out} . (H(v).L)(v_{out})=``out") \land (v, V_{in}, V_{out}) \in L_{map}$

\vspace{10pt}
and:
\vspace{10pt}

$\forall v. (L(v) \neq ``component" \lor \not \exists w \in (H(v).V). (H(v).L)(w)=``lut") \to$
$\quad \not \exists V_1, V_2 \in P(V^{\cup}(G)) . (v, V_1, V_2) \in L_{map}$
\vspace{10pt}

Furthermore, if $L_{map}$ is a LUT mapping for $G'$ and $\exists v \in V. (v,G') \in H$ then $L_{map}$ is a LUT mapping for $G$.
\end{defn}

Furthermore, we define the semantics of the routing configuration of an FPGA program.

\begin{defn}[Switch mapping]
\label{def:switch_mapping}
A \textbf{switch mapping} of a hierarchygraph $G=(V, E, L, H, C)$ is a function $S_{map} \subseteq V \times P(V)$ that describes which connections are \textit{not} blocked in an FPGA configuration. It is a set such that:

$(\forall v \in V. L(v) \neq ``switch" \to \not \exists V' . (v, V') \in S_{map}) \land (\forall (v, V') \in S_{map}. V' \subseteq neighbours(v))$
\end{defn}

\begin{defn}[Interpretation]
\label{def:interpretation}
An interpretation $I$ of an FPGA hierarchygraph $G=(V,E,L,H,C)$ is a structure $(L_{map}, S_{map})$ where $L_{map}$ is a LUT mapping of $G$ and $S_{map}$ is a switch mapping of $G$. 
\end{defn}
