// Library - MU0_lib, Cell - MU0, View - schematic
// LAST TIME SAVED: Jul 18 11:53:35 2018
// NETLIST TIME: Nov 13 22:51:02 2019
`timescale 1ns / 10ps 

module MU0 ( Addr, Dout, Halted, Rd, Wr, cc, fetch, regC, Clk, Din,
     Reset, srcC );

output  Halted, Rd, Wr, fetch;

input  Clk, Reset;

output [11:0]  Addr;
output [1:0]  cc;
output [15:0]  Dout;
output [15:0]  regC;

input [15:0]  Din;
input [1:0]  srcC;

// Buses in the design

wire  [15:0]  flags;

wire  [0:15]  net028;

wire  [0:1]  net34;

wire  [0:3]  net35;

wire  [0:15]  net027;


specify 
    specparam CDS_LIBNAME  = "MU0_lib";
    specparam CDS_CELLNAME = "MU0";
    specparam CDS_VIEWNAME = "schematic";
endspecify

mux_3_1 I9[15:0] ( regC[15:0], net028[0:15], net027[0:15], flags[15:0],
     srcC[1:0]);
MU0_control I0 ( net26, Halted, net25, net34[0:1], net24, Rd, Wr,
     net28, net27, net29, fetch, Clk, net35[0:3], cc[1], Reset, cc[0]);
MU0_datapath I1 ( net028[0:15], Addr[11:0], Dout[15:0], net35[0:3],
     cc[1], net027[0:15], cc[0], net26, Clk, Din[15:0], net25,
     net34[0:1], net24, Reset, net28, net27, net29);
GND  I6[15:2] ( .G(flags[15:2]));
BUF  I8 ( .O(flags[0]), .I(cc[0]));
BUF  I7 ( .O(flags[1]), .I(cc[1]));

endmodule
