

================================================================
== Vitis HLS Report for 'Array2xfMat_32_16_1920_1080_1_2_s'
================================================================
* Date:           Sun Jul 21 20:36:50 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4147216|  4147216|  41.472 ms|  41.472 ms|  4147216|  4147216|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+-----------+---------+---------+----------+
        |                   |         |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
        |      Instance     |  Module |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
        +-------------------+---------+---------+---------+-----------+-----------+---------+---------+----------+
        |grp_Axi2Mat_fu_36  |Axi2Mat  |  4147215|  4147215|  41.472 ms|  41.472 ms|  4147202|  4147202|  dataflow|
        +-------------------+---------+---------+---------+-----------+-----------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     711|   2055|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     718|   2118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+-----+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------+---------+---------+----+-----+------+-----+
    |grp_Axi2Mat_fu_36  |Axi2Mat  |        0|   0|  711|  2055|    0|
    +-------------------+---------+---------+----+-----+------+-----+
    |Total              |         |        0|   0|  711|  2055|    0|
    +-------------------+---------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Axi2Mat_fu_36_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   4|           2|           2|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |imgInput1_data_write  |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID   |   9|          2|    1|          2|
    |m_axi_gmem0_RREADY    |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  59|         13|    6|         13|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  2|   0|    2|          0|
    |ap_done_reg                             |  1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_fu_36_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_fu_36_ap_ready  |  1|   0|    1|          0|
    |grp_Axi2Mat_fu_36_ap_start_reg          |  1|   0|    1|          0|
    |start_once_reg                          |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  7|   0|    7|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|  Array2xfMat<32, 16, 1920, 1080, 1, 2>|  return value|
|m_axi_gmem0_AWVALID            |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWREADY            |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWADDR             |  out|   64|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWID               |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWLEN              |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWSIZE             |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWBURST            |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWLOCK             |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWCACHE            |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWPROT             |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWQOS              |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWREGION           |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_AWUSER             |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WVALID             |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WREADY             |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WDATA              |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WSTRB              |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WLAST              |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WID                |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_WUSER              |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARVALID            |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARREADY            |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARADDR             |  out|   64|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARID               |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARLEN              |  out|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARSIZE             |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARBURST            |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARLOCK             |  out|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARCACHE            |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARPROT             |  out|    3|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARQOS              |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARREGION           |  out|    4|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_ARUSER             |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RVALID             |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RREADY             |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RDATA              |   in|   32|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RLAST              |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RID                |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RFIFONUM           |   in|    9|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RUSER              |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_RRESP              |   in|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BVALID             |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BREADY             |  out|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BRESP              |   in|    2|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BID                |   in|    1|       m_axi|                                  gmem0|       pointer|
|m_axi_gmem0_BUSER              |   in|    1|       m_axi|                                  gmem0|       pointer|
|srcPtr                         |   in|   64|     ap_none|                                 srcPtr|        scalar|
|imgInput1_data_din             |  out|   24|     ap_fifo|                         imgInput1_data|       pointer|
|imgInput1_data_num_data_valid  |   in|    3|     ap_fifo|                         imgInput1_data|       pointer|
|imgInput1_data_fifo_cap        |   in|    3|     ap_fifo|                         imgInput1_data|       pointer|
|imgInput1_data_full_n          |   in|    1|     ap_fifo|                         imgInput1_data|       pointer|
|imgInput1_data_write           |  out|    1|     ap_fifo|                         imgInput1_data|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%srcPtr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %srcPtr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836]   --->   Operation 3 'read' 'srcPtr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (7.30ns)   --->   "%call_ln1235 = call void @Axi2Mat, i32 %gmem0, i64 %srcPtr_read, i24 %imgInput1_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836]   --->   Operation 4 'call' 'call_ln1235' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_11, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln1235 = call void @Axi2Mat, i32 %gmem0, i64 %srcPtr_read, i24 %imgInput1_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836]   --->   Operation 7 'call' 'call_ln1235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln841 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:841]   --->   Operation 8 'ret' 'ret_ln841' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcPtr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
srcPtr_read       (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln1235       (call         ) [ 000]
ret_ln841         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcPtr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcPtr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInput1_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="srcPtr_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="64" slack="0"/>
<pin id="33" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcPtr_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_Axi2Mat_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="64" slack="0"/>
<pin id="40" dir="0" index="3" bw="24" slack="0"/>
<pin id="41" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1235/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="srcPtr_read_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="1"/>
<pin id="48" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="srcPtr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="44"><net_src comp="30" pin="2"/><net_sink comp="36" pin=2"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="49"><net_src comp="30" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="50"><net_src comp="46" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: imgInput1_data | {1 2 }
 - Input state : 
	Port: Array2xfMat<32, 16, 1920, 1080, 1, 2> : gmem0 | {1 2 }
	Port: Array2xfMat<32, 16, 1920, 1080, 1, 2> : srcPtr | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   call   |    grp_Axi2Mat_fu_36   |  3.176  |   837   |   1183  |
|----------|------------------------|---------|---------|---------|
|   read   | srcPtr_read_read_fu_30 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |  3.176  |   837   |   1183  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|srcPtr_read_reg_46|   64   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_Axi2Mat_fu_36 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   837  |  1183  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   901  |  1192  |
+-----------+--------+--------+--------+
