--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml displayControler.twx displayControler.ncd -o
displayControler.twr displayControler.pcf

Design file:              displayControler.ncd
Physical constraint file: displayControler.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
disp_col<0>  |    2.868(R)|   -0.812(R)|clk_BUFGP         |   0.000|
disp_col<1>  |    2.764(R)|   -0.729(R)|clk_BUFGP         |   0.000|
disp_col<2>  |    2.894(R)|   -0.832(R)|clk_BUFGP         |   0.000|
disp_col<3>  |    3.952(R)|   -0.799(R)|clk_BUFGP         |   0.000|
disp_col<4>  |    3.944(R)|   -0.413(R)|clk_BUFGP         |   0.000|
disp_col<5>  |    3.948(R)|   -0.537(R)|clk_BUFGP         |   0.000|
disp_col<6>  |    3.946(R)|   -0.418(R)|clk_BUFGP         |   0.000|
disp_col<7>  |    4.054(R)|   -0.787(R)|clk_BUFGP         |   0.000|
disp_col<8>  |    3.942(R)|   -0.603(R)|clk_BUFGP         |   0.000|
disp_col<9>  |    3.942(R)|   -0.787(R)|clk_BUFGP         |   0.000|
disp_row<0>  |    3.984(R)|   -1.208(R)|clk_BUFGP         |   0.000|
disp_row<1>  |    4.438(R)|   -1.239(R)|clk_BUFGP         |   0.000|
disp_row<2>  |    3.581(R)|   -1.136(R)|clk_BUFGP         |   0.000|
disp_row<3>  |    3.878(R)|   -1.153(R)|clk_BUFGP         |   0.000|
disp_row<4>  |    3.328(R)|   -0.933(R)|clk_BUFGP         |   0.000|
disp_row<5>  |    3.371(R)|   -0.895(R)|clk_BUFGP         |   0.000|
disp_row<6>  |    4.260(R)|   -1.134(R)|clk_BUFGP         |   0.000|
disp_row<7>  |    4.143(R)|   -1.144(R)|clk_BUFGP         |   0.000|
disp_row<8>  |    4.485(R)|   -1.057(R)|clk_BUFGP         |   0.000|
input_data<3>|    5.132(R)|   -1.267(R)|clk_BUFGP         |   0.000|
input_data<4>|    4.770(R)|   -1.257(R)|clk_BUFGP         |   0.000|
input_data<5>|    4.512(R)|   -1.258(R)|clk_BUFGP         |   0.000|
input_data<6>|    4.036(R)|   -1.070(R)|clk_BUFGP         |   0.000|
input_data<7>|    3.729(R)|   -1.473(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
mem_adres<0>|    7.228(R)|clk_BUFGP         |   0.000|
mem_adres<1>|    7.077(R)|clk_BUFGP         |   0.000|
mem_adres<2>|    7.007(R)|clk_BUFGP         |   0.000|
mem_adres<3>|    7.545(R)|clk_BUFGP         |   0.000|
mem_adres<4>|    6.783(R)|clk_BUFGP         |   0.000|
mem_adres<5>|    7.324(R)|clk_BUFGP         |   0.000|
mem_adres<6>|    7.110(R)|clk_BUFGP         |   0.000|
rgb<0>      |    5.604(R)|clk_BUFGP         |   0.000|
rgb<1>      |    5.604(R)|clk_BUFGP         |   0.000|
rgb<2>      |    5.602(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Tue Jun 02 12:21:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



