[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ArrayTypespec/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 42
LIB: work
FILE: ${SURELOG_DIR}/tests/ArrayTypespec/dut.sv
n<> u<41> t<Top_level_rule> c<1> l<1:1> el<4:1>
  n<> u<1> t<Null_rule> p<41> s<40> l<1:1>
  n<> u<40> t<Source_text> p<41> c<39> l<1:1> el<3:10>
    n<> u<39> t<Description> p<40> c<38> l<1:1> el<3:10>
      n<> u<38> t<Module_declaration> p<39> c<4> l<1:1> el<3:10>
        n<> u<4> t<Module_ansi_header> p<38> c<2> s<36> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<4> l<1:8> el<1:11>
        n<> u<36> t<Non_port_module_item> p<38> c<35> s<37> l<2:4> el<2:37>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<2:4> el<2:37>
            n<> u<34> t<Module_common_item> p<35> c<33> l<2:4> el<2:37>
              n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<2:4> el<2:37>
                n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:4> el<2:37>
                  n<> u<31> t<Local_parameter_declaration> p<32> c<7> l<2:4> el<2:36>
                    n<> u<7> t<Data_type_or_implicit> p<31> c<6> s<30> l<2:15> el<2:18>
                      n<> u<6> t<Data_type> p<7> c<5> l<2:15> el<2:18>
                        n<> u<5> t<IntegerAtomType_Int> p<6> l<2:15> el<2:18>
                    n<> u<30> t<List_of_param_assignments> p<31> c<29> l<2:19> el<2:36>
                      n<> u<29> t<Param_assignment> p<30> c<8> l<2:19> el<2:36>
                        n<P> u<8> t<STRING_CONST> p<29> s<13> l<2:19> el<2:20>
                        n<> u<13> t<Unpacked_dimension> p<29> c<12> s<28> l<2:21> el<2:24>
                          n<> u<12> t<Constant_expression> p<13> c<11> l<2:22> el<2:23>
                            n<> u<11> t<Constant_primary> p<12> c<10> l<2:22> el<2:23>
                              n<> u<10> t<Primary_literal> p<11> c<9> l<2:22> el<2:23>
                                n<2> u<9> t<INT_CONST> p<10> l<2:22> el<2:23>
                        n<> u<28> t<Constant_param_expression> p<29> c<27> l<2:27> el<2:36>
                          n<> u<27> t<Constant_mintypmax_expression> p<28> c<26> l<2:27> el<2:36>
                            n<> u<26> t<Constant_expression> p<27> c<25> l<2:27> el<2:36>
                              n<> u<25> t<Constant_primary> p<26> c<24> l<2:27> el<2:36>
                                n<> u<24> t<Constant_assignment_pattern_expression> p<25> c<23> l<2:27> el<2:36>
                                  n<> u<23> t<Assignment_pattern_expression> p<24> c<22> l<2:27> el<2:36>
                                    n<> u<22> t<Assignment_pattern> p<23> c<17> l<2:27> el<2:36>
                                      n<> u<17> t<Expression> p<22> c<16> s<21> l<2:29> el<2:31>
                                        n<> u<16> t<Primary> p<17> c<15> l<2:29> el<2:31>
                                          n<> u<15> t<Primary_literal> p<16> c<14> l<2:29> el<2:31>
                                            n<11> u<14> t<INT_CONST> p<15> l<2:29> el<2:31>
                                      n<> u<21> t<Expression> p<22> c<20> l<2:33> el<2:35>
                                        n<> u<20> t<Primary> p<21> c<19> l<2:33> el<2:35>
                                          n<> u<19> t<Primary_literal> p<20> c<18> l<2:33> el<2:35>
                                            n<12> u<18> t<INT_CONST> p<19> l<2:33> el<2:35>
        n<> u<37> t<ENDMODULE> p<38> l<3:1> el<3:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayTypespec/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ArrayTypespec/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Constant                                               3
Design                                                 1
IntTypespec                                            1
Module                                                 1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ArrayTypespec/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayTypespec/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.P), line:2:19, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayTypespec/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@top.P), line:2:15, endln:2:18
      |vpiParent:
      \_Parameter: (work@top.P), line:2:19, endln:2:36
      |vpiFullName:work@top.P
      |vpiActual:
      \_ArrayTypespec: , line:2:15, endln:2:36
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParamAssign:
  \_ParamAssign: , line:2:19, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayTypespec/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Operation: , line:2:27, endln:2:36
      |vpiParent:
      \_ParamAssign: , line:2:19, endln:2:36
      |vpiOpType:75
      |vpiOperand:
      \_Constant: , line:2:29, endln:2:31
        |vpiParent:
        \_Operation: , line:2:27, endln:2:36
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:2:33, endln:2:35
        |vpiParent:
        \_Operation: , line:2:27, endln:2:36
        |vpiDecompile:12
        |vpiSize:64
        |UINT:12
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.P), line:2:19, endln:2:36
  |vpiTypedef:
  \_IntTypespec: , line:2:15, endln:2:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayTypespec/dut.sv, line:1:1, endln:3:10
    |vpiSigned:1
  |vpiTypedef:
  \_ArrayTypespec: , line:2:15, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayTypespec/dut.sv, line:1:1, endln:3:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:21, endln:2:24
      |vpiParent:
      \_ArrayTypespec: , line:2:15, endln:2:36
      |vpiRightRange:
      \_Operation: , line:2:22, endln:2:23
        |vpiParent:
        \_Range: , line:2:21, endln:2:24
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:22, endln:2:23
          |vpiParent:
          \_Operation: , line:2:22, endln:2:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:15, endln:2:18
      |vpiParent:
      \_ArrayTypespec: , line:2:15, endln:2:36
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
  |vpiImportTypespec:
  \_IntTypespec: , line:2:15, endln:2:18
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:15, endln:2:36
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
