m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vConditionCheck
Z0 !s110 1667906733
!i10b 1
!s100 V`3HjFmEz_fiOkjazLCWV2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I857;PK1O;628U>D[j<Yzc3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/Amir/Documents/GitHub/ComputerArchLab/Session3
w1667906727
8C:\Users\Amir\Documents\GitHub\ComputerArchLab\Session3\ConditionCheck.v
FC:\Users\Amir\Documents\GitHub\ComputerArchLab\Session3\ConditionCheck.v
!i122 10
L0 1 36
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1667906733.000000
!s107 C:\Users\Amir\Documents\GitHub\ComputerArchLab\Session3\ConditionCheck.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Amir\Documents\GitHub\ComputerArchLab\Session3\ConditionCheck.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@condition@check
vControlUnit
!s110 1667901980
!i10b 1
!s100 @_^BzPo9?hYRC]>@<dPM`0
R1
IIjZnTKMMOJ5c@A1nFKYFc1
R2
dC:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/Session3
w1667901794
8C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/Session3/ControlUnit.v
FC:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/Session3/ControlUnit.v
!i122 4
L0 1 5
R4
r1
!s85 0
31
!s108 1667901979.000000
!s107 C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/Session3/ControlUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/arian/OneDrive/Documents/GitHub/ComputerArchLab/Session3/ControlUnit.v|
!i113 1
R6
R7
n@control@unit
vRegisterFile
R0
!i10b 1
!s100 [C5>fK12Q2lQVTlh<@WJ73
R1
Ijz7]<Z3@=__oPeE;:cZ5_2
R2
R3
w1667905196
8C:/Users/Amir/Documents/GitHub/ComputerArchLab/Session3/RegisterFile.v
FC:/Users/Amir/Documents/GitHub/ComputerArchLab/Session3/RegisterFile.v
!i122 11
L0 1 32
R4
r1
!s85 0
31
R5
!s107 C:/Users/Amir/Documents/GitHub/ComputerArchLab/Session3/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Amir/Documents/GitHub/ComputerArchLab/Session3/RegisterFile.v|
!i113 1
R6
R7
n@register@file
