The following files were generated for 'ila_eth_chip' in directory
/mnt/Data/Peter/JHU/Hardware/mechatronics-firmware/FPGA1394_QLA/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_eth_chip.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_eth_chip.cdc
   * ila_eth_chip.constraints/ila_eth_chip.ucf
   * ila_eth_chip.constraints/ila_eth_chip.xdc
   * ila_eth_chip.ncf
   * ila_eth_chip.ngc
   * ila_eth_chip.ucf
   * ila_eth_chip.v
   * ila_eth_chip.veo
   * ila_eth_chip.xdc
   * ila_eth_chip_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_eth_chip.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * ila_eth_chip.gise
   * ila_eth_chip.xise

Deliver Readme:
   Readme file for the IP.

   * ila_eth_chip_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_eth_chip_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

