Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Mon May 19 14:56:16 2014
| Host         : admini-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file kpsm_top_control_sets_placed.rpt
| Design       : kpsm_top
| Device       : xc7k325t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     9 |
| Minimum Number of register sites lost to control set restrictions |    17 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            6 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                     Enable Signal                    |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  instance_name/inst/clk_out1 | kpsm6_design_template_inst/processor/flag_enable     | kpsm6_design_template_inst/processor/internal_reset              |                1 |              2 |
|  instance_name/inst/clk_out1 |                                                      | kpsm6_design_template_inst/processor/internal_reset              |                3 |              6 |
|  instance_name/inst/clk_out1 |                                                      | kpsm6_design_template_inst/all_kcpsm6_syntax_inst/instruction[7] |                3 |              8 |
|  instance_name/inst/clk_out1 | kpsm6_design_template_inst/processor/E[0]            |                                                                  |                5 |              8 |
|  instance_name/inst/clk_out1 | kpsm6_design_template_inst/processor/spm_enable      |                                                                  |                2 |              8 |
|  instance_name/inst/clk_out1 | kpsm6_design_template_inst/processor/p_1_in          | kpsm6_design_template_inst/processor/internal_reset              |                3 |             12 |
|  instance_name/inst/clk_out1 | kpsm6_design_template_inst/processor/p_1_in          |                                                                  |                2 |             16 |
|  instance_name/inst/clk_out1 | kpsm6_design_template_inst/processor/register_enable |                                                                  |                2 |             16 |
|  instance_name/inst/clk_out1 |                                                      |                                                                  |               14 |             51 |
+------------------------------+------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


