From ba06b55cfb194f8dc8b5a62f15e75e5165e7c430 Mon Sep 17 00:00:00 2001
From: ABE Hiroshige <hiroshige.abe.zc@renesas.com>
Date: Wed, 9 Nov 2016 11:04:17 +0900
Subject: [PATCH 1541/2066] arm64: dts: r8a7795: Modify VSP2 and FDP node for
 the R-Car H3ES2.0.

The VSP2 and FDP configuration has been changed at R-Car H3ES2.0.

Signed-off-by: ABE Hiroshige <hiroshige.abe.zc@renesas.com>
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
[zou:Original patch taken from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git
 v4.9/rcar-3.5.1]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm64/boot/dts/renesas/r8a7795.dtsi |   41 ++++-------------------------
 1 files changed, 6 insertions(+), 35 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
index 4491650..a23978d 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
@@ -1917,15 +1917,6 @@
 			renesas,#ch = <1>;
 		};
 
-		fdp2: fdpm@fe948000 {
-			compatible = "renesas,fdpm";
-			reg = <0 0xfe948000 0 0x2400>, <0 0xfe952000 0 0x200>;
-			interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&cpg CPG_MOD 117>, <&cpg CPG_MOD 613>;
-			power-domains = <&sysc R8A7795_PD_A3VP>;
-			renesas,#ch = <2>;
-		};
-
 		vin0: video@e6ef0000 {
 			compatible = "renesas,vin-r8a7795";
 			reg = <0 0xe6ef0000 0 0x1000>;
@@ -2637,13 +2628,14 @@
 			clocks = <&cpg CPG_MOD 624>, <&cpg CPG_MOD 606>;
 			renesas,#ch = <4>;
 			renesas,#rpf = <31>;
-			renesas,#rpf_clut = <4>;
+			renesas,#rpf_clut = <6>;
 			renesas,#wpf_rot = <0>;
 			renesas,has-lut;
 			renesas,has-clu;
 			renesas,has-hgo;
 			renesas,has-bru;
 			renesas,#read_outstanding = <0>;
+			renesas,#start_reservation = <2>;
 			power-domains = <&sysc R8A7795_PD_A3VP>;
 			status = "disabled";
 		};
@@ -2665,10 +2657,11 @@
 
 			renesas,#ch = <3>;
 			renesas,#rpf = <31>;
-			renesas,#rpf_clut = <4>;
+			renesas,#rpf_clut = <6>;
 			renesas,#wpf_rot = <0>;
 			renesas,has-bru;
 			renesas,#read_outstanding = <0>;
+			renesas,#start_reservation = <2>;
 			power-domains = <&sysc R8A7795_PD_A3VP>;
 			status = "disabled";
 		};
@@ -2705,6 +2698,7 @@
 			renesas,has-hgt;
 			renesas,has-shp;
 			renesas,#read_outstanding = <2>;
+			renesas,#start_reservation = <2>;
 			power-domains = <&sysc R8A7795_PD_A3VP>;
 			status = "disabled";
 		};
@@ -2741,6 +2735,7 @@
 			renesas,has-hgt;
 			renesas,has-shp;
 			renesas,#read_outstanding = <2>;
+			renesas,#start_reservation = <2>;
 			power-domains = <&sysc R8A7795_PD_A3VP>;
 			status = "disabled";
 		};
@@ -2757,30 +2752,6 @@
 			renesas,#wpf = <1>;
 		};
 
-		vspi2: vspm@fe9c0000 {
-			compatible = "renesas,vspm";
-			reg = <0 0xfe9c0000 0 0x8000>, <0 0xfe9cf000 0 0x200>;
-			interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&cpg CPG_MOD 629>, <&cpg CPG_MOD 609>;
-
-			renesas,#ch = <2>;
-			renesas,#rpf = <1>;
-			renesas,#rpf_clut = <1>;
-			renesas,#wpf_rot = <1>;
-			renesas,has-sru;
-			renesas,has-uds;
-			renesas,has-lut;
-			renesas,has-clu;
-			renesas,has-hst;
-			renesas,has-hsi;
-			renesas,has-hgo;
-			renesas,has-hgt;
-			renesas,has-shp;
-			renesas,#read_outstanding = <2>;
-			power-domains = <&sysc R8A7795_PD_A3VP>;
-			status = "disabled";
-		};
-
 		vspd0: vsp@fea20000 {
 			compatible = "renesas,vsp2";
 			reg = <0 0xfea20000 0 0x4000>;
-- 
1.7.5.4

