{
    "code": "```verilog\nmodule TopModule(\n    input [7:0] in,\n    output reg parity\n);\n\n    always @(*) begin\n        parity = in[7] ^ in[6] ^ in[5] ^ in[4] ^ in[3] ^ in[2] ^ in[1] ^ in[0];\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 1
}