<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: Intrinsic Functions for CPU Intructions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.2</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__CPU__Intrinsic.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Intrinsic Functions for CPU Intructions</div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that generate RISC-V CPU instructions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga101db0d567f4403490117d9bb0a8c9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(p,  s)&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> volatile (&quot;fence &quot; #p &quot;,&quot; #s : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga101db0d567f4403490117d9bb0a8c9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute fence instruction, p -&gt; pred, s -&gt; succ.  <a href="#ga101db0d567f4403490117d9bb0a8c9c0">More...</a><br /></td></tr>
<tr class="separator:ga101db0d567f4403490117d9bb0a8c9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683c246c3fdba09511675365a2fa8bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(iorw,iorw)</td></tr>
<tr class="memdesc:ga683c246c3fdba09511675365a2fa8bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read &amp; Write Memory barrier.  <a href="#ga683c246c3fdba09511675365a2fa8bd3">More...</a><br /></td></tr>
<tr class="separator:ga683c246c3fdba09511675365a2fa8bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74918217f0fe94af72bfe5d406d4164b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga74918217f0fe94af72bfe5d406d4164b">__RMB</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(ir,ir)</td></tr>
<tr class="memdesc:ga74918217f0fe94af72bfe5d406d4164b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Memory barrier.  <a href="#ga74918217f0fe94af72bfe5d406d4164b">More...</a><br /></td></tr>
<tr class="separator:ga74918217f0fe94af72bfe5d406d4164b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063a0176acd66b4cdad567b45f3249b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga4063a0176acd66b4cdad567b45f3249b">__WMB</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(ow,ow)</td></tr>
<tr class="memdesc:ga4063a0176acd66b4cdad567b45f3249b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Memory barrier.  <a href="#ga4063a0176acd66b4cdad567b45f3249b">More...</a><br /></td></tr>
<tr class="separator:ga4063a0176acd66b4cdad567b45f3249b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8baf26c3f68696f2b2ad0510eafdb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga4e8baf26c3f68696f2b2ad0510eafdb5">__SMP_RWMB</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(rw,rw)</td></tr>
<tr class="memdesc:ga4e8baf26c3f68696f2b2ad0510eafdb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMP Read &amp; Write Memory barrier.  <a href="#ga4e8baf26c3f68696f2b2ad0510eafdb5">More...</a><br /></td></tr>
<tr class="separator:ga4e8baf26c3f68696f2b2ad0510eafdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c8abb848ec15a6e9dcce8c9e4dc1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga78c8abb848ec15a6e9dcce8c9e4dc1ba">__SMP_RMB</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(r,r)</td></tr>
<tr class="memdesc:ga78c8abb848ec15a6e9dcce8c9e4dc1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMP Read Memory barrier.  <a href="#ga78c8abb848ec15a6e9dcce8c9e4dc1ba">More...</a><br /></td></tr>
<tr class="separator:ga78c8abb848ec15a6e9dcce8c9e4dc1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d95139b3239e90fad24caf26da2160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga96d95139b3239e90fad24caf26da2160">__SMP_WMB</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(w,w)</td></tr>
<tr class="memdesc:ga96d95139b3239e90fad24caf26da2160"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMP Write Memory barrier.  <a href="#ga96d95139b3239e90fad24caf26da2160">More...</a><br /></td></tr>
<tr class="separator:ga96d95139b3239e90fad24caf26da2160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653c374f1130650b2f115a92bdf23f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga653c374f1130650b2f115a92bdf23f7b">__CPU_RELAX</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> volatile (&quot;&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga653c374f1130650b2f115a92bdf23f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU relax for busy loop.  <a href="#ga653c374f1130650b2f115a92bdf23f7b">More...</a><br /></td></tr>
<tr class="separator:ga653c374f1130650b2f115a92bdf23f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga5d9cca8c88cb703c619aff084e4e7648"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a> { <br />
&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">WFI_SHALLOW_SLEEP</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">WFI_DEEP_SLEEP</a> = 1
<br />
 }<tr class="memdesc:ga5d9cca8c88cb703c619aff084e4e7648"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFI Sleep Mode enumeration.  <a href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga5d9cca8c88cb703c619aff084e4e7648"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3113efdf11b109a9cbd50fae783d1adc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga3113efdf11b109a9cbd50fae783d1adc">__NOP</a> (void)</td></tr>
<tr class="memdesc:ga3113efdf11b109a9cbd50fae783d1adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">NOP Instruction.  <a href="#ga3113efdf11b109a9cbd50fae783d1adc">More...</a><br /></td></tr>
<tr class="separator:ga3113efdf11b109a9cbd50fae783d1adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc0687a967ccba8e8adbe7abe5fe2f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8bc0687a967ccba8e8adbe7abe5fe2f7">__WFI</a> (void)</td></tr>
<tr class="memdesc:ga8bc0687a967ccba8e8adbe7abe5fe2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait For Interrupt.  <a href="#ga8bc0687a967ccba8e8adbe7abe5fe2f7">More...</a><br /></td></tr>
<tr class="separator:ga8bc0687a967ccba8e8adbe7abe5fe2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca38170721a2eefd87017ed350162c4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gaca38170721a2eefd87017ed350162c4c">__WFE</a> (void)</td></tr>
<tr class="memdesc:gaca38170721a2eefd87017ed350162c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait For Event.  <a href="#gaca38170721a2eefd87017ed350162c4c">More...</a><br /></td></tr>
<tr class="separator:gaca38170721a2eefd87017ed350162c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d22b9286eefbf1e1b73ed50ce443183"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga2d22b9286eefbf1e1b73ed50ce443183">__EBREAK</a> (void)</td></tr>
<tr class="memdesc:ga2d22b9286eefbf1e1b73ed50ce443183"><td class="mdescLeft">&#160;</td><td class="mdescRight">Breakpoint Instruction.  <a href="#ga2d22b9286eefbf1e1b73ed50ce443183">More...</a><br /></td></tr>
<tr class="separator:ga2d22b9286eefbf1e1b73ed50ce443183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639ad274fdb079a1219006725d772c6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga639ad274fdb079a1219006725d772c6c">__ECALL</a> (void)</td></tr>
<tr class="memdesc:ga639ad274fdb079a1219006725d772c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Environment Call Instruction.  <a href="#ga639ad274fdb079a1219006725d772c6c">More...</a><br /></td></tr>
<tr class="separator:ga639ad274fdb079a1219006725d772c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1db7d1454df1cf7b1214d18349cac1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1a1db7d1454df1cf7b1214d18349cac1">__set_wfi_sleepmode</a> (<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a> mode)</td></tr>
<tr class="memdesc:ga1a1db7d1454df1cf7b1214d18349cac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Sleep mode of WFI.  <a href="#ga1a1db7d1454df1cf7b1214d18349cac1">More...</a><br /></td></tr>
<tr class="separator:ga1a1db7d1454df1cf7b1214d18349cac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60612c5e378681f32e815743823ba15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa60612c5e378681f32e815743823ba15">__TXEVT</a> (void)</td></tr>
<tr class="memdesc:gaa60612c5e378681f32e815743823ba15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send TX Event.  <a href="#gaa60612c5e378681f32e815743823ba15">More...</a><br /></td></tr>
<tr class="separator:gaa60612c5e378681f32e815743823ba15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba90c4a57befeb5e4f739295af55e73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gadba90c4a57befeb5e4f739295af55e73">__enable_mcycle_counter</a> (void)</td></tr>
<tr class="memdesc:gadba90c4a57befeb5e4f739295af55e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCYCLE counter.  <a href="#gadba90c4a57befeb5e4f739295af55e73">More...</a><br /></td></tr>
<tr class="separator:gadba90c4a57befeb5e4f739295af55e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ada8a615338120fa38a6e193fd7517"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf9ada8a615338120fa38a6e193fd7517">__disable_mcycle_counter</a> (void)</td></tr>
<tr class="memdesc:gaf9ada8a615338120fa38a6e193fd7517"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCYCLE counter.  <a href="#gaf9ada8a615338120fa38a6e193fd7517">More...</a><br /></td></tr>
<tr class="separator:gaf9ada8a615338120fa38a6e193fd7517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb45974eee5b66ea6332ba0ccf23d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gae7bb45974eee5b66ea6332ba0ccf23d5">__enable_minstret_counter</a> (void)</td></tr>
<tr class="memdesc:gae7bb45974eee5b66ea6332ba0ccf23d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MINSTRET counter.  <a href="#gae7bb45974eee5b66ea6332ba0ccf23d5">More...</a><br /></td></tr>
<tr class="separator:gae7bb45974eee5b66ea6332ba0ccf23d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cb8d99e36d784e9071fec80e1f02fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gae1cb8d99e36d784e9071fec80e1f02fe">__disable_minstret_counter</a> (void)</td></tr>
<tr class="memdesc:gae1cb8d99e36d784e9071fec80e1f02fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MINSTRET counter.  <a href="#gae1cb8d99e36d784e9071fec80e1f02fe">More...</a><br /></td></tr>
<tr class="separator:gae1cb8d99e36d784e9071fec80e1f02fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b25cc01665431cd509fd3c1be93a811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1b25cc01665431cd509fd3c1be93a811">__enable_all_counter</a> (void)</td></tr>
<tr class="memdesc:ga1b25cc01665431cd509fd3c1be93a811"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCYCLE &amp; MINSTRET counter.  <a href="#ga1b25cc01665431cd509fd3c1be93a811">More...</a><br /></td></tr>
<tr class="separator:ga1b25cc01665431cd509fd3c1be93a811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f715797bba0ac2ed2e1820c63443cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga16f715797bba0ac2ed2e1820c63443cd">__disable_all_counter</a> (void)</td></tr>
<tr class="memdesc:ga16f715797bba0ac2ed2e1820c63443cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCYCLE &amp; MINSTRET counter.  <a href="#ga16f715797bba0ac2ed2e1820c63443cd">More...</a><br /></td></tr>
<tr class="separator:ga16f715797bba0ac2ed2e1820c63443cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4c34e720fb0c9e939540333dd640e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5b4c34e720fb0c9e939540333dd640e6">__FENCE_I</a> (void)</td></tr>
<tr class="memdesc:ga5b4c34e720fb0c9e939540333dd640e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fence.i Instruction.  <a href="#ga5b4c34e720fb0c9e939540333dd640e6">More...</a><br /></td></tr>
<tr class="separator:ga5b4c34e720fb0c9e939540333dd640e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f225699061594cd9a4d905a39cb9ae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga7f225699061594cd9a4d905a39cb9ae8">__LB</a> (volatile void *addr)</td></tr>
<tr class="memdesc:ga7f225699061594cd9a4d905a39cb9ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load 8bit value from address (8 bit)  <a href="#ga7f225699061594cd9a4d905a39cb9ae8">More...</a><br /></td></tr>
<tr class="separator:ga7f225699061594cd9a4d905a39cb9ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a0019225f8ecc2e0a5bdcefa77ec6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga08a0019225f8ecc2e0a5bdcefa77ec6f">__LH</a> (volatile void *addr)</td></tr>
<tr class="memdesc:ga08a0019225f8ecc2e0a5bdcefa77ec6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load 16bit value from address (16 bit)  <a href="#ga08a0019225f8ecc2e0a5bdcefa77ec6f">More...</a><br /></td></tr>
<tr class="separator:ga08a0019225f8ecc2e0a5bdcefa77ec6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf898279e3db81302391a698214744865"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a> (volatile void *addr)</td></tr>
<tr class="memdesc:gaf898279e3db81302391a698214744865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load 32bit value from address (32 bit)  <a href="#gaf898279e3db81302391a698214744865">More...</a><br /></td></tr>
<tr class="separator:gaf898279e3db81302391a698214744865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ee6d049f3b807b7c5f37513f6b95bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga85ee6d049f3b807b7c5f37513f6b95bd">__SB</a> (volatile void *addr, uint8_t val)</td></tr>
<tr class="memdesc:ga85ee6d049f3b807b7c5f37513f6b95bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 8bit value to address (8 bit)  <a href="#ga85ee6d049f3b807b7c5f37513f6b95bd">More...</a><br /></td></tr>
<tr class="separator:ga85ee6d049f3b807b7c5f37513f6b95bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e81b063600f3abb562f7a6efa3aaca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga10e81b063600f3abb562f7a6efa3aaca">__SH</a> (volatile void *addr, uint16_t val)</td></tr>
<tr class="memdesc:ga10e81b063600f3abb562f7a6efa3aaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 16bit value to address (16 bit)  <a href="#ga10e81b063600f3abb562f7a6efa3aaca">More...</a><br /></td></tr>
<tr class="separator:ga10e81b063600f3abb562f7a6efa3aaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df58a7326fee34b546cae7d7d6e6de3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a> (volatile void *addr, uint32_t val)</td></tr>
<tr class="memdesc:ga9df58a7326fee34b546cae7d7d6e6de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 32bit value to address (32 bit)  <a href="#ga9df58a7326fee34b546cae7d7d6e6de3">More...</a><br /></td></tr>
<tr class="separator:ga9df58a7326fee34b546cae7d7d6e6de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dab656e3251b574311b852efa785109"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8dab656e3251b574311b852efa785109">__CAS_W</a> (volatile uint32_t *addr, uint32_t oldval, uint32_t newval)</td></tr>
<tr class="memdesc:ga8dab656e3251b574311b852efa785109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare and Swap 32bit value using LR and SC.  <a href="#ga8dab656e3251b574311b852efa785109">More...</a><br /></td></tr>
<tr class="separator:ga8dab656e3251b574311b852efa785109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f1ebfff49ba330ac04996d3e2b9df8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga68f1ebfff49ba330ac04996d3e2b9df8">__AMOSWAP_W</a> (volatile uint32_t *addr, uint32_t newval)</td></tr>
<tr class="memdesc:ga68f1ebfff49ba330ac04996d3e2b9df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic Swap 32bit value into memory.  <a href="#ga68f1ebfff49ba330ac04996d3e2b9df8">More...</a><br /></td></tr>
<tr class="separator:ga68f1ebfff49ba330ac04996d3e2b9df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12ad95ec020f1c2c83c46231468a40e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gac12ad95ec020f1c2c83c46231468a40e">__AMOADD_W</a> (volatile int32_t *addr, int32_t value)</td></tr>
<tr class="memdesc:gac12ad95ec020f1c2c83c46231468a40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic Add with 32bit value.  <a href="#gac12ad95ec020f1c2c83c46231468a40e">More...</a><br /></td></tr>
<tr class="separator:gac12ad95ec020f1c2c83c46231468a40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927482a006985e82d90512f19ea68f67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga927482a006985e82d90512f19ea68f67">__AMOAND_W</a> (volatile int32_t *addr, int32_t value)</td></tr>
<tr class="memdesc:ga927482a006985e82d90512f19ea68f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic And with 32bit value.  <a href="#ga927482a006985e82d90512f19ea68f67">More...</a><br /></td></tr>
<tr class="separator:ga927482a006985e82d90512f19ea68f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f71a398756f05bbc1ef4b4a548174f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa6f71a398756f05bbc1ef4b4a548174f">__AMOOR_W</a> (volatile int32_t *addr, int32_t value)</td></tr>
<tr class="memdesc:gaa6f71a398756f05bbc1ef4b4a548174f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic OR with 32bit value.  <a href="#gaa6f71a398756f05bbc1ef4b4a548174f">More...</a><br /></td></tr>
<tr class="separator:gaa6f71a398756f05bbc1ef4b4a548174f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2e79b90f42d82c236fae1aced5c73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga69a2e79b90f42d82c236fae1aced5c73">__AMOXOR_W</a> (volatile int32_t *addr, int32_t value)</td></tr>
<tr class="memdesc:ga69a2e79b90f42d82c236fae1aced5c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic XOR with 32bit value.  <a href="#ga69a2e79b90f42d82c236fae1aced5c73">More...</a><br /></td></tr>
<tr class="separator:ga69a2e79b90f42d82c236fae1aced5c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a6dc5418991df25ef66de5e16dbd46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75a6dc5418991df25ef66de5e16dbd46">__AMOMAXU_W</a> (volatile uint32_t *addr, uint32_t value)</td></tr>
<tr class="memdesc:ga75a6dc5418991df25ef66de5e16dbd46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic unsigned MAX with 32bit value.  <a href="#ga75a6dc5418991df25ef66de5e16dbd46">More...</a><br /></td></tr>
<tr class="separator:ga75a6dc5418991df25ef66de5e16dbd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13034a453b85372f85974b178bd3ee6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga13034a453b85372f85974b178bd3ee6f">__AMOMAX_W</a> (volatile int32_t *addr, int32_t value)</td></tr>
<tr class="memdesc:ga13034a453b85372f85974b178bd3ee6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic signed MAX with 32bit value.  <a href="#ga13034a453b85372f85974b178bd3ee6f">More...</a><br /></td></tr>
<tr class="separator:ga13034a453b85372f85974b178bd3ee6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75515ac6719d3abca5030cb4fd2f4c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75515ac6719d3abca5030cb4fd2f4c2a">__AMOMINU_W</a> (volatile uint32_t *addr, uint32_t value)</td></tr>
<tr class="memdesc:ga75515ac6719d3abca5030cb4fd2f4c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic unsigned MIN with 32bit value.  <a href="#ga75515ac6719d3abca5030cb4fd2f4c2a">More...</a><br /></td></tr>
<tr class="separator:ga75515ac6719d3abca5030cb4fd2f4c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd554cdf00f5417208433154e9c9228e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#gadd554cdf00f5417208433154e9c9228e">__AMOMIN_W</a> (volatile int32_t *addr, int32_t value)</td></tr>
<tr class="memdesc:gadd554cdf00f5417208433154e9c9228e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Atomic signed MIN with 32bit value.  <a href="#gadd554cdf00f5417208433154e9c9228e">More...</a><br /></td></tr>
<tr class="separator:gadd554cdf00f5417208433154e9c9228e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that generate RISC-V CPU instructions. </p>
<p>The following functions generate specified RISC-V instructions that cannot be directly accessed by compiler. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga653c374f1130650b2f115a92bdf23f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653c374f1130650b2f115a92bdf23f7b">&#9670;&nbsp;</a></span>__CPU_RELAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CPU_RELAX</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> volatile (&quot;&quot; : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU relax for busy loop. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00892">892</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga101db0d567f4403490117d9bb0a8c9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101db0d567f4403490117d9bb0a8c9c0">&#9670;&nbsp;</a></span>__FENCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __FENCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> volatile (&quot;fence &quot; #p &quot;,&quot; #s : : : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Execute fence instruction, p -&gt; pred, s -&gt; succ. </p>
<p>the FENCE instruction ensures that all memory accesses from instructions preceding the fence in program order (the <code>predecessor set</code>) appear earlier in the global memory order than memory accesses from instructions appearing after the fence in program order (the <code>successor set</code>). For details, please refer to The RISC-V Instruction Set Manual </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>predecessor set, such as iorw, rw, r, w </td></tr>
    <tr><td class="paramname">s</td><td>successor set, such as iorw, rw, r, w </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00860">860</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga74918217f0fe94af72bfe5d406d4164b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74918217f0fe94af72bfe5d406d4164b">&#9670;&nbsp;</a></span>__RMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(ir,ir)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read Memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00877">877</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga683c246c3fdba09511675365a2fa8bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga683c246c3fdba09511675365a2fa8bd3">&#9670;&nbsp;</a></span>__RWMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RWMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(iorw,iorw)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read &amp; Write Memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00874">874</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga78c8abb848ec15a6e9dcce8c9e4dc1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78c8abb848ec15a6e9dcce8c9e4dc1ba">&#9670;&nbsp;</a></span>__SMP_RMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMP_RMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(r,r)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMP Read Memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00886">886</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga4e8baf26c3f68696f2b2ad0510eafdb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8baf26c3f68696f2b2ad0510eafdb5">&#9670;&nbsp;</a></span>__SMP_RWMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMP_RWMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(rw,rw)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMP Read &amp; Write Memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00883">883</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga96d95139b3239e90fad24caf26da2160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d95139b3239e90fad24caf26da2160">&#9670;&nbsp;</a></span>__SMP_WMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SMP_WMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(w,w)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMP Write Memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00889">889</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga4063a0176acd66b4cdad567b45f3249b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4063a0176acd66b4cdad567b45f3249b">&#9670;&nbsp;</a></span>__WMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __WMB</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">__FENCE</a>(ow,ow)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write Memory barrier. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00880">880</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga5d9cca8c88cb703c619aff084e4e7648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d9cca8c88cb703c619aff084e4e7648">&#9670;&nbsp;</a></span>WFI_SleepMode_Type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WFI Sleep Mode enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2"></a>WFI_SHALLOW_SLEEP&#160;</td><td class="fielddoc"><p>Shallow sleep mode, the core_clk will poweroff. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f"></a>WFI_DEEP_SLEEP&#160;</td><td class="fielddoc"><p>Deep sleep mode, the core_clk and core_ano_clk will poweroff. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00762">762</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                           {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">WFI_SHALLOW_SLEEP</a> = 0,      </div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">WFI_DEEP_SLEEP</a> = 1          </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;} <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a>;</div><div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">WFI_DEEP_SLEEP</a></div><div class="ttdoc">Deep sleep mode, the core_clk and core_ano_clk will poweroff. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00764">core_feature_base.h:764</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga5d9cca8c88cb703c619aff084e4e7648"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a></div><div class="ttdeci">WFI_SleepMode_Type</div><div class="ttdoc">WFI Sleep Mode enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00762">core_feature_base.h:762</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">WFI_SHALLOW_SLEEP</a></div><div class="ttdoc">Shallow sleep mode, the core_clk will poweroff. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00763">core_feature_base.h:763</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gac12ad95ec020f1c2c83c46231468a40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12ad95ec020f1c2c83c46231468a40e">&#9670;&nbsp;</a></span>__AMOADD_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t __AMOADD_W </td>
          <td>(</td>
          <td class="paramtype">volatile int32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic Add with 32bit value. </p>
<p>Atomically ADD 32bit value with value in memory using amoadd.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be ADDed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return memory value + add value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01051">1051</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;{</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoadd.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga927482a006985e82d90512f19ea68f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga927482a006985e82d90512f19ea68f67">&#9670;&nbsp;</a></span>__AMOAND_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t __AMOAND_W </td>
          <td>(</td>
          <td class="paramtype">volatile int32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic And with 32bit value. </p>
<p>Atomically AND 32bit value with value in memory using amoand.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be ANDed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return memory value &amp; and value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01067">1067</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;{</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoand.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga13034a453b85372f85974b178bd3ee6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13034a453b85372f85974b178bd3ee6f">&#9670;&nbsp;</a></span>__AMOMAX_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t __AMOMAX_W </td>
          <td>(</td>
          <td class="paramtype">volatile int32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic signed MAX with 32bit value. </p>
<p>Atomically signed max compare 32bit value with value in memory using amomax.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be compared </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the bigger value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01131">1131</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;{</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomax.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga75a6dc5418991df25ef66de5e16dbd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75a6dc5418991df25ef66de5e16dbd46">&#9670;&nbsp;</a></span>__AMOMAXU_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t __AMOMAXU_W </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic unsigned MAX with 32bit value. </p>
<p>Atomically unsigned max compare 32bit value with value in memory using amomaxu.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be compared </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return the bigger value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01115">1115</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;{</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomaxu.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gadd554cdf00f5417208433154e9c9228e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd554cdf00f5417208433154e9c9228e">&#9670;&nbsp;</a></span>__AMOMIN_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t __AMOMIN_W </td>
          <td>(</td>
          <td class="paramtype">volatile int32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic signed MIN with 32bit value. </p>
<p>Atomically signed min compare 32bit value with value in memory using amomin.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be compared </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the smaller value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01163">1163</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>, and <a class="el" href="nmsis__gcc_8h_source.html#l00074">__STATIC_FORCEINLINE</a>.</p>
<div class="fragment"><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;{</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomin.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga75515ac6719d3abca5030cb4fd2f4c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75515ac6719d3abca5030cb4fd2f4c2a">&#9670;&nbsp;</a></span>__AMOMINU_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t __AMOMINU_W </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic unsigned MIN with 32bit value. </p>
<p>Atomically unsigned min compare 32bit value with value in memory using amominu.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be compared </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the smaller value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01147">1147</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;{</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amominu.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa6f71a398756f05bbc1ef4b4a548174f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6f71a398756f05bbc1ef4b4a548174f">&#9670;&nbsp;</a></span>__AMOOR_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t __AMOOR_W </td>
          <td>(</td>
          <td class="paramtype">volatile int32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic OR with 32bit value. </p>
<p>Atomically OR 32bit value with value in memory using amoor.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be ORed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return memory value | and value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01083">1083</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;{</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoor.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga68f1ebfff49ba330ac04996d3e2b9df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f1ebfff49ba330ac04996d3e2b9df8">&#9670;&nbsp;</a></span>__AMOSWAP_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t __AMOSWAP_W </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>newval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic Swap 32bit value into memory. </p>
<p>Atomically swap new 32bit value into memory using amoswap.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">newval</td><td>New value to be stored into the address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return the original value in memory </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01035">1035</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;{</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoswap.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(newval) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga69a2e79b90f42d82c236fae1aced5c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a2e79b90f42d82c236fae1aced5c73">&#9670;&nbsp;</a></span>__AMOXOR_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t __AMOXOR_W </td>
          <td>(</td>
          <td class="paramtype">volatile int32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Atomic XOR with 32bit value. </p>
<p>Atomically XOR 32bit value with value in memory using amoxor.d. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>value to be XORed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return memory value ^ and value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01099">1099</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;{</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoxor.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8dab656e3251b574311b852efa785109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dab656e3251b574311b852efa785109">&#9670;&nbsp;</a></span>__CAS_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t __CAS_W </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>oldval</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>newval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare and Swap 32bit value using LR and SC. </p>
<p>Compare old value with memory, if identical, store new value in memory. Return the initial value in memory. Success is indicated by comparing return value with OLD. memory address, return 0 if successful, otherwise return !0 </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data, address need to be 4byte aligned </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oldval</td><td>Old value of the data in address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">newval</td><td>New value to be stored into the address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>return the initial value in memory </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01011">1011</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;{</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keyword">register</span> uint32_t rc;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (                                \</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;            <span class="stringliteral">&quot;0:     lr.w %0, %2      \n&quot;</span>            \</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;            <span class="stringliteral">&quot;       bne  %0, %z3, 1f \n&quot;</span>            \</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;            <span class="stringliteral">&quot;       sc.w %1, %z4, %2 \n&quot;</span>            \</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;            <span class="stringliteral">&quot;       bnez %1, 0b      \n&quot;</span>            \</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;            <span class="stringliteral">&quot;1:\n&quot;</span>                                  \</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;            : <span class="stringliteral">&quot;=&amp;r&quot;</span>(result), <span class="stringliteral">&quot;=&amp;r&quot;</span>(rc), <span class="stringliteral">&quot;+A&quot;</span>(*addr) \</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;            : <span class="stringliteral">&quot;r&quot;</span>(oldval), <span class="stringliteral">&quot;r&quot;</span>(newval)              \</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;            : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga16f715797bba0ac2ed2e1820c63443cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f715797bba0ac2ed2e1820c63443cd">&#9670;&nbsp;</a></span>__disable_all_counter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_all_counter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MCYCLE &amp; MINSTRET counter. </p>
<p>Set the IR and CY bit of MCOUNTINHIBIT to 1 to disable MINSTRET &amp; MCYCLE Counter </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00845">845</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00603">CSR_MCOUNTINHIBIT</a>, <a class="el" href="riscv__encoding_8h_source.html#l00158">MCOUNTINHIBIT_CY</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00157">MCOUNTINHIBIT_IR</a>.</p>
<div class="fragment"><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;{</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>|<a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00603">riscv_encoding.h:603</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga675e4d52a85bafc0a1663cf2f431583a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a></div><div class="ttdeci">#define MCOUNTINHIBIT_CY</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00158">riscv_encoding.h:158</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gae8693a1f795a0f752391c609ce011cbf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a></div><div class="ttdeci">#define MCOUNTINHIBIT_IR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00157">riscv_encoding.h:157</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf9ada8a615338120fa38a6e193fd7517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ada8a615338120fa38a6e193fd7517">&#9670;&nbsp;</a></span>__disable_mcycle_counter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_mcycle_counter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MCYCLE counter. </p>
<p>Set the CY bit of MCOUNTINHIBIT to 1 to disable MCYCLE Counter </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00805">805</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00603">CSR_MCOUNTINHIBIT</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00158">MCOUNTINHIBIT_CY</a>.</p>
<div class="fragment"><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00603">riscv_encoding.h:603</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga675e4d52a85bafc0a1663cf2f431583a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a></div><div class="ttdeci">#define MCOUNTINHIBIT_CY</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00158">riscv_encoding.h:158</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae1cb8d99e36d784e9071fec80e1f02fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1cb8d99e36d784e9071fec80e1f02fe">&#9670;&nbsp;</a></span>__disable_minstret_counter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_minstret_counter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MINSTRET counter. </p>
<p>Set the IR bit of MCOUNTINHIBIT to 1 to disable MINSTRET Counter </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00825">825</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00603">CSR_MCOUNTINHIBIT</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00157">MCOUNTINHIBIT_IR</a>.</p>
<div class="fragment"><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;{</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00603">riscv_encoding.h:603</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gae8693a1f795a0f752391c609ce011cbf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a></div><div class="ttdeci">#define MCOUNTINHIBIT_IR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00157">riscv_encoding.h:157</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2d22b9286eefbf1e1b73ed50ce443183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d22b9286eefbf1e1b73ed50ce443183">&#9670;&nbsp;</a></span>__EBREAK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __EBREAK </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Breakpoint Instruction. </p>
<p>Causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00743">743</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ebreak&quot;</span>);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga639ad274fdb079a1219006725d772c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga639ad274fdb079a1219006725d772c6c">&#9670;&nbsp;</a></span>__ECALL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __ECALL </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Environment Call Instruction. </p>
<p>The ECALL instruction is used to make a service request to the execution environment. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00754">754</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ecall&quot;</span>);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1b25cc01665431cd509fd3c1be93a811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b25cc01665431cd509fd3c1be93a811">&#9670;&nbsp;</a></span>__enable_all_counter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_all_counter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MCYCLE &amp; MINSTRET counter. </p>
<p>Clear the IR and CY bit of MCOUNTINHIBIT to 1 to enable MINSTRET &amp; MCYCLE Counter </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00835">835</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00603">CSR_MCOUNTINHIBIT</a>, <a class="el" href="riscv__encoding_8h_source.html#l00158">MCOUNTINHIBIT_CY</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00157">MCOUNTINHIBIT_IR</a>.</p>
<div class="fragment"><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;{</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>|<a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00603">riscv_encoding.h:603</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga675e4d52a85bafc0a1663cf2f431583a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a></div><div class="ttdeci">#define MCOUNTINHIBIT_CY</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00158">riscv_encoding.h:158</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gae8693a1f795a0f752391c609ce011cbf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a></div><div class="ttdeci">#define MCOUNTINHIBIT_IR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00157">riscv_encoding.h:157</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gadba90c4a57befeb5e4f739295af55e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba90c4a57befeb5e4f739295af55e73">&#9670;&nbsp;</a></span>__enable_mcycle_counter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_mcycle_counter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MCYCLE counter. </p>
<p>Clear the CY bit of MCOUNTINHIBIT to 0 to enable MCYCLE Counter </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00795">795</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00603">CSR_MCOUNTINHIBIT</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00158">MCOUNTINHIBIT_CY</a>.</p>
<div class="fragment"><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00603">riscv_encoding.h:603</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga675e4d52a85bafc0a1663cf2f431583a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a></div><div class="ttdeci">#define MCOUNTINHIBIT_CY</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00158">riscv_encoding.h:158</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae7bb45974eee5b66ea6332ba0ccf23d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7bb45974eee5b66ea6332ba0ccf23d5">&#9670;&nbsp;</a></span>__enable_minstret_counter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_minstret_counter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MINSTRET counter. </p>
<p>Clear the IR bit of MCOUNTINHIBIT to 0 to enable MINSTRET Counter </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00815">815</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00603">CSR_MCOUNTINHIBIT</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00157">MCOUNTINHIBIT_IR</a>.</p>
<div class="fragment"><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;{</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00603">riscv_encoding.h:603</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gae8693a1f795a0f752391c609ce011cbf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a></div><div class="ttdeci">#define MCOUNTINHIBIT_IR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00157">riscv_encoding.h:157</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5b4c34e720fb0c9e939540333dd640e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4c34e720fb0c9e939540333dd640e6">&#9670;&nbsp;</a></span>__FENCE_I()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __FENCE_I </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fence.i Instruction. </p>
<p>The FENCE.I instruction is used to synchronize the instruction and data streams. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00868">868</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;fence.i&quot;</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7f225699061594cd9a4d905a39cb9ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f225699061594cd9a4d905a39cb9ae8">&#9670;&nbsp;</a></span>__LB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint8_t __LB </td>
          <td>(</td>
          <td class="paramtype">volatile void *&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load 8bit value from address (8 bit) </p>
<p>Load 8 bit value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value of type uint8_t at (*addr) </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00902">902</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    uint8_t result;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lb %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga08a0019225f8ecc2e0a5bdcefa77ec6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08a0019225f8ecc2e0a5bdcefa77ec6f">&#9670;&nbsp;</a></span>__LH()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint16_t __LH </td>
          <td>(</td>
          <td class="paramtype">volatile void *&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load 16bit value from address (16 bit) </p>
<p>Load 16 bit value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value of type uint16_t at (*addr) </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00916">916</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    uint16_t result;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lh %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf898279e3db81302391a698214744865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf898279e3db81302391a698214744865">&#9670;&nbsp;</a></span>__LW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t __LW </td>
          <td>(</td>
          <td class="paramtype">volatile void *&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load 32bit value from address (32 bit) </p>
<p>Load 32 bit value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value of type uint32_t at (*addr) </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00930">930</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>, and <a class="el" href="nmsis__gcc_8h_source.html#l00074">__STATIC_FORCEINLINE</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__timer_8h_source.html#l00187">SysTimer_GetCompareValue()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00129">SysTimer_GetLoadValue()</a>, and <a class="el" href="core__feature__timer_8h_source.html#l00314">SysTimer_GetMsipValue()</a>.</p>
<div class="fragment"><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;{</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    uint32_t result;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lw %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3113efdf11b109a9cbd50fae783d1adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3113efdf11b109a9cbd50fae783d1adc">&#9670;&nbsp;</a></span>__NOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __NOP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NOP Instruction. </p>
<p>No Operation does nothing. This instruction can be used for code alignment purposes. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00702">702</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;{</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;nop&quot;</span>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga85ee6d049f3b807b7c5f37513f6b95bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85ee6d049f3b807b7c5f37513f6b95bd">&#9670;&nbsp;</a></span>__SB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __SB </td>
          <td>(</td>
          <td class="paramtype">volatile void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write 8bit value to address (8 bit) </p>
<p>Write 8 bit value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00960">960</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sb %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1a1db7d1454df1cf7b1214d18349cac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a1db7d1454df1cf7b1214d18349cac1">&#9670;&nbsp;</a></span>__set_wfi_sleepmode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __set_wfi_sleepmode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Sleep mode of WFI. </p>
<p>Set the SLEEPVALUE CSR register to control the WFI Sleep mode. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>The sleep mode to be set </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00774">774</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00635">CSR_SLEEPVALUE</a>.</p>
<div class="fragment"><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;{</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7ee7f2cce602b8b3e2943bc2d0ca65cb">CSR_SLEEPVALUE</a>, mode);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7ee7f2cce602b8b3e2943bc2d0ca65cb"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7ee7f2cce602b8b3e2943bc2d0ca65cb">CSR_SLEEPVALUE</a></div><div class="ttdeci">#define CSR_SLEEPVALUE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00635">riscv_encoding.h:635</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga10e81b063600f3abb562f7a6efa3aaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10e81b063600f3abb562f7a6efa3aaca">&#9670;&nbsp;</a></span>__SH()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __SH </td>
          <td>(</td>
          <td class="paramtype">volatile void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write 16bit value to address (16 bit) </p>
<p>Write 16 bit value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00971">971</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;{</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sh %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9df58a7326fee34b546cae7d7d6e6de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df58a7326fee34b546cae7d7d6e6de3">&#9670;&nbsp;</a></span>__SW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __SW </td>
          <td>(</td>
          <td class="paramtype">volatile void *&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write 32bit value to address (32 bit) </p>
<p>Write 32 bit value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address pointer to data </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>Value to set </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00982">982</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>, and <a class="el" href="nmsis__gcc_8h_source.html#l00074">__STATIC_FORCEINLINE</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__timer_8h_source.html#l00376">SysTimer_ClearIPI()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00292">SysTimer_ClearSWIRQ()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00364">SysTimer_SendIPI()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00162">SysTimer_SetCompareValue()</a>, <a class="el" href="core__feature__timer_8h_source.html#l00331">SysTimer_SetMsipValue()</a>, and <a class="el" href="core__feature__timer_8h_source.html#l00272">SysTimer_SetSWIRQ()</a>.</p>
<div class="fragment"><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sw %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa60612c5e378681f32e815743823ba15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa60612c5e378681f32e815743823ba15">&#9670;&nbsp;</a></span>__TXEVT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __TXEVT </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send TX Event. </p>
<p>Set the CSR TXEVT to control send a TX Event. The Core will output signal tx_evt as output event signal. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00785">785</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00636">CSR_TXEVT</a>.</p>
<div class="fragment"><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;{</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga730f164e5d79c6b27d2187a1e7a17e25">CSR_TXEVT</a>, 0x1);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga730f164e5d79c6b27d2187a1e7a17e25"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga730f164e5d79c6b27d2187a1e7a17e25">CSR_TXEVT</a></div><div class="ttdeci">#define CSR_TXEVT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00636">riscv_encoding.h:636</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaca38170721a2eefd87017ed350162c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca38170721a2eefd87017ed350162c4c">&#9670;&nbsp;</a></span>__WFE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __WFE </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait For Event. </p>
<p>Wait For Event is executed using CSR_WFE.WFE=1 and WFI instruction. It will suspends execution until event, NMI or Debug happened. When Core is waked up, Core will resume previous execution </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00729">729</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>, <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_CLEAR</a>, <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00637">CSR_WFE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00153">WFE_WFE</a>.</p>
<div class="fragment"><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;{</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;wfi&quot;</span>);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga20aa60b214851659e139accdc108f131"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a></div><div class="ttdeci">#define WFE_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00153">riscv_encoding.h:153</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9852d0d6221b272f8f5290c3445ee1ba"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a></div><div class="ttdeci">#define CSR_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00637">riscv_encoding.h:637</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8bc0687a967ccba8e8adbe7abe5fe2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc0687a967ccba8e8adbe7abe5fe2f7">&#9670;&nbsp;</a></span>__WFI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __WFI </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait For Interrupt. </p>
<p>Wait For Interrupt is is executed using CSR_WFE.WFE=0 and WFI instruction. It will suspends execution until interrupt, NMI or Debug happened. When Core is waked up by interrupt, if</p><ol type="1">
<li>mstatus.MIE == 1(interrupt enabled), Core will enter ISR code</li>
<li>mstatus.MIE == 0(interrupt disabled), Core will resume previous execution </li>
</ol>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00716">716</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>, <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00637">CSR_WFE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00153">WFE_WFE</a>.</p>
<div class="fragment"><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;{</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;wfi&quot;</span>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga20aa60b214851659e139accdc108f131"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a></div><div class="ttdeci">#define WFE_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00153">riscv_encoding.h:153</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9852d0d6221b272f8f5290c3445ee1ba"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a></div><div class="ttdeci">#define CSR_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00637">riscv_encoding.h:637</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Jan 20 2022 03:48:07 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
