{
  "Top": "MeanShiftFiltering",
  "RtlTop": "MeanShiftFiltering",
  "RtlPrefix": "",
  "RtlSubPrefix": "MeanShiftFiltering_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "24",
      "hwRefs": [{
          "type": "port",
          "interface": "in_r",
          "name": "in_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "*",
      "srcSize": "24",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r",
          "name": "out_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ap_vld",
          "name": "out_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "ImageWidth": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ImageWidth",
          "name": "ImageWidth",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ImageHeight": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ImageHeight",
          "name": "ImageHeight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sd": {
      "index": "4",
      "direction": "in",
      "srcType": "char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "sd",
          "name": "sd",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cd": {
      "index": "5",
      "direction": "in",
      "srcType": "char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "cd",
          "name": "cd",
          "usage": "data",
          "direction": "in"
        }]
    },
    "max_iter": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "max_iter",
          "name": "max_iter",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "char",
    "srcSize": "8",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top MeanShiftFiltering -name MeanShiftFiltering"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "MeanShiftFiltering"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "0.5",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MeanShiftFiltering",
    "Version": "1.0",
    "DisplayName": "Meanshiftfiltering",
    "Revision": "2114153603",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_MeanShiftFiltering_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/MeanShiftFilter.c"],
    "Vhdl": [
      "impl\/vhdl\/MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1.v",
      "impl\/verilog\/MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/MeanShiftFiltering_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/MeanShiftFiltering_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1.v",
      "impl\/verilog\/MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1.v",
      "impl\/verilog\/MeanShiftFiltering.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl",
      "impl\/misc\/MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1_ip.tcl",
      "impl\/misc\/MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/MeanShiftFiltering.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "in_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"in_r": "DATA"},
      "ports": ["in_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"out_r": "DATA"},
      "ports": ["out_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "ImageWidth": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ImageWidth": "DATA"},
      "ports": ["ImageWidth"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ImageWidth"
        }]
    },
    "ImageHeight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ImageHeight": "DATA"},
      "ports": ["ImageHeight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ImageHeight"
        }]
    },
    "sd": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"sd": "DATA"},
      "ports": ["sd"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sd"
        }]
    },
    "cd": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"cd": "DATA"},
      "ports": ["cd"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cd"
        }]
    },
    "max_iter": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"max_iter": "DATA"},
      "ports": ["max_iter"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "max_iter"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "8"
    },
    "in_r": {
      "dir": "in",
      "width": "24"
    },
    "out_r": {
      "dir": "out",
      "width": "24"
    },
    "out_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ImageWidth": {
      "dir": "in",
      "width": "32"
    },
    "ImageHeight": {
      "dir": "in",
      "width": "32"
    },
    "sd": {
      "dir": "in",
      "width": "8"
    },
    "cd": {
      "dir": "in",
      "width": "8"
    },
    "max_iter": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "MeanShiftFiltering"},
    "Info": {"MeanShiftFiltering": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"MeanShiftFiltering": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.50",
          "Estimate": "8.867"
        },
        "Loops": [{
            "Name": "height_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "width_loop",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "do_while_loop",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepthMin": "39",
                    "PipelineDepthMax": "455490",
                    "PipelineDepth": "39 ~ 455490",
                    "Loops": [{
                        "Name": "VITIS_LOOP_28_1",
                        "TripCount": "",
                        "LatencyMin": "7",
                        "LatencyMax": "455429",
                        "Latency": "7 ~ 455429",
                        "PipelineII": "",
                        "PipelineDepthMin": "8",
                        "PipelineDepthMax": "1786",
                        "PipelineDepth": "8 ~ 1786",
                        "Loops": [{
                            "Name": "VITIS_LOOP_29_2",
                            "TripCount": "",
                            "LatencyMin": "6",
                            "LatencyMax": "1784",
                            "Latency": "6 ~ 1784",
                            "PipelineII": "",
                            "PipelineDepth": "7"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "2530",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4792",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-02 16:23:45 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
