/*
 * Copyright (c) 2018, NVIDIA CORPORATION.  All rights reserved. All
 * information contained herein is proprietary and confidential to NVIDIA
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of NVIDIA Corporation is prohibited.
 */

#ifndef _CDI_MAX96759_SETTING_H_
#define _CDI_MAX96759_SETTING_H_

#include <stdint.h>
#include "devblk_cdi.h"
#include "devblk_cdi_i2c.h"

#define MAX96759_DISPLAY_NAME_OFFSET        0x48
#define MAX96759_DISPLAY_NAME_MAX_LENGTH    12
#define MAX96759_EDID_START_REGISTER        0x2E00
#define MAX96759_EDID_SIZE                  256
#define MAX96759_EDID_CHECKSUM_OFFSET       127

static const uint8_t max96759_default_edid[MAX96759_EDID_SIZE] = {
    0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x04, 0x21, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x01, 0x00, 0x01, 0x04, 0xA2, 0x00, 0x00, 0x00, 0x1A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00,
    0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x78, 0x1E, 0x80, 0xA0, 0x70, 0xD4, 0x12, 0x40, 0x30, 0x20,
    0x36, 0x00, 0x40, 0x00, 0x20, 0x00, 0x00, 0x1E, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x97,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};

static const DevBlkCDII2CReg max96759_pg_setting_1920x1236_regs[] = {
    {0x01C8, 0xF3},
    {0x01C9, 0x20},
    {0x01CA, 0x00},
    {0x01CB, 0x00},
    {0x01CC, 0x00},
    {0x01CD, 0x00},
    {0x01CE, 0x28},
    {0x01CF, 0xA0},
    {0x01D0, 0x28},
    {0x01D1, 0x0D},
    {0x01D2, 0xC0},
    {0x01D3, 0x00},
    {0x01D4, 0xE3},
    {0x01D5, 0x30},
    {0x01D6, 0x08},
    {0x01D7, 0x00},
    {0x01D8, 0x00},
    {0x01D9, 0x20},
    {0x01DA, 0x04},
    {0x01DB, 0xF3},
    {0x01DC, 0x00},
    {0x01DD, 0xE3},
    {0x01DE, 0x80},
    {0x01DF, 0x07},
    {0x01E0, 0x80},
    {0x01E1, 0x00},
    {0x01E2, 0xA0},
    {0x01E3, 0x04},
    {0x01E4, 0xD4},
    {0x01E5, 0x02},
    {0x01E6, 0x03},
    {0x01E7, 0x00},
    {0x01E8, 0x04},
    {0x01E9, 0x00},
    {0x01EA, 0x08},
    {0x01EB, 0x80},
    {0x01EC, 0x50},
    {0x01ED, 0xA0},
    {0x01EE, 0x50}
};
DevBlkCDII2CRegList tpg;

#endif /* _CDI_MAX96759_SETTING_H_ */
