$date
	Sat May 07 13:03:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bcd_tb $end
$scope module bcd_1 $end
$var wire 1 ! Din $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 1 $ rst_syn $end
$var reg 4 % out [3:0] $end
$var reg 8 & seg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000000 &
b0 %
0$
0#
1"
1!
$end
#5000
1$
#10000
0"
#20000
b11111001 &
b1 %
1"
#30000
0"
#40000
b10100100 &
b10 %
1"
#50000
0"
#60000
b10110000 &
b11 %
1"
#70000
0"
#80000
b10011001 &
b100 %
1"
#90000
0"
#100000
b10010010 &
b101 %
1"
#110000
0"
#120000
b10000010 &
b110 %
1"
#130000
0"
#140000
b11111000 &
b111 %
1"
#150000
0"
#160000
b10000000 &
b1000 %
1"
#170000
0"
#180000
b10010000 &
b1001 %
1"
#190000
0"
#200000
b11000000 &
b0 %
1"
0$
1#
#205000
1$
#210000
0"
0#
#220000
b11111001 &
b1 %
1"
#230000
0"
#240000
b10100100 &
b10 %
1"
#250000
0"
#260000
b10110000 &
b11 %
1"
