// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_xfccmkernel_10_2160_3840_20_2_23_23_1920_2_Pipeline_colLoop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ltm_in_4199_dout,
        ltm_in_4199_empty_n,
        ltm_in_4199_read,
        lsc_out_4200_din,
        lsc_out_4200_full_n,
        lsc_out_4200_write,
        width
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] ltm_in_4199_dout;
input   ltm_in_4199_empty_n;
output   ltm_in_4199_read;
output  [95:0] lsc_out_4200_din;
input   lsc_out_4200_full_n;
output   lsc_out_4200_write;
input  [10:0] width;

reg ap_idle;
reg ltm_in_4199_read;
reg lsc_out_4200_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln245_fu_163_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ltm_in_4199_blk_n;
wire    ap_block_pp0_stage0;
reg    lsc_out_4200_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] r_V_fu_174_p1;
reg   [15:0] r_V_reg_1410;
reg   [15:0] r_V_reg_1410_pp0_iter2_reg;
wire   [15:0] g_V_fu_178_p4;
reg   [15:0] g_V_reg_1415;
reg   [15:0] g_V_reg_1415_pp0_iter2_reg;
wire   [15:0] b_V_fu_188_p4;
reg   [15:0] b_V_reg_1420;
reg   [15:0] b_V_reg_1420_pp0_iter2_reg;
reg   [15:0] b_V_reg_1420_pp0_iter3_reg;
wire   [15:0] r_V_12_fu_218_p4;
reg   [15:0] r_V_12_reg_1450;
reg   [15:0] r_V_12_reg_1450_pp0_iter2_reg;
wire   [15:0] g_V_1_fu_228_p4;
reg   [15:0] g_V_1_reg_1455;
reg   [15:0] g_V_1_reg_1455_pp0_iter2_reg;
wire   [15:0] b_V_1_fu_238_p4;
reg   [15:0] b_V_1_reg_1460;
reg   [15:0] b_V_1_reg_1460_pp0_iter2_reg;
reg   [15:0] b_V_1_reg_1460_pp0_iter3_reg;
reg   [24:0] tmp_6_reg_1490;
wire   [26:0] ret_V_24_fu_330_p2;
reg   [26:0] ret_V_24_reg_1495;
reg   [24:0] tmp_27_reg_1500;
wire   [26:0] ret_V_33_fu_398_p2;
reg   [26:0] ret_V_33_reg_1505;
wire  signed [20:0] ret_V_26_fu_535_p3;
reg  signed [20:0] ret_V_26_reg_1510;
wire   [27:0] ret_V_28_fu_564_p2;
reg   [27:0] ret_V_28_reg_1515;
reg   [19:0] tmp_4_reg_1520;
wire   [0:0] icmp_ln902_1_fu_592_p2;
reg   [0:0] icmp_ln902_1_reg_1525;
wire   [27:0] ret_V_31_fu_620_p2;
reg   [27:0] ret_V_31_reg_1530;
reg   [19:0] tmp_7_reg_1535;
wire   [7:0] trunc_ln902_2_fu_636_p1;
reg   [7:0] trunc_ln902_2_reg_1540;
wire   [0:0] icmp_ln109_fu_650_p2;
reg   [0:0] icmp_ln109_reg_1545;
wire  signed [20:0] ret_V_35_fu_787_p3;
reg  signed [20:0] ret_V_35_reg_1550;
wire   [27:0] ret_V_37_fu_816_p2;
reg   [27:0] ret_V_37_reg_1555;
reg   [19:0] tmp_12_reg_1560;
wire   [0:0] icmp_ln902_4_fu_844_p2;
reg   [0:0] icmp_ln902_4_reg_1565;
wire   [27:0] ret_V_40_fu_872_p2;
reg   [27:0] ret_V_40_reg_1570;
reg   [19:0] tmp_13_reg_1575;
wire   [7:0] trunc_ln902_5_fu_888_p1;
reg   [7:0] trunc_ln902_5_reg_1580;
wire   [0:0] icmp_ln109_3_fu_902_p2;
reg   [0:0] icmp_ln109_3_reg_1585;
reg   [10:0] j_V_fu_126;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_j_V_1;
wire   [10:0] j_V_2_fu_157_p2;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] r_V_1_fu_271_p0;
wire   [29:0] r_V_1_fu_271_p1;
wire   [44:0] r_V_1_fu_271_p2;
wire   [15:0] r_V_3_fu_290_p0;
wire   [44:0] zext_ln1168_4_fu_287_p1;
wire  signed [28:0] r_V_3_fu_290_p1;
wire   [44:0] r_V_3_fu_290_p2;
wire   [15:0] r_V_7_fu_306_p0;
wire   [29:0] r_V_7_fu_306_p1;
wire   [44:0] r_V_7_fu_306_p2;
wire   [24:0] tmp_fu_277_p4;
wire   [24:0] tmp_2_fu_296_p4;
wire  signed [26:0] sext_ln1245_fu_326_p1;
wire   [26:0] zext_ln1245_fu_322_p1;
wire   [15:0] r_V_13_fu_339_p0;
wire   [29:0] r_V_13_fu_339_p1;
wire   [44:0] r_V_13_fu_339_p2;
wire   [15:0] r_V_15_fu_358_p0;
wire   [44:0] zext_ln1168_12_fu_355_p1;
wire  signed [28:0] r_V_15_fu_358_p1;
wire   [44:0] r_V_15_fu_358_p2;
wire   [15:0] r_V_19_fu_374_p0;
wire   [29:0] r_V_19_fu_374_p1;
wire   [44:0] r_V_19_fu_374_p2;
wire   [24:0] tmp_23_fu_345_p4;
wire   [24:0] tmp_24_fu_364_p4;
wire  signed [26:0] sext_ln1245_9_fu_394_p1;
wire   [26:0] zext_ln1245_3_fu_390_p1;
wire  signed [41:0] grp_fu_1329_p2;
wire  signed [41:0] grp_fu_1336_p2;
wire  signed [38:0] grp_fu_1343_p2;
wire  signed [39:0] grp_fu_1350_p2;
wire  signed [41:0] grp_fu_1357_p2;
wire   [15:0] r_V_11_fu_452_p0;
wire   [29:0] r_V_11_fu_452_p1;
wire   [44:0] r_V_11_fu_452_p2;
wire   [21:0] tmp_3_fu_407_p4;
wire  signed [27:0] sext_ln1245_1_fu_468_p1;
wire  signed [27:0] sext_ln1245_2_fu_471_p1;
wire   [27:0] ret_V_25_fu_475_p2;
wire   [19:0] tmp_1_fu_481_p4;
wire   [7:0] trunc_ln902_fu_503_p1;
wire   [27:0] p_mask_fu_507_p3;
wire  signed [20:0] sext_ln901_fu_491_p1;
wire   [0:0] icmp_ln902_fu_515_p2;
wire   [20:0] ret_V_fu_521_p2;
wire   [0:0] p_Result_s_fu_495_p3;
wire   [20:0] select_ln901_fu_527_p3;
wire   [21:0] tmp_5_fu_416_p4;
wire   [26:0] zext_ln1245_1_fu_547_p1;
wire  signed [26:0] sext_ln1245_3_fu_543_p1;
wire   [26:0] ret_V_27_fu_550_p2;
wire   [18:0] tmp_8_fu_425_p4;
wire  signed [27:0] sext_ln1245_4_fu_556_p1;
wire  signed [27:0] sext_ln1245_5_fu_560_p1;
wire   [7:0] trunc_ln902_1_fu_580_p1;
wire   [27:0] p_mask1_fu_584_p3;
wire   [19:0] tmp_9_fu_434_p4;
wire   [21:0] tmp_10_fu_443_p4;
wire  signed [26:0] sext_ln1245_7_fu_602_p1;
wire  signed [26:0] sext_ln1245_6_fu_598_p1;
wire   [26:0] ret_V_30_fu_606_p2;
wire   [24:0] tmp_11_fu_458_p4;
wire  signed [27:0] sext_ln1245_8_fu_612_p1;
wire   [27:0] zext_ln1245_2_fu_616_p1;
wire   [4:0] tmp_17_fu_640_p4;
wire  signed [41:0] grp_fu_1364_p2;
wire  signed [41:0] grp_fu_1371_p2;
wire  signed [38:0] grp_fu_1378_p2;
wire  signed [39:0] grp_fu_1385_p2;
wire  signed [41:0] grp_fu_1392_p2;
wire   [15:0] r_V_23_fu_704_p0;
wire   [29:0] r_V_23_fu_704_p1;
wire   [44:0] r_V_23_fu_704_p2;
wire   [21:0] tmp_25_fu_659_p4;
wire  signed [27:0] sext_ln1245_10_fu_720_p1;
wire  signed [27:0] sext_ln1245_11_fu_723_p1;
wire   [27:0] ret_V_34_fu_727_p2;
wire   [19:0] tmp_s_fu_733_p4;
wire   [7:0] trunc_ln902_3_fu_755_p1;
wire   [27:0] p_mask3_fu_759_p3;
wire  signed [20:0] sext_ln901_3_fu_743_p1;
wire   [0:0] icmp_ln902_3_fu_767_p2;
wire   [20:0] ret_V_14_fu_773_p2;
wire   [0:0] p_Result_3_fu_747_p3;
wire   [20:0] select_ln901_3_fu_779_p3;
wire   [21:0] tmp_26_fu_668_p4;
wire   [26:0] zext_ln1245_4_fu_799_p1;
wire  signed [26:0] sext_ln1245_12_fu_795_p1;
wire   [26:0] ret_V_36_fu_802_p2;
wire   [18:0] tmp_28_fu_677_p4;
wire  signed [27:0] sext_ln1245_13_fu_808_p1;
wire  signed [27:0] sext_ln1245_14_fu_812_p1;
wire   [7:0] trunc_ln902_4_fu_832_p1;
wire   [27:0] p_mask4_fu_836_p3;
wire   [19:0] tmp_29_fu_686_p4;
wire   [21:0] tmp_30_fu_695_p4;
wire  signed [26:0] sext_ln1245_16_fu_854_p1;
wire  signed [26:0] sext_ln1245_15_fu_850_p1;
wire   [26:0] ret_V_39_fu_858_p2;
wire   [24:0] tmp_31_fu_710_p4;
wire  signed [27:0] sext_ln1245_17_fu_864_p1;
wire   [27:0] zext_ln1245_5_fu_868_p1;
wire   [4:0] tmp_35_fu_892_p4;
wire  signed [20:0] sext_ln901_1_fu_911_p1;
wire   [20:0] ret_V_6_fu_921_p2;
wire   [0:0] p_Result_1_fu_914_p3;
wire   [20:0] select_ln901_1_fu_927_p3;
wire  signed [20:0] ret_V_29_fu_934_p3;
wire   [27:0] p_mask2_fu_956_p3;
wire  signed [20:0] sext_ln901_2_fu_946_p1;
wire   [0:0] icmp_ln902_2_fu_963_p2;
wire   [20:0] ret_V_10_fu_969_p2;
wire   [0:0] p_Result_2_fu_949_p3;
wire   [20:0] select_ln901_2_fu_975_p3;
wire  signed [20:0] ret_V_32_fu_983_p3;
wire  signed [21:0] sext_ln882_fu_908_p1;
wire   [21:0] select_ln109_fu_995_p3;
wire   [0:0] tmp_18_fu_1002_p3;
wire   [15:0] trunc_ln315_fu_1010_p1;
wire   [4:0] tmp_19_fu_1022_p4;
wire   [0:0] icmp_ln109_1_fu_1032_p2;
wire  signed [21:0] sext_ln882_1_fu_942_p1;
wire   [21:0] select_ln109_1_fu_1038_p3;
wire   [0:0] tmp_20_fu_1046_p3;
wire   [15:0] trunc_ln315_1_fu_1054_p1;
wire   [4:0] tmp_21_fu_1066_p4;
wire   [0:0] icmp_ln109_2_fu_1076_p2;
wire  signed [21:0] sext_ln882_2_fu_991_p1;
wire   [21:0] select_ln109_2_fu_1082_p3;
wire   [0:0] tmp_22_fu_1090_p3;
wire   [15:0] trunc_ln315_2_fu_1098_p1;
wire  signed [20:0] sext_ln901_4_fu_1113_p1;
wire   [20:0] ret_V_18_fu_1123_p2;
wire   [0:0] p_Result_4_fu_1116_p3;
wire   [20:0] select_ln901_4_fu_1129_p3;
wire  signed [20:0] ret_V_38_fu_1136_p3;
wire   [27:0] p_mask5_fu_1158_p3;
wire  signed [20:0] sext_ln901_5_fu_1148_p1;
wire   [0:0] icmp_ln902_5_fu_1165_p2;
wire   [20:0] ret_V_22_fu_1171_p2;
wire   [0:0] p_Result_5_fu_1151_p3;
wire   [20:0] select_ln901_5_fu_1177_p3;
wire  signed [20:0] ret_V_41_fu_1185_p3;
wire  signed [21:0] sext_ln882_3_fu_1110_p1;
wire   [21:0] select_ln109_3_fu_1197_p3;
wire   [0:0] tmp_36_fu_1204_p3;
wire   [15:0] trunc_ln315_3_fu_1212_p1;
wire   [4:0] tmp_37_fu_1224_p4;
wire   [0:0] icmp_ln109_4_fu_1234_p2;
wire  signed [21:0] sext_ln882_4_fu_1144_p1;
wire   [21:0] select_ln109_4_fu_1240_p3;
wire   [0:0] tmp_38_fu_1248_p3;
wire   [15:0] trunc_ln315_4_fu_1256_p1;
wire   [4:0] tmp_39_fu_1268_p4;
wire   [0:0] icmp_ln109_5_fu_1278_p2;
wire  signed [21:0] sext_ln882_5_fu_1193_p1;
wire   [21:0] select_ln109_5_fu_1284_p3;
wire   [0:0] tmp_40_fu_1292_p3;
wire   [15:0] trunc_ln315_5_fu_1300_p1;
wire   [15:0] select_ln315_5_fu_1304_p3;
wire   [15:0] select_ln315_4_fu_1260_p3;
wire   [15:0] select_ln315_3_fu_1216_p3;
wire   [15:0] select_ln315_2_fu_1102_p3;
wire   [15:0] select_ln315_1_fu_1058_p3;
wire   [15:0] select_ln315_fu_1014_p3;
wire   [15:0] grp_fu_1329_p0;
wire  signed [25:0] grp_fu_1329_p1;
wire   [15:0] grp_fu_1336_p0;
wire  signed [25:0] grp_fu_1336_p1;
wire   [15:0] grp_fu_1343_p0;
wire  signed [22:0] grp_fu_1343_p1;
wire   [15:0] grp_fu_1350_p0;
wire  signed [23:0] grp_fu_1350_p1;
wire   [15:0] grp_fu_1357_p0;
wire  signed [25:0] grp_fu_1357_p1;
wire   [15:0] grp_fu_1364_p0;
wire  signed [25:0] grp_fu_1364_p1;
wire   [15:0] grp_fu_1371_p0;
wire  signed [25:0] grp_fu_1371_p1;
wire   [15:0] grp_fu_1378_p0;
wire  signed [22:0] grp_fu_1378_p1;
wire   [15:0] grp_fu_1385_p0;
wire  signed [23:0] grp_fu_1385_p1;
wire   [15:0] grp_fu_1392_p0;
wire  signed [25:0] grp_fu_1392_p1;
reg    grp_fu_1329_ce;
reg    grp_fu_1336_ce;
reg    grp_fu_1343_ce;
reg    grp_fu_1350_ce;
reg    grp_fu_1357_ce;
reg    grp_fu_1364_ce;
reg    grp_fu_1371_ce;
reg    grp_fu_1378_ce;
reg    grp_fu_1385_ce;
reg    grp_fu_1392_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [41:0] grp_fu_1329_p00;
wire   [41:0] grp_fu_1336_p00;
wire   [38:0] grp_fu_1343_p00;
wire   [39:0] grp_fu_1350_p00;
wire   [41:0] grp_fu_1357_p00;
wire   [41:0] grp_fu_1364_p00;
wire   [41:0] grp_fu_1371_p00;
wire   [38:0] grp_fu_1378_p00;
wire   [39:0] grp_fu_1385_p00;
wire   [41:0] grp_fu_1392_p00;
wire   [44:0] r_V_11_fu_452_p00;
wire   [44:0] r_V_13_fu_339_p00;
wire   [44:0] r_V_1_fu_271_p00;
wire   [44:0] r_V_23_fu_704_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U565(
    .din0(r_V_1_fu_271_p0),
    .din1(r_V_1_fu_271_p1),
    .dout(r_V_1_fu_271_p2)
);

ISPPipeline_accel_mul_16ns_29s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 45 ))
mul_16ns_29s_45_1_1_U566(
    .din0(r_V_3_fu_290_p0),
    .din1(r_V_3_fu_290_p1),
    .dout(r_V_3_fu_290_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U567(
    .din0(r_V_7_fu_306_p0),
    .din1(r_V_7_fu_306_p1),
    .dout(r_V_7_fu_306_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U568(
    .din0(r_V_13_fu_339_p0),
    .din1(r_V_13_fu_339_p1),
    .dout(r_V_13_fu_339_p2)
);

ISPPipeline_accel_mul_16ns_29s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 45 ))
mul_16ns_29s_45_1_1_U569(
    .din0(r_V_15_fu_358_p0),
    .din1(r_V_15_fu_358_p1),
    .dout(r_V_15_fu_358_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U570(
    .din0(r_V_19_fu_374_p0),
    .din1(r_V_19_fu_374_p1),
    .dout(r_V_19_fu_374_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U571(
    .din0(r_V_11_fu_452_p0),
    .din1(r_V_11_fu_452_p1),
    .dout(r_V_11_fu_452_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U572(
    .din0(r_V_23_fu_704_p0),
    .din1(r_V_23_fu_704_p1),
    .dout(r_V_23_fu_704_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U573(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1329_p0),
    .din1(grp_fu_1329_p1),
    .ce(grp_fu_1329_ce),
    .dout(grp_fu_1329_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U574(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1336_p0),
    .din1(grp_fu_1336_p1),
    .ce(grp_fu_1336_ce),
    .dout(grp_fu_1336_p2)
);

ISPPipeline_accel_mul_mul_16ns_23s_39_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 39 ))
mul_mul_16ns_23s_39_4_1_U575(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1343_p0),
    .din1(grp_fu_1343_p1),
    .ce(grp_fu_1343_ce),
    .dout(grp_fu_1343_p2)
);

ISPPipeline_accel_mul_mul_16ns_24s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
mul_mul_16ns_24s_40_4_1_U576(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1350_p0),
    .din1(grp_fu_1350_p1),
    .ce(grp_fu_1350_ce),
    .dout(grp_fu_1350_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U577(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1357_p0),
    .din1(grp_fu_1357_p1),
    .ce(grp_fu_1357_ce),
    .dout(grp_fu_1357_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U578(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1364_p0),
    .din1(grp_fu_1364_p1),
    .ce(grp_fu_1364_ce),
    .dout(grp_fu_1364_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U579(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1371_p0),
    .din1(grp_fu_1371_p1),
    .ce(grp_fu_1371_ce),
    .dout(grp_fu_1371_p2)
);

ISPPipeline_accel_mul_mul_16ns_23s_39_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 39 ))
mul_mul_16ns_23s_39_4_1_U580(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1378_p0),
    .din1(grp_fu_1378_p1),
    .ce(grp_fu_1378_ce),
    .dout(grp_fu_1378_p2)
);

ISPPipeline_accel_mul_mul_16ns_24s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
mul_mul_16ns_24s_40_4_1_U581(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1385_p0),
    .din1(grp_fu_1385_p1),
    .ce(grp_fu_1385_ce),
    .dout(grp_fu_1385_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U582(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1392_p0),
    .din1(grp_fu_1392_p1),
    .ce(grp_fu_1392_ce),
    .dout(grp_fu_1392_p2)
);

ISPPipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln245_fu_163_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_V_fu_126 <= j_V_2_fu_157_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_V_fu_126 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        b_V_1_reg_1460 <= {{ltm_in_4199_dout[95:80]}};
        b_V_reg_1420 <= {{ltm_in_4199_dout[47:32]}};
        g_V_1_reg_1455 <= {{ltm_in_4199_dout[79:64]}};
        g_V_reg_1415 <= {{ltm_in_4199_dout[31:16]}};
        r_V_12_reg_1450 <= {{ltm_in_4199_dout[63:48]}};
        r_V_reg_1410 <= r_V_fu_174_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        b_V_1_reg_1460_pp0_iter2_reg <= b_V_1_reg_1460;
        b_V_1_reg_1460_pp0_iter3_reg <= b_V_1_reg_1460_pp0_iter2_reg;
        b_V_reg_1420_pp0_iter2_reg <= b_V_reg_1420;
        b_V_reg_1420_pp0_iter3_reg <= b_V_reg_1420_pp0_iter2_reg;
        g_V_1_reg_1455_pp0_iter2_reg <= g_V_1_reg_1455;
        g_V_reg_1415_pp0_iter2_reg <= g_V_reg_1415;
        icmp_ln109_3_reg_1585 <= icmp_ln109_3_fu_902_p2;
        icmp_ln109_reg_1545 <= icmp_ln109_fu_650_p2;
        icmp_ln902_1_reg_1525 <= icmp_ln902_1_fu_592_p2;
        icmp_ln902_4_reg_1565 <= icmp_ln902_4_fu_844_p2;
        r_V_12_reg_1450_pp0_iter2_reg <= r_V_12_reg_1450;
        r_V_reg_1410_pp0_iter2_reg <= r_V_reg_1410;
        ret_V_24_reg_1495 <= ret_V_24_fu_330_p2;
        ret_V_26_reg_1510 <= ret_V_26_fu_535_p3;
        ret_V_28_reg_1515 <= ret_V_28_fu_564_p2;
        ret_V_31_reg_1530 <= ret_V_31_fu_620_p2;
        ret_V_33_reg_1505 <= ret_V_33_fu_398_p2;
        ret_V_35_reg_1550 <= ret_V_35_fu_787_p3;
        ret_V_37_reg_1555 <= ret_V_37_fu_816_p2;
        ret_V_40_reg_1570 <= ret_V_40_fu_872_p2;
        tmp_12_reg_1560 <= {{ret_V_37_fu_816_p2[27:8]}};
        tmp_13_reg_1575 <= {{ret_V_40_fu_872_p2[27:8]}};
        tmp_27_reg_1500 <= {{r_V_19_fu_374_p2[44:20]}};
        tmp_4_reg_1520 <= {{ret_V_28_fu_564_p2[27:8]}};
        tmp_6_reg_1490 <= {{r_V_7_fu_306_p2[44:20]}};
        tmp_7_reg_1535 <= {{ret_V_31_fu_620_p2[27:8]}};
        trunc_ln902_2_reg_1540 <= trunc_ln902_2_fu_636_p1;
        trunc_ln902_5_reg_1580 <= trunc_ln902_5_fu_888_p1;
    end
end

always @ (*) begin
    if (((icmp_ln245_fu_163_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_V_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_j_V_1 = j_V_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1329_ce = 1'b1;
    end else begin
        grp_fu_1329_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1336_ce = 1'b1;
    end else begin
        grp_fu_1336_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1343_ce = 1'b1;
    end else begin
        grp_fu_1343_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1350_ce = 1'b1;
    end else begin
        grp_fu_1350_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1357_ce = 1'b1;
    end else begin
        grp_fu_1357_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1364_ce = 1'b1;
    end else begin
        grp_fu_1364_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1371_ce = 1'b1;
    end else begin
        grp_fu_1371_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1378_ce = 1'b1;
    end else begin
        grp_fu_1378_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1385_ce = 1'b1;
    end else begin
        grp_fu_1385_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1392_ce = 1'b1;
    end else begin
        grp_fu_1392_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        lsc_out_4200_blk_n = lsc_out_4200_full_n;
    end else begin
        lsc_out_4200_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        lsc_out_4200_write = 1'b1;
    end else begin
        lsc_out_4200_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ltm_in_4199_blk_n = ltm_in_4199_empty_n;
    end else begin
        ltm_in_4199_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ltm_in_4199_read = 1'b1;
    end else begin
        ltm_in_4199_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((lsc_out_4200_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ltm_in_4199_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((lsc_out_4200_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ltm_in_4199_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((lsc_out_4200_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ltm_in_4199_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (ltm_in_4199_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = (lsc_out_4200_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b_V_1_fu_238_p4 = {{ltm_in_4199_dout[95:80]}};

assign b_V_fu_188_p4 = {{ltm_in_4199_dout[47:32]}};

assign g_V_1_fu_228_p4 = {{ltm_in_4199_dout[79:64]}};

assign g_V_fu_178_p4 = {{ltm_in_4199_dout[31:16]}};

assign grp_fu_1329_p0 = grp_fu_1329_p00;

assign grp_fu_1329_p00 = b_V_fu_188_p4;

assign grp_fu_1329_p1 = 42'd4398026969002;

assign grp_fu_1336_p0 = grp_fu_1336_p00;

assign grp_fu_1336_p00 = r_V_fu_174_p1;

assign grp_fu_1336_p1 = 42'd4398013064046;

assign grp_fu_1343_p0 = grp_fu_1343_p00;

assign grp_fu_1343_p00 = b_V_fu_188_p4;

assign grp_fu_1343_p1 = 39'd549753585873;

assign grp_fu_1350_p0 = grp_fu_1350_p00;

assign grp_fu_1350_p00 = r_V_fu_174_p1;

assign grp_fu_1350_p1 = 40'd1099506742250;

assign grp_fu_1357_p0 = grp_fu_1357_p00;

assign grp_fu_1357_p00 = g_V_fu_178_p4;

assign grp_fu_1357_p1 = 42'd4398019506497;

assign grp_fu_1364_p0 = grp_fu_1364_p00;

assign grp_fu_1364_p00 = b_V_1_fu_238_p4;

assign grp_fu_1364_p1 = 42'd4398026969002;

assign grp_fu_1371_p0 = grp_fu_1371_p00;

assign grp_fu_1371_p00 = r_V_12_fu_218_p4;

assign grp_fu_1371_p1 = 42'd4398013064046;

assign grp_fu_1378_p0 = grp_fu_1378_p00;

assign grp_fu_1378_p00 = b_V_1_fu_238_p4;

assign grp_fu_1378_p1 = 39'd549753585873;

assign grp_fu_1385_p0 = grp_fu_1385_p00;

assign grp_fu_1385_p00 = r_V_12_fu_218_p4;

assign grp_fu_1385_p1 = 40'd1099506742250;

assign grp_fu_1392_p0 = grp_fu_1392_p00;

assign grp_fu_1392_p00 = g_V_1_fu_228_p4;

assign grp_fu_1392_p1 = 42'd4398019506497;

assign icmp_ln109_1_fu_1032_p2 = (($signed(tmp_19_fu_1022_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_2_fu_1076_p2 = (($signed(tmp_21_fu_1066_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_3_fu_902_p2 = (($signed(tmp_35_fu_892_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_4_fu_1234_p2 = (($signed(tmp_37_fu_1224_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_5_fu_1278_p2 = (($signed(tmp_39_fu_1268_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_650_p2 = (($signed(tmp_17_fu_640_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_163_p2 = ((ap_sig_allocacmp_j_V_1 == width) ? 1'b1 : 1'b0);

assign icmp_ln902_1_fu_592_p2 = ((p_mask1_fu_584_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_2_fu_963_p2 = ((p_mask2_fu_956_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_3_fu_767_p2 = ((p_mask3_fu_759_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_4_fu_844_p2 = ((p_mask4_fu_836_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_5_fu_1165_p2 = ((p_mask5_fu_1158_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_fu_515_p2 = ((p_mask_fu_507_p3 == 28'd0) ? 1'b1 : 1'b0);

assign j_V_2_fu_157_p2 = (ap_sig_allocacmp_j_V_1 + 11'd1);

assign lsc_out_4200_din = {{{{{{select_ln315_5_fu_1304_p3}, {select_ln315_4_fu_1260_p3}}, {select_ln315_3_fu_1216_p3}}, {select_ln315_2_fu_1102_p3}}, {select_ln315_1_fu_1058_p3}}, {select_ln315_fu_1014_p3}};

assign p_Result_1_fu_914_p3 = ret_V_28_reg_1515[32'd27];

assign p_Result_2_fu_949_p3 = ret_V_31_reg_1530[32'd27];

assign p_Result_3_fu_747_p3 = ret_V_34_fu_727_p2[32'd27];

assign p_Result_4_fu_1116_p3 = ret_V_37_reg_1555[32'd27];

assign p_Result_5_fu_1151_p3 = ret_V_40_reg_1570[32'd27];

assign p_Result_s_fu_495_p3 = ret_V_25_fu_475_p2[32'd27];

assign p_mask1_fu_584_p3 = {{20'd0}, {trunc_ln902_1_fu_580_p1}};

assign p_mask2_fu_956_p3 = {{20'd0}, {trunc_ln902_2_reg_1540}};

assign p_mask3_fu_759_p3 = {{20'd0}, {trunc_ln902_3_fu_755_p1}};

assign p_mask4_fu_836_p3 = {{20'd0}, {trunc_ln902_4_fu_832_p1}};

assign p_mask5_fu_1158_p3 = {{20'd0}, {trunc_ln902_5_reg_1580}};

assign p_mask_fu_507_p3 = {{20'd0}, {trunc_ln902_fu_503_p1}};

assign r_V_11_fu_452_p0 = r_V_11_fu_452_p00;

assign r_V_11_fu_452_p00 = b_V_reg_1420_pp0_iter3_reg;

assign r_V_11_fu_452_p1 = 45'd300298744;

assign r_V_12_fu_218_p4 = {{ltm_in_4199_dout[63:48]}};

assign r_V_13_fu_339_p0 = r_V_13_fu_339_p00;

assign r_V_13_fu_339_p00 = r_V_12_reg_1450_pp0_iter2_reg;

assign r_V_13_fu_339_p1 = 45'd445737074;

assign r_V_15_fu_358_p0 = zext_ln1168_12_fu_355_p1;

assign r_V_15_fu_358_p1 = 45'd35184214356158;

assign r_V_19_fu_374_p0 = zext_ln1168_12_fu_355_p1;

assign r_V_19_fu_374_p1 = 45'd304110528;

assign r_V_1_fu_271_p0 = r_V_1_fu_271_p00;

assign r_V_1_fu_271_p00 = r_V_reg_1410_pp0_iter2_reg;

assign r_V_1_fu_271_p1 = 45'd445737074;

assign r_V_23_fu_704_p0 = r_V_23_fu_704_p00;

assign r_V_23_fu_704_p00 = b_V_1_reg_1460_pp0_iter3_reg;

assign r_V_23_fu_704_p1 = 45'd300298744;

assign r_V_3_fu_290_p0 = zext_ln1168_4_fu_287_p1;

assign r_V_3_fu_290_p1 = 45'd35184214356158;

assign r_V_7_fu_306_p0 = zext_ln1168_4_fu_287_p1;

assign r_V_7_fu_306_p1 = 45'd304110528;

assign r_V_fu_174_p1 = ltm_in_4199_dout[15:0];

assign ret_V_10_fu_969_p2 = ($signed(sext_ln901_2_fu_946_p1) + $signed(21'd1));

assign ret_V_14_fu_773_p2 = ($signed(sext_ln901_3_fu_743_p1) + $signed(21'd1));

assign ret_V_18_fu_1123_p2 = ($signed(sext_ln901_4_fu_1113_p1) + $signed(21'd1));

assign ret_V_22_fu_1171_p2 = ($signed(sext_ln901_5_fu_1148_p1) + $signed(21'd1));

assign ret_V_24_fu_330_p2 = ($signed(sext_ln1245_fu_326_p1) + $signed(zext_ln1245_fu_322_p1));

assign ret_V_25_fu_475_p2 = ($signed(sext_ln1245_1_fu_468_p1) + $signed(sext_ln1245_2_fu_471_p1));

assign ret_V_26_fu_535_p3 = ((p_Result_s_fu_495_p3[0:0] == 1'b1) ? select_ln901_fu_527_p3 : sext_ln901_fu_491_p1);

assign ret_V_27_fu_550_p2 = ($signed(zext_ln1245_1_fu_547_p1) + $signed(sext_ln1245_3_fu_543_p1));

assign ret_V_28_fu_564_p2 = ($signed(sext_ln1245_4_fu_556_p1) + $signed(sext_ln1245_5_fu_560_p1));

assign ret_V_29_fu_934_p3 = ((p_Result_1_fu_914_p3[0:0] == 1'b1) ? select_ln901_1_fu_927_p3 : sext_ln901_1_fu_911_p1);

assign ret_V_30_fu_606_p2 = ($signed(sext_ln1245_7_fu_602_p1) + $signed(sext_ln1245_6_fu_598_p1));

assign ret_V_31_fu_620_p2 = ($signed(sext_ln1245_8_fu_612_p1) + $signed(zext_ln1245_2_fu_616_p1));

assign ret_V_32_fu_983_p3 = ((p_Result_2_fu_949_p3[0:0] == 1'b1) ? select_ln901_2_fu_975_p3 : sext_ln901_2_fu_946_p1);

assign ret_V_33_fu_398_p2 = ($signed(sext_ln1245_9_fu_394_p1) + $signed(zext_ln1245_3_fu_390_p1));

assign ret_V_34_fu_727_p2 = ($signed(sext_ln1245_10_fu_720_p1) + $signed(sext_ln1245_11_fu_723_p1));

assign ret_V_35_fu_787_p3 = ((p_Result_3_fu_747_p3[0:0] == 1'b1) ? select_ln901_3_fu_779_p3 : sext_ln901_3_fu_743_p1);

assign ret_V_36_fu_802_p2 = ($signed(zext_ln1245_4_fu_799_p1) + $signed(sext_ln1245_12_fu_795_p1));

assign ret_V_37_fu_816_p2 = ($signed(sext_ln1245_13_fu_808_p1) + $signed(sext_ln1245_14_fu_812_p1));

assign ret_V_38_fu_1136_p3 = ((p_Result_4_fu_1116_p3[0:0] == 1'b1) ? select_ln901_4_fu_1129_p3 : sext_ln901_4_fu_1113_p1);

assign ret_V_39_fu_858_p2 = ($signed(sext_ln1245_16_fu_854_p1) + $signed(sext_ln1245_15_fu_850_p1));

assign ret_V_40_fu_872_p2 = ($signed(sext_ln1245_17_fu_864_p1) + $signed(zext_ln1245_5_fu_868_p1));

assign ret_V_41_fu_1185_p3 = ((p_Result_5_fu_1151_p3[0:0] == 1'b1) ? select_ln901_5_fu_1177_p3 : sext_ln901_5_fu_1148_p1);

assign ret_V_6_fu_921_p2 = ($signed(sext_ln901_1_fu_911_p1) + $signed(21'd1));

assign ret_V_fu_521_p2 = ($signed(sext_ln901_fu_491_p1) + $signed(21'd1));

assign select_ln109_1_fu_1038_p3 = ((icmp_ln109_1_fu_1032_p2[0:0] == 1'b1) ? 22'd65535 : sext_ln882_1_fu_942_p1);

assign select_ln109_2_fu_1082_p3 = ((icmp_ln109_2_fu_1076_p2[0:0] == 1'b1) ? 22'd65535 : sext_ln882_2_fu_991_p1);

assign select_ln109_3_fu_1197_p3 = ((icmp_ln109_3_reg_1585[0:0] == 1'b1) ? 22'd65535 : sext_ln882_3_fu_1110_p1);

assign select_ln109_4_fu_1240_p3 = ((icmp_ln109_4_fu_1234_p2[0:0] == 1'b1) ? 22'd65535 : sext_ln882_4_fu_1144_p1);

assign select_ln109_5_fu_1284_p3 = ((icmp_ln109_5_fu_1278_p2[0:0] == 1'b1) ? 22'd65535 : sext_ln882_5_fu_1193_p1);

assign select_ln109_fu_995_p3 = ((icmp_ln109_reg_1545[0:0] == 1'b1) ? 22'd65535 : sext_ln882_fu_908_p1);

assign select_ln315_1_fu_1058_p3 = ((tmp_20_fu_1046_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_1_fu_1054_p1);

assign select_ln315_2_fu_1102_p3 = ((tmp_22_fu_1090_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_2_fu_1098_p1);

assign select_ln315_3_fu_1216_p3 = ((tmp_36_fu_1204_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_3_fu_1212_p1);

assign select_ln315_4_fu_1260_p3 = ((tmp_38_fu_1248_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_4_fu_1256_p1);

assign select_ln315_5_fu_1304_p3 = ((tmp_40_fu_1292_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_5_fu_1300_p1);

assign select_ln315_fu_1014_p3 = ((tmp_18_fu_1002_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_fu_1010_p1);

assign select_ln901_1_fu_927_p3 = ((icmp_ln902_1_reg_1525[0:0] == 1'b1) ? sext_ln901_1_fu_911_p1 : ret_V_6_fu_921_p2);

assign select_ln901_2_fu_975_p3 = ((icmp_ln902_2_fu_963_p2[0:0] == 1'b1) ? sext_ln901_2_fu_946_p1 : ret_V_10_fu_969_p2);

assign select_ln901_3_fu_779_p3 = ((icmp_ln902_3_fu_767_p2[0:0] == 1'b1) ? sext_ln901_3_fu_743_p1 : ret_V_14_fu_773_p2);

assign select_ln901_4_fu_1129_p3 = ((icmp_ln902_4_reg_1565[0:0] == 1'b1) ? sext_ln901_4_fu_1113_p1 : ret_V_18_fu_1123_p2);

assign select_ln901_5_fu_1177_p3 = ((icmp_ln902_5_fu_1165_p2[0:0] == 1'b1) ? sext_ln901_5_fu_1148_p1 : ret_V_22_fu_1171_p2);

assign select_ln901_fu_527_p3 = ((icmp_ln902_fu_515_p2[0:0] == 1'b1) ? sext_ln901_fu_491_p1 : ret_V_fu_521_p2);

assign sext_ln1245_10_fu_720_p1 = $signed(ret_V_33_reg_1505);

assign sext_ln1245_11_fu_723_p1 = $signed(tmp_25_fu_659_p4);

assign sext_ln1245_12_fu_795_p1 = $signed(tmp_26_fu_668_p4);

assign sext_ln1245_13_fu_808_p1 = $signed(ret_V_36_fu_802_p2);

assign sext_ln1245_14_fu_812_p1 = $signed(tmp_28_fu_677_p4);

assign sext_ln1245_15_fu_850_p1 = $signed(tmp_29_fu_686_p4);

assign sext_ln1245_16_fu_854_p1 = $signed(tmp_30_fu_695_p4);

assign sext_ln1245_17_fu_864_p1 = $signed(ret_V_39_fu_858_p2);

assign sext_ln1245_1_fu_468_p1 = $signed(ret_V_24_reg_1495);

assign sext_ln1245_2_fu_471_p1 = $signed(tmp_3_fu_407_p4);

assign sext_ln1245_3_fu_543_p1 = $signed(tmp_5_fu_416_p4);

assign sext_ln1245_4_fu_556_p1 = $signed(ret_V_27_fu_550_p2);

assign sext_ln1245_5_fu_560_p1 = $signed(tmp_8_fu_425_p4);

assign sext_ln1245_6_fu_598_p1 = $signed(tmp_9_fu_434_p4);

assign sext_ln1245_7_fu_602_p1 = $signed(tmp_10_fu_443_p4);

assign sext_ln1245_8_fu_612_p1 = $signed(ret_V_30_fu_606_p2);

assign sext_ln1245_9_fu_394_p1 = $signed(tmp_24_fu_364_p4);

assign sext_ln1245_fu_326_p1 = $signed(tmp_2_fu_296_p4);

assign sext_ln882_1_fu_942_p1 = ret_V_29_fu_934_p3;

assign sext_ln882_2_fu_991_p1 = ret_V_32_fu_983_p3;

assign sext_ln882_3_fu_1110_p1 = ret_V_35_reg_1550;

assign sext_ln882_4_fu_1144_p1 = ret_V_38_fu_1136_p3;

assign sext_ln882_5_fu_1193_p1 = ret_V_41_fu_1185_p3;

assign sext_ln882_fu_908_p1 = ret_V_26_reg_1510;

assign sext_ln901_1_fu_911_p1 = $signed(tmp_4_reg_1520);

assign sext_ln901_2_fu_946_p1 = $signed(tmp_7_reg_1535);

assign sext_ln901_3_fu_743_p1 = $signed(tmp_s_fu_733_p4);

assign sext_ln901_4_fu_1113_p1 = $signed(tmp_12_reg_1560);

assign sext_ln901_5_fu_1148_p1 = $signed(tmp_13_reg_1575);

assign sext_ln901_fu_491_p1 = $signed(tmp_1_fu_481_p4);

assign tmp_10_fu_443_p4 = {{grp_fu_1357_p2[41:20]}};

assign tmp_11_fu_458_p4 = {{r_V_11_fu_452_p2[44:20]}};

assign tmp_17_fu_640_p4 = {{ret_V_26_fu_535_p3[20:16]}};

assign tmp_18_fu_1002_p3 = select_ln109_fu_995_p3[32'd21];

assign tmp_19_fu_1022_p4 = {{ret_V_29_fu_934_p3[20:16]}};

assign tmp_1_fu_481_p4 = {{ret_V_25_fu_475_p2[27:8]}};

assign tmp_20_fu_1046_p3 = select_ln109_1_fu_1038_p3[32'd21];

assign tmp_21_fu_1066_p4 = {{ret_V_32_fu_983_p3[20:16]}};

assign tmp_22_fu_1090_p3 = select_ln109_2_fu_1082_p3[32'd21];

assign tmp_23_fu_345_p4 = {{r_V_13_fu_339_p2[44:20]}};

assign tmp_24_fu_364_p4 = {{r_V_15_fu_358_p2[44:20]}};

assign tmp_25_fu_659_p4 = {{grp_fu_1364_p2[41:20]}};

assign tmp_26_fu_668_p4 = {{grp_fu_1371_p2[41:20]}};

assign tmp_28_fu_677_p4 = {{grp_fu_1378_p2[38:20]}};

assign tmp_29_fu_686_p4 = {{grp_fu_1385_p2[39:20]}};

assign tmp_2_fu_296_p4 = {{r_V_3_fu_290_p2[44:20]}};

assign tmp_30_fu_695_p4 = {{grp_fu_1392_p2[41:20]}};

assign tmp_31_fu_710_p4 = {{r_V_23_fu_704_p2[44:20]}};

assign tmp_35_fu_892_p4 = {{ret_V_35_fu_787_p3[20:16]}};

assign tmp_36_fu_1204_p3 = select_ln109_3_fu_1197_p3[32'd21];

assign tmp_37_fu_1224_p4 = {{ret_V_38_fu_1136_p3[20:16]}};

assign tmp_38_fu_1248_p3 = select_ln109_4_fu_1240_p3[32'd21];

assign tmp_39_fu_1268_p4 = {{ret_V_41_fu_1185_p3[20:16]}};

assign tmp_3_fu_407_p4 = {{grp_fu_1329_p2[41:20]}};

assign tmp_40_fu_1292_p3 = select_ln109_5_fu_1284_p3[32'd21];

assign tmp_5_fu_416_p4 = {{grp_fu_1336_p2[41:20]}};

assign tmp_8_fu_425_p4 = {{grp_fu_1343_p2[38:20]}};

assign tmp_9_fu_434_p4 = {{grp_fu_1350_p2[39:20]}};

assign tmp_fu_277_p4 = {{r_V_1_fu_271_p2[44:20]}};

assign tmp_s_fu_733_p4 = {{ret_V_34_fu_727_p2[27:8]}};

assign trunc_ln315_1_fu_1054_p1 = select_ln109_1_fu_1038_p3[15:0];

assign trunc_ln315_2_fu_1098_p1 = select_ln109_2_fu_1082_p3[15:0];

assign trunc_ln315_3_fu_1212_p1 = select_ln109_3_fu_1197_p3[15:0];

assign trunc_ln315_4_fu_1256_p1 = select_ln109_4_fu_1240_p3[15:0];

assign trunc_ln315_5_fu_1300_p1 = select_ln109_5_fu_1284_p3[15:0];

assign trunc_ln315_fu_1010_p1 = select_ln109_fu_995_p3[15:0];

assign trunc_ln902_1_fu_580_p1 = ret_V_28_fu_564_p2[7:0];

assign trunc_ln902_2_fu_636_p1 = ret_V_31_fu_620_p2[7:0];

assign trunc_ln902_3_fu_755_p1 = ret_V_34_fu_727_p2[7:0];

assign trunc_ln902_4_fu_832_p1 = ret_V_37_fu_816_p2[7:0];

assign trunc_ln902_5_fu_888_p1 = ret_V_40_fu_872_p2[7:0];

assign trunc_ln902_fu_503_p1 = ret_V_25_fu_475_p2[7:0];

assign zext_ln1168_12_fu_355_p1 = g_V_1_reg_1455_pp0_iter2_reg;

assign zext_ln1168_4_fu_287_p1 = g_V_reg_1415_pp0_iter2_reg;

assign zext_ln1245_1_fu_547_p1 = tmp_6_reg_1490;

assign zext_ln1245_2_fu_616_p1 = tmp_11_fu_458_p4;

assign zext_ln1245_3_fu_390_p1 = tmp_23_fu_345_p4;

assign zext_ln1245_4_fu_799_p1 = tmp_27_reg_1500;

assign zext_ln1245_5_fu_868_p1 = tmp_31_fu_710_p4;

assign zext_ln1245_fu_322_p1 = tmp_fu_277_p4;

endmodule //ISPPipeline_accel_xfccmkernel_10_2160_3840_20_2_23_23_1920_2_Pipeline_colLoop
