set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {LabB.vo LabB_v.sdo}}
	{{"Fast Model"} {LabB_fast.vo LabB_v_fast.sdo}}
}
