;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 100
	JMP 6, 3
	ADD 60, -36
	SUB 12, @10
	SUB 12, @10
	SLT 721, -0
	SUB #12, @200
	SPL 60, -36
	DAT <0, #0
	DAT <0, #0
	SUB #72, @200
	SUB @121, @703
	CMP @127, 106
	ADD #0, 0
	ADD #270, <30
	MOV <100, 0
	MOV <107, 0
	CMP <100, 200
	SUB #12, @200
	MOV <100, 0
	MOV -7, <-20
	SLT @-127, 103
	SLT @-127, 103
	JMP 0, 12
	SUB 12, @10
	SUB 12, @10
	SUB 67, -36
	CMP #30, -2
	ADD -207, <-120
	SUB #12, @200
	CMP @-127, 103
	CMP 67, -36
	ADD -207, <-120
	SLT #270, <30
	SUB 20, @12
	JMN -1, @-20
	SLT 300, 10
	SPL 0, <-22
	SUB @121, @703
	MOV -1, <-20
	CMP @121, 103
	DAT <0, #0
	CMP @121, 103
	SPL 0, <-22
	MOV -7, <-20
	MOV -7, <-20
