[INF:CM0023] Creating log file ../../build/tests/SequenceInst/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<501> s<500> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<41> s<2> l<1:1> el<1:7>
n<m> u<2> t<StringConst> p<41> s<40> l<1:8> el<1:9>
n<> u<3> t<IntVec_TypeLogic> p<4> l<1:10> el<1:15>
n<> u<4> t<Data_type> p<5> c<3> l<1:10> el<1:15>
n<> u<5> t<Data_type_or_implicit> p<6> c<4> l<1:10> el<1:15>
n<> u<6> t<Net_port_type> p<7> c<5> l<1:10> el<1:15>
n<> u<7> t<Net_port_header> p<9> c<6> s<8> l<1:10> el<1:15>
n<a> u<8> t<StringConst> p<9> l<1:16> el<1:17>
n<> u<9> t<Ansi_port_declaration> p<40> c<7> s<14> l<1:10> el<1:17>
n<> u<10> t<Data_type_or_implicit> p<11> l<1:19> el<1:19>
n<> u<11> t<Net_port_type> p<12> c<10> l<1:19> el<1:19>
n<> u<12> t<Net_port_header> p<14> c<11> s<13> l<1:19> el<1:19>
n<b> u<13> t<StringConst> p<14> l<1:19> el<1:20>
n<> u<14> t<Ansi_port_declaration> p<40> c<12> s<19> l<1:19> el<1:20>
n<> u<15> t<Data_type_or_implicit> p<16> l<1:22> el<1:22>
n<> u<16> t<Net_port_type> p<17> c<15> l<1:22> el<1:22>
n<> u<17> t<Net_port_header> p<19> c<16> s<18> l<1:22> el<1:22>
n<c> u<18> t<StringConst> p<19> l<1:22> el<1:23>
n<> u<19> t<Ansi_port_declaration> p<40> c<17> s<24> l<1:22> el<1:23>
n<> u<20> t<Data_type_or_implicit> p<21> l<1:25> el<1:25>
n<> u<21> t<Net_port_type> p<22> c<20> l<1:25> el<1:25>
n<> u<22> t<Net_port_header> p<24> c<21> s<23> l<1:25> el<1:25>
n<d> u<23> t<StringConst> p<24> l<1:25> el<1:26>
n<> u<24> t<Ansi_port_declaration> p<40> c<22> s<29> l<1:25> el<1:26>
n<> u<25> t<Data_type_or_implicit> p<26> l<1:28> el<1:28>
n<> u<26> t<Net_port_type> p<27> c<25> l<1:28> el<1:28>
n<> u<27> t<Net_port_header> p<29> c<26> s<28> l<1:28> el<1:28>
n<rst1> u<28> t<StringConst> p<29> l<1:28> el<1:32>
n<> u<29> t<Ansi_port_declaration> p<40> c<27> s<34> l<1:28> el<1:32>
n<> u<30> t<Data_type_or_implicit> p<31> l<1:34> el<1:34>
n<> u<31> t<Net_port_type> p<32> c<30> l<1:34> el<1:34>
n<> u<32> t<Net_port_header> p<34> c<31> s<33> l<1:34> el<1:34>
n<clk1> u<33> t<StringConst> p<34> l<1:34> el<1:38>
n<> u<34> t<Ansi_port_declaration> p<40> c<32> s<39> l<1:34> el<1:38>
n<> u<35> t<Data_type_or_implicit> p<36> l<1:40> el<1:40>
n<> u<36> t<Net_port_type> p<37> c<35> l<1:40> el<1:40>
n<> u<37> t<Net_port_header> p<39> c<36> s<38> l<1:40> el<1:40>
n<clk2> u<38> t<StringConst> p<39> l<1:40> el<1:44>
n<> u<39> t<Ansi_port_declaration> p<40> c<37> l<1:40> el<1:44>
n<> u<40> t<List_of_port_declarations> p<41> c<9> l<1:9> el<1:45>
n<> u<41> t<Module_ansi_header> p<498> c<1> s<53> l<1:1> el<1:46>
n<> u<42> t<IntVec_TypeLogic> p<43> l<3:3> el<3:8>
n<> u<43> t<Data_type> p<47> c<42> s<46> l<3:3> el<3:8>
n<rst> u<44> t<StringConst> p<45> l<3:9> el<3:12>
n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<3:9> el<3:12>
n<> u<46> t<List_of_variable_decl_assignments> p<47> c<45> l<3:9> el<3:12>
n<> u<47> t<Variable_declaration> p<48> c<43> l<3:3> el<3:13>
n<> u<48> t<Data_declaration> p<49> c<47> l<3:3> el<3:13>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<3:3> el<3:13>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<3:3> el<3:13>
n<> u<51> t<Module_common_item> p<52> c<50> l<3:3> el<3:13>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<3:3> el<3:13>
n<> u<53> t<Non_port_module_item> p<498> c<52> s<67> l<3:3> el<3:13>
n<> u<54> t<Edge_Negedge> p<59> s<58> l<4:22> el<4:29>
n<clk1> u<55> t<StringConst> p<56> l<4:30> el<4:34>
n<> u<56> t<Primary_literal> p<57> c<55> l<4:30> el<4:34>
n<> u<57> t<Primary> p<58> c<56> l<4:30> el<4:34>
n<> u<58> t<Expression> p<59> c<57> l<4:30> el<4:34>
n<> u<59> t<Event_expression> p<60> c<54> l<4:22> el<4:34>
n<> u<60> t<Clocking_event> p<63> c<59> s<62> l<4:20> el<4:35>
n<> u<61> t<Default> p<63> s<60> l<4:3> el<4:10>
n<> u<62> t<Endclocking> p<63> l<4:37> el<4:48>
n<> u<63> t<Clocking_declaration> p<64> c<61> l<4:3> el<4:48>
n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<4:3> el<4:48>
n<> u<65> t<Module_common_item> p<66> c<64> l<4:3> el<4:48>
n<> u<66> t<Module_or_generate_item> p<67> c<65> l<4:3> el<4:48>
n<> u<67> t<Non_port_module_item> p<498> c<66> s<76> l<4:3> el<4:48>
n<rst1> u<68> t<StringConst> p<69> l<5:23> el<5:27>
n<> u<69> t<Primary_literal> p<70> c<68> l<5:23> el<5:27>
n<> u<70> t<Primary> p<71> c<69> l<5:23> el<5:27>
n<> u<71> t<Expression> p<72> c<70> l<5:23> el<5:27>
n<> u<72> t<Expression_or_dist> p<73> c<71> l<5:23> el<5:27>
n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<5:3> el<5:28>
n<> u<74> t<Module_common_item> p<75> c<73> l<5:3> el<5:28>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<5:3> el<5:28>
n<> u<76> t<Non_port_module_item> p<498> c<75> s<173> l<5:3> el<5:28>
n<p_triggers> u<77> t<StringConst> p<167> s<125> l<7:12> el<7:22>
n<> u<78> t<Data_type_or_implicit> p<79> l<7:23> el<7:23>
n<> u<79> t<SeqFormatType_Data> p<80> c<78> l<7:23> el<7:23>
n<> u<80> t<Property_formal_type> p<82> c<79> s<81> l<7:23> el<7:23>
n<start_event> u<81> t<StringConst> p<82> l<7:23> el<7:34>
n<> u<82> t<Property_port_item> p<125> c<80> s<87> l<7:23> el<7:34>
n<> u<83> t<Data_type_or_implicit> p<84> l<7:36> el<7:36>
n<> u<84> t<SeqFormatType_Data> p<85> c<83> l<7:36> el<7:36>
n<> u<85> t<Property_formal_type> p<87> c<84> s<86> l<7:36> el<7:36>
n<end_event> u<86> t<StringConst> p<87> l<7:36> el<7:45>
n<> u<87> t<Property_port_item> p<125> c<85> s<92> l<7:36> el<7:45>
n<> u<88> t<Data_type_or_implicit> p<89> l<7:47> el<7:47>
n<> u<89> t<SeqFormatType_Data> p<90> c<88> l<7:47> el<7:47>
n<> u<90> t<Property_formal_type> p<92> c<89> s<91> l<7:47> el<7:47>
n<form> u<91> t<StringConst> p<92> l<7:47> el<7:51>
n<> u<92> t<Property_port_item> p<125> c<90> s<108> l<7:47> el<7:51>
n<> u<93> t<Data_type_or_implicit> p<94> l<7:53> el<7:53>
n<> u<94> t<SeqFormatType_Data> p<95> c<93> l<7:53> el<7:53>
n<> u<95> t<Property_formal_type> p<108> c<94> s<96> l<7:53> el<7:53>
n<clk> u<96> t<StringConst> p<108> s<107> l<7:53> el<7:56>
n<> u<97> t<Dollar_keyword> p<101> s<98> l<7:59> el<7:60>
n<inferred_clock> u<98> t<StringConst> p<101> s<100> l<7:60> el<7:74>
n<> u<99> t<Bit_select> p<100> l<7:74> el<7:74>
n<> u<100> t<Select> p<101> c<99> l<7:74> el<7:74>
n<> u<101> t<Complex_func_call> p<102> c<97> l<7:59> el<7:74>
n<> u<102> t<Primary> p<103> c<101> l<7:59> el<7:74>
n<> u<103> t<Expression> p<104> c<102> l<7:59> el<7:74>
n<> u<104> t<Expression_or_dist> p<105> c<103> l<7:59> el<7:74>
n<> u<105> t<Sequence_expr> p<106> c<104> l<7:59> el<7:74>
n<> u<106> t<Property_expr> p<107> c<105> l<7:59> el<7:74>
n<> u<107> t<Property_actual_arg> p<108> c<106> l<7:59> el<7:74>
n<> u<108> t<Property_port_item> p<125> c<95> s<124> l<7:53> el<7:74>
n<> u<109> t<Data_type_or_implicit> p<110> l<8:23> el<7:98>
n<> u<110> t<SeqFormatType_Data> p<111> c<109> l<8:23> el<7:98>
n<> u<111> t<Property_formal_type> p<124> c<110> s<112> l<8:23> el<7:98>
n<rst> u<112> t<StringConst> p<124> s<123> l<8:23> el<8:26>
n<> u<113> t<Dollar_keyword> p<117> s<114> l<8:29> el<8:30>
n<inferred_disable> u<114> t<StringConst> p<117> s<116> l<8:30> el<8:46>
n<> u<115> t<Bit_select> p<116> l<8:46> el<8:46>
n<> u<116> t<Select> p<117> c<115> l<8:46> el<8:46>
n<> u<117> t<Complex_func_call> p<118> c<113> l<8:29> el<8:46>
n<> u<118> t<Primary> p<119> c<117> l<8:29> el<8:46>
n<> u<119> t<Expression> p<120> c<118> l<8:29> el<8:46>
n<> u<120> t<Expression_or_dist> p<121> c<119> l<8:29> el<8:46>
n<> u<121> t<Sequence_expr> p<122> c<120> l<8:29> el<8:46>
n<> u<122> t<Property_expr> p<123> c<121> l<8:29> el<8:46>
n<> u<123> t<Property_actual_arg> p<124> c<122> l<8:29> el<8:46>
n<> u<124> t<Property_port_item> p<125> c<111> l<8:23> el<8:46>
n<> u<125> t<Property_port_list> p<167> c<82> s<165> l<7:23> el<8:46>
n<clk> u<126> t<StringConst> p<127> l<9:6> el<9:9>
n<> u<127> t<Clocking_event> p<165> c<126> s<132> l<9:5> el<9:9>
n<rst> u<128> t<StringConst> p<129> l<9:23> el<9:26>
n<> u<129> t<Primary_literal> p<130> c<128> l<9:23> el<9:26>
n<> u<130> t<Primary> p<131> c<129> l<9:23> el<9:26>
n<> u<131> t<Expression> p<132> c<130> l<9:23> el<9:26>
n<> u<132> t<Expression_or_dist> p<165> c<131> s<164> l<9:23> el<9:26>
n<start_event> u<133> t<StringConst> p<134> l<9:29> el<9:40>
n<> u<134> t<Primary_literal> p<135> c<133> l<9:29> el<9:40>
n<> u<135> t<Primary> p<136> c<134> l<9:29> el<9:40>
n<> u<136> t<Expression> p<137> c<135> l<9:29> el<9:40>
n<> u<137> t<Expression_or_dist> p<138> c<136> l<9:29> el<9:40>
n<> u<138> t<Sequence_expr> p<154> c<137> s<140> l<9:29> el<9:40>
n<##0> u<139> t<Pound_Pound_delay> p<140> l<9:41> el<9:44>
n<> u<140> t<Cycle_delay_range> p<154> c<139> s<153> l<9:41> el<9:44>
n<end_event> u<141> t<StringConst> p<142> l<9:45> el<9:54>
n<> u<142> t<Primary_literal> p<143> c<141> l<9:45> el<9:54>
n<> u<143> t<Primary> p<144> c<142> l<9:45> el<9:54>
n<> u<144> t<Expression> p<145> c<143> l<9:45> el<9:54>
n<> u<145> t<Expression_or_dist> p<153> c<144> s<152> l<9:45> el<9:54>
n<1> u<146> t<IntConst> p<147> l<9:57> el<9:58>
n<> u<147> t<Primary_literal> p<148> c<146> l<9:57> el<9:58>
n<> u<148> t<Constant_primary> p<149> c<147> l<9:57> el<9:58>
n<> u<149> t<Constant_expression> p<150> c<148> l<9:57> el<9:58>
n<> u<150> t<Const_or_range_expression> p<151> c<149> l<9:57> el<9:58>
n<> u<151> t<Goto_repetition> p<152> c<150> l<9:54> el<9:59>
n<> u<152> t<Boolean_abbrev> p<153> c<151> l<9:54> el<9:59>
n<> u<153> t<Sequence_expr> p<154> c<145> l<9:45> el<9:59>
n<> u<154> t<Sequence_expr> p<155> c<138> l<9:29> el<9:59>
n<> u<155> t<Sequence_expr> p<164> c<154> s<163> l<9:28> el<9:60>
n<form> u<156> t<StringConst> p<157> l<9:65> el<9:69>
n<> u<157> t<Primary_literal> p<158> c<156> l<9:65> el<9:69>
n<> u<158> t<Primary> p<159> c<157> l<9:65> el<9:69>
n<> u<159> t<Expression> p<160> c<158> l<9:65> el<9:69>
n<> u<160> t<Expression_or_dist> p<161> c<159> l<9:65> el<9:69>
n<> u<161> t<Sequence_expr> p<162> c<160> l<9:65> el<9:69>
n<> u<162> t<Property_expr> p<164> c<161> l<9:65> el<9:69>
n<> u<163> t<NON_OVERLAP_IMPLY> p<164> s<162> l<9:61> el<9:64>
n<> u<164> t<Property_expr> p<165> c<155> l<9:28> el<9:69>
n<> u<165> t<Property_spec> p<167> c<127> s<166> l<9:5> el<9:69>
n<> u<166> t<Endproperty> p<167> l<10:3> el<10:14>
n<> u<167> t<Property_declaration> p<168> c<77> l<7:3> el<10:14>
n<> u<168> t<Assertion_item_declaration> p<169> c<167> l<7:3> el<10:14>
n<> u<169> t<Package_or_generate_item_declaration> p<170> c<168> l<7:3> el<10:14>
n<> u<170> t<Module_or_generate_item_declaration> p<171> c<169> l<7:3> el<10:14>
n<> u<171> t<Module_common_item> p<172> c<170> l<7:3> el<10:14>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<7:3> el<10:14>
n<> u<173> t<Non_port_module_item> p<498> c<172> s<271> l<7:3> el<10:14>
n<p_multiclock> u<174> t<StringConst> p<265> s<221> l<12:12> el<12:24>
n<> u<175> t<Data_type_or_implicit> p<176> l<12:25> el<12:25>
n<> u<176> t<SeqFormatType_Data> p<177> c<175> l<12:25> el<12:25>
n<> u<177> t<Property_formal_type> p<179> c<176> s<178> l<12:25> el<12:25>
n<clkw> u<178> t<StringConst> p<179> l<12:25> el<12:29>
n<> u<179> t<Property_port_item> p<221> c<177> s<195> l<12:25> el<12:29>
n<> u<180> t<Data_type_or_implicit> p<181> l<12:31> el<12:31>
n<> u<181> t<SeqFormatType_Data> p<182> c<180> l<12:31> el<12:31>
n<> u<182> t<Property_formal_type> p<195> c<181> s<183> l<12:31> el<12:31>
n<clkx> u<183> t<StringConst> p<195> s<194> l<12:31> el<12:35>
n<> u<184> t<Dollar_keyword> p<188> s<185> l<12:38> el<12:39>
n<inferred_clock> u<185> t<StringConst> p<188> s<187> l<12:39> el<12:53>
n<> u<186> t<Bit_select> p<187> l<12:53> el<12:53>
n<> u<187> t<Select> p<188> c<186> l<12:53> el<12:53>
n<> u<188> t<Complex_func_call> p<189> c<184> l<12:38> el<12:53>
n<> u<189> t<Primary> p<190> c<188> l<12:38> el<12:53>
n<> u<190> t<Expression> p<191> c<189> l<12:38> el<12:53>
n<> u<191> t<Expression_or_dist> p<192> c<190> l<12:38> el<12:53>
n<> u<192> t<Sequence_expr> p<193> c<191> l<12:38> el<12:53>
n<> u<193> t<Property_expr> p<194> c<192> l<12:38> el<12:53>
n<> u<194> t<Property_actual_arg> p<195> c<193> l<12:38> el<12:53>
n<> u<195> t<Property_port_item> p<221> c<182> s<200> l<12:31> el<12:53>
n<> u<196> t<Data_type_or_implicit> p<197> l<12:55> el<12:55>
n<> u<197> t<SeqFormatType_Data> p<198> c<196> l<12:55> el<12:55>
n<> u<198> t<Property_formal_type> p<200> c<197> s<199> l<12:55> el<12:55>
n<clky> u<199> t<StringConst> p<200> l<12:55> el<12:59>
n<> u<200> t<Property_port_item> p<221> c<198> s<205> l<12:55> el<12:59>
n<> u<201> t<Data_type_or_implicit> p<202> l<12:61> el<12:61>
n<> u<202> t<SeqFormatType_Data> p<203> c<201> l<12:61> el<12:61>
n<> u<203> t<Property_formal_type> p<205> c<202> s<204> l<12:61> el<12:61>
n<w> u<204> t<StringConst> p<205> l<12:61> el<12:62>
n<> u<205> t<Property_port_item> p<221> c<203> s<210> l<12:61> el<12:62>
n<> u<206> t<Data_type_or_implicit> p<207> l<12:64> el<12:64>
n<> u<207> t<SeqFormatType_Data> p<208> c<206> l<12:64> el<12:64>
n<> u<208> t<Property_formal_type> p<210> c<207> s<209> l<12:64> el<12:64>
n<x> u<209> t<StringConst> p<210> l<12:64> el<12:65>
n<> u<210> t<Property_port_item> p<221> c<208> s<215> l<12:64> el<12:65>
n<> u<211> t<Data_type_or_implicit> p<212> l<12:67> el<12:67>
n<> u<212> t<SeqFormatType_Data> p<213> c<211> l<12:67> el<12:67>
n<> u<213> t<Property_formal_type> p<215> c<212> s<214> l<12:67> el<12:67>
n<y> u<214> t<StringConst> p<215> l<12:67> el<12:68>
n<> u<215> t<Property_port_item> p<221> c<213> s<220> l<12:67> el<12:68>
n<> u<216> t<Data_type_or_implicit> p<217> l<12:70> el<12:70>
n<> u<217> t<SeqFormatType_Data> p<218> c<216> l<12:70> el<12:70>
n<> u<218> t<Property_formal_type> p<220> c<217> s<219> l<12:70> el<12:70>
n<z> u<219> t<StringConst> p<220> l<12:70> el<12:71>
n<> u<220> t<Property_port_item> p<221> c<218> l<12:70> el<12:71>
n<> u<221> t<Property_port_list> p<265> c<179> s<263> l<12:25> el<12:71>
n<clkw> u<222> t<StringConst> p<223> l<13:6> el<13:10>
n<> u<223> t<Clocking_event> p<263> c<222> s<262> l<13:5> el<13:10>
n<w> u<224> t<StringConst> p<225> l<13:11> el<13:12>
n<> u<225> t<Primary_literal> p<226> c<224> l<13:11> el<13:12>
n<> u<226> t<Primary> p<227> c<225> l<13:11> el<13:12>
n<> u<227> t<Expression> p<228> c<226> l<13:11> el<13:12>
n<> u<228> t<Expression_or_dist> p<229> c<227> l<13:11> el<13:12>
n<> u<229> t<Sequence_expr> p<241> c<228> s<231> l<13:11> el<13:12>
n<##1> u<230> t<Pound_Pound_delay> p<231> l<13:13> el<13:16>
n<> u<231> t<Cycle_delay_range> p<241> c<230> s<240> l<13:13> el<13:16>
n<clkx> u<232> t<StringConst> p<233> l<13:18> el<13:22>
n<> u<233> t<Clocking_event> p<240> c<232> s<239> l<13:17> el<13:22>
n<x> u<234> t<StringConst> p<235> l<13:23> el<13:24>
n<> u<235> t<Primary_literal> p<236> c<234> l<13:23> el<13:24>
n<> u<236> t<Primary> p<237> c<235> l<13:23> el<13:24>
n<> u<237> t<Expression> p<238> c<236> l<13:23> el<13:24>
n<> u<238> t<Expression_or_dist> p<239> c<237> l<13:23> el<13:24>
n<> u<239> t<Sequence_expr> p<240> c<238> l<13:23> el<13:24>
n<> u<240> t<Sequence_expr> p<241> c<233> l<13:17> el<13:24>
n<> u<241> t<Sequence_expr> p<262> c<229> s<261> l<13:11> el<13:24>
n<clky> u<242> t<StringConst> p<243> l<13:30> el<13:34>
n<> u<243> t<Clocking_event> p<259> c<242> s<258> l<13:29> el<13:34>
n<y> u<244> t<StringConst> p<245> l<13:35> el<13:36>
n<> u<245> t<Primary_literal> p<246> c<244> l<13:35> el<13:36>
n<> u<246> t<Primary> p<247> c<245> l<13:35> el<13:36>
n<> u<247> t<Expression> p<248> c<246> l<13:35> el<13:36>
n<> u<248> t<Expression_or_dist> p<249> c<247> l<13:35> el<13:36>
n<> u<249> t<Sequence_expr> p<258> c<248> s<251> l<13:35> el<13:36>
n<##1> u<250> t<Pound_Pound_delay> p<251> l<13:37> el<13:40>
n<> u<251> t<Cycle_delay_range> p<258> c<250> s<257> l<13:37> el<13:40>
n<z> u<252> t<StringConst> p<253> l<13:41> el<13:42>
n<> u<253> t<Primary_literal> p<254> c<252> l<13:41> el<13:42>
n<> u<254> t<Primary> p<255> c<253> l<13:41> el<13:42>
n<> u<255> t<Expression> p<256> c<254> l<13:41> el<13:42>
n<> u<256> t<Expression_or_dist> p<257> c<255> l<13:41> el<13:42>
n<> u<257> t<Sequence_expr> p<258> c<256> l<13:41> el<13:42>
n<> u<258> t<Sequence_expr> p<259> c<249> l<13:35> el<13:42>
n<> u<259> t<Sequence_expr> p<260> c<243> l<13:29> el<13:42>
n<> u<260> t<Property_expr> p<262> c<259> l<13:29> el<13:42>
n<> u<261> t<NON_OVERLAP_IMPLY> p<262> s<260> l<13:25> el<13:28>
n<> u<262> t<Property_expr> p<263> c<241> l<13:11> el<13:42>
n<> u<263> t<Property_spec> p<265> c<223> s<264> l<13:5> el<13:42>
n<> u<264> t<Endproperty> p<265> l<14:3> el<14:14>
n<> u<265> t<Property_declaration> p<266> c<174> l<12:3> el<14:14>
n<> u<266> t<Assertion_item_declaration> p<267> c<265> l<12:3> el<14:14>
n<> u<267> t<Package_or_generate_item_declaration> p<268> c<266> l<12:3> el<14:14>
n<> u<268> t<Module_or_generate_item_declaration> p<269> c<267> l<12:3> el<14:14>
n<> u<269> t<Module_common_item> p<270> c<268> l<12:3> el<14:14>
n<> u<270> t<Module_or_generate_item> p<271> c<269> l<12:3> el<14:14>
n<> u<271> t<Non_port_module_item> p<498> c<270> s<302> l<12:3> el<14:14>
n<a1> u<272> t<StringConst> p<298> s<297> l<16:3> el<16:5>
n<p_triggers> u<273> t<StringConst> p<287> s<286> l<16:24> el<16:34>
n<a> u<274> t<StringConst> p<275> l<16:35> el<16:36>
n<> u<275> t<Primary_literal> p<276> c<274> l<16:35> el<16:36>
n<> u<276> t<Primary> p<277> c<275> l<16:35> el<16:36>
n<> u<277> t<Expression> p<286> c<276> s<281> l<16:35> el<16:36>
n<b> u<278> t<StringConst> p<279> l<16:38> el<16:39>
n<> u<279> t<Primary_literal> p<280> c<278> l<16:38> el<16:39>
n<> u<280> t<Primary> p<281> c<279> l<16:38> el<16:39>
n<> u<281> t<Expression> p<286> c<280> s<285> l<16:38> el<16:39>
n<c> u<282> t<StringConst> p<283> l<16:41> el<16:42>
n<> u<283> t<Primary_literal> p<284> c<282> l<16:41> el<16:42>
n<> u<284> t<Primary> p<285> c<283> l<16:41> el<16:42>
n<> u<285> t<Expression> p<286> c<284> l<16:41> el<16:42>
n<> u<286> t<List_of_arguments> p<287> c<277> l<16:35> el<16:42>
n<> u<287> t<Complex_func_call> p<288> c<273> l<16:24> el<16:43>
n<> u<288> t<Primary> p<289> c<287> l<16:24> el<16:43>
n<> u<289> t<Expression> p<290> c<288> l<16:24> el<16:43>
n<> u<290> t<Expression_or_dist> p<291> c<289> l<16:24> el<16:43>
n<> u<291> t<Sequence_expr> p<292> c<290> l<16:24> el<16:43>
n<> u<292> t<Property_expr> p<293> c<291> l<16:24> el<16:43>
n<> u<293> t<Property_spec> p<296> c<292> s<295> l<16:24> el<16:43>
n<> u<294> t<Statement_or_null> p<295> l<16:44> el<16:45>
n<> u<295> t<Action_block> p<296> c<294> l<16:44> el<16:45>
n<> u<296> t<Assert_property_statement> p<297> c<293> l<16:7> el<16:45>
n<> u<297> t<Concurrent_assertion_statement> p<298> c<296> l<16:7> el<16:45>
n<> u<298> t<Concurrent_assertion_item> p<299> c<272> l<16:3> el<16:45>
n<> u<299> t<Assertion_item> p<300> c<298> l<16:3> el<16:45>
n<> u<300> t<Module_common_item> p<301> c<299> l<16:3> el<16:45>
n<> u<301> t<Module_or_generate_item> p<302> c<300> l<16:3> el<16:45>
n<> u<302> t<Non_port_module_item> p<498> c<301> s<355> l<16:3> el<16:45>
n<a2> u<303> t<StringConst> p<351> s<350> l<18:3> el<18:5>
n<p_triggers> u<304> t<StringConst> p<305> l<18:24> el<18:34>
n<> u<305> t<Ps_or_hierarchical_array_identifier> p<306> c<304> l<18:24> el<18:34>
n<> u<306> t<Ps_or_hierarchical_sequence_identifier> p<343> c<305> s<342> l<18:24> el<18:34>
n<a> u<307> t<StringConst> p<308> l<18:35> el<18:36>
n<> u<308> t<Primary_literal> p<309> c<307> l<18:35> el<18:36>
n<> u<309> t<Primary> p<310> c<308> l<18:35> el<18:36>
n<> u<310> t<Expression> p<311> c<309> l<18:35> el<18:36>
n<> u<311> t<Event_expression> p<318> c<310> s<312> l<18:35> el<18:36>
n<> u<312> t<Comma_operator> p<318> s<317> l<18:36> el<18:37>
n<b> u<313> t<StringConst> p<314> l<18:38> el<18:39>
n<> u<314> t<Primary_literal> p<315> c<313> l<18:38> el<18:39>
n<> u<315> t<Primary> p<316> c<314> l<18:38> el<18:39>
n<> u<316> t<Expression> p<317> c<315> l<18:38> el<18:39>
n<> u<317> t<Event_expression> p<318> c<316> l<18:38> el<18:39>
n<> u<318> t<Event_expression> p<325> c<311> s<319> l<18:35> el<18:39>
n<> u<319> t<Comma_operator> p<325> s<324> l<18:39> el<18:40>
n<c> u<320> t<StringConst> p<321> l<18:41> el<18:42>
n<> u<321> t<Primary_literal> p<322> c<320> l<18:41> el<18:42>
n<> u<322> t<Primary> p<323> c<321> l<18:41> el<18:42>
n<> u<323> t<Expression> p<324> c<322> l<18:41> el<18:42>
n<> u<324> t<Event_expression> p<325> c<323> l<18:41> el<18:42>
n<> u<325> t<Event_expression> p<333> c<318> s<326> l<18:35> el<18:42>
n<> u<326> t<Comma_operator> p<333> s<332> l<18:42> el<18:43>
n<> u<327> t<Edge_Posedge> p<332> s<331> l<18:44> el<18:51>
n<clk1> u<328> t<StringConst> p<329> l<18:52> el<18:56>
n<> u<329> t<Primary_literal> p<330> c<328> l<18:52> el<18:56>
n<> u<330> t<Primary> p<331> c<329> l<18:52> el<18:56>
n<> u<331> t<Expression> p<332> c<330> l<18:52> el<18:56>
n<> u<332> t<Event_expression> p<333> c<327> l<18:44> el<18:56>
n<> u<333> t<Event_expression> p<340> c<325> s<334> l<18:35> el<18:56>
n<> u<334> t<Comma_operator> p<340> s<339> l<18:56> el<18:57>
n<> u<335> t<Number_1Tickb0> p<336> l<18:58> el<18:62>
n<> u<336> t<Primary_literal> p<337> c<335> l<18:58> el<18:62>
n<> u<337> t<Primary> p<338> c<336> l<18:58> el<18:62>
n<> u<338> t<Expression> p<339> c<337> l<18:58> el<18:62>
n<> u<339> t<Event_expression> p<340> c<338> l<18:58> el<18:62>
n<> u<340> t<Event_expression> p<341> c<333> l<18:35> el<18:62>
n<> u<341> t<Sequence_actual_arg> p<342> c<340> l<18:35> el<18:62>
n<> u<342> t<Sequence_list_of_arguments> p<343> c<341> l<18:35> el<18:62>
n<> u<343> t<Sequence_instance> p<344> c<306> l<18:24> el<18:63>
n<> u<344> t<Sequence_expr> p<345> c<343> l<18:24> el<18:63>
n<> u<345> t<Property_expr> p<346> c<344> l<18:24> el<18:63>
n<> u<346> t<Property_spec> p<349> c<345> s<348> l<18:24> el<18:63>
n<> u<347> t<Statement_or_null> p<348> l<18:65> el<18:66>
n<> u<348> t<Action_block> p<349> c<347> l<18:65> el<18:66>
n<> u<349> t<Assert_property_statement> p<350> c<346> l<18:7> el<18:66>
n<> u<350> t<Concurrent_assertion_statement> p<351> c<349> l<18:7> el<18:66>
n<> u<351> t<Concurrent_assertion_item> p<352> c<303> l<18:3> el<18:66>
n<> u<352> t<Assertion_item> p<353> c<351> l<18:3> el<18:66>
n<> u<353> t<Module_common_item> p<354> c<352> l<18:3> el<18:66>
n<> u<354> t<Module_or_generate_item> p<355> c<353> l<18:3> el<18:66>
n<> u<355> t<Non_port_module_item> p<498> c<354> s<437> l<18:3> el<18:66>
n<> u<356> t<AlwaysKeywd_Always> p<434> s<433> l<20:3> el<20:9>
n<> u<357> t<Edge_Posedge> p<362> s<361> l<20:12> el<20:19>
n<clk2> u<358> t<StringConst> p<359> l<20:20> el<20:24>
n<> u<359> t<Primary_literal> p<360> c<358> l<20:20> el<20:24>
n<> u<360> t<Primary> p<361> c<359> l<20:20> el<20:24>
n<> u<361> t<Expression> p<362> c<360> l<20:20> el<20:24>
n<> u<362> t<Event_expression> p<370> c<357> s<363> l<20:12> el<20:24>
n<> u<363> t<Or_operator> p<370> s<369> l<20:25> el<20:27>
n<> u<364> t<Edge_Posedge> p<369> s<368> l<20:28> el<20:35>
n<rst> u<365> t<StringConst> p<366> l<20:36> el<20:39>
n<> u<366> t<Primary_literal> p<367> c<365> l<20:36> el<20:39>
n<> u<367> t<Primary> p<368> c<366> l<20:36> el<20:39>
n<> u<368> t<Expression> p<369> c<367> l<20:36> el<20:39>
n<> u<369> t<Event_expression> p<370> c<364> l<20:28> el<20:39>
n<> u<370> t<Event_expression> p<371> c<362> l<20:12> el<20:39>
n<> u<371> t<Event_control> p<372> c<370> l<20:10> el<20:40>
n<> u<372> t<Procedural_timing_control> p<431> c<371> s<430> l<20:10> el<20:40>
n<rst> u<373> t<StringConst> p<374> l<21:9> el<21:12>
n<> u<374> t<Primary_literal> p<375> c<373> l<21:9> el<21:12>
n<> u<375> t<Primary> p<376> c<374> l<21:9> el<21:12>
n<> u<376> t<Expression> p<377> c<375> l<21:9> el<21:12>
n<> u<377> t<Expression_or_cond_pattern> p<378> c<376> l<21:9> el<21:12>
n<> u<378> t<Cond_predicate> p<422> c<377> s<386> l<21:9> el<21:12>
n<#5> u<379> t<IntConst> p<380> l<22:7> el<22:9>
n<> u<380> t<Delay_control> p<381> c<379> l<22:7> el<22:9>
n<> u<381> t<Procedural_timing_control> p<383> c<380> s<382> l<22:7> el<22:9>
n<> u<382> t<Statement_or_null> p<383> l<22:9> el<22:10>
n<> u<383> t<Procedural_timing_control_statement> p<384> c<381> l<22:7> el<22:10>
n<> u<384> t<Statement_item> p<385> c<383> l<22:7> el<22:10>
n<> u<385> t<Statement> p<386> c<384> l<22:7> el<22:10>
n<> u<386> t<Statement_or_null> p<422> c<385> s<421> l<22:7> el<22:10>
n<a3> u<387> t<StringConst> p<415> s<414> l<24:7> el<24:9>
n<p_triggers> u<388> t<StringConst> p<402> s<401> l<24:28> el<24:38>
n<a> u<389> t<StringConst> p<390> l<24:39> el<24:40>
n<> u<390> t<Primary_literal> p<391> c<389> l<24:39> el<24:40>
n<> u<391> t<Primary> p<392> c<390> l<24:39> el<24:40>
n<> u<392> t<Expression> p<401> c<391> s<396> l<24:39> el<24:40>
n<b> u<393> t<StringConst> p<394> l<24:42> el<24:43>
n<> u<394> t<Primary_literal> p<395> c<393> l<24:42> el<24:43>
n<> u<395> t<Primary> p<396> c<394> l<24:42> el<24:43>
n<> u<396> t<Expression> p<401> c<395> s<400> l<24:42> el<24:43>
n<c> u<397> t<StringConst> p<398> l<24:45> el<24:46>
n<> u<398> t<Primary_literal> p<399> c<397> l<24:45> el<24:46>
n<> u<399> t<Primary> p<400> c<398> l<24:45> el<24:46>
n<> u<400> t<Expression> p<401> c<399> l<24:45> el<24:46>
n<> u<401> t<List_of_arguments> p<402> c<392> l<24:39> el<24:46>
n<> u<402> t<Complex_func_call> p<403> c<388> l<24:28> el<24:47>
n<> u<403> t<Primary> p<404> c<402> l<24:28> el<24:47>
n<> u<404> t<Expression> p<405> c<403> l<24:28> el<24:47>
n<> u<405> t<Expression_or_dist> p<406> c<404> l<24:28> el<24:47>
n<> u<406> t<Sequence_expr> p<407> c<405> l<24:28> el<24:47>
n<> u<407> t<Property_expr> p<408> c<406> l<24:28> el<24:47>
n<> u<408> t<Property_spec> p<411> c<407> s<410> l<24:28> el<24:47>
n<> u<409> t<Statement_or_null> p<410> l<24:48> el<24:49>
n<> u<410> t<Action_block> p<411> c<409> l<24:48> el<24:49>
n<> u<411> t<Assert_property_statement> p<412> c<408> l<24:11> el<24:49>
n<> u<412> t<Concurrent_assertion_statement> p<413> c<411> l<24:11> el<24:49>
n<> u<413> t<Procedural_assertion_statement> p<414> c<412> l<24:11> el<24:49>
n<> u<414> t<Statement_item> p<415> c<413> l<24:11> el<24:49>
n<> u<415> t<Statement> p<416> c<387> l<24:7> el<24:49>
n<> u<416> t<Statement_or_null> p<418> c<415> s<417> l<24:7> el<24:49>
n<> u<417> t<End> p<418> l<25:5> el<25:8>
n<> u<418> t<Seq_block> p<419> c<416> l<23:10> el<25:8>
n<> u<419> t<Statement_item> p<420> c<418> l<23:10> el<25:8>
n<> u<420> t<Statement> p<421> c<419> l<23:10> el<25:8>
n<> u<421> t<Statement_or_null> p<422> c<420> l<23:10> el<25:8>
n<> u<422> t<Conditional_statement> p<423> c<378> l<21:5> el<25:8>
n<> u<423> t<Statement_item> p<424> c<422> l<21:5> el<25:8>
n<> u<424> t<Statement> p<425> c<423> l<21:5> el<25:8>
n<> u<425> t<Statement_or_null> p<427> c<424> s<426> l<21:5> el<25:8>
n<> u<426> t<End> p<427> l<26:3> el<26:6>
n<> u<427> t<Seq_block> p<428> c<425> l<20:41> el<26:6>
n<> u<428> t<Statement_item> p<429> c<427> l<20:41> el<26:6>
n<> u<429> t<Statement> p<430> c<428> l<20:41> el<26:6>
n<> u<430> t<Statement_or_null> p<431> c<429> l<20:41> el<26:6>
n<> u<431> t<Procedural_timing_control_statement> p<432> c<372> l<20:10> el<26:6>
n<> u<432> t<Statement_item> p<433> c<431> l<20:10> el<26:6>
n<> u<433> t<Statement> p<434> c<432> l<20:10> el<26:6>
n<> u<434> t<Always_construct> p<435> c<356> l<20:3> el<26:6>
n<> u<435> t<Module_common_item> p<436> c<434> l<20:3> el<26:6>
n<> u<436> t<Module_or_generate_item> p<437> c<435> l<20:3> el<26:6>
n<> u<437> t<Non_port_module_item> p<498> c<436> s<497> l<20:3> el<26:6>
n<a4> u<438> t<StringConst> p<493> s<492> l<28:3> el<28:5>
n<p_multiclock> u<439> t<StringConst> p<440> l<28:23> el<28:35>
n<> u<440> t<Ps_or_hierarchical_array_identifier> p<441> c<439> l<28:23> el<28:35>
n<> u<441> t<Ps_or_hierarchical_sequence_identifier> p<485> c<440> s<484> l<28:23> el<28:35>
n<> u<442> t<Edge_Negedge> p<447> s<446> l<28:36> el<28:43>
n<clk2> u<443> t<StringConst> p<444> l<28:44> el<28:48>
n<> u<444> t<Primary_literal> p<445> c<443> l<28:44> el<28:48>
n<> u<445> t<Primary> p<446> c<444> l<28:44> el<28:48>
n<> u<446> t<Expression> p<447> c<445> l<28:44> el<28:48>
n<> u<447> t<Event_expression> p<448> c<442> l<28:36> el<28:48>
n<> u<448> t<Sequence_actual_arg> p<484> c<447> s<483> l<28:36> el<28:48>
n<> u<449> t<Edge_Posedge> p<454> s<453> l<28:52> el<28:59>
n<clk1> u<450> t<StringConst> p<451> l<28:60> el<28:64>
n<> u<451> t<Primary_literal> p<452> c<450> l<28:60> el<28:64>
n<> u<452> t<Primary> p<453> c<451> l<28:60> el<28:64>
n<> u<453> t<Expression> p<454> c<452> l<28:60> el<28:64>
n<> u<454> t<Event_expression> p<461> c<449> s<455> l<28:52> el<28:64>
n<> u<455> t<Comma_operator> p<461> s<460> l<28:64> el<28:65>
n<a> u<456> t<StringConst> p<457> l<28:65> el<28:66>
n<> u<457> t<Primary_literal> p<458> c<456> l<28:65> el<28:66>
n<> u<458> t<Primary> p<459> c<457> l<28:65> el<28:66>
n<> u<459> t<Expression> p<460> c<458> l<28:65> el<28:66>
n<> u<460> t<Event_expression> p<461> c<459> l<28:65> el<28:66>
n<> u<461> t<Event_expression> p<468> c<454> s<462> l<28:52> el<28:66>
n<> u<462> t<Comma_operator> p<468> s<467> l<28:66> el<28:67>
n<b> u<463> t<StringConst> p<464> l<28:68> el<28:69>
n<> u<464> t<Primary_literal> p<465> c<463> l<28:68> el<28:69>
n<> u<465> t<Primary> p<466> c<464> l<28:68> el<28:69>
n<> u<466> t<Expression> p<467> c<465> l<28:68> el<28:69>
n<> u<467> t<Event_expression> p<468> c<466> l<28:68> el<28:69>
n<> u<468> t<Event_expression> p<475> c<461> s<469> l<28:52> el<28:69>
n<> u<469> t<Comma_operator> p<475> s<474> l<28:69> el<28:70>
n<c> u<470> t<StringConst> p<471> l<28:71> el<28:72>
n<> u<471> t<Primary_literal> p<472> c<470> l<28:71> el<28:72>
n<> u<472> t<Primary> p<473> c<471> l<28:71> el<28:72>
n<> u<473> t<Expression> p<474> c<472> l<28:71> el<28:72>
n<> u<474> t<Event_expression> p<475> c<473> l<28:71> el<28:72>
n<> u<475> t<Event_expression> p<482> c<468> s<476> l<28:52> el<28:72>
n<> u<476> t<Comma_operator> p<482> s<481> l<28:72> el<28:73>
n<d> u<477> t<StringConst> p<478> l<28:74> el<28:75>
n<> u<478> t<Primary_literal> p<479> c<477> l<28:74> el<28:75>
n<> u<479> t<Primary> p<480> c<478> l<28:74> el<28:75>
n<> u<480> t<Expression> p<481> c<479> l<28:74> el<28:75>
n<> u<481> t<Event_expression> p<482> c<480> l<28:74> el<28:75>
n<> u<482> t<Event_expression> p<483> c<475> l<28:52> el<28:75>
n<> u<483> t<Sequence_actual_arg> p<484> c<482> l<28:52> el<28:75>
n<> u<484> t<Sequence_list_of_arguments> p<485> c<448> l<28:36> el<28:75>
n<> u<485> t<Sequence_instance> p<486> c<441> l<28:23> el<28:76>
n<> u<486> t<Sequence_expr> p<487> c<485> l<28:23> el<28:76>
n<> u<487> t<Property_expr> p<488> c<486> l<28:23> el<28:76>
n<> u<488> t<Property_spec> p<491> c<487> s<490> l<28:23> el<28:76>
n<> u<489> t<Statement_or_null> p<490> l<28:78> el<28:79>
n<> u<490> t<Action_block> p<491> c<489> l<28:78> el<28:79>
n<> u<491> t<Assert_property_statement> p<492> c<488> l<28:7> el<28:79>
n<> u<492> t<Concurrent_assertion_statement> p<493> c<491> l<28:7> el<28:79>
n<> u<493> t<Concurrent_assertion_item> p<494> c<438> l<28:3> el<28:79>
n<> u<494> t<Assertion_item> p<495> c<493> l<28:3> el<28:79>
n<> u<495> t<Module_common_item> p<496> c<494> l<28:3> el<28:79>
n<> u<496> t<Module_or_generate_item> p<497> c<495> l<28:3> el<28:79>
n<> u<497> t<Non_port_module_item> p<498> c<496> l<28:3> el<28:79>
n<> u<498> t<Module_declaration> p<499> c<41> l<1:1> el<30:10>
n<> u<499> t<Description> p<500> c<498> l<1:1> el<30:10>
n<> u<500> t<Source_text> p<501> c<499> l<1:1> el<30:10>
n<> u<501> t<Top_level_rule> l<1:1> el<31:1>
[WRN:PA0205] dut.sv:1: No timescale set for "m".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@m".

[WRN:CP0310] dut.sv:1:16: Port "a" definition missing its direction (input, output, inout),
there are 6 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@m".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/SequenceInst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/SequenceInst/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/SequenceInst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@m)
|vpiElaborated:1
|vpiName:work@m
|uhdmallModules:
\_module: work@m (work@m) dut.sv:1:1: , endln:30:10, parent:work@m
  |vpiFullName:work@m
  |vpiDefName:work@m
  |vpiNet:
  \_logic_net: (work@m.b), line:1:19, parent:work@m
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.c), line:1:22, parent:work@m
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.d), line:1:25, parent:work@m
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.rst1), line:1:28, parent:work@m
    |vpiName:rst1
    |vpiFullName:work@m.rst1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.clk1), line:1:34, parent:work@m
    |vpiName:clk1
    |vpiFullName:work@m.clk1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.clk2), line:1:40, parent:work@m
    |vpiName:clk2
    |vpiFullName:work@m.clk2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.rst), line:3:9, parent:work@m
    |vpiName:rst
    |vpiFullName:work@m.rst
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@m.a), line:1:16, parent:work@m
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiNetType:36
  |vpiAssertion:
  \_assert_stmt: (work@m.a1), line:16:7, endln:16:45, parent:work@m
    |vpiName:a1
    |vpiFullName:work@m.a1
    |vpiProperty:
    \_property_spec: 
      |vpiPropertyExpr:
      \_property_inst: (p_triggers), line:16:24, endln:16:43
        |vpiArgument:
        \_ref_obj: (a), line:16:35, endln:16:36, parent:p_triggers
          |vpiName:a
          |vpiActual:
          \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
            |vpiName:a
            |vpiFullName:work@m.a
            |vpiAutomatic:1
            |vpiVisibility:1
        |vpiArgument:
        \_ref_obj: (b), line:16:38, endln:16:39, parent:p_triggers
          |vpiName:b
          |vpiActual:
          \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
            |vpiName:b
            |vpiFullName:work@m.b
            |vpiAutomatic:1
            |vpiVisibility:1
        |vpiArgument:
        \_ref_obj: (c), line:16:41, endln:16:42, parent:p_triggers
          |vpiName:c
          |vpiActual:
          \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
            |vpiName:c
            |vpiFullName:work@m.c
            |vpiAutomatic:1
            |vpiVisibility:1
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a2), line:18:7, endln:18:66, parent:work@m
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_property_spec: 
      |vpiPropertyExpr:
      \_sequence_inst: (p_triggers), line:18:24, endln:18:63
        |vpiArgument:
        \_operation: , line:18:35, endln:18:56
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:18:35, endln:18:42
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:18:35, endln:18:39
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:18:35, endln:18:36
                |vpiOpType:37
                |vpiOperand:
                \_ref_obj: (p_triggers.a), line:18:35, endln:18:36, parent:p_triggers
                  |vpiName:a
                  |vpiFullName:p_triggers.a
                  |vpiActual:
                  \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
                |vpiOperand:
                \_ref_obj: (p_triggers.b), line:18:38, endln:18:39, parent:p_triggers
                  |vpiName:b
                  |vpiFullName:p_triggers.b
                  |vpiActual:
                  \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
              |vpiOperand:
              \_ref_obj: (p_triggers.c), line:18:41, endln:18:42, parent:p_triggers
                |vpiName:c
                |vpiFullName:p_triggers.c
                |vpiActual:
                \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
            |vpiOperand:
            \_operation: , line:18:44, endln:18:51, parent:p_triggers
              |vpiOpType:39
              |vpiOperand:
              \_ref_obj: (p_triggers.clk1), line:18:52, endln:18:56
                |vpiName:clk1
                |vpiFullName:p_triggers.clk1
                |vpiActual:
                \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
                  |vpiName:clk1
                  |vpiFullName:work@m.clk1
                  |vpiAutomatic:1
                  |vpiVisibility:1
          |vpiOperand:
          \_constant: , line:18:58, endln:18:62
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a4), line:28:7, endln:28:79, parent:work@m
    |vpiName:a4
    |vpiFullName:work@m.a4
    |vpiProperty:
    \_property_spec: 
      |vpiPropertyExpr:
      \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
        |vpiArgument:
        \_operation: , line:28:36, endln:28:43, parent:p_multiclock
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (p_multiclock.clk2), line:28:44, endln:28:48
            |vpiName:clk2
            |vpiFullName:p_multiclock.clk2
            |vpiActual:
            \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
              |vpiName:clk2
              |vpiFullName:work@m.clk2
              |vpiAutomatic:1
              |vpiVisibility:1
        |vpiArgument:
        \_operation: , line:28:52, endln:28:72
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:28:52, endln:28:69
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:28:52, endln:28:66
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:28:52, endln:28:64
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:28:52, endln:28:59, parent:p_multiclock
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (p_multiclock.clk1), line:28:60, endln:28:64
                    |vpiName:clk1
                    |vpiFullName:p_multiclock.clk1
                    |vpiActual:
                    \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
                |vpiOperand:
                \_ref_obj: (p_multiclock.a), line:28:65, endln:28:66, parent:p_multiclock
                  |vpiName:a
                  |vpiFullName:p_multiclock.a
                  |vpiActual:
                  \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
              |vpiOperand:
              \_ref_obj: (p_multiclock.b), line:28:68, endln:28:69, parent:p_multiclock
                |vpiName:b
                |vpiFullName:p_multiclock.b
                |vpiActual:
                \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
            |vpiOperand:
            \_ref_obj: (p_multiclock.c), line:28:71, endln:28:72, parent:p_multiclock
              |vpiName:c
              |vpiFullName:p_multiclock.c
              |vpiActual:
              \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
          |vpiOperand:
          \_ref_obj: (p_multiclock.d), line:28:74, endln:28:75, parent:p_multiclock
            |vpiName:d
            |vpiFullName:p_multiclock.d
            |vpiActual:
            \_logic_var: (work@m.d), line:1:25, endln:1:26, parent:work@m
              |vpiName:d
              |vpiFullName:work@m.d
              |vpiAutomatic:1
              |vpiVisibility:1
        |vpiName:p_multiclock
  |vpiDefaultClocking:
  \_clocking_block: (unnamed_clocking_block), line:4:3, endln:4:48
    |vpiName:unnamed_clocking_block
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:4:22, endln:4:29
        |vpiOpType:40
        |vpiOperand:
        \_ref_obj: (clk1), line:4:30, endln:4:34
          |vpiName:clk1
          |vpiActual:
          \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
  |vpiPort:
  \_port: (a), line:1:16, parent:work@m
    |vpiName:a
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@m.a), line:1:16, parent:work@m
  |vpiPort:
  \_port: (b), line:1:19, parent:work@m
    |vpiName:b
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@m.b), line:1:19, parent:work@m
  |vpiPort:
  \_port: (c), line:1:22, parent:work@m
    |vpiName:c
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@m.c), line:1:22, parent:work@m
  |vpiPort:
  \_port: (d), line:1:25, parent:work@m
    |vpiName:d
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@m.d), line:1:25, parent:work@m
  |vpiPort:
  \_port: (rst1), line:1:28, parent:work@m
    |vpiName:rst1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@m.rst1), line:1:28, parent:work@m
  |vpiPort:
  \_port: (clk1), line:1:34, parent:work@m
    |vpiName:clk1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@m.clk1), line:1:34, parent:work@m
  |vpiPort:
  \_port: (clk2), line:1:40, parent:work@m
    |vpiName:clk2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@m.clk2), line:1:40, parent:work@m
  |vpiProcess:
  \_always: , line:20:3, endln:26:6, parent:work@m
    |vpiStmt:
    \_event_control: , line:20:10, endln:26:6
      |vpiCondition:
      \_operation: , line:20:12, endln:20:24
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:20:12, endln:20:19
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk2), line:20:20, endln:20:24
            |vpiName:clk2
            |vpiActual:
            \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
        |vpiOperand:
        \_operation: , line:20:28, endln:20:35
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (rst), line:20:36, endln:20:39
            |vpiName:rst
            |vpiActual:
            \_logic_var: (work@m.rst), line:3:9, endln:3:12, parent:work@m
              |vpiName:rst
              |vpiFullName:work@m.rst
              |vpiAutomatic:1
              |vpiVisibility:1
      |vpiStmt:
      \_begin: (work@m), line:20:41, endln:26:6
        |vpiFullName:work@m
        |vpiStmt:
        \_if_else: , line:21:5, endln:25:8, parent:work@m
          |vpiCondition:
          \_ref_obj: (work@m.rst), line:21:9, endln:21:12
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_logic_var: (work@m.rst), line:3:9, endln:3:12, parent:work@m
          |vpiStmt:
          \_delay_control: , line:22:7, endln:22:10
            |#5
          |vpiElseStmt:
          \_begin: (work@m), line:23:10, endln:25:8
            |vpiFullName:work@m
            |vpiStmt:
            \_assert_stmt: (work@m.a3), line:24:11, endln:24:49, parent:work@m
              |vpiName:a3
              |vpiFullName:work@m.a3
              |vpiProperty:
              \_property_spec: 
                |vpiPropertyExpr:
                \_property_inst: (p_triggers), line:24:28, endln:24:47
                  |vpiArgument:
                  \_ref_obj: (a), line:24:39, endln:24:40, parent:p_triggers
                    |vpiName:a
                    |vpiActual:
                    \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
                  |vpiArgument:
                  \_ref_obj: (b), line:24:42, endln:24:43, parent:p_triggers
                    |vpiName:b
                    |vpiActual:
                    \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
                  |vpiArgument:
                  \_ref_obj: (c), line:24:45, endln:24:46, parent:p_triggers
                    |vpiName:c
                    |vpiActual:
                    \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
                  |vpiName:p_triggers
    |vpiAlwaysType:1
|uhdmtopModules:
\_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiName:work@m
  |vpiVariables:
  \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.d), line:1:25, endln:1:26, parent:work@m
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.rst1), line:1:28, endln:1:32, parent:work@m
    |vpiName:rst1
    |vpiFullName:work@m.rst1
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
    |vpiName:clk1
    |vpiFullName:work@m.clk1
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
    |vpiName:clk2
    |vpiFullName:work@m.clk2
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.rst), line:3:9, endln:3:12, parent:work@m
    |vpiName:rst
    |vpiFullName:work@m.rst
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiAutomatic:1
    |vpiVisibility:1
  |vpiDefName:work@m
  |vpiAssertion:
  \_assert_stmt: (work@m.a1), line:16:7, endln:16:45, parent:work@m
    |vpiName:a1
    |vpiFullName:work@m.a1
    |vpiProperty:
    \_property_spec: , parent:work@m.a1
      |vpiPropertyExpr:
      \_property_inst: (p_triggers), line:16:24, endln:16:43
        |vpiArgument:
        \_ref_obj: (work@m.a1.p_triggers.a), line:16:35, endln:16:36, parent:p_triggers
          |vpiName:a
          |vpiFullName:work@m.a1.p_triggers.a
          |vpiActual:
          \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
        |vpiArgument:
        \_ref_obj: (work@m.a1.p_triggers.b), line:16:38, endln:16:39, parent:p_triggers
          |vpiName:b
          |vpiFullName:work@m.a1.p_triggers.b
          |vpiActual:
          \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
        |vpiArgument:
        \_ref_obj: (work@m.a1.p_triggers.c), line:16:41, endln:16:42, parent:p_triggers
          |vpiName:c
          |vpiFullName:work@m.a1.p_triggers.c
          |vpiActual:
          \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a2), line:18:7, endln:18:66, parent:work@m
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_property_spec: , parent:work@m.a2
      |vpiPropertyExpr:
      \_sequence_inst: (p_triggers), line:18:24, endln:18:63
        |vpiArgument:
        \_operation: , line:18:35, endln:18:56, parent:p_triggers
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:18:35, endln:18:42
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:18:35, endln:18:39
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:18:35, endln:18:36
                |vpiOpType:37
                |vpiOperand:
                \_ref_obj: (work@m.a2.p_triggers.a), line:18:35, endln:18:36
                  |vpiName:a
                  |vpiFullName:work@m.a2.p_triggers.a
                  |vpiActual:
                  \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
                |vpiOperand:
                \_ref_obj: (work@m.a2.p_triggers.b), line:18:38, endln:18:39
                  |vpiName:b
                  |vpiFullName:work@m.a2.p_triggers.b
                  |vpiActual:
                  \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
              |vpiOperand:
              \_ref_obj: (work@m.a2.p_triggers.c), line:18:41, endln:18:42
                |vpiName:c
                |vpiFullName:work@m.a2.p_triggers.c
                |vpiActual:
                \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
            |vpiOperand:
            \_operation: , line:18:44, endln:18:51
              |vpiOpType:39
              |vpiOperand:
              \_ref_obj: (work@m.a2.p_triggers.clk1), line:18:52, endln:18:56
                |vpiName:clk1
                |vpiFullName:work@m.a2.p_triggers.clk1
                |vpiActual:
                \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
          |vpiOperand:
          \_constant: , line:18:58, endln:18:62
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
        |vpiName:p_triggers
  |vpiAssertion:
  \_assert_stmt: (work@m.a4), line:28:7, endln:28:79, parent:work@m
    |vpiName:a4
    |vpiFullName:work@m.a4
    |vpiProperty:
    \_property_spec: , parent:work@m.a4
      |vpiPropertyExpr:
      \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
        |vpiArgument:
        \_operation: , line:28:36, endln:28:43, parent:p_multiclock
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@m.a4.p_multiclock.clk2), line:28:44, endln:28:48
            |vpiName:clk2
            |vpiFullName:work@m.a4.p_multiclock.clk2
            |vpiActual:
            \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
        |vpiArgument:
        \_operation: , line:28:52, endln:28:72, parent:p_multiclock
          |vpiOpType:37
          |vpiOperand:
          \_operation: , line:28:52, endln:28:69
            |vpiOpType:37
            |vpiOperand:
            \_operation: , line:28:52, endln:28:66
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:28:52, endln:28:64
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:28:52, endln:28:59
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@m.a4.p_multiclock.clk1), line:28:60, endln:28:64
                    |vpiName:clk1
                    |vpiFullName:work@m.a4.p_multiclock.clk1
                    |vpiActual:
                    \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
                |vpiOperand:
                \_ref_obj: (work@m.a4.p_multiclock.a), line:28:65, endln:28:66
                  |vpiName:a
                  |vpiFullName:work@m.a4.p_multiclock.a
                  |vpiActual:
                  \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
              |vpiOperand:
              \_ref_obj: (work@m.a4.p_multiclock.b), line:28:68, endln:28:69
                |vpiName:b
                |vpiFullName:work@m.a4.p_multiclock.b
                |vpiActual:
                \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
            |vpiOperand:
            \_ref_obj: (work@m.a4.p_multiclock.c), line:28:71, endln:28:72
              |vpiName:c
              |vpiFullName:work@m.a4.p_multiclock.c
              |vpiActual:
              \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
          |vpiOperand:
          \_ref_obj: (work@m.a4.p_multiclock.d), line:28:74, endln:28:75
            |vpiName:d
            |vpiFullName:work@m.a4.p_multiclock.d
            |vpiActual:
            \_logic_var: (work@m.d), line:1:25, endln:1:26, parent:work@m
        |vpiName:p_multiclock
  |vpiDefaultClocking:
  \_clocking_block: (work@m.unnamed_clocking_block), line:4:3, endln:4:48, parent:work@m
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@m.unnamed_clocking_block
    |vpiClockingEvent:
    \_event_control: , parent:work@m.unnamed_clocking_block
      |vpiCondition:
      \_operation: , line:4:22, endln:4:29
        |vpiOpType:40
        |vpiOperand:
        \_ref_obj: (work@m.unnamed_clocking_block.clk1), line:4:30, endln:4:34
          |vpiName:clk1
          |vpiFullName:work@m.unnamed_clocking_block.clk1
          |vpiActual:
          \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10, parent:work@m
      |vpiFullName:work@m
      |vpiDefName:work@m
      |vpiNet:
      \_logic_net: (work@m.b), line:1:19, parent:work@m
        |vpiName:b
        |vpiFullName:work@m.b
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@m.c), line:1:22, parent:work@m
        |vpiName:c
        |vpiFullName:work@m.c
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@m.d), line:1:25, parent:work@m
        |vpiName:d
        |vpiFullName:work@m.d
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@m.rst1), line:1:28, parent:work@m
        |vpiName:rst1
        |vpiFullName:work@m.rst1
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@m.clk1), line:1:34, parent:work@m
        |vpiName:clk1
        |vpiFullName:work@m.clk1
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@m.clk2), line:1:40, parent:work@m
        |vpiName:clk2
        |vpiFullName:work@m.clk2
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@m.rst), line:3:9, parent:work@m
        |vpiName:rst
        |vpiFullName:work@m.rst
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@m.a), line:1:16, parent:work@m
        |vpiName:a
        |vpiFullName:work@m.a
        |vpiNetType:36
      |vpiAssertion:
      \_assert_stmt: (work@m.a1), line:16:7, endln:16:45, parent:work@m
        |vpiName:a1
        |vpiFullName:work@m.a1
        |vpiProperty:
        \_property_spec: 
          |vpiPropertyExpr:
          \_property_inst: (p_triggers), line:16:24, endln:16:43
            |vpiArgument:
            \_ref_obj: (a), line:16:35, endln:16:36, parent:p_triggers
              |vpiName:a
              |vpiActual:
              \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
            |vpiArgument:
            \_ref_obj: (b), line:16:38, endln:16:39, parent:p_triggers
              |vpiName:b
              |vpiActual:
              \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
            |vpiArgument:
            \_ref_obj: (c), line:16:41, endln:16:42, parent:p_triggers
              |vpiName:c
              |vpiActual:
              \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
            |vpiName:p_triggers
      |vpiAssertion:
      \_assert_stmt: (work@m.a2), line:18:7, endln:18:66, parent:work@m
        |vpiName:a2
        |vpiFullName:work@m.a2
        |vpiProperty:
        \_property_spec: 
          |vpiPropertyExpr:
          \_sequence_inst: (p_triggers), line:18:24, endln:18:63
            |vpiArgument:
            \_operation: , line:18:35, endln:18:56
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:18:35, endln:18:42
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:18:35, endln:18:39
                  |vpiOpType:37
                  |vpiOperand:
                  \_operation: , line:18:35, endln:18:36
                    |vpiOpType:37
                    |vpiOperand:
                    \_ref_obj: (p_triggers.a), line:18:35, endln:18:36, parent:p_triggers
                      |vpiName:a
                      |vpiFullName:p_triggers.a
                      |vpiActual:
                      \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
                    |vpiOperand:
                    \_ref_obj: (p_triggers.b), line:18:38, endln:18:39, parent:p_triggers
                      |vpiName:b
                      |vpiFullName:p_triggers.b
                      |vpiActual:
                      \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
                  |vpiOperand:
                  \_ref_obj: (p_triggers.c), line:18:41, endln:18:42, parent:p_triggers
                    |vpiName:c
                    |vpiFullName:p_triggers.c
                    |vpiActual:
                    \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
                |vpiOperand:
                \_operation: , line:18:44, endln:18:51, parent:p_triggers
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (p_triggers.clk1), line:18:52, endln:18:56
                    |vpiName:clk1
                    |vpiFullName:p_triggers.clk1
                    |vpiActual:
                    \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
              |vpiOperand:
              \_constant: , line:18:58, endln:18:62
            |vpiName:p_triggers
      |vpiAssertion:
      \_assert_stmt: (work@m.a4), line:28:7, endln:28:79, parent:work@m
        |vpiName:a4
        |vpiFullName:work@m.a4
        |vpiProperty:
        \_property_spec: 
          |vpiPropertyExpr:
          \_sequence_inst: (p_multiclock), line:28:23, endln:28:76
            |vpiArgument:
            \_operation: , line:28:36, endln:28:43, parent:p_multiclock
              |vpiOpType:40
              |vpiOperand:
              \_ref_obj: (p_multiclock.clk2), line:28:44, endln:28:48
                |vpiName:clk2
                |vpiFullName:p_multiclock.clk2
                |vpiActual:
                \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
            |vpiArgument:
            \_operation: , line:28:52, endln:28:72
              |vpiOpType:37
              |vpiOperand:
              \_operation: , line:28:52, endln:28:69
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:28:52, endln:28:66
                  |vpiOpType:37
                  |vpiOperand:
                  \_operation: , line:28:52, endln:28:64
                    |vpiOpType:37
                    |vpiOperand:
                    \_operation: , line:28:52, endln:28:59, parent:p_multiclock
                      |vpiOpType:39
                      |vpiOperand:
                      \_ref_obj: (p_multiclock.clk1), line:28:60, endln:28:64
                        |vpiName:clk1
                        |vpiFullName:p_multiclock.clk1
                        |vpiActual:
                        \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
                    |vpiOperand:
                    \_ref_obj: (p_multiclock.a), line:28:65, endln:28:66, parent:p_multiclock
                      |vpiName:a
                      |vpiFullName:p_multiclock.a
                      |vpiActual:
                      \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
                  |vpiOperand:
                  \_ref_obj: (p_multiclock.b), line:28:68, endln:28:69, parent:p_multiclock
                    |vpiName:b
                    |vpiFullName:p_multiclock.b
                    |vpiActual:
                    \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
                |vpiOperand:
                \_ref_obj: (p_multiclock.c), line:28:71, endln:28:72, parent:p_multiclock
                  |vpiName:c
                  |vpiFullName:p_multiclock.c
                  |vpiActual:
                  \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
              |vpiOperand:
              \_ref_obj: (p_multiclock.d), line:28:74, endln:28:75, parent:p_multiclock
                |vpiName:d
                |vpiFullName:p_multiclock.d
                |vpiActual:
                \_logic_var: (work@m.d), line:1:25, endln:1:26, parent:work@m
            |vpiName:p_multiclock
      |vpiDefaultClocking:
      \_clocking_block: (unnamed_clocking_block), line:4:3, endln:4:48
        |vpiName:unnamed_clocking_block
        |vpiClockingEvent:
        \_event_control: 
          |vpiCondition:
          \_operation: , line:4:22, endln:4:29
            |vpiOpType:40
            |vpiOperand:
            \_ref_obj: (clk1), line:4:30, endln:4:34
              |vpiName:clk1
              |vpiActual:
              \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
      |vpiPort:
      \_port: (a), line:1:16, parent:work@m
        |vpiName:a
        |vpiDirection:3
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@m.a), line:1:16, parent:work@m
      |vpiPort:
      \_port: (b), line:1:19, parent:work@m
        |vpiName:b
        |vpiDirection:3
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@m.b), line:1:19, parent:work@m
      |vpiPort:
      \_port: (c), line:1:22, parent:work@m
        |vpiName:c
        |vpiDirection:3
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@m.c), line:1:22, parent:work@m
      |vpiPort:
      \_port: (d), line:1:25, parent:work@m
        |vpiName:d
        |vpiDirection:3
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@m.d), line:1:25, parent:work@m
      |vpiPort:
      \_port: (rst1), line:1:28, parent:work@m
        |vpiName:rst1
        |vpiDirection:3
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@m.rst1), line:1:28, parent:work@m
      |vpiPort:
      \_port: (clk1), line:1:34, parent:work@m
        |vpiName:clk1
        |vpiDirection:3
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@m.clk1), line:1:34, parent:work@m
      |vpiPort:
      \_port: (clk2), line:1:40, parent:work@m
        |vpiName:clk2
        |vpiDirection:3
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@m.clk2), line:1:40, parent:work@m
      |vpiProcess:
      \_always: , line:20:3, endln:26:6, parent:work@m
        |vpiStmt:
        \_event_control: , line:20:10, endln:26:6
          |vpiCondition:
          \_operation: , line:20:12, endln:20:24
            |vpiOpType:35
            |vpiOperand:
            \_operation: , line:20:12, endln:20:19
              |vpiOpType:39
              |vpiOperand:
              \_ref_obj: (clk2), line:20:20, endln:20:24
                |vpiName:clk2
                |vpiActual:
                \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
            |vpiOperand:
            \_operation: , line:20:28, endln:20:35
              |vpiOpType:39
              |vpiOperand:
              \_ref_obj: (rst), line:20:36, endln:20:39
                |vpiName:rst
                |vpiActual:
                \_logic_var: (work@m.rst), line:3:9, endln:3:12, parent:work@m
          |vpiStmt:
          \_begin: (work@m), line:20:41, endln:26:6
            |vpiFullName:work@m
            |vpiStmt:
            \_if_else: , line:21:5, endln:25:8, parent:work@m
              |vpiCondition:
              \_ref_obj: (work@m.rst), line:21:9, endln:21:12
                |vpiName:rst
                |vpiFullName:work@m.rst
                |vpiActual:
                \_logic_var: (work@m.rst), line:3:9, endln:3:12, parent:work@m
              |vpiStmt:
              \_delay_control: , line:22:7, endln:22:10
                |#5
              |vpiElseStmt:
              \_begin: (work@m), line:23:10, endln:25:8
                |vpiFullName:work@m
                |vpiStmt:
                \_assert_stmt: (work@m.a3), line:24:11, endln:24:49, parent:work@m
                  |vpiName:a3
                  |vpiFullName:work@m.a3
                  |vpiProperty:
                  \_property_spec: 
                    |vpiPropertyExpr:
                    \_property_inst: (p_triggers), line:24:28, endln:24:47
                      |vpiArgument:
                      \_ref_obj: (a), line:24:39, endln:24:40, parent:p_triggers
                        |vpiName:a
                        |vpiActual:
                        \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
                      |vpiArgument:
                      \_ref_obj: (b), line:24:42, endln:24:43, parent:p_triggers
                        |vpiName:b
                        |vpiActual:
                        \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
                      |vpiArgument:
                      \_ref_obj: (c), line:24:45, endln:24:46, parent:p_triggers
                        |vpiName:c
                        |vpiActual:
                        \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
                      |vpiName:p_triggers
        |vpiAlwaysType:1
  |vpiPort:
  \_port: (a), line:1:16, endln:1:17, parent:work@m
    |vpiName:a
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.a), parent:a
      |vpiName:a
      |vpiFullName:work@m.a
      |vpiActual:
      \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiPort:
  \_port: (b), line:1:19, endln:1:20, parent:work@m
    |vpiName:b
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.b), parent:b
      |vpiName:b
      |vpiFullName:work@m.b
      |vpiActual:
      \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiPort:
  \_port: (c), line:1:22, endln:1:23, parent:work@m
    |vpiName:c
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.c), parent:c
      |vpiName:c
      |vpiFullName:work@m.c
      |vpiActual:
      \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiPort:
  \_port: (d), line:1:25, endln:1:26, parent:work@m
    |vpiName:d
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.d), parent:d
      |vpiName:d
      |vpiFullName:work@m.d
      |vpiActual:
      \_logic_var: (work@m.d), line:1:25, endln:1:26, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiPort:
  \_port: (rst1), line:1:28, endln:1:32, parent:work@m
    |vpiName:rst1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.rst1), parent:rst1
      |vpiName:rst1
      |vpiFullName:work@m.rst1
      |vpiActual:
      \_logic_var: (work@m.rst1), line:1:28, endln:1:32, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiPort:
  \_port: (clk1), line:1:34, endln:1:38, parent:work@m
    |vpiName:clk1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.clk1), parent:clk1
      |vpiName:clk1
      |vpiFullName:work@m.clk1
      |vpiActual:
      \_logic_var: (work@m.clk1), line:1:34, endln:1:38, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiPort:
  \_port: (clk2), line:1:40, endln:1:44, parent:work@m
    |vpiName:clk2
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@m.clk2), parent:clk2
      |vpiName:clk2
      |vpiFullName:work@m.clk2
      |vpiActual:
      \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
    |vpiInstance:
    \_module: work@m (work@m) dut.sv:1:1: , endln:30:10
  |vpiProcess:
  \_always: , line:20:3, endln:26:6, parent:work@m
    |vpiStmt:
    \_event_control: , line:20:10, endln:26:6
      |vpiCondition:
      \_operation: , line:20:12, endln:20:24
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:20:12, endln:20:19
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@m.clk2), line:20:20, endln:20:24
            |vpiName:clk2
            |vpiFullName:work@m.clk2
            |vpiActual:
            \_logic_var: (work@m.clk2), line:1:40, endln:1:44, parent:work@m
        |vpiOperand:
        \_operation: , line:20:28, endln:20:35
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@m.rst), line:20:36, endln:20:39
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_logic_var: (work@m.rst), line:3:9, endln:3:12, parent:work@m
      |vpiStmt:
      \_begin: (work@m), line:20:41, endln:26:6
        |vpiFullName:work@m
        |vpiStmt:
        \_if_else: , line:21:5, endln:25:8, parent:work@m
          |vpiCondition:
          \_ref_obj: (work@m.rst), line:21:9, endln:21:12
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_logic_var: (work@m.rst), line:3:9, endln:3:12, parent:work@m
          |vpiStmt:
          \_delay_control: , line:22:7, endln:22:10
            |#5
          |vpiElseStmt:
          \_begin: (work@m), line:23:10, endln:25:8
            |vpiFullName:work@m
            |vpiStmt:
            \_assert_stmt: (work@m.a3), line:24:11, endln:24:49, parent:work@m
              |vpiName:a3
              |vpiFullName:work@m.a3
              |vpiProperty:
              \_property_spec: , parent:work@m.a3
                |vpiPropertyExpr:
                \_property_inst: (p_triggers), line:24:28, endln:24:47
                  |vpiArgument:
                  \_ref_obj: (work@m.a3.p_triggers.a), line:24:39, endln:24:40, parent:p_triggers
                    |vpiName:a
                    |vpiFullName:work@m.a3.p_triggers.a
                    |vpiActual:
                    \_logic_var: (work@m.a), line:1:16, endln:1:17, parent:work@m
                  |vpiArgument:
                  \_ref_obj: (work@m.a3.p_triggers.b), line:24:42, endln:24:43, parent:p_triggers
                    |vpiName:b
                    |vpiFullName:work@m.a3.p_triggers.b
                    |vpiActual:
                    \_logic_var: (work@m.b), line:1:19, endln:1:20, parent:work@m
                  |vpiArgument:
                  \_ref_obj: (work@m.a3.p_triggers.c), line:24:45, endln:24:46, parent:p_triggers
                    |vpiName:c
                    |vpiFullName:work@m.a3.p_triggers.c
                    |vpiActual:
                    \_logic_var: (work@m.c), line:1:22, endln:1:23, parent:work@m
                  |vpiName:p_triggers
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

