
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 433.391 ; gain = 103.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/imports/sources_1/top.v:1]
INFO: [Synth 8-638] synthesizing module 'ft232h' [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:2]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter WRITE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ft_buf' [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/realtime/ft_buf_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ft_buf' (2#1) [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/realtime/ft_buf_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:143]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (3#1) [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:143]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ft_buf_m0'. This will prevent further optimization [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:56]
WARNING: [Synth 8-6014] Unused sequential element cnt_clr_reg was removed.  [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:38]
WARNING: [Synth 8-6014] Unused sequential element aclr_reg was removed.  [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:40]
INFO: [Synth 8-256] done synthesizing module 'ft232h' (4#1) [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/imports/sources_1/top.v:1]
WARNING: [Synth 8-3917] design top has port ft_siwu_n driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 479.418 ; gain = 149.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 479.418 ; gain = 149.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp3/ila_0_in_context.xdc] for cell 'ft232h_m0/ila'
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp3/ila_0_in_context.xdc] for cell 'ft232h_m0/ila'
Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp4/ft_buf_in_context.xdc] for cell 'ft232h_m0/ft_buf_m0'
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp4/ft_buf_in_context.xdc] for cell 'ft232h_m0/ft_buf_m0'
Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp5/clk_wiz_0_in_context.xdc] for cell 'ft232h_m0/instance_name'
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp5/clk_wiz_0_in_context.xdc] for cell 'ft232h_m0/instance_name'
Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/constrs_1/new/usb.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/constrs_1/new/usb.xdc:13]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/constrs_1/new/usb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/constrs_1/new/usb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 804.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 804.242 ; gain = 474.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 804.242 ; gain = 474.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp5/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/.Xil/Vivado-8500-ALINX000008-PC/dcp5/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ft232h_m0/ft_buf_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ft232h_m0/ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ft232h_m0/instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 804.242 ; gain = 474.520
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 804.242 ; gain = 474.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ft232h 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port ft_siwu_n driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 804.242 ; gain = 474.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ft232h_m0/instance_name/clk_out1' to pin 'ft232h_m0/instance_name/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 810.664 ; gain = 480.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 830.055 ; gain = 500.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.srcs/sources_1/ft232h.v:72]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ft_buf        |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ft_buf    |     1|
|3     |ila_0     |     1|
|4     |BUFG      |     1|
|5     |LUT1      |     2|
|6     |LUT2      |     1|
|7     |LUT4      |     3|
|8     |LUT6      |     5|
|9     |FDCE      |    14|
|10    |FDPE      |     1|
|11    |IBUF      |     4|
|12    |IOBUF     |     8|
|13    |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |    75|
|2     |  ft232h_m0 |ft232h |    65|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 830.820 ; gain = 176.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 830.820 ; gain = 501.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 830.980 ; gain = 503.539
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/22_USB_speed_test/usb_test/usb_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 830.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 14:17:46 2018...
