-makelib xcelium_lib/sim_clk_gen_v1_0_2 \
  "../../../../mips_processor.srcs/sources_1/bd/single_fib/ipshared/b740/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/single_fib/ip/single_fib_sim_clk_gen_0_0/sim/single_fib_sim_clk_gen_0_0.v" \
  "../../../bd/single_fib/ip/single_fib_cpu_0_0/sim/single_fib_cpu_0_0.v" \
  "../../../bd/single_fib/sim/single_fib.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

