#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x176f6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x176f830 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x177b860 .functor NOT 1, L_0x17a5170, C4<0>, C4<0>, C4<0>;
L_0x17a4f00 .functor XOR 5, L_0x17a4d30, L_0x17a4e60, C4<00000>, C4<00000>;
L_0x17a5060 .functor XOR 5, L_0x17a4f00, L_0x17a4fc0, C4<00000>, C4<00000>;
v0x17a2950_0 .net *"_ivl_10", 4 0, L_0x17a4fc0;  1 drivers
v0x17a2a50_0 .net *"_ivl_12", 4 0, L_0x17a5060;  1 drivers
v0x17a2b30_0 .net *"_ivl_2", 4 0, L_0x17a4c90;  1 drivers
v0x17a2bf0_0 .net *"_ivl_4", 4 0, L_0x17a4d30;  1 drivers
v0x17a2cd0_0 .net *"_ivl_6", 4 0, L_0x17a4e60;  1 drivers
v0x17a2e00_0 .net *"_ivl_8", 4 0, L_0x17a4f00;  1 drivers
v0x17a2ee0_0 .var "clk", 0 0;
v0x17a2f80_0 .net "in", 0 0, v0x17a1c50_0;  1 drivers
v0x17a3020_0 .net "next_state_dut", 3 0, v0x17a2420_0;  1 drivers
v0x17a3180_0 .net "next_state_ref", 3 0, L_0x17a46b0;  1 drivers
v0x17a3250_0 .net "out_dut", 0 0, L_0x17a4bf0;  1 drivers
v0x17a3320_0 .net "out_ref", 0 0, L_0x17a4af0;  1 drivers
v0x17a33f0_0 .net "state", 3 0, v0x17a1df0_0;  1 drivers
v0x17a3490_0 .var/2u "stats1", 223 0;
v0x17a3530_0 .var/2u "strobe", 0 0;
v0x17a35f0_0 .net "tb_match", 0 0, L_0x17a5170;  1 drivers
v0x17a36c0_0 .net "tb_mismatch", 0 0, L_0x177b860;  1 drivers
L_0x17a4c90 .concat [ 1 4 0 0], L_0x17a4af0, L_0x17a46b0;
L_0x17a4d30 .concat [ 1 4 0 0], L_0x17a4af0, L_0x17a46b0;
L_0x17a4e60 .concat [ 1 4 0 0], L_0x17a4bf0, v0x17a2420_0;
L_0x17a4fc0 .concat [ 1 4 0 0], L_0x17a4af0, L_0x17a46b0;
L_0x17a5170 .cmp/eeq 5, L_0x17a4c90, L_0x17a5060;
S_0x176f9c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x176f830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x175bd50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x175bd90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x175bdd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x175be10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x1759f80 .functor OR 1, L_0x17a38c0, L_0x17a3960, C4<0>, C4<0>;
L_0x1770370 .functor NOT 1, v0x17a1c50_0, C4<0>, C4<0>, C4<0>;
L_0x177d8f0 .functor AND 1, L_0x1759f80, L_0x1770370, C4<1>, C4<1>;
L_0x17a3d20 .functor OR 1, L_0x17a3bb0, L_0x17a3c50, C4<0>, C4<0>;
L_0x17a4040 .functor OR 1, L_0x17a3d20, L_0x17a3e90, C4<0>, C4<0>;
L_0x17a4150 .functor AND 1, L_0x17a4040, v0x17a1c50_0, C4<1>, C4<1>;
L_0x17a43d0 .functor OR 1, L_0x17a4250, L_0x17a4330, C4<0>, C4<0>;
L_0x17a44e0 .functor NOT 1, v0x17a1c50_0, C4<0>, C4<0>, C4<0>;
L_0x17a45a0 .functor AND 1, L_0x17a43d0, L_0x17a44e0, C4<1>, C4<1>;
L_0x17a4980 .functor AND 1, L_0x17a48e0, v0x17a1c50_0, C4<1>, C4<1>;
v0x17664c0_0 .net *"_ivl_10", 0 0, L_0x177d8f0;  1 drivers
v0x177b9d0_0 .net *"_ivl_15", 0 0, L_0x17a3bb0;  1 drivers
v0x175a090_0 .net *"_ivl_17", 0 0, L_0x17a3c50;  1 drivers
v0x175a160_0 .net *"_ivl_18", 0 0, L_0x17a3d20;  1 drivers
v0x17a06d0_0 .net *"_ivl_21", 0 0, L_0x17a3e90;  1 drivers
v0x17a0800_0 .net *"_ivl_22", 0 0, L_0x17a4040;  1 drivers
v0x17a08e0_0 .net *"_ivl_24", 0 0, L_0x17a4150;  1 drivers
v0x17a09c0_0 .net *"_ivl_29", 0 0, L_0x17a4250;  1 drivers
v0x17a0aa0_0 .net *"_ivl_3", 0 0, L_0x17a38c0;  1 drivers
v0x17a0c10_0 .net *"_ivl_31", 0 0, L_0x17a4330;  1 drivers
v0x17a0cf0_0 .net *"_ivl_32", 0 0, L_0x17a43d0;  1 drivers
v0x17a0dd0_0 .net *"_ivl_34", 0 0, L_0x17a44e0;  1 drivers
v0x17a0eb0_0 .net *"_ivl_36", 0 0, L_0x17a45a0;  1 drivers
v0x17a0f90_0 .net *"_ivl_42", 0 0, L_0x17a48e0;  1 drivers
v0x17a1070_0 .net *"_ivl_43", 0 0, L_0x17a4980;  1 drivers
v0x17a1150_0 .net *"_ivl_5", 0 0, L_0x17a3960;  1 drivers
v0x17a1230_0 .net *"_ivl_6", 0 0, L_0x1759f80;  1 drivers
v0x17a1420_0 .net *"_ivl_8", 0 0, L_0x1770370;  1 drivers
v0x17a1500_0 .net "in", 0 0, v0x17a1c50_0;  alias, 1 drivers
v0x17a15c0_0 .net "next_state", 3 0, L_0x17a46b0;  alias, 1 drivers
v0x17a16a0_0 .net "out", 0 0, L_0x17a4af0;  alias, 1 drivers
v0x17a1760_0 .net "state", 3 0, v0x17a1df0_0;  alias, 1 drivers
L_0x17a38c0 .part v0x17a1df0_0, 0, 1;
L_0x17a3960 .part v0x17a1df0_0, 2, 1;
L_0x17a3bb0 .part v0x17a1df0_0, 0, 1;
L_0x17a3c50 .part v0x17a1df0_0, 1, 1;
L_0x17a3e90 .part v0x17a1df0_0, 3, 1;
L_0x17a4250 .part v0x17a1df0_0, 1, 1;
L_0x17a4330 .part v0x17a1df0_0, 3, 1;
L_0x17a46b0 .concat8 [ 1 1 1 1], L_0x177d8f0, L_0x17a4150, L_0x17a45a0, L_0x17a4980;
L_0x17a48e0 .part v0x17a1df0_0, 2, 1;
L_0x17a4af0 .part v0x17a1df0_0, 3, 1;
S_0x17a18c0 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x176f830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x17a1a90_0 .net "clk", 0 0, v0x17a2ee0_0;  1 drivers
v0x17a1b70_0 .var/2s "errored1", 31 0;
v0x17a1c50_0 .var "in", 0 0;
v0x17a1d50_0 .var/2s "onehot_error", 31 0;
v0x17a1df0_0 .var "state", 3 0;
v0x17a1f00_0 .net "tb_match", 0 0, L_0x17a5170;  alias, 1 drivers
E_0x1768fc0/0 .event negedge, v0x17a1a90_0;
E_0x1768fc0/1 .event posedge, v0x17a1a90_0;
E_0x1768fc0 .event/or E_0x1768fc0/0, E_0x1768fc0/1;
S_0x17a2050 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x176f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
v0x17a2310_0 .net "in", 0 0, v0x17a1c50_0;  alias, 1 drivers
v0x17a2420_0 .var "next_state", 3 0;
v0x17a2500_0 .net "out", 0 0, L_0x17a4bf0;  alias, 1 drivers
v0x17a25a0_0 .net "state", 3 0, v0x17a1df0_0;  alias, 1 drivers
E_0x1769280 .event anyedge, v0x17a1760_0, v0x17a1500_0;
L_0x17a4bf0 .part v0x17a1df0_0, 3, 1;
S_0x17a2730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x176f830;
 .timescale -12 -12;
E_0x1768b50 .event anyedge, v0x17a3530_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17a3530_0;
    %nor/r;
    %assign/vec4 v0x17a3530_0, 0;
    %wait E_0x1768b50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17a18c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17a1b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17a1d50_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x17a18c0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1768fc0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x17a1df0_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17a1c50_0, 0;
    %load/vec4 v0x17a1f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a1d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17a1d50_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17a1b70_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1768fc0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x17a1df0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17a1c50_0, 0;
    %load/vec4 v0x17a1f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a1b70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17a1b70_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x17a1d50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x17a1b70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x17a1d50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x17a1b70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17a2050;
T_3 ;
    %wait E_0x1769280;
    %load/vec4 v0x17a25a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x17a2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x17a2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
T_3.9 ;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x17a2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
T_3.11 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x17a2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x17a2420_0, 0, 4;
T_3.13 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x176f830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a3530_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x176f830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17a2ee0_0;
    %inv;
    %store/vec4 v0x17a2ee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x176f830;
T_6 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17a1a90_0, v0x17a36c0_0, v0x17a2f80_0, v0x17a33f0_0, v0x17a3180_0, v0x17a3020_0, v0x17a3320_0, v0x17a3250_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x176f830;
T_7 ;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.3 ;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x176f830;
T_8 ;
    %wait E_0x1768fc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a3490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a3490_0, 4, 32;
    %load/vec4 v0x17a35f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a3490_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a3490_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a3490_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17a3180_0;
    %load/vec4 v0x17a3180_0;
    %load/vec4 v0x17a3020_0;
    %xor;
    %load/vec4 v0x17a3180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a3490_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a3490_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x17a3320_0;
    %load/vec4 v0x17a3320_0;
    %load/vec4 v0x17a3250_0;
    %xor;
    %load/vec4 v0x17a3320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a3490_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x17a3490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a3490_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/fsm3onehot/iter0/response4/top_module.sv";
