

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_173_27'
================================================================
* Date:           Fri May 10 16:39:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_40 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.653 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_173_27  |        8|        8|         1|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add385346 = alloca i32 1"   --->   Operation 4 'alloca' 'add385346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 7 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 8 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 9 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 10 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 11 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 12 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 13 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_reload"   --->   Operation 14 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 15 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 16 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 17 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 18 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 19 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 20 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 21 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 22 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_65_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_65"   --->   Operation 23 'read' 'arr_65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_65_read, i64 %add385346"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc386"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [d5.cpp:35]   --->   Operation 28 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln173 = icmp_eq  i4 %k_1, i4 8" [d5.cpp:173]   --->   Operation 29 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln179 = add i4 %k_1, i4 1" [d5.cpp:179]   --->   Operation 30 'add' 'add_ln179' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %for.inc386.split, void %for.end391.exitStub" [d5.cpp:173]   --->   Operation 31 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%add385346_load = load i64 %add385346" [d5.cpp:179]   --->   Operation 32 'load' 'add385346_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [d5.cpp:173]   --->   Operation 33 'load' 'i_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d5.cpp:175]   --->   Operation 34 'specpipeline' 'specpipeline_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [d5.cpp:35]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [d5.cpp:173]   --->   Operation 36 'specloopname' 'specloopname_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %k_1" [d5.cpp:35]   --->   Operation 37 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.48ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_load" [d5.cpp:179]   --->   Operation 38 'mux' 'tmp_s' <Predicate = (!icmp_ln173)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i32 %tmp_s" [d5.cpp:179]   --->   Operation 39 'zext' 'zext_ln179' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.72ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i3 %trunc_ln35" [d5.cpp:179]   --->   Operation 40 'mux' 'tmp_44' <Predicate = (!icmp_ln173)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i32 %tmp_44" [d5.cpp:179]   --->   Operation 41 'zext' 'zext_ln179_1' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : [1/1] (1.35ns)   --->   Input mux for Operation 42 '%mul_ln179 = mul i64 %zext_ln179_1, i64 %zext_ln179'
ST_2 : Operation 42 [1/1] (2.06ns)   --->   "%mul_ln179 = mul i64 %zext_ln179_1, i64 %zext_ln179" [d5.cpp:179]   --->   Operation 42 'mul' 'mul_ln179' <Predicate = (!icmp_ln173)> <Delay = 2.06> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.08ns)   --->   "%add_ln179_1 = add i64 %mul_ln179, i64 %add385346_load" [d5.cpp:179]   --->   Operation 43 'add' 'add_ln179_1' <Predicate = (!icmp_ln173)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%add_ln173 = add i4 %i_load, i4 15" [d5.cpp:173]   --->   Operation 44 'add' 'add_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln173 = store i4 %add_ln179, i4 %k" [d5.cpp:173]   --->   Operation 45 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln173 = store i4 %add_ln173, i4 %i" [d5.cpp:173]   --->   Operation 46 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln173 = store i64 %add_ln179_1, i64 %add385346" [d5.cpp:173]   --->   Operation 47 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc386" [d5.cpp:173]   --->   Operation 48 'br' 'br_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%add385346_load_1 = load i64 %add385346"   --->   Operation 49 'load' 'add385346_load_1' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add385346_out, i64 %add385346_load_1"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln173)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add385346_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add385346              (alloca           ) [ 011]
i                      (alloca           ) [ 011]
k                      (alloca           ) [ 011]
arg2_r_7_reload_read   (read             ) [ 011]
arg2_r_6_reload_read   (read             ) [ 011]
arg2_r_5_reload_read   (read             ) [ 011]
arg2_r_4_reload_read   (read             ) [ 011]
arg2_r_3_reload_read   (read             ) [ 011]
arg2_r_2_reload_read   (read             ) [ 011]
arg2_r_1_reload_read   (read             ) [ 011]
arg2_r_reload_read     (read             ) [ 011]
arg1_r_15_reload_read  (read             ) [ 011]
arg1_r_14_reload_read  (read             ) [ 011]
arg1_r_13_reload_read  (read             ) [ 011]
arg1_r_12_reload_read  (read             ) [ 011]
arg1_r_11_reload_read  (read             ) [ 011]
arg1_r_10_reload_read  (read             ) [ 011]
arg1_r_9_reload_read   (read             ) [ 011]
arg1_r_8_reload_read   (read             ) [ 011]
arr_65_read            (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
k_1                    (load             ) [ 000]
icmp_ln173             (icmp             ) [ 011]
add_ln179              (add              ) [ 000]
br_ln173               (br               ) [ 000]
add385346_load         (load             ) [ 000]
i_load                 (load             ) [ 000]
specpipeline_ln175     (specpipeline     ) [ 000]
speclooptripcount_ln35 (speclooptripcount) [ 000]
specloopname_ln173     (specloopname     ) [ 000]
trunc_ln35             (trunc            ) [ 000]
tmp_s                  (mux              ) [ 000]
zext_ln179             (zext             ) [ 000]
tmp_44                 (mux              ) [ 000]
zext_ln179_1           (zext             ) [ 000]
mul_ln179              (mul              ) [ 000]
add_ln179_1            (add              ) [ 000]
add_ln173              (add              ) [ 000]
store_ln173            (store            ) [ 000]
store_ln173            (store            ) [ 000]
store_ln173            (store            ) [ 000]
br_ln173               (br               ) [ 000]
add385346_load_1       (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_65">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_65"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_9_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_10_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_10_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_11_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_11_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_12_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_12_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_13_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_13_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_14_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_14_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_15_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_15_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_1_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_2_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_3_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg2_r_4_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg2_r_5_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg2_r_6_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg2_r_7_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="add385346_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add385346_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="add385346_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add385346/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg2_r_7_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg2_r_6_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg2_r_5_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg2_r_4_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg2_r_3_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg2_r_2_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg2_r_1_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg2_r_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_15_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_15_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_14_reload_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_14_reload_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_13_reload_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_13_reload_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_12_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_12_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_11_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_11_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg1_r_10_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_10_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg1_r_9_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg1_r_8_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arr_65_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_65_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="64" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mul_ln179_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="k_1_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln173_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln179_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add385346_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add385346_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln35_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="1" slack="0"/>
<pin id="242" dir="0" index="4" bw="1" slack="0"/>
<pin id="243" dir="0" index="5" bw="1" slack="0"/>
<pin id="244" dir="0" index="6" bw="1" slack="0"/>
<pin id="245" dir="0" index="7" bw="1" slack="0"/>
<pin id="246" dir="0" index="8" bw="1" slack="0"/>
<pin id="247" dir="0" index="9" bw="32" slack="1"/>
<pin id="248" dir="0" index="10" bw="32" slack="1"/>
<pin id="249" dir="0" index="11" bw="32" slack="1"/>
<pin id="250" dir="0" index="12" bw="32" slack="1"/>
<pin id="251" dir="0" index="13" bw="32" slack="1"/>
<pin id="252" dir="0" index="14" bw="32" slack="1"/>
<pin id="253" dir="0" index="15" bw="32" slack="1"/>
<pin id="254" dir="0" index="16" bw="32" slack="1"/>
<pin id="255" dir="0" index="17" bw="4" slack="0"/>
<pin id="256" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln179_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_44_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="32" slack="1"/>
<pin id="276" dir="0" index="3" bw="32" slack="1"/>
<pin id="277" dir="0" index="4" bw="32" slack="1"/>
<pin id="278" dir="0" index="5" bw="32" slack="1"/>
<pin id="279" dir="0" index="6" bw="32" slack="1"/>
<pin id="280" dir="0" index="7" bw="32" slack="1"/>
<pin id="281" dir="0" index="8" bw="32" slack="1"/>
<pin id="282" dir="0" index="9" bw="3" slack="0"/>
<pin id="283" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln179_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln179_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln173_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln173_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="1"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln173_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln173_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add385346_load_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add385346_load_1/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="add385346_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add385346 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="337" class="1005" name="k_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="344" class="1005" name="arg2_r_7_reload_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_7_reload_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="arg2_r_6_reload_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_6_reload_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="arg2_r_5_reload_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_5_reload_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="arg2_r_4_reload_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_4_reload_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="arg2_r_3_reload_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_3_reload_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="arg2_r_2_reload_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_2_reload_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="arg2_r_1_reload_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_1_reload_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="arg2_r_reload_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_reload_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="arg1_r_15_reload_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_15_reload_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="arg1_r_14_reload_read_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_14_reload_read "/>
</bind>
</comp>

<comp id="394" class="1005" name="arg1_r_13_reload_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_13_reload_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="arg1_r_12_reload_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_12_reload_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="arg1_r_11_reload_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_11_reload_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="arg1_r_10_reload_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_10_reload_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="arg1_r_9_reload_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_9_reload_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="arg1_r_8_reload_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="180" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="236"><net_src comp="212" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="261"><net_src comp="66" pin="0"/><net_sink comp="237" pin=4"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="237" pin=5"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="237" pin=6"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="237" pin=7"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="237" pin=8"/></net>

<net id="266"><net_src comp="230" pin="1"/><net_sink comp="237" pin=17"/></net>

<net id="270"><net_src comp="237" pin="18"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="233" pin="1"/><net_sink comp="272" pin=9"/></net>

<net id="289"><net_src comp="272" pin="10"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="295"><net_src comp="193" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="227" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="230" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="221" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="297" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="291" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="325"><net_src comp="72" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="76" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="340"><net_src comp="80" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="347"><net_src comp="84" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="272" pin=8"/></net>

<net id="352"><net_src comp="90" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="272" pin=7"/></net>

<net id="357"><net_src comp="96" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="272" pin=6"/></net>

<net id="362"><net_src comp="102" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="367"><net_src comp="108" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="372"><net_src comp="114" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="377"><net_src comp="120" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="382"><net_src comp="126" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="387"><net_src comp="132" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="237" pin=16"/></net>

<net id="392"><net_src comp="138" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="237" pin=15"/></net>

<net id="397"><net_src comp="144" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="237" pin=14"/></net>

<net id="402"><net_src comp="150" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="237" pin=13"/></net>

<net id="407"><net_src comp="156" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="237" pin=12"/></net>

<net id="412"><net_src comp="162" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="237" pin=11"/></net>

<net id="417"><net_src comp="168" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="237" pin=10"/></net>

<net id="422"><net_src comp="174" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="237" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add385346_out | {2 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_173_27 : arr_65 | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_9_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_10_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_11_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_12_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_13_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_14_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_15_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_1_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_2_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_3_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_4_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_5_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_6_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_7_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln173 : 1
		add_ln179 : 1
		br_ln173 : 2
		trunc_ln35 : 1
		tmp_s : 1
		zext_ln179 : 2
		tmp_44 : 2
		zext_ln179_1 : 3
		mul_ln179 : 4
		add_ln179_1 : 5
		add_ln173 : 1
		store_ln173 : 2
		store_ln173 : 2
		store_ln173 : 6
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |            tmp_s_fu_237           |    0    |    0    |    65   |
|          |           tmp_44_fu_272           |    0    |    0    |    43   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln179_fu_221         |    0    |    0    |    12   |
|    add   |         add_ln179_1_fu_291        |    0    |    0    |    71   |
|          |          add_ln173_fu_297         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |          mul_ln179_fu_193         |    4    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln173_fu_215         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          |  arg2_r_7_reload_read_read_fu_84  |    0    |    0    |    0    |
|          |  arg2_r_6_reload_read_read_fu_90  |    0    |    0    |    0    |
|          |  arg2_r_5_reload_read_read_fu_96  |    0    |    0    |    0    |
|          |  arg2_r_4_reload_read_read_fu_102 |    0    |    0    |    0    |
|          |  arg2_r_3_reload_read_read_fu_108 |    0    |    0    |    0    |
|          |  arg2_r_2_reload_read_read_fu_114 |    0    |    0    |    0    |
|          |  arg2_r_1_reload_read_read_fu_120 |    0    |    0    |    0    |
|          |   arg2_r_reload_read_read_fu_126  |    0    |    0    |    0    |
|   read   | arg1_r_15_reload_read_read_fu_132 |    0    |    0    |    0    |
|          | arg1_r_14_reload_read_read_fu_138 |    0    |    0    |    0    |
|          | arg1_r_13_reload_read_read_fu_144 |    0    |    0    |    0    |
|          | arg1_r_12_reload_read_read_fu_150 |    0    |    0    |    0    |
|          | arg1_r_11_reload_read_read_fu_156 |    0    |    0    |    0    |
|          | arg1_r_10_reload_read_read_fu_162 |    0    |    0    |    0    |
|          |  arg1_r_9_reload_read_read_fu_168 |    0    |    0    |    0    |
|          |  arg1_r_8_reload_read_read_fu_174 |    0    |    0    |    0    |
|          |      arr_65_read_read_fu_180      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_186      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln35_fu_233         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln179_fu_267         |    0    |    0    |    0    |
|          |        zext_ln179_1_fu_286        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    4    |    0    |   235   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add385346_reg_322      |   64   |
|arg1_r_10_reload_read_reg_409|   32   |
|arg1_r_11_reload_read_reg_404|   32   |
|arg1_r_12_reload_read_reg_399|   32   |
|arg1_r_13_reload_read_reg_394|   32   |
|arg1_r_14_reload_read_reg_389|   32   |
|arg1_r_15_reload_read_reg_384|   32   |
| arg1_r_8_reload_read_reg_419|   32   |
| arg1_r_9_reload_read_reg_414|   32   |
| arg2_r_1_reload_read_reg_374|   32   |
| arg2_r_2_reload_read_reg_369|   32   |
| arg2_r_3_reload_read_reg_364|   32   |
| arg2_r_4_reload_read_reg_359|   32   |
| arg2_r_5_reload_read_reg_354|   32   |
| arg2_r_6_reload_read_reg_349|   32   |
| arg2_r_7_reload_read_reg_344|   32   |
|  arg2_r_reload_read_reg_379 |   32   |
|          i_reg_330          |    4   |
|          k_reg_337          |    4   |
+-----------------------------+--------+
|            Total            |   584  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   235  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   584  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   584  |   235  |
+-----------+--------+--------+--------+
