/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire [27:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = in_data[23] ? celloutsig_0_1z : in_data[55];
  assign celloutsig_1_19z = !(celloutsig_1_11z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_4z);
  assign celloutsig_0_19z = ~(celloutsig_0_9z[4] | celloutsig_0_8z);
  assign celloutsig_0_43z = ~celloutsig_0_26z;
  assign celloutsig_1_2z = ~((celloutsig_1_1z[15] | celloutsig_1_0z) & (celloutsig_1_1z[1] | in_data[128]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z | celloutsig_1_11z) & (celloutsig_1_8z[8] | celloutsig_1_0z));
  assign celloutsig_0_16z = ~((in_data[12] | celloutsig_0_15z) & (celloutsig_0_10z | celloutsig_0_15z));
  assign celloutsig_0_0z = in_data[2] | ~(in_data[81]);
  assign celloutsig_1_0z = in_data[145] | ~(in_data[110]);
  assign celloutsig_1_15z = celloutsig_1_9z | ~(celloutsig_1_7z[17]);
  assign celloutsig_0_12z = celloutsig_0_10z | ~(celloutsig_0_4z);
  assign celloutsig_0_7z = celloutsig_0_1z ^ celloutsig_0_2z;
  assign celloutsig_1_7z = in_data[144:117] + { celloutsig_1_1z[11:0], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_7z, celloutsig_0_9z[4:2], celloutsig_0_9z[3], celloutsig_0_9z[0], celloutsig_0_19z } + { celloutsig_0_14z[14:10], celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_4z = celloutsig_0_3z[3:1] == in_data[69:67];
  assign celloutsig_1_9z = { celloutsig_1_8z[11:5], celloutsig_1_0z } == { celloutsig_1_7z[12:6], celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z } == { celloutsig_0_9z[3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_8z = celloutsig_1_1z[13:0] * { celloutsig_1_7z[18:6], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[6:2] != { in_data[22:20], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = { in_data[48:41], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_11z } != { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_10z = & { celloutsig_0_9z[4:2], celloutsig_0_9z[0], celloutsig_0_4z };
  assign celloutsig_1_11z = celloutsig_1_5z & celloutsig_1_7z[23];
  assign celloutsig_0_15z = celloutsig_0_9z[3] & celloutsig_0_10z;
  assign celloutsig_0_26z = celloutsig_0_9z[3] & celloutsig_0_24z[5];
  assign celloutsig_0_42z = ~^ celloutsig_0_24z[4:1];
  assign celloutsig_1_5z = ~^ celloutsig_1_1z[13:11];
  assign celloutsig_0_5z = ~^ in_data[56:51];
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[54:51] >> { in_data[81:79], celloutsig_0_0z };
  assign celloutsig_0_11z = ~((celloutsig_0_0z & celloutsig_0_3z[0]) | celloutsig_0_3z[3]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 16'h0000;
    else if (clkin_data[64]) celloutsig_1_1z = in_data[169:154];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_14z = 15'h0000;
    else if (clkin_data[32]) celloutsig_0_14z = { celloutsig_0_3z[3], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign { celloutsig_0_9z[4], celloutsig_0_9z[0], celloutsig_0_9z[2], celloutsig_0_9z[3] } = ~ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_9z[1] = celloutsig_0_9z[3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
