# Experiar SoC includes
-v $(CARAVEL_ROOT)/verilog/rtl/defines.v 
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v  
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarSoC/ExperiarSoC_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/CaravelHost/CaravelHost_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/CaravelHost/WBAddressExtension.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/ExperiarCore_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/CoreManagement.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/RV32ICore.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Pipe/PipeFetch.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Pipe/PipeOperation.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Pipe/PipeStage.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Pipe/PipeStore.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Utility/InstructionDecode.v
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Utility/MisalignedMemoryController.v
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/CSR/CSR.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/CSR/CSR_ConfigurationRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/CSR/CSR_DataRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/CSR/CSR_ReadRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/CSR/CSR_TimerRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/CSR/Traps/Traps.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/JTAG.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/JTAGRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Memory/LocalMemoryInterface.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Memory/MemoryController.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Wishbone/Core_WBInterface.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/ExperiarCore/Wishbone/WB_SRAMInterface.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Flash/Flash_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Flash/FlashBuffer.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Flash/QSPIDevice.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/Peripherals_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/WBPeripheralBusInterface/WBPeripheralBusInterface_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/GPIO/GPIO_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/GPIO/GPIODevice.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/IOMultiplexer/IOMultiplexer_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/PWM/PWM_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/PWM/PWMDevice.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/PWM/PWMOutput.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/SPI/SPI_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/SPI/SPIDevice.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/UART/UART_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/UART/UARTDevice.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/UART/UART_rx.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/UART/UART_tx.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/Registers/ConfigurationRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/Registers/DataRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/Registers/OutputRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/Registers/DeviceSelect.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Peripherals/Registers/PeripheralSelect.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Video/Video_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Video/VideoMemory_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Video/VGA_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/WishboneInterconnect/WishboneInterconnect_top.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/WishboneInterconnect/WishboneMultiMasterSlave.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/WishboneInterconnect/MasterArbiter.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Utility/FIFO.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Utility/Mux.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Utility/ShiftRegister.v 
-v $(USER_PROJECT_VERILOG)/rtl/ExperiarSoC_Core/Utility/Counter.v 
-v $(USER_PROJECT_VERILOG)/rtl/Art/Art_top.v 
# Make sure there is a blank line at the end, otherwise things wont work
