[{"DBLP title": "Invited: Software Defined Accelerators From Learning Tools Environment.", "DBLP authors": ["Antonino Tumeo", "Marco Minutoli", "Vito Giovanni Castellana", "Joseph B. Manzano", "Vinay Amatya", "David Brooks", "Gu-Yeon Wei"], "year": 2020, "MAG papers": [{"PaperId": 3092542069, "PaperTitle": "invited software defined accelerators from learning tools environment", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 2.0, "pacific northwest national laboratory": 5.0}}], "source": "ES"}, {"DBLP title": "INVITED: AI Utopia or Dystopia - On Securing AI Platforms.", "DBLP authors": ["Ghada Dessouky", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "year": 2020, "MAG papers": [{"PaperId": 3046680558, "PaperTitle": "invited ai utopia or dystopia on securing ai platforms", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat darmstadt": 4.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "On the Security of Strong Memristor-based Physically Unclonable Functions.", "DBLP authors": ["Shaza Zeitouni", "Emmanuel Stapf", "Hossein Fereidooni", "Ahmad-Reza Sadeghi"], "year": 2020, "MAG papers": [{"PaperId": 3033566779, "PaperTitle": "on the security of strong memristor based physically unclonable functions", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat darmstadt": 4.0}}], "source": "ES"}, {"DBLP title": "Multiplicative Complexity of Autosymmetric Functions: Theory and Applications to Security.", "DBLP authors": ["Anna Bernasconi", "Stelvio Cimato", "Valentina Ciriani", "Maria Chiara Molteni"], "year": 2020, "MAG papers": [{"PaperId": 3092070466, "PaperTitle": "multiplicative complexity of autosymmetric functions theory and applications to security", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of milan": 3.0, "university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "Prive-HD: Privacy-Preserved Hyperdimensional Computing.", "DBLP authors": ["Behnam Khaleghi", "Mohsen Imani", "Tajana Rosing"], "year": 2020, "MAG papers": [{"PaperId": 3024455327, "PaperTitle": "prive hd privacy preserved hyperdimensional computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 3.0}}, {"PaperId": 3092127391, "PaperTitle": "prive hd privacy preserved hyperdimensional computing", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Information Flow Tracking for Embedded Binaries using SystemC-based Virtual Prototypes.", "DBLP authors": ["Pascal Pieper", "Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2020, "MAG papers": [{"PaperId": 3091832709, "PaperTitle": "dynamic information flow tracking for embedded binaries using systemc based virtual prototypes", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design.", "DBLP authors": ["Brett Shook", "Prateek Bhansali", "Chandramouli Kashyap", "Chirayu Amin", "Siddhartha Joshi"], "year": 2020, "MAG papers": [{"PaperId": 3092098889, "PaperTitle": "mlparest machine learning based parasitic estimation for custom circuit design", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Extending the RISC-V ISA for Efficient RNN-based 5G Radio Resource Management.", "DBLP authors": ["Renzo Andri", "Tomas Henriksson", "Luca Benini"], "year": 2020, "MAG papers": [{"PaperId": 3092319144, "PaperTitle": "extending the risc v isa for efficient rnn based 5g radio resource management", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huawei": 1.0, "eth zurich": 2.0}}, {"PaperId": 3008360848, "PaperTitle": "extending the risc v isa for efficient rnn based 5g radio resource management", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eth zurich": 2.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "R2D3: A Reliability Engine for 3D Parallel Systems.", "DBLP authors": ["Javad Bagherzadeh", "Aporva Amarnath", "Jielun Tan", "Subhankar Pal", "Ronald G. Dreslinski"], "year": 2020, "MAG papers": [{"PaperId": 3092521522, "PaperTitle": "r2d3 a reliability engine for 3d parallel systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 5.0}}], "source": "ES"}, {"DBLP title": "PCNN: Pattern-based Fine-Grained Regular Pruning Towards Optimizing CNN Accelerators.", "DBLP authors": ["Zhanhong Tan", "Jiebo Song", "Xiaolong Ma", "Sia Huat Tan", "Hongyang Chen", "Yuanqing Miao", "Yifu Wu", "Shaokai Ye", "Yanzhi Wang", "Dehui Li", "Kaisheng Ma"], "year": 2020, "MAG papers": [{"PaperId": 3091920657, "PaperTitle": "pcnn pattern based fine grained regular pruning towards optimizing cnn accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 3.0, "northeastern university": 2.0, "xi an jiaotong university": 1.0}}, {"PaperId": 3006590956, "PaperTitle": "pcnn pattern based fine grained regular pruning towards optimizing cnn accelerators", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northeastern university": 2.0, "xi an jiaotong university": 1.0, "tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "RTMobile: Beyond Real-Time Mobile Acceleration of RNNs for Speech Recognition.", "DBLP authors": ["Peiyan Dong", "Siyue Wang", "Wei Niu", "Chengming Zhang", "Sheng Lin", "Zhengang Li", "Yifan Gong", "Bin Ren", "Xue Lin", "Dingwen Tao"], "year": 2020, "MAG papers": [{"PaperId": 3091900426, "PaperTitle": "rtmobile beyond real time mobile acceleration of rnns for speech recognition", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"college of william mary": 2.0, "northeastern university": 6.0, "university of alabama": 2.0}}, {"PaperId": 3008666094, "PaperTitle": "rtmobile beyond real time mobile acceleration of rnns for speech recognition", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SFO: A Scalable Approach to Fanout-Bounded Logic Synthesis for Emerging Technologies.", "DBLP authors": ["He-Teng Zhang", "Jie-Hong R. Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3092289469, "PaperTitle": "sfo a scalable approach to fanout bounded logic synthesis for emerging technologies", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "ALF: Autoencoder-based Low-rank Filter-sharing for Efficient Convolutional Neural Networks.", "DBLP authors": ["Alexander Frickenstein", "Manoj Rohit Vemparala", "Nael Fasfous", "Laura Hauenschild", "Naveen Shankar Nagaraja", "Christian Unger", "Walter Stechele"], "year": 2020, "MAG papers": [{"PaperId": 3045422318, "PaperTitle": "alf autoencoder based low rank filter sharing for efficient convolutional neural networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 3.0, "bmw": 4.0}}, {"PaperId": 3092479081, "PaperTitle": "alf autoencoder based low rank filter sharing for efficient convolutional neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"bmw": 4.0, "technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "WarningNet: A Deep Learning Platform for Early Warning of Task Failures under Input Perturbation for Reliable Autonomous Platforms.", "DBLP authors": ["Minah Lee", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "year": 2020, "MAG papers": [{"PaperId": 3091974862, "PaperTitle": "warningnet a deep learning platform for early warning of task failures under input perturbation for reliable autonomous platforms", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Towards Memory-Efficient Streaming Processing with Counter-Cascading Sketching on FPGA.", "DBLP authors": ["Minjin Tang", "Mei Wen", "Junzhong Shen", "Xiaolei Zhao", "Chunyuan Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3092015403, "PaperTitle": "towards memory efficient streaming processing with counter cascading sketching on fpga", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "An Efficient EPIST Algorithm for Global Placement with Non-Integer Multiple-Height Cells *.", "DBLP authors": ["Jianli Chen", "Zhipeng Huang", "Ye Huang", "Wenxing Zhu", "Jun Yu", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3091902684, "PaperTitle": "an efficient epist algorithm for global placement with non integer multiple height cells", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 2.0, "center for discrete mathematics and theoretical computer science": 3.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview.", "DBLP authors": ["Kaushik Roy", "Indranil Chakraborty", "Mustafa Fayez Ali", "Aayush Ankit", "Amogh Agrawal"], "year": 2020, "MAG papers": [{"PaperId": 3092601938, "PaperTitle": "in memory computing in emerging memory technologies for machine learning an overview", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "Don't-Care-Based Node Minimization for Threshold Logic Networks.", "DBLP authors": ["Yung-Chih Chen", "Hao-Ju Chang", "Li-Cheng Zheng"], "year": 2020, "MAG papers": [{"PaperId": 3092511182, "PaperTitle": "don t care based node minimization for threshold logic networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 1.0, "yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "A Pragmatic Approach to On-device Incremental Learning System with Selective Weight Updates.", "DBLP authors": ["Jaekang Shin", "Seungkyu Choi", "Yeongjae Choi", "Lee-Sup Kim"], "year": 2020, "MAG papers": [{"PaperId": 3092581319, "PaperTitle": "a pragmatic approach to on device incremental learning system with selective weight updates", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "AHEC: End-to-end Compiler Framework for Privacy-preserving Machine Learning Acceleration.", "DBLP authors": ["Huili Chen", "Rosario Cammarota", "Felipe Valencia", "Francesco Regazzoni", "Farinaz Koushanfar"], "year": 2020, "MAG papers": [{"PaperId": 3091977288, "PaperTitle": "ahec end to end compiler framework for privacy preserving machine learning acceleration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Autonomous Warehouse-Scale Computers.", "DBLP authors": ["Sundar Dev", "David Lo", "Liqun Cheng", "Parthasarathy Ranganathan"], "year": 2020, "MAG papers": [{"PaperId": 3091945742, "PaperTitle": "autonomous warehouse scale computers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 4.0}}], "source": "ES"}, {"DBLP title": "Circuit Learning for Logic Regression on High Dimensional Boolean Space.", "DBLP authors": ["Pei-Wei Chen", "Yu-Ching Huang", "Cheng-Lin Lee", "Jie-Hong Roland Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3092631336, "PaperTitle": "circuit learning for logic regression on high dimensional boolean space", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "BPU: A Blockchain Processing Unit for Accelerated Smart Contract Execution.", "DBLP authors": ["Tao Lu", "Lu Peng"], "year": 2020, "MAG papers": [{"PaperId": 3092250236, "PaperTitle": "bpu a blockchain processing unit for accelerated smart contract execution", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"louisiana state university": 2.0}}], "source": "ES"}, {"DBLP title": "Hamiltonian Path Based Mixed-Cell-Height Legalization for Neighbor Diffusion Effect Mitigation.", "DBLP authors": ["Jianli Chen", "Ziran Zhu", "Qinghai Liu", "Yimin Zhang", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092101054, "PaperTitle": "hamiltonian path based mixed cell height legalization for neighbor diffusion effect mitigation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 1.0, "national taiwan university": 1.0, "center for discrete mathematics and theoretical computer science": 4.0}}], "source": "ES"}, {"DBLP title": "Runtime Trust Evaluation and Hardware Trojan Detection Using On-Chip EM Sensors.", "DBLP authors": ["Jiaji He", "Xiaolong Guo", "Haocheng Ma", "Yanjiang Liu", "Yiqiang Zhao", "Yier Jin"], "year": 2020, "MAG papers": [{"PaperId": 3092361744, "PaperTitle": "runtime trust evaluation and hardware trojan detection using on chip em sensors", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tianjin university": 3.0, "university of florida": 1.0, "kansas state university": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks.", "DBLP authors": ["Haoxing Ren", "George F. Kokai", "Walker J. Turner", "Ting-Sheng Ku"], "year": 2020, "MAG papers": [{"PaperId": 3091933103, "PaperTitle": "paragraph layout parasitics and device parameter prediction using graph neural networks", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nvidia": 3.0, "durham university": 1.0}}], "source": "ES"}, {"DBLP title": "Algorithm-Hardware Co-Design of Adaptive Floating-Point Encodings for Resilient Deep Learning Inference.", "DBLP authors": ["Thierry Tambe", "En-Yu Yang", "Zishen Wan", "Yuntian Deng", "Vijay Janapa Reddi", "Alexander M. Rush", "David Brooks", "Gu-Yeon Wei"], "year": 2020, "MAG papers": [{"PaperId": 3092209569, "PaperTitle": "algorithm hardware co design of adaptive floating point encodings for resilient deep learning inference", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"harvard university": 7.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "ReTriple: Reduction of Redundant Rendering on Android Devices for Performance and Energy Optimizations.", "DBLP authors": ["Xianfeng Li", "Gengchao Li", "Xiaole Cui"], "year": 2020, "MAG papers": [{"PaperId": 3092464776, "PaperTitle": "retriple reduction of redundant rendering on android devices for performance and energy optimizations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 3.0}}], "source": "ES"}, {"DBLP title": "Convergence-Aware Neural Network Training.", "DBLP authors": ["Hyungjun Oh", "Yongseung Yu", "Giha Ryu", "Gunjoo Ahn", "Yuri Jeong", "Yongjun Park", "Jiwon Seo"], "year": 2020, "MAG papers": [{"PaperId": 3091941622, "PaperTitle": "convergence aware neural network training", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hanyang university": 6.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY.", "DBLP authors": ["Jianqi Chen", "Monir Zaman", "Yiorgos Makris", "R. D. Shawn Blanton", "Subhasish Mitra", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2020, "MAG papers": [{"PaperId": 3092254747, "PaperTitle": "decoy deflection driven hls based computation partitioning for obfuscating intellectual property", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 1.0, "university of texas at dallas": 4.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Learning From A Big Brother - Mimicking Neural Networks in Profiled Side-channel Analysis.", "DBLP authors": ["Daan van der Valk", "Marina Krcek", "Stjepan Picek", "Shivam Bhasin"], "year": 2020, "MAG papers": [{"PaperId": 3092431380, "PaperTitle": "learning from a big brother mimicking neural networks in profiled side channel analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"delft university of technology": 3.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Flashmark: Watermarking of NOR Flash Memories for Counterfeit Detection.", "DBLP authors": ["Prawar Poudel", "Biswajit Ray", "Aleksandar Milenkovic"], "year": 2020, "MAG papers": [{"PaperId": 3092320038, "PaperTitle": "flashmark watermarking of nor flash memories for counterfeit detection", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of alabama in huntsville": 3.0}}], "source": "ES"}, {"DBLP title": "STC: Significance-aware Transform-based Codec Framework for External Memory Access Reduction.", "DBLP authors": ["Feng Xiong", "Fengbin Tu", "Man Shi", "Yang Wang", "Leibo Liu", "Shaojun Wei", "Shouyi Yin"], "year": 2020, "MAG papers": [{"PaperId": 3092502001, "PaperTitle": "stc significance aware transform based codec framework for external memory access reduction", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 6.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "PIM-Prune: Fine-Grain DCNN Pruning for Crossbar-Based Process-In-Memory Architecture.", "DBLP authors": ["Chaoqun Chu", "Yanzhi Wang", "Yilong Zhao", "Xiaolong Ma", "Shaokai Ye", "Yunyan Hong", "Xiaoyao Liang", "Yinhe Han", "Li Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3091922395, "PaperTitle": "pim prune fine grain dcnn pruning for crossbar based process in memory architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 1.0, "northeastern university": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training.", "DBLP authors": ["Hongwu Jiang", "Shanshi Huang", "Xiaochen Peng", "Jian-Wei Su", "Yen-Chi Chou", "Wei-Hsing Huang", "Ta-Wei Liu", "Ruhui Liu", "Meng-Fan Chang", "Shimeng Yu"], "year": 2020, "MAG papers": [{"PaperId": 3092083602, "PaperTitle": "a two way sram array based accelerator for deep neural network on chip training", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 6.0, "georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "PETNet: Polycount and Energy Trade-off Deep Networks for Producing 3D Objects from Images.", "DBLP authors": ["Nitthilan Kanappan Jayakodi", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2020, "MAG papers": [{"PaperId": 3092349220, "PaperTitle": "petnet polycount and energy trade off deep networks for producing 3d objects from images", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"washington state university": 3.0}}], "source": "ES"}, {"DBLP title": "Intermittent Inference with Nonuniformly Compressed Multi-Exit Neural Network for Energy Harvesting Powered Devices.", "DBLP authors": ["Yawen Wu", "Zhepeng Wang", "Zhenge Jia", "Yiyu Shi", "Jingtong Hu"], "year": 2020, "MAG papers": [{"PaperId": 3092581393, "PaperTitle": "intermittent inference with nonuniformly compressed multi exit neural network for energy harvesting powered devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 4.0, "university of notre dame": 1.0}}, {"PaperId": 3018620046, "PaperTitle": "intermittent inference with nonuniformly compressed multi exit neural network for energy harvesting powered devices", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of pittsburgh": 4.0, "university of notre dame": 1.0}}], "source": "ES"}, {"DBLP title": "TDP-ADMM: A Timing Driven Placement Approach for Superconductive Electronic Circuits Using Alternating Direction Method of Multipliers.", "DBLP authors": ["Soheil Nazar Shahsavani", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 3091843774, "PaperTitle": "tdp admm a timing driven placement approach for superconductive electronic circuits using alternating direction method of multipliers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels.", "DBLP authors": ["Dongup Kwon", "Suyeon Hur", "Hamin Jang", "Eriko Nurvitadhi", "Jangwoo Kim"], "year": 2020, "MAG papers": [{"PaperId": 3092379737, "PaperTitle": "scalable multi fpga acceleration for large rnns with full parallelism levels", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "INVITED: Efficient Synthesis of Compact Deep Neural Networks.", "DBLP authors": ["Wenhan Xia", "Hongxu Yin", "Niraj K. Jha"], "year": 2020, "MAG papers": [{"PaperId": 3092249339, "PaperTitle": "invited efficient synthesis of compact deep neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Deep Learning-Driven Simultaneous Layout Decomposition and Mask Optimization.", "DBLP authors": ["Wei Zhong", "Shuxiang Hu", "Yuzhe Ma", "Haoyu Yang", "Xiuyuan Ma", "Bei Yu"], "year": 2020, "MAG papers": [{"PaperId": 3091844009, "PaperTitle": "deep learning driven simultaneous layout decomposition and mask optimization", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 3.0, "dalian university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Best of Both Worlds: Combining CUDA Graph with an Image Processing DSL.", "DBLP authors": ["Bo Qiao", "M. Akif \u00d6zkan", "J\u00fcrgen Teich", "Frank Hannig"], "year": 2020, "MAG papers": [{"PaperId": 3092288363, "PaperTitle": "the best of both worlds combining cuda graph with an image processing dsl", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "The Tao of PAO: Anatomy of a Pin Access Oracle for Detailed Routing.", "DBLP authors": ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"], "year": 2020, "MAG papers": [{"PaperId": 3092390201, "PaperTitle": "the tao of pao anatomy of a pin access oracle for detailed routing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems.", "DBLP authors": ["Bharath Srinivas Prabakaran", "Vojtech Mrazek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Muhammad Shafique"], "year": 2020, "MAG papers": [{"PaperId": 3092362650, "PaperTitle": "approxfpgas embracing asic based approximate arithmetic components for fpga based systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brno university of technology": 3.0, "vienna university of technology": 2.0}}, {"PaperId": 3018203643, "PaperTitle": "approxfpgas embracing asic based approximate arithmetic components for fpga based systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brno university of technology": 3.0, "vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "BitPruner: Network Pruning for Bit-serial Accelerators.", "DBLP authors": ["Xiandong Zhao", "Ying Wang", "Cheng Liu", "Cong Shi", "Kaijie Tu", "Lei Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3092182048, "PaperTitle": "bitpruner network pruning for bit serial accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 5.0, "chongqing university": 1.0}}], "source": "ES"}, {"DBLP title": "Camouflage: Hardware-assisted CFI for the ARM Linux kernel.", "DBLP authors": ["R\u00e9mi Denis-Courmont", "Hans Liljestrand", "Carlos Chinea Perez", "Jan-Erik Ekberg"], "year": 2020, "MAG papers": [{"PaperId": 3092191573, "PaperTitle": "camouflage hardware assisted cfi for the arm linux kernel", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"aalto university": 2.0, "huawei": 2.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Error Propagation through Approximated Boolean Networks.", "DBLP authors": ["Jorge Echavarria", "Stefan Wildermann", "Oliver Kesz\u00f6cze", "J\u00fcrgen Teich"], "year": 2020, "MAG papers": [{"PaperId": 3091917448, "PaperTitle": "probabilistic error propagation through approximated boolean networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Scenario-Based Soft Real-Time Hybrid Application Mapping for MPSoCs.", "DBLP authors": ["Jan Spieck", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2020, "MAG papers": [{"PaperId": 3092539651, "PaperTitle": "scenario based soft real time hybrid application mapping for mpsocs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "FlexReduce: Flexible All-reduce for Distributed Deep Learning on Asymmetric Network Topology.", "DBLP authors": ["Jinho Lee", "Inseok Hwang", "Soham Shah", "Minsik Cho"], "year": 2020, "MAG papers": [{"PaperId": 3092260380, "PaperTitle": "flexreduce flexible all reduce for distributed deep learning on asymmetric network topology", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0, "yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling.", "DBLP authors": ["Srikant Bharadwaj", "Jieming Yin", "Bradford M. Beckmann", "Tushar Krishna"], "year": 2020, "MAG papers": [{"PaperId": 3092226368, "PaperTitle": "kite a family of heterogeneous interposer topologies enabled via accurate interconnect modeling", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 1.0, "advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "Access Characteristic Guided Partition for Read Performance Improvement on Solid State Drives.", "DBLP authors": ["Yina Lv", "Liang Shi", "Qiao Li", "Chun Jason Xue", "Edwin H.-M. Sha"], "year": 2020, "MAG papers": [{"PaperId": 3091850104, "PaperTitle": "access characteristic guided partition for read performance improvement on solid state drives", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"city university of hong kong": 2.0, "east china normal university": 3.0}}], "source": "ES"}, {"DBLP title": "BrezeFlow: Unified Debugger for Android CPU Power Governors and Schedulers on Edge Devices.", "DBLP authors": ["Alexander Hoffman", "Anuj Pathania", "Philipp H. Kindt", "Samarjit Chakraborty", "Tulika Mitra"], "year": 2020, "MAG papers": [{"PaperId": 3091956719, "PaperTitle": "brezeflow unified debugger for android cpu power governors and schedulers on edge devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 2.0, "national university of singapore": 2.0, "university of north carolina at chapel hill": 1.0}}], "source": "ES"}, {"DBLP title": "A Machine Learning Approach for Reliability-Aware Application Mapping for Heterogeneous Multicores.", "DBLP authors": ["Rafael Billig Tonetto", "Hiago M. G. de A. Rocha", "Gabriel L. Nazar", "Antonio Carlos Schneider Beck"], "year": 2020, "MAG papers": [{"PaperId": 3091888809, "PaperTitle": "a machine learning approach for reliability aware application mapping for heterogeneous multicores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "A Device Non-Ideality Resilient Approach for Mapping Neural Networks to Crossbar Arrays.", "DBLP authors": ["Arman Kazemi", "Cristobal Alessandri", "Alan C. Seabaugh", "Xiaobo Sharon Hu", "Michael T. Niemier", "Siddharth Joshi"], "year": 2020, "MAG papers": [{"PaperId": 3091799157, "PaperTitle": "a device non ideality resilient approach for mapping neural networks to crossbar arrays", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of notre dame": 6.0}}, {"PaperId": 3016193894, "PaperTitle": "a device non ideality resilient approach for mapping neural networks to crossbar arrays", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of notre dame": 6.0}}], "source": "ES"}, {"DBLP title": "BPNet: Branch-pruned Conditional Neural Network for Systematic Time-accuracy Tradeoff.", "DBLP authors": ["Kyungchul Park", "Chanyoung Oh", "Youngmin Yi"], "year": 2020, "MAG papers": [{"PaperId": 3092082681, "PaperTitle": "bpnet branch pruned conditional neural network for systematic time accuracy tradeoff", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "ROPAD: A Fully Digital Highly Predictive Ring Oscillator Probing Attempt Detector.", "DBLP authors": ["Seyed Hamidreza Moghadas", "Michael Pehl"], "year": 2020, "MAG papers": [{"PaperId": 3092070814, "PaperTitle": "ropad a fully digital highly predictive ring oscillator probing attempt detector", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Zero Data to Reduce Register File and Execution Unit Dynamic Power Consumption in GPGPUs.", "DBLP authors": ["Ahmad M. Radaideh", "Paul V. Gratz"], "year": 2020, "MAG papers": [{"PaperId": 3092106071, "PaperTitle": "exploiting zero data to reduce register file and execution unit dynamic power consumption in gpgpus", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "NACU: A Non-Linear Arithmetic Unit for Neural Networks.", "DBLP authors": ["Guido Baccelli", "Dimitrios Stathis", "Ahmed Hemani", "Maurizio Martina"], "year": 2020, "MAG papers": [{"PaperId": 3091789326, "PaperTitle": "nacu a non linear arithmetic unit for neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "PISCES: Power-Aware Implementation of SLAM by Customizing Efficient Sparse Algebra.", "DBLP authors": ["Bahar Asgari", "Ramyad Hadidi", "Nima Shoghi Ghaleshahi", "Hyesoon Kim"], "year": 2020, "MAG papers": [{"PaperId": 3092087782, "PaperTitle": "pisces power aware implementation of slam by customizing efficient sparse algebra", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Tier-Scrubbing: An Adaptive and Tiered Disk Scrubbing Scheme with Improved MTTD and Reduced Cost.", "DBLP authors": ["Ji Zhang", "Yuanzhang Wang", "Yangtao Wang", "Ke Zhou", "Sebastian Schelter", "Ping Huang", "Bin Cheng", "Yongguang Ji"], "year": 2020, "MAG papers": [{"PaperId": 3091892115, "PaperTitle": "tier scrubbing an adaptive and tiered disk scrubbing scheme with improved mttd and reduced cost", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"huazhong university of science and technology": 5.0, "tencent": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Time Multiplexing via Circuit Folding.", "DBLP authors": ["Po-Chun Chien", "Jie-Hong R. Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3091856741, "PaperTitle": "time multiplexing via circuit folding", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Creating an Agile Hardware Design Flow.", "DBLP authors": ["Rick Bahr", "Clark W. Barrett", "Nikhil Bhagdikar", "Alex Carsello", "Ross Daly", "Caleb Donovick", "David Durst", "Kayvon Fatahalian", "Kathleen Feng", "Pat Hanrahan", "Teguh Hofstee", "Mark Horowitz", "Dillon Huff", "Fredrik Kjolstad", "Taeyoung Kong", "Qiaoyi Liu", "Makai Mann", "Jackson Melchert", "Ankita Nayak", "Aina Niemetz", "Gedeon Nyengele", "Priyanka Raina", "Stephen Richardson", "Rajsekhar Setaluri", "Jeff Setter", "Kavya Sreedhar", "Maxwell Strange", "James J. Thomas", "Christopher Torng", "Leonard Truong", "Nestan Tsiskaridze", "Keyi Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3092300766, "PaperTitle": "creating an agile hardware design flow", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 32.0}}], "source": "ES"}, {"DBLP title": "Improving the Concurrency Performance of Persistent Memory Transactions on Multicores.", "DBLP authors": ["Qing Wang", "Youyou Lu", "Zhongjie Wu", "Fan Yang", "Jiwu Shu"], "year": 2020, "MAG papers": [{"PaperId": 3092516016, "PaperTitle": "improving the concurrency performance of persistent memory transactions on multicores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 4.0, "alibaba group": 1.0}}], "source": "ES"}, {"DBLP title": "Just Like the Real Thing: Fast Weak Simulation of Quantum Computation.", "DBLP authors": ["Stefan Hillmich", "Igor L. Markov", "Robert Wille"], "year": 2020, "MAG papers": [{"PaperId": 3045772113, "PaperTitle": "just like the real thing fast weak simulation of quantum computation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"johannes kepler university of linz": 2.0, "university of michigan": 1.0}}, {"PaperId": 3091995180, "PaperTitle": "just like the real thing fast weak simulation of quantum computation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"johannes kepler university of linz": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "A Robust Exponential Integrator Method for Generic Nonlinear Circuit Simulation.", "DBLP authors": ["Quan Chen"], "year": 2020, "MAG papers": [{"PaperId": 3092368861, "PaperTitle": "a robust exponential integrator method for generic nonlinear circuit simulation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Inherent Sensor Redundancy for Automotive Anomaly Detection.", "DBLP authors": ["Tianjia He", "Lin Zhang", "Fanxin Kong", "Asif Salekin"], "year": 2020, "MAG papers": [{"PaperId": 3092255243, "PaperTitle": "exploring inherent sensor redundancy for automotive anomaly detection", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"syracuse university": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient Circuit Compilation Flow for Quantum Approximate Optimization Algorithm.", "DBLP authors": ["Mahabubul Alam", "Abdullah Ash-Saki", "Swaroop Ghosh"], "year": 2020, "MAG papers": [{"PaperId": 3092255708, "PaperTitle": "an efficient circuit compilation flow for quantum approximate optimization algorithm", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Hawkware: Network Intrusion Detection based on Behavior Analysis with ANNs on an IoT Device.", "DBLP authors": ["Sunwoo Ahn", "Hayoon Yi", "Younghan Lee", "Whoi Ree Ha", "Giyeol Kim", "Yunheung Paek"], "year": 2020, "MAG papers": [{"PaperId": 3091920654, "PaperTitle": "hawkware network intrusion detection based on behavior analysis with anns on an iot device", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 6.0}}], "source": "ES"}, {"DBLP title": "Codar: A Contextual Duration-Aware Qubit Mapping for Various NISQ Devices.", "DBLP authors": ["Haowei Deng", "Yu Zhang", "Quanxi Li"], "year": 2020, "MAG papers": [{"PaperId": 3008133439, "PaperTitle": "codar a contextual duration aware qubit mapping for various nisq devices", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of science and technology of china": 3.0}}, {"PaperId": 3091781918, "PaperTitle": "codar a contextual duration aware qubit mapping for various nisq devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of science and technology of china": 3.0}}], "source": "ES"}, {"DBLP title": "The Power of Simulation for Equivalence Checking in Quantum Computing.", "DBLP authors": ["Lukas Burgholzer", "Robert Wille"], "year": 2020, "MAG papers": [{"PaperId": 3092110422, "PaperTitle": "the power of simulation for equivalence checking in quantum computing", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"johannes kepler university of linz": 2.0}}], "source": "ES"}, {"DBLP title": "Building End-to-End IoT Applications with QoS Guarantees.", "DBLP authors": ["Arne Hamann", "Selma Saidi", "David Ginthoer", "Christian Wietfeld", "Dirk Ziegenbein"], "year": 2020, "MAG papers": [{"PaperId": 3092068259, "PaperTitle": "building end to end iot applications with qos guarantees", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"bosch": 3.0, "technical university of dortmund": 2.0}}], "source": "ES"}, {"DBLP title": "GPNPU: Enabling Efficient Hardware-Based Direct Convolution with Multi-Precision Support in GPU Tensor Cores.", "DBLP authors": ["Zhuoran Song", "Jianfei Wang", "Tianjian Li", "Li Jiang", "Jing Ke", "Xiaoyao Liang", "Naifeng Jing"], "year": 2020, "MAG papers": [{"PaperId": 3091804697, "PaperTitle": "gpnpu enabling efficient hardware based direct convolution with multi precision support in gpu tensor cores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 7.0}}], "source": "ES"}, {"DBLP title": "Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision.", "DBLP authors": ["Kyeongho Lee", "Jinho Jeong", "Sungsoo Cheon", "Woong Choi", "Jongsun Park"], "year": 2020, "MAG papers": [{"PaperId": 3127714210, "PaperTitle": "bit parallel 6t sram in memory computing with reconfigurable bit precision", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 4.0, "sookmyung women s university": 1.0}}, {"PaperId": 3091826466, "PaperTitle": "bit parallel 6t sram in memory computing with reconfigurable bit precision", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 4.0, "sookmyung women s university": 1.0}}, {"PaperId": 3048012451, "PaperTitle": "bit parallel 6t sram in memory computing with reconfigurable bit precision", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 4.0, "sookmyung women s university": 1.0}}], "source": "ES"}, {"DBLP title": "AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices.", "DBLP authors": ["Marina Neseem", "Jon Nelson", "Sherief Reda"], "year": 2020, "MAG papers": [{"PaperId": 3091911037, "PaperTitle": "adasense adaptive low power sensing and activity recognition for wearable devices", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brown university": 3.0}}, {"PaperId": 3035087274, "PaperTitle": "adasense adaptive low power sensing and activity recognition for wearable devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brown university": 3.0}}], "source": "ES"}, {"DBLP title": "Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification.", "DBLP authors": ["Peng Zou", "Zhifeng Lin", "Xiao Shi", "Yingjie Wu", "Jianli Chen", "Jun Yu", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092302326, "PaperTitle": "time division multiplexing based system level fpga routing for logic verification", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fuzhou university": 2.0, "fudan university": 3.0, "national taiwan university": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Design of Large Area Flexible Electronics via Compressed Sensing.", "DBLP authors": ["Leilai Shao", "Ting Lei", "Tsung-Ching Huang", "Zhenan Bao", "Kwang-Ting Cheng"], "year": 2020, "MAG papers": [{"PaperId": 3092265015, "PaperTitle": "robust design of large area flexible electronics via compressed sensing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hewlett packard": 1.0, "university of california santa barbara": 1.0, "peking university": 1.0, "hong kong university of science and technology": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "3D CNN Acceleration on FPGA using Hardware-Aware Pruning.", "DBLP authors": ["Mengshu Sun", "Pu Zhao", "Mehmet G\u00fcng\u00f6r", "Massoud Pedram", "Miriam Leeser", "Xue Lin"], "year": 2020, "MAG papers": [{"PaperId": 3092564588, "PaperTitle": "3d cnn acceleration on fpga using hardware aware pruning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 5.0}}], "source": "ES"}, {"DBLP title": "A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-of-Order Processors.", "DBLP authors": ["Mohammad Rahmani Fadiheh", "Johannes M\u00fcller", "Raik Brinkmann", "Subhasish Mitra", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2020, "MAG papers": [{"PaperId": 3092493782, "PaperTitle": "a formal approach for detecting vulnerabilities to transient execution attacks in out of order processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 1.0, "kaiserslautern university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Realistic Fault Models and Fault Simulation for Quantum Dot Quantum Circuits.", "DBLP authors": ["Cheng-Yun Hsieh", "Chen-Hung Wu", "Chia-Hsien Huang", "His-Sheng Goan", "James Chien-Mo Li"], "year": 2020, "MAG papers": [{"PaperId": 3092570461, "PaperTitle": "realistic fault models and fault simulation for quantum dot quantum circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "DVFS-Based Scrubbing Scheduling for Reliability Maximization on Parallel Tasks in SRAM-based FPGAs.", "DBLP authors": ["Rui Li", "Heng Yu", "Weixiong Jiang", "Yajun Ha"], "year": 2020, "MAG papers": [{"PaperId": 3091774643, "PaperTitle": "dvfs based scrubbing scheduling for reliability maximization on parallel tasks in sram based fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghaitech university": 3.0, "the university of nottingham ningbo china": 1.0}}], "source": "ES"}, {"DBLP title": "Unified Architectural Support for Secure and Robust Deep Learning.", "DBLP authors": ["Mojan Javaheripi", "Huili Chen", "Farinaz Koushanfar"], "year": 2020, "MAG papers": [{"PaperId": 3091829162, "PaperTitle": "unified architectural support for secure and robust deep learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Learning to Quantize Deep Neural Networks: A Competitive-Collaborative Approach.", "DBLP authors": ["Md Fahim Faysal Khan", "Mohammad Mahdi Kamani", "Mehrdad Mahdavi", "Vijaykrishnan Narayanan"], "year": 2020, "MAG papers": [{"PaperId": 3092611426, "PaperTitle": "learning to quantize deep neural networks a competitive collaborative approach", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Imperceptible Misclassification Attack on Deep Learning Accelerator by Glitch Injection.", "DBLP authors": ["Wenye Liu", "Chip-Hong Chang", "Fan Zhang", "Xiaoxuan Lou"], "year": 2020, "MAG papers": [{"PaperId": 3092516112, "PaperTitle": "imperceptible misclassification attack on deep learning accelerator by glitch injection", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"zhejiang university": 2.0, "nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "ReSiPE: ReRAM-based Single-Spiking Processing-In-Memory Engine.", "DBLP authors": ["Ziru Li", "Bonan Yan", "Hai Helen Li"], "year": 2020, "MAG papers": [{"PaperId": 3092108775, "PaperTitle": "resipe reram based single spiking processing in memory engine", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Romeo: Conversion and Evaluation of HDL Designs in the Encrypted Domain.", "DBLP authors": ["Charles Gouert", "Nektarios Georgios Tsoutsos"], "year": 2020, "MAG papers": [{"PaperId": 3092027738, "PaperTitle": "romeo conversion and evaluation of hdl designs in the encrypted domain", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of delaware": 2.0}}], "source": "ES"}, {"DBLP title": "Wafer Map Defect Patterns Classification using Deep Selective Learning.", "DBLP authors": ["Mohamed Baker Alawieh", "Duane Boning", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3092166587, "PaperTitle": "wafer map defect patterns classification using deep selective learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 2.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability.", "DBLP authors": ["Runbin Shi", "Yuhao Ding", "Xuechao Wei", "He Li", "Hang Liu", "Hayden Kwok-Hay So", "Caiwen Ding"], "year": 2020, "MAG papers": [{"PaperId": 3092611151, "PaperTitle": "ftdl a tailored fpga overlay for deep learning with high scalability", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of hong kong": 3.0, "university of connecticut": 1.0, "peking university": 1.0, "university of cambridge": 1.0, "stevens institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs.", "DBLP authors": ["Yi-Chen Lu", "Sai Surya Kiran Pentapati", "Lingjun Zhu", "Kambiz Samadi", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3092072718, "PaperTitle": "tp gnn a graph neural network framework for tier partitioning in monolithic 3d ics", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 4.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Exploration of Design Space and Runtime Optimization for Affective Computing in Machine Learning Empowered Ultra-Low Power SoC.", "DBLP authors": ["Yijie Wei", "Kofi Otseidu", "Jie Gu"], "year": 2020, "MAG papers": [{"PaperId": 3092306016, "PaperTitle": "exploration of design space and runtime optimization for affective computing in machine learning empowered ultra low power soc", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "DPCP-p: A Distributed Locking Protocol for Parallel Real-Time Tasks.", "DBLP authors": ["Maolin Yang", "Ze-Wei Chen", "Xu Jiang", "Nan Guan", "Hang Lei"], "year": 2020, "MAG papers": [{"PaperId": 3092089658, "PaperTitle": "dpcp p a distributed locking protocol for parallel real time tasks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of electronic science and technology of china": 4.0, "hong kong polytechnic university": 1.0}}, {"PaperId": 3039002018, "PaperTitle": "dpcp p a distributed locking protocol for parallel real time tasks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong polytechnic university": 1.0, "university of electronic science and technology of china": 4.0}}], "source": "ES"}, {"DBLP title": "Factored Radix-8 Systolic Array for Tensor Processing.", "DBLP authors": ["Inayat Ullah", "Kashif Inayat", "Joon-Sung Yang", "Jaeyong Chung"], "year": 2020, "MAG papers": [{"PaperId": 3092521759, "PaperTitle": "factored radix 8 systolic array for tensor processing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 1.0, "incheon national university": 3.0}}], "source": "ES"}, {"DBLP title": "Proactive Aging Mitigation in CGRAs through Utilization-Aware Allocation.", "DBLP authors": ["Marcelo Brandalero", "Bernardo Neuhaus Lignati", "Antonio Carlos Schneider Beck", "Muhammad Shafique", "Michael H\u00fcbner"], "year": 2020, "MAG papers": [{"PaperId": 3091922048, "PaperTitle": "proactive aging mitigation in cgras through utilization aware allocation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 1.0, "brandenburg university of technology": 2.0, "universidade federal do rio grande do sul": 2.0}}, {"PaperId": 3017551736, "PaperTitle": "proactive aging mitigation in cgras through utilization aware allocation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brandenburg university of technology": 2.0, "vienna university of technology": 1.0, "universidade federal do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "Tail: An Automated and Lightweight Gradient Compression Framework for Distributed Deep Learning.", "DBLP authors": ["Jinrong Guo", "Songlin Hu", "Wang Wang", "Chunrong Yao", "Jizhong Han", "Ruixuan Li", "Yijun Lu"], "year": 2020, "MAG papers": [{"PaperId": 3091803058, "PaperTitle": "tail an automated and lightweight gradient compression framework for distributed deep learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanjing university of science and technology": 1.0, "chinese academy of sciences": 5.0, "alibaba group": 1.0}}], "source": "ES"}, {"DBLP title": "TEVoT: Timing Error Modeling of Functional Units under Dynamic Voltage and Temperature Variations.", "DBLP authors": ["Xun Jiao", "Dongning Ma", "Wanli Chang", "Yu Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3092621962, "PaperTitle": "tevot timing error modeling of functional units under dynamic voltage and temperature variations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of york": 1.0, "villanova university": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Remote Atomic Extension (RAE) for Scalable High Performance Computing.", "DBLP authors": ["Xi Wang", "Brody Williams", "John D. Leidel", "Alan Ehret", "Michel A. Kinsy", "Yong Chen"], "year": 2020, "MAG papers": [{"PaperId": 3091986965, "PaperTitle": "remote atomic extension rae for scalable high performance computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"boston university": 2.0, "texas tech university": 3.0}}], "source": "ES"}, {"DBLP title": "Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks.", "DBLP authors": ["Qilin Zheng", "Zongwei Wang", "Zishun Feng", "Bonan Yan", "Yimao Cai", "Ru Huang", "Yiran Chen", "Chia-Lin Yang", "Hai Helen Li"], "year": 2020, "MAG papers": [{"PaperId": 3092368495, "PaperTitle": "lattice an adc dac less reram based processing in memory architecture for accelerating deep convolution neural networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of north carolina at chapel hill": 1.0, "duke university": 3.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Massively Parallel Approximate Simulation of Hard Quantum Circuits.", "DBLP authors": ["Igor L. Markov", "Aneeqa Fatima", "Sergei V. Isakov", "Sergio Boixo"], "year": 2020, "MAG papers": [{"PaperId": 3091868011, "PaperTitle": "massively parallel approximate simulation of hard quantum circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 2.0, "google": 2.0}}], "source": "ES"}, {"DBLP title": "An Efficient Asynchronous Batch Bayesian Optimization Approach for Analog Circuit Synthesis.", "DBLP authors": ["Shuhan Zhang", "Fan Yang", "Dian Zhou", "Xuan Zeng"], "year": 2020, "MAG papers": [{"PaperId": 3092488979, "PaperTitle": "an efficient asynchronous batch bayesian optimization approach for analog circuit synthesis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at dallas": 1.0, "fudan university": 3.0}}], "source": "ES"}, {"DBLP title": "FLOPS: EFficient On-Chip Learning for OPtical Neural Networks Through Stochastic Zeroth-Order Optimization.", "DBLP authors": ["Jiaqi Gu", "Zheng Zhao", "Chenghao Feng", "Wuxi Li", "Ray T. Chen", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3092599113, "PaperTitle": "flops efficient on chip learning for optical neural networks through stochastic zeroth order optimization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 5.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "O-2A: Low Overhead DNN Compression with Outlier-Aware Approximation.", "DBLP authors": ["Nguyen-Dong Ho", "Minh-Son Le", "Ik-Joon Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092054174, "PaperTitle": "o 2a low overhead dnn compression with outlier aware approximation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyung hee university": 3.0}}], "source": "ES"}, {"DBLP title": "Input-Dependent Edge-Cloud Mapping of Recurrent Neural Networks Inference.", "DBLP authors": ["Daniele Jahier Pagliari", "Roberta Chiaro", "Yukai Chen", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "year": 2020, "MAG papers": [{"PaperId": 3091802551, "PaperTitle": "input dependent edge cloud mapping of recurrent neural networks inference", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 6.0}}], "source": "ES"}, {"DBLP title": "Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator.", "DBLP authors": ["Mohamed S. Abdelfattah", "Lukasz Dudziak", "Thomas C. P. Chau", "Royson Lee", "Hyeji Kim", "Nicholas D. Lane"], "year": 2020, "MAG papers": [{"PaperId": 3005828390, "PaperTitle": "best of both worlds automl codesign of a cnn and its hardware accelerator", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"samsung": 1.0}}, {"PaperId": 3092216346, "PaperTitle": "best of both worlds automl codesign of a cnn and its hardware accelerator", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 6.0}}], "source": "ES"}, {"DBLP title": "DRAMDig: A Knowledge-assisted Tool to Uncover DRAM Address Mapping.", "DBLP authors": ["Minghua Wang", "Zhi Zhang", "Yueqiang Cheng", "Surya Nepal"], "year": 2020, "MAG papers": [{"PaperId": 3014210486, "PaperTitle": "dramdig a knowledge assisted tool to uncover dram address mapping", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"baidu": 2.0, "commonwealth scientific and industrial research organisation": 2.0}}, {"PaperId": 3092001024, "PaperTitle": "dramdig a knowledge assisted tool to uncover dram address mapping", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"baidu": 2.0, "university of new south wales": 1.0, "commonwealth scientific and industrial research organisation": 1.0}}], "source": "ES"}, {"DBLP title": "LoPher: SAT-Hardened Logic Embedding on Block Ciphers.", "DBLP authors": ["Akashdeep Saha", "Sayandeep Saha", "Siddhartha Chowdhury", "Debdeep Mukhopadhyay", "Bhargab B. Bhattacharya"], "year": 2020, "MAG papers": [{"PaperId": 3092142741, "PaperTitle": "lopher sat hardened logic embedding on block ciphers", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kharagpur": 5.0}}], "source": "ES"}, {"DBLP title": "Statistical Timing Analysis considering Multiple-Input Switching.", "DBLP authors": ["Debjit Sinha", "Vasant Rao", "Chaitanya Peddawad", "Michael H. Wood", "Jeffrey G. Hemmett", "Suriya Skariah", "Patrick Williams"], "year": 2020, "MAG papers": [{"PaperId": 3092375653, "PaperTitle": "statistical timing analysis considering multiple input switching", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Adjoint Transient Sensitivity Analysis for Objective Functions Associated to Many Time Points.", "DBLP authors": ["Wenfei Hu", "Zuochang Ye", "Yan Wang"], "year": 2020, "MAG papers": [{"PaperId": 3092045500, "PaperTitle": "adjoint transient sensitivity analysis for objective functions associated to many time points", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "ICS Protocol Fuzzing: Coverage Guided Packet Crack and Generation.", "DBLP authors": ["Zhengxiong Luo", "Feilong Zuo", "Yuheng Shen", "Xun Jiao", "Wanli Chang", "Yu Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3091889505, "PaperTitle": "ics protocol fuzzing coverage guided packet crack and generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 4.0, "university of york": 1.0, "villanova university": 1.0}}], "source": "ES"}, {"DBLP title": "Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs.", "DBLP authors": ["Sumit K. Mandal", "\u00dcmit Y. Ogras", "Janardhan Rao Doppa", "Raid Zuhair Ayoub", "Michael Kishinevsky", "Partha Pratim Pande"], "year": 2020, "MAG papers": [{"PaperId": 3080281008, "PaperTitle": "online adaptive learning for runtime resource management of heterogeneous socs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"washington state university": 2.0, "arizona state university": 2.0, "intel": 2.0}}, {"PaperId": 3092490886, "PaperTitle": "online adaptive learning for runtime resource management of heterogeneous socs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"washington state university": 2.0, "arizona state university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate Inference with Inaccurate RRAM Devices: Statistical Data, Model Transfer, and On-line Adaptation.", "DBLP authors": ["Gouranga Charan", "Jubin Hazra", "Karsten Beckmann", "Xiaocong Du", "Gokul Krishnan", "Rajiv V. Joshi", "Nathaniel C. Cady", "Yu Cao"], "year": 2020, "MAG papers": [{"PaperId": 3091885635, "PaperTitle": "accurate inference with inaccurate rram devices statistical data model transfer and on line adaptation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"state university of new york system": 3.0, "arizona state university": 4.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Characterization and Applications of Spatial Variation Models for Silicon Microring-Based Optical Transceivers.", "DBLP authors": ["Yuyang Wang", "Jared Hulme", "Peng Sun", "Mudit Jain", "M. Ashkan Seyedi", "Marco Fiorentino", "Raymond G. Beausoleil", "Kwang-Ting Cheng"], "year": 2020, "MAG papers": [{"PaperId": 3091866246, "PaperTitle": "characterization and applications of spatial variation models for silicon microring based optical transceivers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hewlett packard": 6.0, "university of california santa barbara": 1.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "How to Cut Out Expired Data with Nearly Zero Overhead for Solid-State Drives.", "DBLP authors": ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2020, "MAG papers": [{"PaperId": 3091939362, "PaperTitle": "how to cut out expired data with nearly zero overhead for solid state drives", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"academia sinica": 1.0, "national tsing hua university": 2.0, "tamkang university": 1.0, "national central university": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient and Robust Yield Optimization Method for High-dimensional SRAM Circuits.", "DBLP authors": ["Xiaodong Wang", "Tianchen Gu", "Changhao Yan", "Xiulong Wu", "Fan Yang", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "year": 2020, "MAG papers": [{"PaperId": 3092014264, "PaperTitle": "an efficient and robust yield optimization method for high dimensional sram circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 5.0, "anhui university": 1.0, "university of texas at dallas": 1.0, "university of north carolina at charlotte": 1.0}}], "source": "ES"}, {"DBLP title": "WET: Write Efficient Loop Tiling for Non-Volatile Main Memory.", "DBLP authors": ["Mohammad A. Alshboul", "James Tuck", "Yan Solihin"], "year": 2020, "MAG papers": [{"PaperId": 3091791413, "PaperTitle": "wet write efficient loop tiling for non volatile main memory", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 1.0, "north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "Learning Concise Models from Long Execution Traces.", "DBLP authors": ["Natasha Yogananda Jeppu", "Thomas F. Melham", "Daniel Kroening", "John O&aposLeary"], "year": 2020, "MAG papers": [{"PaperId": 2999222891, "PaperTitle": "learning concise models from long execution traces", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of oxford": 3.0, "intel": 1.0}}, {"PaperId": 3092301589, "PaperTitle": "learning concise models from long execution traces", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 1.0, "university of oxford": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing Thread-Level Parallelism in Asymmetric Multicores using Transparent Instruction Offloading.", "DBLP authors": ["Jeckson Dellagostin Souza", "Madhavan Manivannan", "Miquel Peric\u00e0s", "Antonio Carlos Schneider Beck"], "year": 2020, "MAG papers": [{"PaperId": 3092250248, "PaperTitle": "enhancing thread level parallelism in asymmetric multicores using transparent instruction offloading", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 2.0, "chalmers university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Impeccable Circuits II.", "DBLP authors": ["Aein Rezaei Shahmirzadi", "Shahram Rasoolzadeh", "Amir Moradi"], "year": 2020, "MAG papers": [{"PaperId": 3092373052, "PaperTitle": "impeccable circuits ii", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ruhr university bochum": 3.0}}], "source": "ES"}, {"DBLP title": "RELIC-FUN: Logic Identification through Functional Signal Comparisons.", "DBLP authors": ["James Geist", "Travis Meade", "Shaojie Zhang", "Yier Jin"], "year": 2020, "MAG papers": [{"PaperId": 3091843862, "PaperTitle": "relic fun logic identification through functional signal comparisons", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 3.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Latch Clustering for Timing-Power Co-Optimization.", "DBLP authors": ["Chau-Chin Huang", "Gustavo E. T\u00e9llez", "Gi-Joon Nam", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092167204, "PaperTitle": "latch clustering for timing power co optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0, "national taiwan university": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Vehicular and Edge Computing for Emerging Connected and Autonomous Vehicle Applications.", "DBLP authors": ["Sabur Baidya", "Yu-Jen Ku", "Hengyu Zhao", "Jishen Zhao", "Sujit Dey"], "year": 2020, "MAG papers": [{"PaperId": 3091953123, "PaperTitle": "vehicular and edge computing for emerging connected and autonomous vehicle applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 5.0}}], "source": "ES"}, {"DBLP title": "Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures.", "DBLP authors": ["Hsiang-Ting Wen", "Yu-Jie Cai", "Yang Hsu", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092574066, "PaperTitle": "via based redistribution layer routing for info packages with irregular pad structures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "ZENCO: Zero-bytes based ENCOding for Non-Volatile Buffers in On-Chip Interconnects.", "DBLP authors": ["Khushboo Rani", "Hemangee K. Kapoor"], "year": 2020, "MAG papers": [{"PaperId": 3092276012, "PaperTitle": "zenco zero bytes based encoding for non volatile buffers in on chip interconnects", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology guwahati": 2.0}}], "source": "ES"}, {"DBLP title": "Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis.", "DBLP authors": ["Mingjie Liu", "Keren Zhu", "Xiyuan Tang", "Biying Xu", "Wei Shi", "Nan Sun", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3092122249, "PaperTitle": "closing the design loop bayesian optimization assisted hierarchical analog layout synthesis", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 7.0}}], "source": "ES"}, {"DBLP title": "Utilizing Direct Photocurrent Computation and 2D Kernel Scheduling to Improve In-Sensor-Processing Efficiency.", "DBLP authors": ["Han Xu", "Maimaiti Nazhamaiti", "Yidong Liu", "Fei Qiao", "Qi Wei", "Xinjun Liu", "Huazhong Yang"], "year": 2020, "MAG papers": [{"PaperId": 3092048635, "PaperTitle": "utilizing direct photocurrent computation and 2d kernel scheduling to improve in sensor processing efficiency", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 7.0}}], "source": "ES"}, {"DBLP title": "TYMER: A Yield-based Performance Model for Timing-speculation SRAM.", "DBLP authors": ["Shan Shen", "Liang Pang", "Tianxiang Shao", "Ming Ling", "Xiao Shi", "Longxing Shi"], "year": 2020, "MAG papers": [{"PaperId": 3091858780, "PaperTitle": "tymer a yield based performance model for timing speculation sram", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southeast university": 5.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Centaur: Hybrid Processing in On/Off-chip Memory Architecture for Graph Analytics.", "DBLP authors": ["Abraham Addisie", "Valeria Bertacco"], "year": 2020, "MAG papers": [{"PaperId": 3092075530, "PaperTitle": "centaur hybrid processing in on off chip memory architecture for graph analytics", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Topological Structure and Physical Layout Codesign for Wavelength-Routed Optical Networks-on-Chip.", "DBLP authors": ["Yu-Sheng Lu", "Sheng-Jung Yu", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092496907, "PaperTitle": "topological structure and physical layout codesign for wavelength routed optical networks on chip", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Multi-Grained Wear Leveling for Inodes of Persistent Memory File Systems.", "DBLP authors": ["Chaoshu Yang", "Duo Liu", "Runyu Zhang", "Xianzhang Chen", "Shun Nie", "Fengshun Wang", "Qingfeng Zhuge", "Edwin H.-M. Sha"], "year": 2020, "MAG papers": [{"PaperId": 3092274160, "PaperTitle": "efficient multi grained wear leveling for inodes of persistent memory file systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chongqing university": 6.0, "east china normal university": 2.0}}], "source": "ES"}, {"DBLP title": "ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set.", "DBLP authors": ["Chang Meng", "Weikang Qian", "Alan Mishchenko"], "year": 2020, "MAG papers": [{"PaperId": 3092498068, "PaperTitle": "alsrac approximate logic synthesis by resubstitution with approximate care set", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "INVITED: New Directions in Distributed Deep Learning: Bringing the Network at Forefront of IoT Design.", "DBLP authors": ["Kartikeya Bhardwaj", "Wei Chen", "Radu Marculescu"], "year": 2020, "MAG papers": [{"PaperId": 3092622920, "PaperTitle": "invited new directions in distributed deep learning bringing the network at forefront of iot design", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side*.", "DBLP authors": ["Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2020, "MAG papers": [{"PaperId": 3092140938, "PaperTitle": "closing the risc v compliance gap looking from the negative testing side", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High PE Utilization CNN Accelerator with Channel Fusion Supporting Pattern-Compressed Sparse Neural Networks.", "DBLP authors": ["Jingyu Wang", "Songming Yu", "Jinshan Yue", "Zhe Yuan", "Zhuqing Yuan", "Huazhong Yang", "Xueqing Li", "Yongpan Liu"], "year": 2020, "MAG papers": [{"PaperId": 3092513807, "PaperTitle": "high pe utilization cnn accelerator with channel fusion supporting pattern compressed sparse neural networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 8.0}}], "source": "ES"}, {"DBLP title": "Layer RBER Variation Aware Read Performance Optimization for 3D Flash Memories.", "DBLP authors": ["Shiqiang Nie", "Youtao Zhang", "Weiguo Wu", "Jun Yang"], "year": 2020, "MAG papers": [{"PaperId": 3092444028, "PaperTitle": "layer rber variation aware read performance optimization for 3d flash memories", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 2.0, "xi an jiaotong university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation.", "DBLP authors": ["Scott Beamer", "David Donofrio"], "year": 2020, "MAG papers": [{"PaperId": 3092265192, "PaperTitle": "efficiently exploiting low activity factors to accelerate rtl simulation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa cruz": 1.0}}], "source": "ES"}, {"DBLP title": "Stealing Your Data from Compressed Machine Learning Models.", "DBLP authors": ["Nuo Xu", "Qi Liu", "Tao Liu", "Zihao Liu", "Xiaochen Guo", "Wujie Wen"], "year": 2020, "MAG papers": [{"PaperId": 3092447531, "PaperTitle": "stealing your data from compressed machine learning models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lehigh university": 6.0}}], "source": "ES"}, {"DBLP title": "LOFFS: A Low-Overhead File System for Large Flash Memory on Embedded Devices.", "DBLP authors": ["Runyu Zhang", "Duo Liu", "Xianzhang Chen", "Xiongxiong She", "Chaoshu Yang", "Yujuan Tan", "Zhaoyan Shen", "Zili Shao"], "year": 2020, "MAG papers": [{"PaperId": 3092246965, "PaperTitle": "loffs a low overhead file system for large flash memory on embedded devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 1.0, "chongqing university": 6.0, "shandong university": 1.0}}], "source": "ES"}, {"DBLP title": "KFR: Optimal Cache Management with K-Framed Reclamation for Drive-Managed SMR Disks.", "DBLP authors": ["Chenlin Ma", "Yi Wang", "Zhaoyan Shen", "Zili Shao"], "year": 2020, "MAG papers": [{"PaperId": 3092517528, "PaperTitle": "kfr optimal cache management with k framed reclamation for drive managed smr disks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shenzhen university": 1.0, "the chinese university of hong kong": 1.0, "shandong university": 1.0}}], "source": "ES"}, {"DBLP title": "A Provably Good Wavelength-Division-Multiplexing-Aware Clustering Algorithm for On-Chip Optical Routing.", "DBLP authors": ["Yu-Sheng Lu", "Sheng-Jung Yu", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092200740, "PaperTitle": "a provably good wavelength division multiplexing aware clustering algorithm for on chip optical routing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "PattPIM: A Practical ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions.", "DBLP authors": ["Yuhao Zhang", "Zhiping Jia", "Yungang Pan", "Hongchao Du", "Zhaoyan Shen", "Mengying Zhao", "Zili Shao"], "year": 2020, "MAG papers": [{"PaperId": 3092079231, "PaperTitle": "pattpim a practical reram based dnn accelerator by reusing weight pattern repetitions", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shandong university": 6.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Pythia: Intellectual Property Verification in Zero-Knowledge.", "DBLP authors": ["Dimitris Mouris", "Nektarios Georgios Tsoutsos"], "year": 2020, "MAG papers": [{"PaperId": 3091772858, "PaperTitle": "pythia intellectual property verification in zero knowledge", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of delaware": 2.0}}], "source": "ES"}, {"DBLP title": "Predictable Memory-CPU Co-Scheduling with Support for Latency-Sensitive Tasks.", "DBLP authors": ["Daniel Casini", "Paolo Pazzaglia", "Alessandro Biondi", "Marco Di Natale", "Giorgio C. Buttazzo"], "year": 2020, "MAG papers": [{"PaperId": 3091877173, "PaperTitle": "predictable memory cpu co scheduling with support for latency sensitive tasks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sant anna school of advanced studies": 5.0}}], "source": "ES"}, {"DBLP title": "Verification for Field-coupled Nanocomputing Circuits.", "DBLP authors": ["Marcel Walter", "Robert Wille", "Frank Sill Torres", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2020, "MAG papers": [{"PaperId": 3092105951, "PaperTitle": "verification for field coupled nanocomputing circuits", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"johannes kepler university of linz": 1.0, "university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory.", "DBLP authors": ["Tsun-Yu Yang", "Ming-Chang Yang", "Jiawei Li", "Wang Kang"], "year": 2020, "MAG papers": [{"PaperId": 3092265587, "PaperTitle": "permutation write optimizing write performance and energy for skyrmion racetrack memory", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 3.0, "beihang university": 1.0}}], "source": "ES"}, {"DBLP title": "GRANNITE: Graph Neural Network Inference for Transferable Power Estimation.", "DBLP authors": ["Yanqing Zhang", "Haoxing Ren", "Brucek Khailany"], "year": 2020, "MAG papers": [{"PaperId": 3092027164, "PaperTitle": "grannite graph neural network inference for transferable power estimation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nvidia": 3.0}}], "source": "ES"}, {"DBLP title": "Taming Unstructured Sparsity on GPUs via Latency-Aware Optimization.", "DBLP authors": ["Maohua Zhu", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3092640258, "PaperTitle": "taming unstructured sparsity on gpus via latency aware optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "INVITED: Computation on Sparse Neural Networks and its Implications for Future Hardware.", "DBLP authors": ["Fei Sun", "Minghai Qin", "Tianyun Zhang", "Liu Liu", "Yen-Kuang Chen", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3092348244, "PaperTitle": "invited computation on sparse neural networks and its implications for future hardware", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"alibaba group": 6.0}}], "source": "ES"}, {"DBLP title": "CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model.", "DBLP authors": ["Jinwei Liu", "Chak-Wa Pui", "Fangzhou Wang", "Evangeline F. Y. Young"], "year": 2020, "MAG papers": [{"PaperId": 3092633010, "PaperTitle": "cugr detailed routability driven 3d global routing with probabilistic resource model", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology.", "DBLP authors": ["Liang Wang", "Leibo Liu", "Xiaohang Wang", "Jie Han", "Chenchen Deng", "Shaojun Wei"], "year": 2020, "MAG papers": [{"PaperId": 3092340087, "PaperTitle": "cdring reconfigurable ring architecture by exploiting cycle decomposition of torus topology", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 4.0, "university of alberta": 1.0, "south china university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "On Countermeasures Against the Thermal Covert Channel Attacks Targeting Many-core Systems.", "DBLP authors": ["Hengli Huang", "Xiaohang Wang", "Yingtao Jiang", "Amit Kumar Singh", "Mei Yang", "Letian Huang"], "year": 2020, "MAG papers": [{"PaperId": 3092581235, "PaperTitle": "on countermeasures against the thermal covert channel attacks targeting many core systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"south china university of technology": 2.0, "university of electronic science and technology of china": 1.0, "university of essex": 1.0, "university of nevada las vegas": 2.0}}], "source": "ES"}, {"DBLP title": "Towards Purposeful Design Space Exploration of Heterogeneous CGRAs: Clock Frequency Estimation.", "DBLP authors": ["Dennis Leander Wolf", "Christoph Spang", "Christian Hochberger"], "year": 2020, "MAG papers": [{"PaperId": 3092330900, "PaperTitle": "towards purposeful design space exploration of heterogeneous cgras clock frequency estimation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "Prediction Confidence based Low Complexity Gradient Computation for Accelerating DNN Training.", "DBLP authors": ["Dongyeob Shin", "Geonho Kim", "Joongho Jo", "Jongsun Park"], "year": 2020, "MAG papers": [{"PaperId": 3092345941, "PaperTitle": "prediction confidence based low complexity gradient computation for accelerating dnn training", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware-Assisted Intellectual Property Protection of Deep Learning Models.", "DBLP authors": ["Abhishek Chakraborty", "Ankit Mondal", "Ankur Srivastava"], "year": 2020, "MAG papers": [{"PaperId": 3092557510, "PaperTitle": "hardware assisted intellectual property protection of deep learning models", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of maryland college park": 3.0}}, {"PaperId": 3082648248, "PaperTitle": "hardware assisted intellectual property protection of deep learning models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "AXI HyperConnect: A Predictable, Hypervisor-level Interconnect for Hardware Accelerators in FPGA SoC.", "DBLP authors": ["Francesco Restuccia", "Alessandro Biondi", "Mauro Marinoni", "Giorgiomaria Cicero", "Giorgio C. Buttazzo"], "year": 2020, "MAG papers": [{"PaperId": 3092347650, "PaperTitle": "axi hyperconnect a predictable hypervisor level interconnect for hardware accelerators in fpga soc", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sant anna school of advanced studies": 5.0}}], "source": "ES"}, {"DBLP title": "PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly.", "DBLP authors": ["Shaahin Angizi", "Naima Ahmed Fahmi", "Wei Zhang", "Deliang Fan"], "year": 2020, "MAG papers": [{"PaperId": 3091803956, "PaperTitle": "pim assembler a processing in memory platform for genome assembly", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of central florida": 2.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures.", "DBLP authors": ["Hao Zheng", "Ke Wang", "Ahmed Louri"], "year": 2020, "MAG papers": [{"PaperId": 3092240006, "PaperTitle": "a versatile and flexible chiplet based system design for heterogeneous manycore architectures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "A Model Checking-based Analysis Framework for Systems Biology Models.", "DBLP authors": ["Bing Liu", "Sara Safa"], "year": 2020, "MAG papers": [{"PaperId": 3020522175, "PaperTitle": "a model checking based analysis framework for systems biology models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 1.0}}, {"PaperId": 3091843177, "PaperTitle": "a model checking based analysis framework for systems biology models", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Bit-Parallel Vector Composability for Neural Acceleration.", "DBLP authors": ["Soroush Ghodrati", "Hardik Sharma", "Cliff Young", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "year": 2020, "MAG papers": [{"PaperId": 3091813304, "PaperTitle": "bit parallel vector composability for neural acceleration", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 2.0, "university of illinois at urbana champaign": 1.0, "google": 1.0}}, {"PaperId": 3016169946, "PaperTitle": "bit parallel vector composability for neural acceleration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 1.0, "university of illinois at urbana champaign": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead.", "DBLP authors": ["Hyungjun Kim", "Yulhwa Kim", "Sungju Ryu", "Jae-Joon Kim"], "year": 2020, "MAG papers": [{"PaperId": 3092137903, "PaperTitle": "algorithm hardware co design for in memory neural network computing with minimal peripheral circuit overhead", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pohang university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "RedCache: Reduced DRAM Caching.", "DBLP authors": ["Payman Behnam", "Mahdi Nazm Bojnordi"], "year": 2020, "MAG papers": [{"PaperId": 3092284985, "PaperTitle": "redcache reduced dram caching", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "TCIM: Triangle Counting Acceleration With Processing-In-MRAM Architecture.", "DBLP authors": ["Xueyan Wang", "Jianlei Yang", "Yinglin Zhao", "Yingjie Qi", "Meichen Liu", "Xingzhou Cheng", "Xiaotao Jia", "Xiaoming Chen", "Gang Qu", "Weisheng Zhao"], "year": 2020, "MAG papers": [{"PaperId": 3044888338, "PaperTitle": "tcim triangle counting acceleration with processing in mram architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"beihang university": 8.0, "university of maryland college park": 1.0, "chinese academy of sciences": 1.0}}, {"PaperId": 3092283663, "PaperTitle": "tcim triangle counting acceleration with processing in mram architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"beihang university": 8.0, "university of maryland college park": 1.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "ATUNs: Modular and Scalable Support for Atomic Operations in a Shared Memory Multiprocessor.", "DBLP authors": ["Andreas Kurth", "Samuel Riedel", "Florian Zaruba", "Torsten Hoefler", "Luca Benini"], "year": 2020, "MAG papers": [{"PaperId": 3092000444, "PaperTitle": "atuns modular and scalable support for atomic operations in a shared memory multiprocessor", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eth zurich": 5.0}}], "source": "ES"}, {"DBLP title": "Developing Privacy-preserving AI Systems: The Lessons learned.", "DBLP authors": ["Huili Chen", "Siam Umar Hussain", "Fabian Boemer", "Emmanuel Stapf", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar", "Rosario Cammarota"], "year": 2020, "MAG papers": [{"PaperId": 3091825276, "PaperTitle": "developing privacy preserving ai systems the lessons learned", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat darmstadt": 2.0, "intel": 3.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "TrojDRL: Evaluation of Backdoor Attacks on Deep Reinforcement Learning.", "DBLP authors": ["Panagiota Kiourti", "Kacper Wardega", "Susmit Jha", "Wenchao Li"], "year": 2020, "MAG papers": [{"PaperId": 3092005433, "PaperTitle": "trojdrl evaluation of backdoor attacks on deep reinforcement learning", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sri international": 1.0, "boston university": 3.0}}], "source": "ES"}, {"DBLP title": "A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems.", "DBLP authors": ["Ardhi Wiratama Baskara Yudha", "Reza Pulungan", "Henry Hoffmann", "Yan Solihin"], "year": 2020, "MAG papers": [{"PaperId": 3092280560, "PaperTitle": "a simple cache coherence scheme for integrated cpu gpu systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 2.0, "gadjah mada university": 1.0, "university of chicago": 1.0}}], "source": "ES"}, {"DBLP title": "Defending Bit-Flip Attack through DNN Weight Reconstruction.", "DBLP authors": ["Jingtao Li", "Adnan Siraj Rakin", "Yan Xiong", "Liangliang Chang", "Zhezhi He", "Deliang Fan", "Chaitali Chakrabarti"], "year": 2020, "MAG papers": [{"PaperId": 3092411122, "PaperTitle": "defending bit flip attack through dnn weight reconstruction", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 7.0}}], "source": "ES"}, {"DBLP title": "Eliminating Redundant Computation in Noisy Quantum Computing Simulation.", "DBLP authors": ["Gushu Li", "Yufei Ding", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3091814729, "PaperTitle": "eliminating redundant computation in noisy quantum computing simulation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Routing Topology and Time-Division Multiplexing Co-Optimization for Multi-FPGA Systems.", "DBLP authors": ["Tung-Wei Lin", "Wei-Chen Tai", "Yu-Cheng Lin", "Iris Hui-Ru Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3092111355, "PaperTitle": "routing topology and time division multiplexing co optimization for multi fpga systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "TAEM: Fast Transfer-Aware Effective Loop Mapping for Heterogeneous Resources on CGRA.", "DBLP authors": ["Mingyang Kou", "Jiangyuan Gu", "Shaojun Wei", "Hailong Yao", "Shouyi Yin"], "year": 2020, "MAG papers": [{"PaperId": 3092349672, "PaperTitle": "taem fast transfer aware effective loop mapping for heterogeneous resources on cgra", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Seesaw: End-to-end Dynamic Sensing for IoT using Machine Learning.", "DBLP authors": ["Vidushi Goyal", "Valeria Bertacco", "Reetuparna Das"], "year": 2020, "MAG papers": [{"PaperId": 3091876460, "PaperTitle": "seesaw end to end dynamic sensing for iot using machine learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "EANeM: Energy-Aware Network Stack Management for Mobile Devices.", "DBLP authors": ["Chungseop Lee", "Keonhyuk Lee", "Mingoo Kang", "Hyukjun Lee"], "year": 2020, "MAG papers": [{"PaperId": 3092488039, "PaperTitle": "eanem energy aware network stack management for mobile devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sogang university": 4.0}}], "source": "ES"}, {"DBLP title": "INVITED: Computational Methods of Biological Exploration.", "DBLP authors": ["Louis K. Scheffer"], "year": 2020, "MAG papers": [{"PaperId": 3092425543, "PaperTitle": "invited computational methods of biological exploration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"howard hughes medical institute": 1.0}}], "source": "ES"}, {"DBLP title": "DRMap: A Generic DRAM Data Mapping Policy for Energy-Efficient Processing of Convolutional Neural Networks.", "DBLP authors": ["Rachmad Vidya Wicaksana Putra", "Muhammad Abdullah Hanif", "Muhammad Shafique"], "year": 2020, "MAG papers": [{"PaperId": 3092582417, "PaperTitle": "drmap a generic dram data mapping policy for energy efficient processing of convolutional neural networks", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"vienna university of technology": 3.0}}, {"PaperId": 3020191122, "PaperTitle": "drmap a generic dram data mapping policy for energy efficient processing of convolutional neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM.", "DBLP authors": ["M. H\u00fcsrev Cilasun", "Salonik Resch", "Zamshed Iqbal Chowdhury", "Erin Olson", "Masoud Zabihi", "Zhengyang Zhao", "Thomas Peterson", "Jian-Ping Wang", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu"], "year": 2020, "MAG papers": [{"PaperId": 3092378515, "PaperTitle": "crafft high resolution fft accelerator in spintronic computational ram", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 10.0}}], "source": "ES"}, {"DBLP title": "Machine Leaming to Set Meta-Heuristic Specific Parameters for High-Level Synthesis Design Space Exploration.", "DBLP authors": ["Zi Wang", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2020, "MAG papers": [{"PaperId": 3092309720, "PaperTitle": "machine leaming to set meta heuristic specific parameters for high level synthesis design space exploration", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Monitoring the Health of Emerging Neural Network Accelerators with Cost-effective Concurrent Test.", "DBLP authors": ["Qi Liu", "Tao Liu", "Zihao Liu", "Wujie Wen", "Chengmo Yang"], "year": 2020, "MAG papers": [{"PaperId": 3091984031, "PaperTitle": "monitoring the health of emerging neural network accelerators with cost effective concurrent test", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"florida international university": 2.0, "lehigh university": 2.0, "university of delaware": 1.0}}], "source": "ES"}, {"DBLP title": "Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks.", "DBLP authors": ["Lei Yang", "Zheyu Yan", "Meng Li", "Hyoukjun Kwon", "Liangzhen Lai", "Tushar Krishna", "Vikas Chandra", "Weiwen Jiang", "Yiyu Shi"], "year": 2020, "MAG papers": [{"PaperId": 3005710104, "PaperTitle": "co exploration of neural architectures and heterogeneous asic accelerator designs targeting multiple tasks", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 2.0, "university of notre dame": 4.0, "facebook": 3.0}}, {"PaperId": 3092334294, "PaperTitle": "co exploration of neural architectures and heterogeneous asic accelerator designs targeting multiple tasks", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"facebook": 3.0, "university of notre dame": 4.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware-assisted Service Live Migration in Resource-limited Edge Computing Systems.", "DBLP authors": ["Zhe Zhou", "Xintong Li", "Xiaoyang Wang", "Zheng Liang", "Guangyu Sun", "Guojie Luo"], "year": 2020, "MAG papers": [{"PaperId": 3092438249, "PaperTitle": "hardware assisted service live migration in resource limited edge computing systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 6.0}}], "source": "ES"}, {"DBLP title": "PEMACx: A Probabilistic Error Analysis Methodology for Adders with Cascaded Approximate Units.", "DBLP authors": ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "year": 2020, "MAG papers": [{"PaperId": 3092179518, "PaperTitle": "pemacx a probabilistic error analysis methodology for adders with cascaded approximate units", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"information technology university": 1.0, "vienna university of technology": 2.0, "national university of sciences and technology": 1.0}}], "source": "ES"}, {"DBLP title": "CoinPurse: A Device-Assisted File System with Dual Interfaces.", "DBLP authors": ["Zhe Yang", "Youyou Lu", "Erci Xu", "Jiwu Shu"], "year": 2020, "MAG papers": [{"PaperId": 3092368746, "PaperTitle": "coinpurse a device assisted file system with dual interfaces", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting Computation Reuse for Stencil Accelerators.", "DBLP authors": ["Yuze Chi", "Jason Cong"], "year": 2020, "MAG papers": [{"PaperId": 3092315650, "PaperTitle": "exploiting computation reuse for stencil accelerators", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling.", "DBLP authors": ["Wenjie Fu", "Leilei Jin", "Ming Ling", "Yu Zheng", "Longxing Shi"], "year": 2020, "MAG papers": [{"PaperId": 3092335441, "PaperTitle": "a cross layer power and timing evaluation method for wide voltage scaling", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southeast university": 5.0}}], "source": "ES"}, {"DBLP title": "Reducing Bit Writes in Non-volatile Main Memory by Similarity-aware Compression.", "DBLP authors": ["Zhangyu Chen", "Yu Hua", "Pengfei Zuo", "Yuanyuan Sun", "Yuncheng Guo"], "year": 2020, "MAG papers": [{"PaperId": 3092233890, "PaperTitle": "reducing bit writes in non volatile main memory by similarity aware compression", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation.", "DBLP authors": ["Hanchen Ye", "Xiaofan Zhang", "Zhize Huang", "Gengsheng Chen", "Deming Chen"], "year": 2020, "MAG papers": [{"PaperId": 3016203558, "PaperTitle": "hybriddnn a framework for high performance hybrid dnn accelerator design and implementation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at urbana champaign": 3.0, "fudan university": 2.0}}, {"PaperId": 3091969046, "PaperTitle": "hybriddnn a framework for high performance hybrid dnn accelerator design and implementation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"fudan university": 2.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Timing-Accurate General-Purpose I/O for Multi- and Many-Core Systems: Scheduling and Hardware Support.", "DBLP authors": ["Shuai Zhao", "Zhe Jiang", "Xiaotian Dai", "Iain Bate", "Ibrahim Habli", "Wanli Chang"], "year": 2020, "MAG papers": [{"PaperId": 3092582983, "PaperTitle": "timing accurate general purpose i o for multi and many core systems scheduling and hardware support", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of york": 6.0}}], "source": "ES"}, {"DBLP title": "Stannis: Low-Power Acceleration of DNN Training Using Computational Storage Devices.", "DBLP authors": ["Ali Heydari Gorji", "Mahdi Torabzadehkashi", "Siavash Rezaei", "Hossein Bobarshad", "Vladimir Castro Alves", "Pai H. Chou"], "year": 2020, "MAG papers": [{"PaperId": 3105216878, "PaperTitle": "stannis low power acceleration of dnn training using computational storage devices", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "GENIEx: A Generalized Approach to Emulating Non-Ideality in Memristive Xbars using Neural Networks.", "DBLP authors": ["Indranil Chakraborty", "Mustafa Fayez Ali", "Dong Eun Kim", "Aayush Ankit", "Kaushik Roy"], "year": 2020, "MAG papers": [{"PaperId": 3011221635, "PaperTitle": "geniex a generalized approach to emulating non ideality in memristive xbars using neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 5.0}}, {"PaperId": 3091835145, "PaperTitle": "geniex a generalized approach to emulating non ideality in memristive xbars using neural networks", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "T2FSNN: Deep Spiking Neural Networks with Time-to-first-spike Coding.", "DBLP authors": ["Seongsik Park", "Sei Joon Kim", "Byunggook Na", "Sungroh Yoon"], "year": 2020, "MAG papers": [{"PaperId": 3013009725, "PaperTitle": "t2fsnn deep spiking neural networks with time to first spike coding", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 4.0}}, {"PaperId": 3092055689, "PaperTitle": "t2fsnn deep spiking neural networks with time to first spike coding", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "A Novel GPU Overdrive Fault Attack.", "DBLP authors": ["Majid Sabbagh", "Yunsi Fei", "David R. Kaeli"], "year": 2020, "MAG papers": [{"PaperId": 3092454700, "PaperTitle": "a novel gpu overdrive fault attack", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "SAT-Sweeping Enhanced for Logic Synthesis.", "DBLP authors": ["Luca G. Amar\u00f9", "Felipe S. Marranghello", "Eleonora Testa", "Christopher Casares", "Vinicius N. Possani", "Jiong Luo", "Patrick Vuillod", "Alan Mishchenko", "Giovanni De Micheli"], "year": 2020, "MAG papers": [{"PaperId": 3092481364, "PaperTitle": "sat sweeping enhanced for logic synthesis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 6.0, "university of california berkeley": 1.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "From Homogeneous to Heterogeneous: Leveraging Deep Learning based Power Analysis across Devices.", "DBLP authors": ["Fan Zhang", "Bin Shao", "Guorui Xu", "Bolin Yang", "Ziqi Yang", "Zhan Qin", "Kui Ren"], "year": 2020, "MAG papers": [{"PaperId": 3092597387, "PaperTitle": "from homogeneous to heterogeneous leveraging deep learning based power analysis across devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"zhejiang university": 6.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "UEFI Firmware Fuzzing with Simics Virtual Platform.", "DBLP authors": ["Zhenkun Yang", "Yuriy Viktorov", "Jin Yang", "Jiewen Yao", "Vincent Zimmer"], "year": 2020, "MAG papers": [{"PaperId": 3092076559, "PaperTitle": "uefi firmware fuzzing with simics virtual platform", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Clustering Approach for Solving Traveling Salesman Problems via Ising Model Based Solver.", "DBLP authors": ["Akira Dan", "Riu Shimizu", "Takeshi Nishikawa", "Song Bian", "Takashi Sato"], "year": 2020, "MAG papers": [{"PaperId": 3092115506, "PaperTitle": "clustering approach for solving traveling salesman problems via ising model based solver", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyoto university": 5.0}}], "source": "ES"}, {"DBLP title": "Exploring a Bayesian Optimization Framework Compatible with Digital Standard Flow for Soft-Error-Tolerant Circuit.", "DBLP authors": ["Yan Li", "Xiaoyoung Zeng", "Zhengqi Gao", "Liyu Lin", "Jun Tao", "Jun Han", "Xu Cheng", "Mehdi B. Tahoori", "Xiaoyang Zeng"], "year": 2020, "MAG papers": [{"PaperId": 3092276721, "PaperTitle": "exploring a bayesian optimization framework compatible with digital standard flow for soft error tolerant circuit", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 8.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures.", "DBLP authors": ["Navid Khoshavi", "Arman Roohi", "Connor Broyles", "Saman Sargolzaei", "Yu Bi", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3091833323, "PaperTitle": "shieldenn online accelerated framework for fault tolerant deep neural network architectures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"florida polytechnic university": 3.0, "university of texas at austin": 2.0, "university of rhode island": 1.0}}], "source": "ES"}, {"DBLP title": "SIEVE: Speculative Inference on the Edge with Versatile Exportation.", "DBLP authors": ["Babak Zamirai", "Salar Latifi", "Pedram Zamirai", "Scott A. Mahlke"], "year": 2020, "MAG papers": [{"PaperId": 3092181318, "PaperTitle": "sieve speculative inference on the edge with versatile exportation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "A History-Based Auto-Tuning Framework for Fast and High-Performance DNN Design on GPU.", "DBLP authors": ["Jiandong Mu", "Mengdi Wang", "Lanbo Li", "Jun Yang", "Wei Lin", "Wei Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3091795552, "PaperTitle": "a history based auto tuning framework for fast and high performance dnn design on gpu", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"alibaba group": 4.0, "hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation.", "DBLP authors": ["Xizi Chen", "Jingyang Zhu", "Jingbo Jiang", "Chi-Ying Tsui"], "year": 2020, "MAG papers": [{"PaperId": 3091825101, "PaperTitle": "tight compression compressing cnn model tightly through unstructured pruning and simulated annealing based permutation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 1.0, "hong kong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "S-CDA: A Smart Cloud Disk Allocation Approach in Cloud Block Storage System.", "DBLP authors": ["Hua Wang", "Yang Yang", "Ping Huang", "Yu Zhang", "Ke Zhou", "Mengling Tao", "Bin Cheng"], "year": 2020, "MAG papers": [{"PaperId": 3092052838, "PaperTitle": "s cda a smart cloud disk allocation approach in cloud block storage system", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 5.0, "temple university": 1.0, "tencent": 1.0}}], "source": "ES"}, {"DBLP title": "StatSAT: A Boolean Satisfiability based Attack on Logic-Locked Probabilistic Circuits.", "DBLP authors": ["Ankit Mondal", "Michael Zuzak", "Ankur Srivastava"], "year": 2020, "MAG papers": [{"PaperId": 3092465521, "PaperTitle": "statsat a boolean satisfiability based attack on logic locked probabilistic circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "HITTSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filterable Latch for Safety-Critical Applications.", "DBLP authors": ["Aibin Yan", "Xiangfeng Feng", "Xiaohu Zhao", "Hang Zhou", "Jie Cui", "Zuobin Ying", "Patrick Girard", "Xiaoqing Wen"], "year": 2020, "MAG papers": [{"PaperId": 3092063857, "PaperTitle": "hittsfl design of a cost effective his insensitive tnu tolerant and set filterable latch for safety critical applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyushu institute of technology": 1.0, "anhui university": 6.0, "university of montpellier": 1.0}}], "source": "ES"}, {"DBLP title": "Deep Learning Multi-Channel Fusion Attack Against Side-Channel Protected Hardware.", "DBLP authors": ["Benjamin Hettwer", "Daniel Fennes", "Sebastien Leger", "Jan Richter-Brockmann", "Stefan Gehrer", "Tim G\u00fcneysu"], "year": 2020, "MAG papers": [{"PaperId": 3092382228, "PaperTitle": "deep learning multi channel fusion attack against side channel protected hardware", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ruhr university bochum": 3.0, "bosch": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive Layout Decomposition with Graph Embedding Neural Networks.", "DBLP authors": ["Wei Li", "Jialu Xia", "Yuzhe Ma", "Jialu Li", "Yibo Lin", "Bei Yu"], "year": 2020, "MAG papers": [{"PaperId": 3092433476, "PaperTitle": "adaptive layout decomposition with graph embedding neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 5.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "Reverse-Engineering Deep Neural Networks Using Floating-Point Timing Side-Channels.", "DBLP authors": ["Cheng Gongye", "Yunsi Fei", "Thomas Wahl"], "year": 2020, "MAG papers": [{"PaperId": 3092411267, "PaperTitle": "reverse engineering deep neural networks using floating point timing side channels", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling a B+-tree-based Data Management Scheme for Key-value Store over SMR-based SSHD.", "DBLP authors": ["Yu-Pei Liang", "Tseng-Yi Chen", "Ching-Ho Chi", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2020, "MAG papers": [{"PaperId": 3091797257, "PaperTitle": "enabling a b tree based data management scheme for key value store over smr based sshd", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 3.0, "national central university": 1.0, "tamkang university": 1.0}}], "source": "ES"}, {"DBLP title": "Dadu-CD: Fast and Efficient Processing-in-Memory Accelerator for Collision Detection.", "DBLP authors": ["Yuxin Yang", "Xiaoming Chen", "Yinhe Han"], "year": 2020, "MAG papers": [{"PaperId": 3092064086, "PaperTitle": "dadu cd fast and efficient processing in memory accelerator for collision detection", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "SparseTrain: Exploiting Dataflow Sparsity for Efficient Convolutional Neural Networks Training.", "DBLP authors": ["Pengcheng Dai", "Jianlei Yang", "Xucheng Ye", "Xingzhou Cheng", "Junyu Luo", "Linghao Song", "Yiran Chen", "Weisheng Zhao"], "year": 2020, "MAG papers": [{"PaperId": 3092357178, "PaperTitle": "sparsetrain exploiting dataflow sparsity for efficient convolutional neural networks training", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"beihang university": 8.0}}, {"PaperId": 3046841960, "PaperTitle": "sparsetrain exploiting dataflow sparsity for efficient convolutional neural networks training", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"beihang university": 8.0}}], "source": "ES"}, {"DBLP title": "Navigator: Dynamic Multi-kernel Scheduling to Improve GPU Performance.", "DBLP authors": ["Jiho Kim", "John Kim", "Yongjun Park"], "year": 2020, "MAG papers": [{"PaperId": 3092533807, "PaperTitle": "navigator dynamic multi kernel scheduling to improve gpu performance", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hanyang university": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and Accurate Wire Timing Estimation on Tree and Non-Tree Net Structures.", "DBLP authors": ["Hsien-Han Cheng", "Iris Hui-Ru Jiang", "Oscar Ou"], "year": 2020, "MAG papers": [{"PaperId": 3092337895, "PaperTitle": "fast and accurate wire timing estimation on tree and non tree net structures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mediatek": 1.0, "national chiao tung university": 1.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "EMAP: A Cloud-Edge Hybrid Framework for EEG Monitoring and Cross-Correlation Based Real-time Anomaly Prediction.", "DBLP authors": ["Bharath Srinivas Prabakaran", "Alberto Garc\u00eda Jim\u00e9nez", "Germ\u00e1n Molt\u00f3 Mart\u00ednez", "Muhammad Shafique"], "year": 2020, "MAG papers": [{"PaperId": 3020141870, "PaperTitle": "emap a cloud edge hybrid framework for eeg monitoring and cross correlation based real time anomaly prediction", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vienna university of technology": 3.0, "polytechnic university of valencia": 1.0}}, {"PaperId": 3092644604, "PaperTitle": "emap a cloud edge hybrid framework for eeg monitoring and cross correlation based real time anomaly prediction", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of valencia": 1.0, "vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A 90nm 103.14 TOPS/W Binary-Weight Spiking Neural Network CMOS ASIC for Real-Time Object Classification.", "DBLP authors": ["Po-Yao Chuang", "Pai-Yu Tan", "Cheng-Wen Wu", "Juin-Ming Lu"], "year": 2020, "MAG papers": [{"PaperId": 3092176129, "PaperTitle": "a 90nm 103 14 tops w binary weight spiking neural network cmos asic for real time object classification", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "A-QED Verification of Hardware Accelerators.", "DBLP authors": ["Eshan Singh", "Florian Lonsing", "Saranyu Chattopadhyay", "Maxwell Strange", "Peng Wei", "Xiaofan Zhang", "Yuan Zhou", "Deming Chen", "Jason Cong", "Priyanka Raina", "Zhiru Zhang", "Clark W. Barrett", "Subhasish Mitra"], "year": 2020, "MAG papers": [{"PaperId": 3092431517, "PaperTitle": "a qed verification of hardware accelerators", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stanford university": 7.0, "university of illinois at urbana champaign": 2.0, "cornell university": 2.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "INCA: INterruptible CNN Accelerator for Multi-tasking in Embedded Robots.", "DBLP authors": ["Jincheng Yu", "Zhilin Xu", "Shulin Zeng", "Chao Yu", "Jiantao Qiu", "Chaoyang Shen", "Yuanfan Xu", "Guohao Dai", "Yu Wang", "Huazhong Yang"], "year": 2020, "MAG papers": [{"PaperId": 3092467585, "PaperTitle": "inca interruptible cnn accelerator for multi tasking in embedded robots", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 10.0}}], "source": "ES"}, {"DBLP title": "Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency.", "DBLP authors": ["Licheng Guo", "Jason Lau", "Yuze Chi", "Jie Wang", "Cody Hao Yu", "Zhe Chen", "Zhiru Zhang", "Jason Cong"], "year": 2020, "MAG papers": [{"PaperId": 3007959289, "PaperTitle": "analysis and optimization of the implicit broadcasts in fpga hls to improve maximum frequency", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 7.0, "cornell university": 1.0}}, {"PaperId": 3092394454, "PaperTitle": "analysis and optimization of the implicit broadcasts in fpga hls to improve maximum frequency", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 7.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing DRAM Access Latency via Helper Rows.", "DBLP authors": ["Xin Xin", "Youtao Zhang", "Jun Yang"], "year": 2020, "MAG papers": [{"PaperId": 3092367582, "PaperTitle": "reducing dram access latency via helper rows", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Symbolic Computer Algebra and SAT Based Information Forwarding for Fully Automatic Divider Verification.", "DBLP authors": ["Christoph Scholl", "Alexander Konrad"], "year": 2020, "MAG papers": [{"PaperId": 3092596670, "PaperTitle": "symbolic computer algebra and sat based information forwarding for fully automatic divider verification", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of freiburg": 2.0}}], "source": "ES"}, {"DBLP title": "Transfer Learning-Based Microfluidic Design System for Concentration Generation\u2217.", "DBLP authors": ["Weiqing Ji", "Tsung-Yi Ho", "Hailong Yao"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design.", "DBLP authors": ["Seungho Han", "Sungyu Jeong", "Chanho Kim", "Hong-June Park", "Byungsub Kim"], "year": 2020, "MAG papers": [{"PaperId": 3092422274, "PaperTitle": "gui enhanced layout generation of ffe sst txs for fast high speed serial link design", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pohang university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "RaQu: An automatic high-utilization CNN quantization and mapping framework for general-purpose RRAM Accelerator.", "DBLP authors": ["Songyun Qu", "Bing Li", "Ying Wang", "Dawen Xu", "Xiandong Zhao", "Lei Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3091895175, "PaperTitle": "raqu an automatic high utilization cnn quantization and mapping framework for general purpose rram accelerator", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 4.0, "capital normal university": 1.0, "hefei university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Reuse-trap: Re-purposing Cache Reuse Distance to Defend against Side Channel Leakage.", "DBLP authors": ["Hongyu Fang", "Milos Doroslovacki", "Guru Venkataramani"], "year": 2020, "MAG papers": [{"PaperId": 3092271037, "PaperTitle": "reuse trap re purposing cache reuse distance to defend against side channel leakage", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "Tensor Virtualization Technique to Support Efficient Data Reorganization for CNN Accelerators.", "DBLP authors": ["Donghyun Kang", "Soonhoi Ha"], "year": 2020, "MAG papers": [{"PaperId": 3092317602, "PaperTitle": "tensor virtualization technique to support efficient data reorganization for cnn accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Compact domain-specific co-processor for accelerating module lattice-based KEM.", "DBLP authors": ["Jose Maria Bermudo Mera", "Furkan Turan", "Angshuman Karmakar", "Sujoy Sinha Roy", "Ingrid Verbauwhede"], "year": 2020, "MAG papers": [{"PaperId": 3092489368, "PaperTitle": "compact domain specific co processor for accelerating module lattice based kem", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 4.0, "university of birmingham": 1.0}}], "source": "ES"}, {"DBLP title": "Towards State-Aware Computation in ReRAM Neural Networks.", "DBLP authors": ["Yintao He", "Ying Wang", "Xiandong Zhao", "Huawei Li", "Xiaowei Li"], "year": 2020, "MAG papers": [{"PaperId": 3092506270, "PaperTitle": "towards state aware computation in reram neural networks", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware.", "DBLP authors": ["Hamid Nejatollahi", "Saransh Gupta", "Mohsen Imani", "Tajana Simunic Rosing", "Rosario Cammarota", "Nikil D. Dutt"], "year": 2020, "MAG papers": [{"PaperId": 3013202663, "PaperTitle": "cryptopim in memory acceleration for lattice based cryptographic hardware", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 2.0, "university of california irvine": 3.0, "intel": 1.0}}, {"PaperId": 3091786965, "PaperTitle": "cryptopim in memory acceleration for lattice based cryptographic hardware", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0, "university of california san diego": 2.0, "university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Balancing Efficiency and Flexibility for DNN Acceleration via Temporal GPU-Systolic Array Integration.", "DBLP authors": ["Cong Guo", "Yangjie Zhou", "Jingwen Leng", "Yuhao Zhu", "Zidong Du", "Quan Chen", "Chao Li", "Bin Yao", "Minyi Guo"], "year": 2020, "MAG papers": [{"PaperId": 3092319711, "PaperTitle": "balancing efficiency and flexibility for dnn acceleration via temporal gpu systolic array integration", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"shanghai jiao tong university": 7.0, "university of rochester": 1.0, "chinese academy of sciences": 1.0}}, {"PaperId": 3008382534, "PaperTitle": "balancing efficiency and flexibility for dnn acceleration via temporal gpu systolic array integration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 1.0, "chinese academy of sciences": 1.0, "shanghai jiao tong university": 7.0}}], "source": "ES"}, {"DBLP title": "DDOT: Data Driven Online Tuning for energy efficient acceleration.", "DBLP authors": ["Sotirios Xydis", "Eleftherios-Iordanis Christoforidis", "Dimitrios Soudris"], "year": 2020, "MAG papers": [{"PaperId": 3091776573, "PaperTitle": "ddot data driven online tuning for energy efficient acceleration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national technical university of athens": 2.0, "national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "Learning to Predict IR Drop with Effective Training for ReRAM-based Neural Network Hardware.", "DBLP authors": ["Sugil Lee", "Giju Jung", "Mohammed E. Fouda", "Jongeun Lee", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2020, "MAG papers": [{"PaperId": 3092585568, "PaperTitle": "learning to predict ir drop with effective training for reram based neural network hardware", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ulsan national institute of science and technology": 3.0, "university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Non-uniform DNN Structured Subnets Sampling for Dynamic Inference.", "DBLP authors": ["Li Yang", "Zhezhi He", "Yu Cao", "Deliang Fan"], "year": 2020, "MAG papers": [{"PaperId": 3092216062, "PaperTitle": "non uniform dnn structured subnets sampling for dynamic inference", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"arizona state university": 4.0}}], "source": "ES"}, {"DBLP title": "Q-PIM: A Genetic Algorithm based Flexible DNN Quantization Method and Application to Processing-In-Memory Platform.", "DBLP authors": ["Yun Long", "Edward Lee", "Daehyun Kim", "Saibal Mukhopadhyay"], "year": 2020, "MAG papers": [{"PaperId": 3092032880, "PaperTitle": "q pim a genetic algorithm based flexible dnn quantization method and application to processing in memory platform", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 3.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Content Sifting Storage: Achieving Fast Read for Large-scale Image Dataset Analysis.", "DBLP authors": ["Yu Liu", "Hong Jiang", "Yangtao Wang", "Ke Zhou", "Yifei Liu", "Li Liu"], "year": 2020, "MAG papers": [{"PaperId": 3092346218, "PaperTitle": "content sifting storage achieving fast read for large scale image dataset analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 4.0, "university of texas at arlington": 1.0, "stony brook university": 1.0}}], "source": "ES"}, {"DBLP title": "CoExe: An Efficient Co-execution Architecture for Real-Time Neural Network Services.", "DBLP authors": ["Chubo Liu", "Kenli Li", "Mingcong Song", "Jiechen Zhao", "Keqin Li", "Tao Li", "Zihao Zeng"], "year": 2020, "MAG papers": [{"PaperId": 3092410072, "PaperTitle": "coexe an efficient co execution architecture for real time neural network services", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 3.0, "hunan university": 3.0, "state university of new york system": 1.0}}], "source": "ES"}, {"DBLP title": "CAP'NN: Class-Aware Personalized Neural Network Inference.", "DBLP authors": ["Maedeh Hemmat", "Joshua San Miguel", "Azadeh Davoodi"], "year": 2020, "MAG papers": [{"PaperId": 3091783394, "PaperTitle": "cap nn class aware personalized neural network inference", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Opportunistic Intermittent Control with Safety Guarantees for Autonomous Systems.", "DBLP authors": ["Chao Huang", "Shichao Xu", "Zhilu Wang", "Shuyue Lan", "Wenchao Li", "Qi Zhu"], "year": 2020, "MAG papers": [{"PaperId": 3023198800, "PaperTitle": "opportunistic intermittent control with safety guarantees for autonomous systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"boston university": 1.0, "northwestern university": 5.0}}, {"PaperId": 3091969306, "PaperTitle": "opportunistic intermittent control with safety guarantees for autonomous systems", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"northwestern university": 5.0, "boston university": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Deep Learning Accelerator for Compressed Video Analysis.", "DBLP authors": ["Yongchen Wang", "Ying Wang", "Huawei Li", "Yinhe Han", "Xiaowei Li"], "year": 2020, "MAG papers": [{"PaperId": 3092056297, "PaperTitle": "an efficient deep learning accelerator for compressed video analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "On Computing Exact WCRT for DAG Tasks\u2020.", "DBLP authors": ["Jinghao Sun", "Feng Li", "Nan Guan", "Wentao Zhu", "Minjie Xiang", "Zhishan Guo", "Wang Yi"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code.", "DBLP authors": ["Sangmok Jeong", "SeungYup Kang", "Joon-Sung Yang"], "year": 2020, "MAG papers": [{"PaperId": 3092614054, "PaperTitle": "pair pin aligned in dram ecc architecture using expandability of reed solomon code", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sungkyunkwan university": 2.0, "yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Q-CapsNets: A Specialized Framework for Quantizing Capsule Networks.", "DBLP authors": ["Alberto Marchisio", "Beatrice Bussolino", "Alessio Colucci", "Maurizio Martina", "Guido Masera", "Muhammad Shafique"], "year": 2020, "MAG papers": [{"PaperId": 3017183295, "PaperTitle": "q capsnets a specialized framework for quantizing capsule networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 3.0, "polytechnic university of turin": 3.0}}, {"PaperId": 3092118103, "PaperTitle": "q capsnets a specialized framework for quantizing capsule networks", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"vienna university of technology": 3.0, "polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "CL(R)Early: An Early-stage DSE Methodology for Cross-Layer Reliability-aware Heterogeneous Embedded Systems.", "DBLP authors": ["Siva Satyendra Sahoo", "Bharadwaj Veeravalli", "Akash Kumar"], "year": 2020, "MAG papers": [{"PaperId": 3092410459, "PaperTitle": "cl r early an early stage dse methodology for cross layer reliability aware heterogeneous embedded systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of singapore": 1.0, "dresden university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs.", "DBLP authors": ["Qingcheng Xiao", "Liqiang Lu", "Jiaming Xie", "Yun Liang"], "year": 2020, "MAG papers": [{"PaperId": 3092007829, "PaperTitle": "fcnnlib an efficient and flexible convolution algorithm library on fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 4.0}}], "source": "ES"}, {"DBLP title": "EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI Solutions.", "DBLP authors": ["Yuhong Li", "Cong Hao", "Xiaofan Zhang", "Xinheng Liu", "Yao Chen", "Jinjun Xiong", "Wen-mei W. Hwu", "Deming Chen"], "year": 2020, "MAG papers": [{"PaperId": 3023357481, "PaperTitle": "edd efficient differentiable dnn architecture and implementation co search for embedded ai solutions", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at urbana champaign": 6.0, "agency for science technology and research": 1.0, "ibm": 1.0}}, {"PaperId": 3092020069, "PaperTitle": "edd efficient differentiable dnn architecture and implementation co search for embedded ai solutions", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at urbana champaign": 6.0, "ibm": 1.0, "agency for science technology and research": 1.0}}, {"PaperId": 3127894182, "PaperTitle": "edd efficient differentiable dnn architecture and implementation co search for embedded ai solutions", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 6.5, "national center for supercomputing applications": 0.5, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Critical Path Generation Algorithm Considering Extensive Path Constraints.", "DBLP authors": ["Guannan Guo", "Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "year": 2020, "MAG papers": [{"PaperId": 3091980371, "PaperTitle": "an efficient critical path generation algorithm considering extensive path constraints", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at urbana champaign": 3.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Acceleration of Graph Neural Networks.", "DBLP authors": ["Adam Auten", "Matthew Tomei", "Rakesh Kumar"], "year": 2020, "MAG papers": [{"PaperId": 3091862797, "PaperTitle": "hardware acceleration of graph neural networks", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "SCA: A Secure CNN Accelerator for Both Training and Inference.", "DBLP authors": ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "year": 2020, "MAG papers": [{"PaperId": 3092424844, "PaperTitle": "sca a secure cnn accelerator for both training and inference", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "TSN-Builder: Enabling Rapid Customization of Resource-Efficient Switches for Time-Sensitive Networking.", "DBLP authors": ["Jinli Yan", "Wei Quan", "Xiangrui Yang", "Wenwen Fu", "Yue Jiang", "Hui Yang", "Zhigang Sun"], "year": 2020, "MAG papers": [{"PaperId": 3092495135, "PaperTitle": "tsn builder enabling rapid customization of resource efficient switches for time sensitive networking", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 7.0}}], "source": "ES"}, {"DBLP title": "VarSim: A Fast and Accurate Variability and Leakage Aware Thermal Simulator.", "DBLP authors": ["Hameedah Sultan", "Smruti R. Sarangi"], "year": 2020, "MAG papers": [{"PaperId": 3091961957, "PaperTitle": "varsim a fast and accurate variability and leakage aware thermal simulator", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institutes of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Invited: Chipyard - An Integrated SoC Research and Implementation Environment.", "DBLP authors": ["Alon Amid", "David Biancolin", "Abraham Gonzalez", "Daniel Grubb", "Sagar Karandikar", "Harrison Liew", "Albert Magyar", "Howard Mao", "Albert J. Ou", "Nathan Pemberton", "Paul Rigge", "Colin Schmidt", "John Wright", "Jerry Zhao", "Jonathan Bachrach", "Yakun Sophia Shao", "Borivoje Nikolic", "Krste Asanovic"], "year": 2020, "MAG papers": [{"PaperId": 3091993771, "PaperTitle": "invited chipyard an integrated soc research and implementation environment", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 18.0}}], "source": "ES"}, {"DBLP title": "GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning.", "DBLP authors": ["Hanrui Wang", "Kuan Wang", "Jiacheng Yang", "Linxiao Shen", "Nan Sun", "Hae-Seung Lee", "Song Han"], "year": 2020, "MAG papers": [{"PaperId": 3092618035, "PaperTitle": "gcn rl circuit designer transferable transistor sizing with graph neural networks and reinforcement learning", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"massachusetts institute of technology": 5.0, "university of texas at austin": 2.0}}, {"PaperId": 3023198000, "PaperTitle": "gcn rl circuit designer transferable transistor sizing with graph neural networks and reinforcement learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"massachusetts institute of technology": 5.0, "university of texas at austin": 2.0}}], "source": "ES"}]