Three-input NAND gate implementation