// Seed: 4022546693
module module_0 #(
    parameter id_4 = 32'd94
) (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  tri0 [1 : -1] _id_4 = -1, id_5 = 1'b0 & id_1;
  tri0 [id_4  *  -1 : 1  <  -1] id_6 = -1;
  assign id_6 = 1'd0;
  wire id_7;
  ;
  final $signed(72);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout logic [7:0] id_17;
  output wire id_16;
  inout wire id_15;
  or primCall (
      id_16,
      id_14,
      id_10,
      id_2,
      id_6,
      id_9,
      id_11,
      id_19,
      id_12,
      id_1,
      id_17,
      id_18,
      id_15,
      id_4,
      id_3,
      id_20,
      id_8,
      id_13,
      id_7
  );
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_1,
      id_14
  );
  input wire id_7;
  inout reg id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge -1) $signed(40);
  ;
  always @* id_6 = id_17[1];
  always @(posedge id_1) $clog2(74);
  ;
  wire id_22;
  ;
endmodule
