|de1soc_top
CLOCK_50 => Clock.DATAIN
HEX0[0] << avalon_bus:data_bus.HEX[0][0]
HEX0[1] << avalon_bus:data_bus.HEX[0][1]
HEX0[2] << avalon_bus:data_bus.HEX[0][2]
HEX0[3] << avalon_bus:data_bus.HEX[0][3]
HEX0[4] << avalon_bus:data_bus.HEX[0][4]
HEX0[5] << avalon_bus:data_bus.HEX[0][5]
HEX0[6] << avalon_bus:data_bus.HEX[0][6]
HEX1[0] << avalon_bus:data_bus.HEX[1][0]
HEX1[1] << avalon_bus:data_bus.HEX[1][1]
HEX1[2] << avalon_bus:data_bus.HEX[1][2]
HEX1[3] << avalon_bus:data_bus.HEX[1][3]
HEX1[4] << avalon_bus:data_bus.HEX[1][4]
HEX1[5] << avalon_bus:data_bus.HEX[1][5]
HEX1[6] << avalon_bus:data_bus.HEX[1][6]
HEX2[0] << avalon_bus:data_bus.HEX[2][0]
HEX2[1] << avalon_bus:data_bus.HEX[2][1]
HEX2[2] << avalon_bus:data_bus.HEX[2][2]
HEX2[3] << avalon_bus:data_bus.HEX[2][3]
HEX2[4] << avalon_bus:data_bus.HEX[2][4]
HEX2[5] << avalon_bus:data_bus.HEX[2][5]
HEX2[6] << avalon_bus:data_bus.HEX[2][6]
HEX3[0] << avalon_bus:data_bus.HEX[3][0]
HEX3[1] << avalon_bus:data_bus.HEX[3][1]
HEX3[2] << avalon_bus:data_bus.HEX[3][2]
HEX3[3] << avalon_bus:data_bus.HEX[3][3]
HEX3[4] << avalon_bus:data_bus.HEX[3][4]
HEX3[5] << avalon_bus:data_bus.HEX[3][5]
HEX3[6] << avalon_bus:data_bus.HEX[3][6]
HEX4[0] << avalon_bus:data_bus.HEX[4][0]
HEX4[1] << avalon_bus:data_bus.HEX[4][1]
HEX4[2] << avalon_bus:data_bus.HEX[4][2]
HEX4[3] << avalon_bus:data_bus.HEX[4][3]
HEX4[4] << avalon_bus:data_bus.HEX[4][4]
HEX4[5] << avalon_bus:data_bus.HEX[4][5]
HEX4[6] << avalon_bus:data_bus.HEX[4][6]
HEX5[0] << avalon_bus:data_bus.HEX[5][0]
HEX5[1] << avalon_bus:data_bus.HEX[5][1]
HEX5[2] << avalon_bus:data_bus.HEX[5][2]
HEX5[3] << avalon_bus:data_bus.HEX[5][3]
HEX5[4] << avalon_bus:data_bus.HEX[5][4]
HEX5[5] << avalon_bus:data_bus.HEX[5][5]
HEX5[6] << avalon_bus:data_bus.HEX[5][6]
KEY[0] => avalon_bus:data_bus.KEY[0]
KEY[1] => avalon_bus:data_bus.KEY[1]
KEY[2] => avalon_bus:data_bus.KEY[2]
KEY[3] => Reset.DATAIN
KEY[3] => avalon_bus:data_bus.KEY[3]
LEDR[0] << avalon_bus:data_bus.LEDR[0]
LEDR[1] << avalon_bus:data_bus.LEDR[1]
LEDR[2] << avalon_bus:data_bus.LEDR[2]
LEDR[3] << avalon_bus:data_bus.LEDR[3]
LEDR[4] << avalon_bus:data_bus.LEDR[4]
LEDR[5] << avalon_bus:data_bus.LEDR[5]
LEDR[6] << avalon_bus:data_bus.LEDR[6]
LEDR[7] << avalon_bus:data_bus.LEDR[7]
LEDR[8] << avalon_bus:data_bus.LEDR[8]
LEDR[9] << avalon_bus:data_bus.LEDR[9]
SW[0] => avalon_bus:data_bus.SW[0]
SW[1] => avalon_bus:data_bus.SW[1]
SW[2] => avalon_bus:data_bus.SW[2]
SW[3] => avalon_bus:data_bus.SW[3]
SW[4] => avalon_bus:data_bus.SW[4]
SW[5] => avalon_bus:data_bus.SW[5]
SW[6] => avalon_bus:data_bus.SW[6]
SW[7] => avalon_bus:data_bus.SW[7]
SW[8] => avalon_bus:data_bus.SW[8]
SW[9] => avalon_bus:data_bus.SW[9]
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD << avalon_bus:data_bus.IRDA_TXD
PS2_CLK <> avalon_bus:data_bus.PS2_CLK
PS2_DAT <> avalon_bus:data_bus.PS2_DATA


|de1soc_top|inst_mem:InstrMem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|de1soc_top|inst_mem:InstrMem|altsyncram:altsyncram_component
wren_a => altsyncram_1po1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1po1:auto_generated.data_a[0]
data_a[1] => altsyncram_1po1:auto_generated.data_a[1]
data_a[2] => altsyncram_1po1:auto_generated.data_a[2]
data_a[3] => altsyncram_1po1:auto_generated.data_a[3]
data_a[4] => altsyncram_1po1:auto_generated.data_a[4]
data_a[5] => altsyncram_1po1:auto_generated.data_a[5]
data_a[6] => altsyncram_1po1:auto_generated.data_a[6]
data_a[7] => altsyncram_1po1:auto_generated.data_a[7]
data_a[8] => altsyncram_1po1:auto_generated.data_a[8]
data_a[9] => altsyncram_1po1:auto_generated.data_a[9]
data_a[10] => altsyncram_1po1:auto_generated.data_a[10]
data_a[11] => altsyncram_1po1:auto_generated.data_a[11]
data_a[12] => altsyncram_1po1:auto_generated.data_a[12]
data_a[13] => altsyncram_1po1:auto_generated.data_a[13]
data_a[14] => altsyncram_1po1:auto_generated.data_a[14]
data_a[15] => altsyncram_1po1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1po1:auto_generated.address_a[0]
address_a[1] => altsyncram_1po1:auto_generated.address_a[1]
address_a[2] => altsyncram_1po1:auto_generated.address_a[2]
address_a[3] => altsyncram_1po1:auto_generated.address_a[3]
address_a[4] => altsyncram_1po1:auto_generated.address_a[4]
address_a[5] => altsyncram_1po1:auto_generated.address_a[5]
address_a[6] => altsyncram_1po1:auto_generated.address_a[6]
address_a[7] => altsyncram_1po1:auto_generated.address_a[7]
address_a[8] => altsyncram_1po1:auto_generated.address_a[8]
address_a[9] => altsyncram_1po1:auto_generated.address_a[9]
address_a[10] => altsyncram_1po1:auto_generated.address_a[10]
address_a[11] => altsyncram_1po1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1po1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1po1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1po1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1po1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1po1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1po1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1po1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1po1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1po1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1po1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1po1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1po1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1po1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1po1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1po1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1po1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1po1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1soc_top|inst_mem:InstrMem|altsyncram:altsyncram_component|altsyncram_1po1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|de1soc_top|avalon_bus:data_bus
Clock <> inst_mem:DataMem.port1
Clock <> avalon_ps2:ps2_cont.port0
Clock <> avalon_fp_mult:fp_mult.port0
Clock <> avalon_dct:dct.port0
Reset <> avalon_ps2:ps2_cont.port1
Reset <> avalon_fp_mult:fp_mult.port1
Reset <> avalon_dct:dct.port1
BusIn[0] => BusIn[0].IN4
BusIn[1] => BusIn[1].IN4
BusIn[2] => BusIn[2].IN4
BusIn[3] => BusIn[3].IN4
BusIn[4] => BusIn[4].IN4
BusIn[5] => BusIn[5].IN4
BusIn[6] => BusIn[6].IN4
BusIn[7] => BusIn[7].IN4
BusIn[8] => BusIn[8].IN4
BusIn[9] => BusIn[9].IN4
BusIn[10] => BusIn[10].IN4
BusIn[11] => BusIn[11].IN4
BusIn[12] => BusIn[12].IN4
BusIn[13] => BusIn[13].IN4
BusIn[14] => BusIn[14].IN4
BusIn[15] => BusIn[15].IN4
DataAddr[0] => DataAddr[0].IN4
DataAddr[1] => DataAddr[1].IN4
DataAddr[2] => DataAddr[2].IN4
DataAddr[3] => DataAddr[3].IN3
DataAddr[4] => DataAddr[4].IN2
DataAddr[5] => DataAddr[5].IN2
DataAddr[6] => DataAddr[6].IN2
DataAddr[7] => DataAddr[7].IN2
DataAddr[8] => DataAddr[8].IN1
DataAddr[9] => DataAddr[9].IN1
DataAddr[10] => DataAddr[10].IN1
DataAddr[11] => DataAddr[11].IN1
DataAddr[12] => Mux17.IN16
DataAddr[12] => Mux18.IN16
DataAddr[12] => Mux19.IN16
DataAddr[12] => Mux20.IN16
DataAddr[12] => Mux21.IN16
DataAddr[12] => Mux22.IN16
DataAddr[12] => Mux23.IN16
DataAddr[12] => Mux24.IN16
DataAddr[12] => Mux25.IN16
DataAddr[12] => Mux26.IN16
DataAddr[12] => Mux27.IN16
DataAddr[12] => Mux28.IN16
DataAddr[12] => Mux29.IN16
DataAddr[12] => Mux30.IN16
DataAddr[12] => Mux31.IN16
DataAddr[12] => Mux32.IN16
DataAddr[12] => Mux33.IN16
DataAddr[12] => Equal0.IN3
DataAddr[12] => Equal1.IN3
DataAddr[12] => Equal2.IN3
DataAddr[12] => Equal4.IN3
DataAddr[12] => Equal6.IN3
DataAddr[12] => Equal9.IN0
DataAddr[12] => Equal11.IN0
DataAddr[12] => Equal13.IN0
DataAddr[12] => Equal15.IN0
DataAddr[13] => Mux17.IN15
DataAddr[13] => Mux18.IN15
DataAddr[13] => Mux19.IN15
DataAddr[13] => Mux20.IN15
DataAddr[13] => Mux21.IN15
DataAddr[13] => Mux22.IN15
DataAddr[13] => Mux23.IN15
DataAddr[13] => Mux24.IN15
DataAddr[13] => Mux25.IN15
DataAddr[13] => Mux26.IN15
DataAddr[13] => Mux27.IN15
DataAddr[13] => Mux28.IN15
DataAddr[13] => Mux29.IN15
DataAddr[13] => Mux30.IN15
DataAddr[13] => Mux31.IN15
DataAddr[13] => Mux32.IN15
DataAddr[13] => Mux33.IN15
DataAddr[13] => Equal0.IN2
DataAddr[13] => Equal1.IN2
DataAddr[13] => Equal2.IN0
DataAddr[13] => Equal4.IN0
DataAddr[13] => Equal6.IN0
DataAddr[13] => Equal9.IN3
DataAddr[13] => Equal11.IN3
DataAddr[13] => Equal13.IN3
DataAddr[13] => Equal15.IN3
DataAddr[14] => Mux17.IN14
DataAddr[14] => Mux18.IN14
DataAddr[14] => Mux19.IN14
DataAddr[14] => Mux20.IN14
DataAddr[14] => Mux21.IN14
DataAddr[14] => Mux22.IN14
DataAddr[14] => Mux23.IN14
DataAddr[14] => Mux24.IN14
DataAddr[14] => Mux25.IN14
DataAddr[14] => Mux26.IN14
DataAddr[14] => Mux27.IN14
DataAddr[14] => Mux28.IN14
DataAddr[14] => Mux29.IN14
DataAddr[14] => Mux30.IN14
DataAddr[14] => Mux31.IN14
DataAddr[14] => Mux32.IN14
DataAddr[14] => Mux33.IN14
DataAddr[14] => Equal0.IN1
DataAddr[14] => Equal1.IN1
DataAddr[14] => Equal2.IN2
DataAddr[14] => Equal4.IN2
DataAddr[14] => Equal6.IN2
DataAddr[14] => Equal9.IN2
DataAddr[14] => Equal11.IN2
DataAddr[14] => Equal13.IN2
DataAddr[14] => Equal15.IN2
DataAddr[15] => Mux17.IN13
DataAddr[15] => Mux18.IN13
DataAddr[15] => Mux19.IN13
DataAddr[15] => Mux20.IN13
DataAddr[15] => Mux21.IN13
DataAddr[15] => Mux22.IN13
DataAddr[15] => Mux23.IN13
DataAddr[15] => Mux24.IN13
DataAddr[15] => Mux25.IN13
DataAddr[15] => Mux26.IN13
DataAddr[15] => Mux27.IN13
DataAddr[15] => Mux28.IN13
DataAddr[15] => Mux29.IN13
DataAddr[15] => Mux30.IN13
DataAddr[15] => Mux31.IN13
DataAddr[15] => Mux32.IN13
DataAddr[15] => Mux33.IN13
DataAddr[15] => Equal0.IN0
DataAddr[15] => Equal1.IN0
DataAddr[15] => Equal2.IN1
DataAddr[15] => Equal4.IN1
DataAddr[15] => Equal6.IN1
DataAddr[15] => Equal9.IN1
DataAddr[15] => Equal11.IN1
DataAddr[15] => Equal13.IN1
DataAddr[15] => Equal15.IN1
BusOut[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
BusOut[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
BusOut[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
BusOut[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
BusOut[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
BusOut[5] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
BusOut[6] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
BusOut[7] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
BusOut[8] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
BusOut[9] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
BusOut[10] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
BusOut[11] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
BusOut[12] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
BusOut[13] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
BusOut[14] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
BusOut[15] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DataDone <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX[5][0] <= hex_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][1] <= hex_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][2] <= hex_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][3] <= hex_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][4] <= hex_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][5] <= hex_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][6] <= hex_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][0] <= hex_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][1] <= hex_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][2] <= hex_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][3] <= hex_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][4] <= hex_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][5] <= hex_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][6] <= hex_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][0] <= hex_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][1] <= hex_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][2] <= hex_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][3] <= hex_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][4] <= hex_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][5] <= hex_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][6] <= hex_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][0] <= hex_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][1] <= hex_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][2] <= hex_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][3] <= hex_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][4] <= hex_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][5] <= hex_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][6] <= hex_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][0] <= hex_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][1] <= hex_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][2] <= hex_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][3] <= hex_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][4] <= hex_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][5] <= hex_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][6] <= hex_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][0] <= hex_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][1] <= hex_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][2] <= hex_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][3] <= hex_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][4] <= hex_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][5] <= hex_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][6] <= hex_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => Mux16.IN13
SW[1] => Mux15.IN13
SW[2] => Mux14.IN13
SW[3] => Mux13.IN13
SW[4] => Mux12.IN14
SW[5] => Mux11.IN14
SW[6] => Mux10.IN14
SW[7] => Mux9.IN14
SW[8] => Mux8.IN14
SW[9] => Mux7.IN14
LEDR[0] <= ledr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= ledr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= ledr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= ledr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= ledr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= ledr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= ledr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= ledr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= ledr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= ledr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => Mux16.IN14
KEY[1] => Mux15.IN14
KEY[2] => Mux14.IN14
KEY[3] => Mux13.IN14
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
PS2_CLK <> avalon_ps2:ps2_cont.port8
PS2_DATA <> avalon_ps2:ps2_cont.port9


|de1soc_top|avalon_bus:data_bus|inst_mem:DataMem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|de1soc_top|avalon_bus:data_bus|inst_mem:DataMem|altsyncram:altsyncram_component
wren_a => altsyncram_1po1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1po1:auto_generated.data_a[0]
data_a[1] => altsyncram_1po1:auto_generated.data_a[1]
data_a[2] => altsyncram_1po1:auto_generated.data_a[2]
data_a[3] => altsyncram_1po1:auto_generated.data_a[3]
data_a[4] => altsyncram_1po1:auto_generated.data_a[4]
data_a[5] => altsyncram_1po1:auto_generated.data_a[5]
data_a[6] => altsyncram_1po1:auto_generated.data_a[6]
data_a[7] => altsyncram_1po1:auto_generated.data_a[7]
data_a[8] => altsyncram_1po1:auto_generated.data_a[8]
data_a[9] => altsyncram_1po1:auto_generated.data_a[9]
data_a[10] => altsyncram_1po1:auto_generated.data_a[10]
data_a[11] => altsyncram_1po1:auto_generated.data_a[11]
data_a[12] => altsyncram_1po1:auto_generated.data_a[12]
data_a[13] => altsyncram_1po1:auto_generated.data_a[13]
data_a[14] => altsyncram_1po1:auto_generated.data_a[14]
data_a[15] => altsyncram_1po1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1po1:auto_generated.address_a[0]
address_a[1] => altsyncram_1po1:auto_generated.address_a[1]
address_a[2] => altsyncram_1po1:auto_generated.address_a[2]
address_a[3] => altsyncram_1po1:auto_generated.address_a[3]
address_a[4] => altsyncram_1po1:auto_generated.address_a[4]
address_a[5] => altsyncram_1po1:auto_generated.address_a[5]
address_a[6] => altsyncram_1po1:auto_generated.address_a[6]
address_a[7] => altsyncram_1po1:auto_generated.address_a[7]
address_a[8] => altsyncram_1po1:auto_generated.address_a[8]
address_a[9] => altsyncram_1po1:auto_generated.address_a[9]
address_a[10] => altsyncram_1po1:auto_generated.address_a[10]
address_a[11] => altsyncram_1po1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1po1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1po1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1po1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1po1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1po1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1po1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1po1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1po1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1po1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1po1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1po1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1po1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1po1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1po1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1po1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1po1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1po1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1soc_top|avalon_bus:data_bus|inst_mem:DataMem|altsyncram:altsyncram_component|altsyncram_1po1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|de1soc_top|avalon_bus:data_bus|avalon_ps2:ps2_cont
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
read => ~NO_FANOUT~
write => ~NO_FANOUT~
writedata[0] => ~NO_FANOUT~
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>
out[9] <= <GND>
out[10] <= <GND>
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>
ps2_done <= <VCC>
PS2_CLK <> <UNC>
PS2_DATA <> <UNC>


|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult
clk => op2_reg[0].CLK
clk => op2_reg[1].CLK
clk => op2_reg[2].CLK
clk => op2_reg[3].CLK
clk => op2_reg[4].CLK
clk => op2_reg[5].CLK
clk => op2_reg[6].CLK
clk => op2_reg[7].CLK
clk => op2_reg[8].CLK
clk => op2_reg[9].CLK
clk => op2_reg[10].CLK
clk => op2_reg[11].CLK
clk => op2_reg[12].CLK
clk => op2_reg[13].CLK
clk => op2_reg[14].CLK
clk => op2_reg[15].CLK
clk => op1_reg[0].CLK
clk => op1_reg[1].CLK
clk => op1_reg[2].CLK
clk => op1_reg[3].CLK
clk => op1_reg[4].CLK
clk => op1_reg[5].CLK
clk => op1_reg[6].CLK
clk => op1_reg[7].CLK
clk => op1_reg[8].CLK
clk => op1_reg[9].CLK
clk => op1_reg[10].CLK
clk => op1_reg[11].CLK
clk => op1_reg[12].CLK
clk => op1_reg[13].CLK
clk => op1_reg[14].CLK
clk => op1_reg[15].CLK
clk => op2[0].CLK
clk => op2[1].CLK
clk => op2[2].CLK
clk => op2[3].CLK
clk => op2[4].CLK
clk => op2[5].CLK
clk => op2[6].CLK
clk => op2[7].CLK
clk => op2[8].CLK
clk => op2[9].CLK
clk => op2[10].CLK
clk => op2[11].CLK
clk => op2[12].CLK
clk => op2[13].CLK
clk => op2[14].CLK
clk => op2[15].CLK
clk => op1[0].CLK
clk => op1[1].CLK
clk => op1[2].CLK
clk => op1[3].CLK
clk => op1[4].CLK
clk => op1[5].CLK
clk => op1[6].CLK
clk => op1[7].CLK
clk => op1[8].CLK
clk => op1[9].CLK
clk => op1[10].CLK
clk => op1[11].CLK
clk => op1[12].CLK
clk => op1[13].CLK
clk => op1[14].CLK
clk => op1[15].CLK
clk => waiting_cycles[0].CLK
clk => waiting_cycles[1].CLK
clk => waiting_cycles[2].CLK
clk => waiting_cycles[3].CLK
reset => op2_reg[0].ACLR
reset => op2_reg[1].ACLR
reset => op2_reg[2].ACLR
reset => op2_reg[3].ACLR
reset => op2_reg[4].ACLR
reset => op2_reg[5].ACLR
reset => op2_reg[6].ACLR
reset => op2_reg[7].ACLR
reset => op2_reg[8].ACLR
reset => op2_reg[9].ACLR
reset => op2_reg[10].ACLR
reset => op2_reg[11].ACLR
reset => op2_reg[12].ACLR
reset => op2_reg[13].ACLR
reset => op2_reg[14].ACLR
reset => op2_reg[15].ACLR
reset => op1_reg[0].ACLR
reset => op1_reg[1].ACLR
reset => op1_reg[2].ACLR
reset => op1_reg[3].ACLR
reset => op1_reg[4].ACLR
reset => op1_reg[5].ACLR
reset => op1_reg[6].ACLR
reset => op1_reg[7].ACLR
reset => op1_reg[8].ACLR
reset => op1_reg[9].ACLR
reset => op1_reg[10].ACLR
reset => op1_reg[11].ACLR
reset => op1_reg[12].ACLR
reset => op1_reg[13].ACLR
reset => op1_reg[14].ACLR
reset => op1_reg[15].ACLR
reset => op2[0].ACLR
reset => op2[1].ACLR
reset => op2[2].ACLR
reset => op2[3].ACLR
reset => op2[4].ACLR
reset => op2[5].ACLR
reset => op2[6].ACLR
reset => op2[7].ACLR
reset => op2[8].ACLR
reset => op2[9].ACLR
reset => op2[10].ACLR
reset => op2[11].ACLR
reset => op2[12].ACLR
reset => op2[13].ACLR
reset => op2[14].ACLR
reset => op2[15].ACLR
reset => op1[0].ACLR
reset => op1[1].ACLR
reset => op1[2].ACLR
reset => op1[3].ACLR
reset => op1[4].ACLR
reset => op1[5].ACLR
reset => op1[6].ACLR
reset => op1[7].ACLR
reset => op1[8].ACLR
reset => op1[9].ACLR
reset => op1[10].ACLR
reset => op1[11].ACLR
reset => op1[12].ACLR
reset => op1[13].ACLR
reset => op1[14].ACLR
reset => op1[15].ACLR
reset => waiting_cycles[0].ACLR
reset => waiting_cycles[1].ACLR
reset => waiting_cycles[2].ACLR
reset => waiting_cycles[3].ACLR
avs_s1_address[0] => Decoder0.IN2
avs_s1_address[0] => Mux0.IN7
avs_s1_address[0] => Mux1.IN7
avs_s1_address[0] => Mux2.IN7
avs_s1_address[0] => Mux3.IN7
avs_s1_address[0] => Mux4.IN7
avs_s1_address[0] => Mux5.IN7
avs_s1_address[0] => Mux6.IN7
avs_s1_address[0] => Mux7.IN7
avs_s1_address[0] => Mux8.IN7
avs_s1_address[0] => Mux9.IN7
avs_s1_address[0] => Mux10.IN7
avs_s1_address[0] => Mux11.IN7
avs_s1_address[0] => Mux12.IN7
avs_s1_address[0] => Mux13.IN6
avs_s1_address[0] => Mux14.IN6
avs_s1_address[0] => Mux15.IN5
avs_s1_address[1] => Decoder0.IN1
avs_s1_address[1] => Mux0.IN6
avs_s1_address[1] => Mux1.IN6
avs_s1_address[1] => Mux2.IN6
avs_s1_address[1] => Mux3.IN6
avs_s1_address[1] => Mux4.IN6
avs_s1_address[1] => Mux5.IN6
avs_s1_address[1] => Mux6.IN6
avs_s1_address[1] => Mux7.IN6
avs_s1_address[1] => Mux8.IN6
avs_s1_address[1] => Mux9.IN6
avs_s1_address[1] => Mux10.IN6
avs_s1_address[1] => Mux11.IN6
avs_s1_address[1] => Mux12.IN6
avs_s1_address[1] => Mux13.IN5
avs_s1_address[1] => Mux14.IN5
avs_s1_address[1] => Mux15.IN4
avs_s1_address[2] => Decoder0.IN0
avs_s1_address[2] => Mux0.IN5
avs_s1_address[2] => Mux1.IN5
avs_s1_address[2] => Mux2.IN5
avs_s1_address[2] => Mux3.IN5
avs_s1_address[2] => Mux4.IN5
avs_s1_address[2] => Mux5.IN5
avs_s1_address[2] => Mux6.IN5
avs_s1_address[2] => Mux7.IN5
avs_s1_address[2] => Mux8.IN5
avs_s1_address[2] => Mux9.IN5
avs_s1_address[2] => Mux10.IN5
avs_s1_address[2] => Mux11.IN5
avs_s1_address[2] => Mux12.IN5
avs_s1_address[2] => Mux13.IN4
avs_s1_address[2] => Mux14.IN4
avs_s1_address[2] => Mux15.IN3
avs_s1_read => avs_s1_waitrequest.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_write => avs_s1_waitrequest.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_writedata[0] => WideOr0.IN0
avs_s1_writedata[0] => op2.DATAB
avs_s1_writedata[0] => op1.DATAB
avs_s1_writedata[1] => WideOr0.IN1
avs_s1_writedata[1] => op2.DATAB
avs_s1_writedata[1] => op1.DATAB
avs_s1_writedata[2] => WideOr0.IN2
avs_s1_writedata[2] => op2.DATAB
avs_s1_writedata[2] => op1.DATAB
avs_s1_writedata[3] => WideOr0.IN3
avs_s1_writedata[3] => op2.DATAB
avs_s1_writedata[3] => op1.DATAB
avs_s1_writedata[4] => WideOr0.IN4
avs_s1_writedata[4] => op2.DATAB
avs_s1_writedata[4] => op1.DATAB
avs_s1_writedata[5] => WideOr0.IN5
avs_s1_writedata[5] => op2.DATAB
avs_s1_writedata[5] => op1.DATAB
avs_s1_writedata[6] => WideOr0.IN6
avs_s1_writedata[6] => op2.DATAB
avs_s1_writedata[6] => op1.DATAB
avs_s1_writedata[7] => WideOr0.IN7
avs_s1_writedata[7] => op2.DATAB
avs_s1_writedata[7] => op1.DATAB
avs_s1_writedata[8] => WideOr0.IN8
avs_s1_writedata[8] => op2.DATAB
avs_s1_writedata[8] => op1.DATAB
avs_s1_writedata[9] => WideOr0.IN9
avs_s1_writedata[9] => op2.DATAB
avs_s1_writedata[9] => op1.DATAB
avs_s1_writedata[10] => WideOr0.IN10
avs_s1_writedata[10] => op2.DATAB
avs_s1_writedata[10] => op1.DATAB
avs_s1_writedata[11] => WideOr0.IN11
avs_s1_writedata[11] => op2.DATAB
avs_s1_writedata[11] => op1.DATAB
avs_s1_writedata[12] => WideOr0.IN12
avs_s1_writedata[12] => op2.DATAB
avs_s1_writedata[12] => op1.DATAB
avs_s1_writedata[13] => WideOr0.IN13
avs_s1_writedata[13] => op2.DATAB
avs_s1_writedata[13] => op1.DATAB
avs_s1_writedata[14] => WideOr0.IN14
avs_s1_writedata[14] => op2.DATAB
avs_s1_writedata[14] => op1.DATAB
avs_s1_writedata[15] => WideOr0.IN15
avs_s1_writedata[15] => op2.DATAB
avs_s1_writedata[15] => op1.DATAB
avs_s1_readdata[0] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_waitrequest <= avs_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm
X[0] => Mult0.IN8
X[0] => Equal3.IN31
X[1] => Mult0.IN7
X[1] => Equal3.IN30
X[2] => Mult0.IN6
X[2] => Equal3.IN29
X[3] => Mult0.IN5
X[3] => Equal3.IN28
X[4] => Mult0.IN4
X[4] => Equal3.IN27
X[5] => Mult0.IN3
X[5] => Equal3.IN26
X[6] => Mult0.IN2
X[6] => Equal3.IN25
X[7] => Add0.IN8
X[7] => Equal0.IN7
X[7] => Equal2.IN31
X[8] => Add0.IN7
X[8] => Equal0.IN6
X[8] => Equal2.IN30
X[9] => Add0.IN6
X[9] => Equal0.IN5
X[9] => Equal2.IN29
X[10] => Add0.IN5
X[10] => Equal0.IN4
X[10] => Equal2.IN28
X[11] => Add0.IN4
X[11] => Equal0.IN3
X[11] => Equal2.IN27
X[12] => Add0.IN3
X[12] => Equal0.IN2
X[12] => Equal2.IN26
X[13] => Add0.IN2
X[13] => Equal0.IN1
X[13] => Equal2.IN25
X[14] => Add0.IN1
X[14] => Equal0.IN0
X[14] => Equal2.IN24
X[15] => sign_res.IN0
Y[0] => Mult0.IN15
Y[0] => Equal5.IN31
Y[1] => Mult0.IN14
Y[1] => Equal5.IN30
Y[2] => Mult0.IN13
Y[2] => Equal5.IN29
Y[3] => Mult0.IN12
Y[3] => Equal5.IN28
Y[4] => Mult0.IN11
Y[4] => Equal5.IN27
Y[5] => Mult0.IN10
Y[5] => Equal5.IN26
Y[6] => Mult0.IN9
Y[6] => Equal5.IN25
Y[7] => Add0.IN16
Y[7] => Equal1.IN7
Y[7] => Equal4.IN31
Y[8] => Add0.IN15
Y[8] => Equal1.IN6
Y[8] => Equal4.IN30
Y[9] => Add0.IN14
Y[9] => Equal1.IN5
Y[9] => Equal4.IN29
Y[10] => Add0.IN13
Y[10] => Equal1.IN4
Y[10] => Equal4.IN28
Y[11] => Add0.IN12
Y[11] => Equal1.IN3
Y[11] => Equal4.IN27
Y[12] => Add0.IN11
Y[12] => Equal1.IN2
Y[12] => Equal4.IN26
Y[13] => Add0.IN10
Y[13] => Equal1.IN1
Y[13] => Equal4.IN25
Y[14] => Add0.IN9
Y[14] => Equal1.IN0
Y[14] => Equal4.IN24
Y[15] => sign_res.IN1
result[0] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sign_res.DB_MAX_OUTPUT_PORT_TYPE
zero <= tmp_zero.DB_MAX_OUTPUT_PORT_TYPE
underflow <= tmp_underflow.DB_MAX_OUTPUT_PORT_TYPE
overflow <= tmp_overflow.DB_MAX_OUTPUT_PORT_TYPE
nan <= always0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|avalon_bus:data_bus|avalon_dct:dct
clk => result.we_a.CLK
clk => result.waddr_a[5].CLK
clk => result.waddr_a[4].CLK
clk => result.waddr_a[3].CLK
clk => result.waddr_a[2].CLK
clk => result.waddr_a[1].CLK
clk => result.waddr_a[0].CLK
clk => result.data_a[15].CLK
clk => result.data_a[14].CLK
clk => result.data_a[13].CLK
clk => result.data_a[12].CLK
clk => result.data_a[11].CLK
clk => result.data_a[10].CLK
clk => result.data_a[9].CLK
clk => result.data_a[8].CLK
clk => result.data_a[7].CLK
clk => result.data_a[6].CLK
clk => result.data_a[5].CLK
clk => result.data_a[4].CLK
clk => result.data_a[3].CLK
clk => result.data_a[2].CLK
clk => result.data_a[1].CLK
clk => result.data_a[0].CLK
clk => signal[63][0].CLK
clk => signal[63][1].CLK
clk => signal[63][2].CLK
clk => signal[63][3].CLK
clk => signal[63][4].CLK
clk => signal[63][5].CLK
clk => signal[63][6].CLK
clk => signal[63][7].CLK
clk => signal[63][8].CLK
clk => signal[63][9].CLK
clk => signal[63][10].CLK
clk => signal[63][11].CLK
clk => signal[63][12].CLK
clk => signal[63][13].CLK
clk => signal[63][14].CLK
clk => signal[63][15].CLK
clk => signal[62][0].CLK
clk => signal[62][1].CLK
clk => signal[62][2].CLK
clk => signal[62][3].CLK
clk => signal[62][4].CLK
clk => signal[62][5].CLK
clk => signal[62][6].CLK
clk => signal[62][7].CLK
clk => signal[62][8].CLK
clk => signal[62][9].CLK
clk => signal[62][10].CLK
clk => signal[62][11].CLK
clk => signal[62][12].CLK
clk => signal[62][13].CLK
clk => signal[62][14].CLK
clk => signal[62][15].CLK
clk => signal[61][0].CLK
clk => signal[61][1].CLK
clk => signal[61][2].CLK
clk => signal[61][3].CLK
clk => signal[61][4].CLK
clk => signal[61][5].CLK
clk => signal[61][6].CLK
clk => signal[61][7].CLK
clk => signal[61][8].CLK
clk => signal[61][9].CLK
clk => signal[61][10].CLK
clk => signal[61][11].CLK
clk => signal[61][12].CLK
clk => signal[61][13].CLK
clk => signal[61][14].CLK
clk => signal[61][15].CLK
clk => signal[60][0].CLK
clk => signal[60][1].CLK
clk => signal[60][2].CLK
clk => signal[60][3].CLK
clk => signal[60][4].CLK
clk => signal[60][5].CLK
clk => signal[60][6].CLK
clk => signal[60][7].CLK
clk => signal[60][8].CLK
clk => signal[60][9].CLK
clk => signal[60][10].CLK
clk => signal[60][11].CLK
clk => signal[60][12].CLK
clk => signal[60][13].CLK
clk => signal[60][14].CLK
clk => signal[60][15].CLK
clk => signal[59][0].CLK
clk => signal[59][1].CLK
clk => signal[59][2].CLK
clk => signal[59][3].CLK
clk => signal[59][4].CLK
clk => signal[59][5].CLK
clk => signal[59][6].CLK
clk => signal[59][7].CLK
clk => signal[59][8].CLK
clk => signal[59][9].CLK
clk => signal[59][10].CLK
clk => signal[59][11].CLK
clk => signal[59][12].CLK
clk => signal[59][13].CLK
clk => signal[59][14].CLK
clk => signal[59][15].CLK
clk => signal[58][0].CLK
clk => signal[58][1].CLK
clk => signal[58][2].CLK
clk => signal[58][3].CLK
clk => signal[58][4].CLK
clk => signal[58][5].CLK
clk => signal[58][6].CLK
clk => signal[58][7].CLK
clk => signal[58][8].CLK
clk => signal[58][9].CLK
clk => signal[58][10].CLK
clk => signal[58][11].CLK
clk => signal[58][12].CLK
clk => signal[58][13].CLK
clk => signal[58][14].CLK
clk => signal[58][15].CLK
clk => signal[57][0].CLK
clk => signal[57][1].CLK
clk => signal[57][2].CLK
clk => signal[57][3].CLK
clk => signal[57][4].CLK
clk => signal[57][5].CLK
clk => signal[57][6].CLK
clk => signal[57][7].CLK
clk => signal[57][8].CLK
clk => signal[57][9].CLK
clk => signal[57][10].CLK
clk => signal[57][11].CLK
clk => signal[57][12].CLK
clk => signal[57][13].CLK
clk => signal[57][14].CLK
clk => signal[57][15].CLK
clk => signal[56][0].CLK
clk => signal[56][1].CLK
clk => signal[56][2].CLK
clk => signal[56][3].CLK
clk => signal[56][4].CLK
clk => signal[56][5].CLK
clk => signal[56][6].CLK
clk => signal[56][7].CLK
clk => signal[56][8].CLK
clk => signal[56][9].CLK
clk => signal[56][10].CLK
clk => signal[56][11].CLK
clk => signal[56][12].CLK
clk => signal[56][13].CLK
clk => signal[56][14].CLK
clk => signal[56][15].CLK
clk => signal[55][0].CLK
clk => signal[55][1].CLK
clk => signal[55][2].CLK
clk => signal[55][3].CLK
clk => signal[55][4].CLK
clk => signal[55][5].CLK
clk => signal[55][6].CLK
clk => signal[55][7].CLK
clk => signal[55][8].CLK
clk => signal[55][9].CLK
clk => signal[55][10].CLK
clk => signal[55][11].CLK
clk => signal[55][12].CLK
clk => signal[55][13].CLK
clk => signal[55][14].CLK
clk => signal[55][15].CLK
clk => signal[54][0].CLK
clk => signal[54][1].CLK
clk => signal[54][2].CLK
clk => signal[54][3].CLK
clk => signal[54][4].CLK
clk => signal[54][5].CLK
clk => signal[54][6].CLK
clk => signal[54][7].CLK
clk => signal[54][8].CLK
clk => signal[54][9].CLK
clk => signal[54][10].CLK
clk => signal[54][11].CLK
clk => signal[54][12].CLK
clk => signal[54][13].CLK
clk => signal[54][14].CLK
clk => signal[54][15].CLK
clk => signal[53][0].CLK
clk => signal[53][1].CLK
clk => signal[53][2].CLK
clk => signal[53][3].CLK
clk => signal[53][4].CLK
clk => signal[53][5].CLK
clk => signal[53][6].CLK
clk => signal[53][7].CLK
clk => signal[53][8].CLK
clk => signal[53][9].CLK
clk => signal[53][10].CLK
clk => signal[53][11].CLK
clk => signal[53][12].CLK
clk => signal[53][13].CLK
clk => signal[53][14].CLK
clk => signal[53][15].CLK
clk => signal[52][0].CLK
clk => signal[52][1].CLK
clk => signal[52][2].CLK
clk => signal[52][3].CLK
clk => signal[52][4].CLK
clk => signal[52][5].CLK
clk => signal[52][6].CLK
clk => signal[52][7].CLK
clk => signal[52][8].CLK
clk => signal[52][9].CLK
clk => signal[52][10].CLK
clk => signal[52][11].CLK
clk => signal[52][12].CLK
clk => signal[52][13].CLK
clk => signal[52][14].CLK
clk => signal[52][15].CLK
clk => signal[51][0].CLK
clk => signal[51][1].CLK
clk => signal[51][2].CLK
clk => signal[51][3].CLK
clk => signal[51][4].CLK
clk => signal[51][5].CLK
clk => signal[51][6].CLK
clk => signal[51][7].CLK
clk => signal[51][8].CLK
clk => signal[51][9].CLK
clk => signal[51][10].CLK
clk => signal[51][11].CLK
clk => signal[51][12].CLK
clk => signal[51][13].CLK
clk => signal[51][14].CLK
clk => signal[51][15].CLK
clk => signal[50][0].CLK
clk => signal[50][1].CLK
clk => signal[50][2].CLK
clk => signal[50][3].CLK
clk => signal[50][4].CLK
clk => signal[50][5].CLK
clk => signal[50][6].CLK
clk => signal[50][7].CLK
clk => signal[50][8].CLK
clk => signal[50][9].CLK
clk => signal[50][10].CLK
clk => signal[50][11].CLK
clk => signal[50][12].CLK
clk => signal[50][13].CLK
clk => signal[50][14].CLK
clk => signal[50][15].CLK
clk => signal[49][0].CLK
clk => signal[49][1].CLK
clk => signal[49][2].CLK
clk => signal[49][3].CLK
clk => signal[49][4].CLK
clk => signal[49][5].CLK
clk => signal[49][6].CLK
clk => signal[49][7].CLK
clk => signal[49][8].CLK
clk => signal[49][9].CLK
clk => signal[49][10].CLK
clk => signal[49][11].CLK
clk => signal[49][12].CLK
clk => signal[49][13].CLK
clk => signal[49][14].CLK
clk => signal[49][15].CLK
clk => signal[48][0].CLK
clk => signal[48][1].CLK
clk => signal[48][2].CLK
clk => signal[48][3].CLK
clk => signal[48][4].CLK
clk => signal[48][5].CLK
clk => signal[48][6].CLK
clk => signal[48][7].CLK
clk => signal[48][8].CLK
clk => signal[48][9].CLK
clk => signal[48][10].CLK
clk => signal[48][11].CLK
clk => signal[48][12].CLK
clk => signal[48][13].CLK
clk => signal[48][14].CLK
clk => signal[48][15].CLK
clk => signal[47][0].CLK
clk => signal[47][1].CLK
clk => signal[47][2].CLK
clk => signal[47][3].CLK
clk => signal[47][4].CLK
clk => signal[47][5].CLK
clk => signal[47][6].CLK
clk => signal[47][7].CLK
clk => signal[47][8].CLK
clk => signal[47][9].CLK
clk => signal[47][10].CLK
clk => signal[47][11].CLK
clk => signal[47][12].CLK
clk => signal[47][13].CLK
clk => signal[47][14].CLK
clk => signal[47][15].CLK
clk => signal[46][0].CLK
clk => signal[46][1].CLK
clk => signal[46][2].CLK
clk => signal[46][3].CLK
clk => signal[46][4].CLK
clk => signal[46][5].CLK
clk => signal[46][6].CLK
clk => signal[46][7].CLK
clk => signal[46][8].CLK
clk => signal[46][9].CLK
clk => signal[46][10].CLK
clk => signal[46][11].CLK
clk => signal[46][12].CLK
clk => signal[46][13].CLK
clk => signal[46][14].CLK
clk => signal[46][15].CLK
clk => signal[45][0].CLK
clk => signal[45][1].CLK
clk => signal[45][2].CLK
clk => signal[45][3].CLK
clk => signal[45][4].CLK
clk => signal[45][5].CLK
clk => signal[45][6].CLK
clk => signal[45][7].CLK
clk => signal[45][8].CLK
clk => signal[45][9].CLK
clk => signal[45][10].CLK
clk => signal[45][11].CLK
clk => signal[45][12].CLK
clk => signal[45][13].CLK
clk => signal[45][14].CLK
clk => signal[45][15].CLK
clk => signal[44][0].CLK
clk => signal[44][1].CLK
clk => signal[44][2].CLK
clk => signal[44][3].CLK
clk => signal[44][4].CLK
clk => signal[44][5].CLK
clk => signal[44][6].CLK
clk => signal[44][7].CLK
clk => signal[44][8].CLK
clk => signal[44][9].CLK
clk => signal[44][10].CLK
clk => signal[44][11].CLK
clk => signal[44][12].CLK
clk => signal[44][13].CLK
clk => signal[44][14].CLK
clk => signal[44][15].CLK
clk => signal[43][0].CLK
clk => signal[43][1].CLK
clk => signal[43][2].CLK
clk => signal[43][3].CLK
clk => signal[43][4].CLK
clk => signal[43][5].CLK
clk => signal[43][6].CLK
clk => signal[43][7].CLK
clk => signal[43][8].CLK
clk => signal[43][9].CLK
clk => signal[43][10].CLK
clk => signal[43][11].CLK
clk => signal[43][12].CLK
clk => signal[43][13].CLK
clk => signal[43][14].CLK
clk => signal[43][15].CLK
clk => signal[42][0].CLK
clk => signal[42][1].CLK
clk => signal[42][2].CLK
clk => signal[42][3].CLK
clk => signal[42][4].CLK
clk => signal[42][5].CLK
clk => signal[42][6].CLK
clk => signal[42][7].CLK
clk => signal[42][8].CLK
clk => signal[42][9].CLK
clk => signal[42][10].CLK
clk => signal[42][11].CLK
clk => signal[42][12].CLK
clk => signal[42][13].CLK
clk => signal[42][14].CLK
clk => signal[42][15].CLK
clk => signal[41][0].CLK
clk => signal[41][1].CLK
clk => signal[41][2].CLK
clk => signal[41][3].CLK
clk => signal[41][4].CLK
clk => signal[41][5].CLK
clk => signal[41][6].CLK
clk => signal[41][7].CLK
clk => signal[41][8].CLK
clk => signal[41][9].CLK
clk => signal[41][10].CLK
clk => signal[41][11].CLK
clk => signal[41][12].CLK
clk => signal[41][13].CLK
clk => signal[41][14].CLK
clk => signal[41][15].CLK
clk => signal[40][0].CLK
clk => signal[40][1].CLK
clk => signal[40][2].CLK
clk => signal[40][3].CLK
clk => signal[40][4].CLK
clk => signal[40][5].CLK
clk => signal[40][6].CLK
clk => signal[40][7].CLK
clk => signal[40][8].CLK
clk => signal[40][9].CLK
clk => signal[40][10].CLK
clk => signal[40][11].CLK
clk => signal[40][12].CLK
clk => signal[40][13].CLK
clk => signal[40][14].CLK
clk => signal[40][15].CLK
clk => signal[39][0].CLK
clk => signal[39][1].CLK
clk => signal[39][2].CLK
clk => signal[39][3].CLK
clk => signal[39][4].CLK
clk => signal[39][5].CLK
clk => signal[39][6].CLK
clk => signal[39][7].CLK
clk => signal[39][8].CLK
clk => signal[39][9].CLK
clk => signal[39][10].CLK
clk => signal[39][11].CLK
clk => signal[39][12].CLK
clk => signal[39][13].CLK
clk => signal[39][14].CLK
clk => signal[39][15].CLK
clk => signal[38][0].CLK
clk => signal[38][1].CLK
clk => signal[38][2].CLK
clk => signal[38][3].CLK
clk => signal[38][4].CLK
clk => signal[38][5].CLK
clk => signal[38][6].CLK
clk => signal[38][7].CLK
clk => signal[38][8].CLK
clk => signal[38][9].CLK
clk => signal[38][10].CLK
clk => signal[38][11].CLK
clk => signal[38][12].CLK
clk => signal[38][13].CLK
clk => signal[38][14].CLK
clk => signal[38][15].CLK
clk => signal[37][0].CLK
clk => signal[37][1].CLK
clk => signal[37][2].CLK
clk => signal[37][3].CLK
clk => signal[37][4].CLK
clk => signal[37][5].CLK
clk => signal[37][6].CLK
clk => signal[37][7].CLK
clk => signal[37][8].CLK
clk => signal[37][9].CLK
clk => signal[37][10].CLK
clk => signal[37][11].CLK
clk => signal[37][12].CLK
clk => signal[37][13].CLK
clk => signal[37][14].CLK
clk => signal[37][15].CLK
clk => signal[36][0].CLK
clk => signal[36][1].CLK
clk => signal[36][2].CLK
clk => signal[36][3].CLK
clk => signal[36][4].CLK
clk => signal[36][5].CLK
clk => signal[36][6].CLK
clk => signal[36][7].CLK
clk => signal[36][8].CLK
clk => signal[36][9].CLK
clk => signal[36][10].CLK
clk => signal[36][11].CLK
clk => signal[36][12].CLK
clk => signal[36][13].CLK
clk => signal[36][14].CLK
clk => signal[36][15].CLK
clk => signal[35][0].CLK
clk => signal[35][1].CLK
clk => signal[35][2].CLK
clk => signal[35][3].CLK
clk => signal[35][4].CLK
clk => signal[35][5].CLK
clk => signal[35][6].CLK
clk => signal[35][7].CLK
clk => signal[35][8].CLK
clk => signal[35][9].CLK
clk => signal[35][10].CLK
clk => signal[35][11].CLK
clk => signal[35][12].CLK
clk => signal[35][13].CLK
clk => signal[35][14].CLK
clk => signal[35][15].CLK
clk => signal[34][0].CLK
clk => signal[34][1].CLK
clk => signal[34][2].CLK
clk => signal[34][3].CLK
clk => signal[34][4].CLK
clk => signal[34][5].CLK
clk => signal[34][6].CLK
clk => signal[34][7].CLK
clk => signal[34][8].CLK
clk => signal[34][9].CLK
clk => signal[34][10].CLK
clk => signal[34][11].CLK
clk => signal[34][12].CLK
clk => signal[34][13].CLK
clk => signal[34][14].CLK
clk => signal[34][15].CLK
clk => signal[33][0].CLK
clk => signal[33][1].CLK
clk => signal[33][2].CLK
clk => signal[33][3].CLK
clk => signal[33][4].CLK
clk => signal[33][5].CLK
clk => signal[33][6].CLK
clk => signal[33][7].CLK
clk => signal[33][8].CLK
clk => signal[33][9].CLK
clk => signal[33][10].CLK
clk => signal[33][11].CLK
clk => signal[33][12].CLK
clk => signal[33][13].CLK
clk => signal[33][14].CLK
clk => signal[33][15].CLK
clk => signal[32][0].CLK
clk => signal[32][1].CLK
clk => signal[32][2].CLK
clk => signal[32][3].CLK
clk => signal[32][4].CLK
clk => signal[32][5].CLK
clk => signal[32][6].CLK
clk => signal[32][7].CLK
clk => signal[32][8].CLK
clk => signal[32][9].CLK
clk => signal[32][10].CLK
clk => signal[32][11].CLK
clk => signal[32][12].CLK
clk => signal[32][13].CLK
clk => signal[32][14].CLK
clk => signal[32][15].CLK
clk => signal[31][0].CLK
clk => signal[31][1].CLK
clk => signal[31][2].CLK
clk => signal[31][3].CLK
clk => signal[31][4].CLK
clk => signal[31][5].CLK
clk => signal[31][6].CLK
clk => signal[31][7].CLK
clk => signal[31][8].CLK
clk => signal[31][9].CLK
clk => signal[31][10].CLK
clk => signal[31][11].CLK
clk => signal[31][12].CLK
clk => signal[31][13].CLK
clk => signal[31][14].CLK
clk => signal[31][15].CLK
clk => signal[30][0].CLK
clk => signal[30][1].CLK
clk => signal[30][2].CLK
clk => signal[30][3].CLK
clk => signal[30][4].CLK
clk => signal[30][5].CLK
clk => signal[30][6].CLK
clk => signal[30][7].CLK
clk => signal[30][8].CLK
clk => signal[30][9].CLK
clk => signal[30][10].CLK
clk => signal[30][11].CLK
clk => signal[30][12].CLK
clk => signal[30][13].CLK
clk => signal[30][14].CLK
clk => signal[30][15].CLK
clk => signal[29][0].CLK
clk => signal[29][1].CLK
clk => signal[29][2].CLK
clk => signal[29][3].CLK
clk => signal[29][4].CLK
clk => signal[29][5].CLK
clk => signal[29][6].CLK
clk => signal[29][7].CLK
clk => signal[29][8].CLK
clk => signal[29][9].CLK
clk => signal[29][10].CLK
clk => signal[29][11].CLK
clk => signal[29][12].CLK
clk => signal[29][13].CLK
clk => signal[29][14].CLK
clk => signal[29][15].CLK
clk => signal[28][0].CLK
clk => signal[28][1].CLK
clk => signal[28][2].CLK
clk => signal[28][3].CLK
clk => signal[28][4].CLK
clk => signal[28][5].CLK
clk => signal[28][6].CLK
clk => signal[28][7].CLK
clk => signal[28][8].CLK
clk => signal[28][9].CLK
clk => signal[28][10].CLK
clk => signal[28][11].CLK
clk => signal[28][12].CLK
clk => signal[28][13].CLK
clk => signal[28][14].CLK
clk => signal[28][15].CLK
clk => signal[27][0].CLK
clk => signal[27][1].CLK
clk => signal[27][2].CLK
clk => signal[27][3].CLK
clk => signal[27][4].CLK
clk => signal[27][5].CLK
clk => signal[27][6].CLK
clk => signal[27][7].CLK
clk => signal[27][8].CLK
clk => signal[27][9].CLK
clk => signal[27][10].CLK
clk => signal[27][11].CLK
clk => signal[27][12].CLK
clk => signal[27][13].CLK
clk => signal[27][14].CLK
clk => signal[27][15].CLK
clk => signal[26][0].CLK
clk => signal[26][1].CLK
clk => signal[26][2].CLK
clk => signal[26][3].CLK
clk => signal[26][4].CLK
clk => signal[26][5].CLK
clk => signal[26][6].CLK
clk => signal[26][7].CLK
clk => signal[26][8].CLK
clk => signal[26][9].CLK
clk => signal[26][10].CLK
clk => signal[26][11].CLK
clk => signal[26][12].CLK
clk => signal[26][13].CLK
clk => signal[26][14].CLK
clk => signal[26][15].CLK
clk => signal[25][0].CLK
clk => signal[25][1].CLK
clk => signal[25][2].CLK
clk => signal[25][3].CLK
clk => signal[25][4].CLK
clk => signal[25][5].CLK
clk => signal[25][6].CLK
clk => signal[25][7].CLK
clk => signal[25][8].CLK
clk => signal[25][9].CLK
clk => signal[25][10].CLK
clk => signal[25][11].CLK
clk => signal[25][12].CLK
clk => signal[25][13].CLK
clk => signal[25][14].CLK
clk => signal[25][15].CLK
clk => signal[24][0].CLK
clk => signal[24][1].CLK
clk => signal[24][2].CLK
clk => signal[24][3].CLK
clk => signal[24][4].CLK
clk => signal[24][5].CLK
clk => signal[24][6].CLK
clk => signal[24][7].CLK
clk => signal[24][8].CLK
clk => signal[24][9].CLK
clk => signal[24][10].CLK
clk => signal[24][11].CLK
clk => signal[24][12].CLK
clk => signal[24][13].CLK
clk => signal[24][14].CLK
clk => signal[24][15].CLK
clk => signal[23][0].CLK
clk => signal[23][1].CLK
clk => signal[23][2].CLK
clk => signal[23][3].CLK
clk => signal[23][4].CLK
clk => signal[23][5].CLK
clk => signal[23][6].CLK
clk => signal[23][7].CLK
clk => signal[23][8].CLK
clk => signal[23][9].CLK
clk => signal[23][10].CLK
clk => signal[23][11].CLK
clk => signal[23][12].CLK
clk => signal[23][13].CLK
clk => signal[23][14].CLK
clk => signal[23][15].CLK
clk => signal[22][0].CLK
clk => signal[22][1].CLK
clk => signal[22][2].CLK
clk => signal[22][3].CLK
clk => signal[22][4].CLK
clk => signal[22][5].CLK
clk => signal[22][6].CLK
clk => signal[22][7].CLK
clk => signal[22][8].CLK
clk => signal[22][9].CLK
clk => signal[22][10].CLK
clk => signal[22][11].CLK
clk => signal[22][12].CLK
clk => signal[22][13].CLK
clk => signal[22][14].CLK
clk => signal[22][15].CLK
clk => signal[21][0].CLK
clk => signal[21][1].CLK
clk => signal[21][2].CLK
clk => signal[21][3].CLK
clk => signal[21][4].CLK
clk => signal[21][5].CLK
clk => signal[21][6].CLK
clk => signal[21][7].CLK
clk => signal[21][8].CLK
clk => signal[21][9].CLK
clk => signal[21][10].CLK
clk => signal[21][11].CLK
clk => signal[21][12].CLK
clk => signal[21][13].CLK
clk => signal[21][14].CLK
clk => signal[21][15].CLK
clk => signal[20][0].CLK
clk => signal[20][1].CLK
clk => signal[20][2].CLK
clk => signal[20][3].CLK
clk => signal[20][4].CLK
clk => signal[20][5].CLK
clk => signal[20][6].CLK
clk => signal[20][7].CLK
clk => signal[20][8].CLK
clk => signal[20][9].CLK
clk => signal[20][10].CLK
clk => signal[20][11].CLK
clk => signal[20][12].CLK
clk => signal[20][13].CLK
clk => signal[20][14].CLK
clk => signal[20][15].CLK
clk => signal[19][0].CLK
clk => signal[19][1].CLK
clk => signal[19][2].CLK
clk => signal[19][3].CLK
clk => signal[19][4].CLK
clk => signal[19][5].CLK
clk => signal[19][6].CLK
clk => signal[19][7].CLK
clk => signal[19][8].CLK
clk => signal[19][9].CLK
clk => signal[19][10].CLK
clk => signal[19][11].CLK
clk => signal[19][12].CLK
clk => signal[19][13].CLK
clk => signal[19][14].CLK
clk => signal[19][15].CLK
clk => signal[18][0].CLK
clk => signal[18][1].CLK
clk => signal[18][2].CLK
clk => signal[18][3].CLK
clk => signal[18][4].CLK
clk => signal[18][5].CLK
clk => signal[18][6].CLK
clk => signal[18][7].CLK
clk => signal[18][8].CLK
clk => signal[18][9].CLK
clk => signal[18][10].CLK
clk => signal[18][11].CLK
clk => signal[18][12].CLK
clk => signal[18][13].CLK
clk => signal[18][14].CLK
clk => signal[18][15].CLK
clk => signal[17][0].CLK
clk => signal[17][1].CLK
clk => signal[17][2].CLK
clk => signal[17][3].CLK
clk => signal[17][4].CLK
clk => signal[17][5].CLK
clk => signal[17][6].CLK
clk => signal[17][7].CLK
clk => signal[17][8].CLK
clk => signal[17][9].CLK
clk => signal[17][10].CLK
clk => signal[17][11].CLK
clk => signal[17][12].CLK
clk => signal[17][13].CLK
clk => signal[17][14].CLK
clk => signal[17][15].CLK
clk => signal[16][0].CLK
clk => signal[16][1].CLK
clk => signal[16][2].CLK
clk => signal[16][3].CLK
clk => signal[16][4].CLK
clk => signal[16][5].CLK
clk => signal[16][6].CLK
clk => signal[16][7].CLK
clk => signal[16][8].CLK
clk => signal[16][9].CLK
clk => signal[16][10].CLK
clk => signal[16][11].CLK
clk => signal[16][12].CLK
clk => signal[16][13].CLK
clk => signal[16][14].CLK
clk => signal[16][15].CLK
clk => signal[15][0].CLK
clk => signal[15][1].CLK
clk => signal[15][2].CLK
clk => signal[15][3].CLK
clk => signal[15][4].CLK
clk => signal[15][5].CLK
clk => signal[15][6].CLK
clk => signal[15][7].CLK
clk => signal[15][8].CLK
clk => signal[15][9].CLK
clk => signal[15][10].CLK
clk => signal[15][11].CLK
clk => signal[15][12].CLK
clk => signal[15][13].CLK
clk => signal[15][14].CLK
clk => signal[15][15].CLK
clk => signal[14][0].CLK
clk => signal[14][1].CLK
clk => signal[14][2].CLK
clk => signal[14][3].CLK
clk => signal[14][4].CLK
clk => signal[14][5].CLK
clk => signal[14][6].CLK
clk => signal[14][7].CLK
clk => signal[14][8].CLK
clk => signal[14][9].CLK
clk => signal[14][10].CLK
clk => signal[14][11].CLK
clk => signal[14][12].CLK
clk => signal[14][13].CLK
clk => signal[14][14].CLK
clk => signal[14][15].CLK
clk => signal[13][0].CLK
clk => signal[13][1].CLK
clk => signal[13][2].CLK
clk => signal[13][3].CLK
clk => signal[13][4].CLK
clk => signal[13][5].CLK
clk => signal[13][6].CLK
clk => signal[13][7].CLK
clk => signal[13][8].CLK
clk => signal[13][9].CLK
clk => signal[13][10].CLK
clk => signal[13][11].CLK
clk => signal[13][12].CLK
clk => signal[13][13].CLK
clk => signal[13][14].CLK
clk => signal[13][15].CLK
clk => signal[12][0].CLK
clk => signal[12][1].CLK
clk => signal[12][2].CLK
clk => signal[12][3].CLK
clk => signal[12][4].CLK
clk => signal[12][5].CLK
clk => signal[12][6].CLK
clk => signal[12][7].CLK
clk => signal[12][8].CLK
clk => signal[12][9].CLK
clk => signal[12][10].CLK
clk => signal[12][11].CLK
clk => signal[12][12].CLK
clk => signal[12][13].CLK
clk => signal[12][14].CLK
clk => signal[12][15].CLK
clk => signal[11][0].CLK
clk => signal[11][1].CLK
clk => signal[11][2].CLK
clk => signal[11][3].CLK
clk => signal[11][4].CLK
clk => signal[11][5].CLK
clk => signal[11][6].CLK
clk => signal[11][7].CLK
clk => signal[11][8].CLK
clk => signal[11][9].CLK
clk => signal[11][10].CLK
clk => signal[11][11].CLK
clk => signal[11][12].CLK
clk => signal[11][13].CLK
clk => signal[11][14].CLK
clk => signal[11][15].CLK
clk => signal[10][0].CLK
clk => signal[10][1].CLK
clk => signal[10][2].CLK
clk => signal[10][3].CLK
clk => signal[10][4].CLK
clk => signal[10][5].CLK
clk => signal[10][6].CLK
clk => signal[10][7].CLK
clk => signal[10][8].CLK
clk => signal[10][9].CLK
clk => signal[10][10].CLK
clk => signal[10][11].CLK
clk => signal[10][12].CLK
clk => signal[10][13].CLK
clk => signal[10][14].CLK
clk => signal[10][15].CLK
clk => signal[9][0].CLK
clk => signal[9][1].CLK
clk => signal[9][2].CLK
clk => signal[9][3].CLK
clk => signal[9][4].CLK
clk => signal[9][5].CLK
clk => signal[9][6].CLK
clk => signal[9][7].CLK
clk => signal[9][8].CLK
clk => signal[9][9].CLK
clk => signal[9][10].CLK
clk => signal[9][11].CLK
clk => signal[9][12].CLK
clk => signal[9][13].CLK
clk => signal[9][14].CLK
clk => signal[9][15].CLK
clk => signal[8][0].CLK
clk => signal[8][1].CLK
clk => signal[8][2].CLK
clk => signal[8][3].CLK
clk => signal[8][4].CLK
clk => signal[8][5].CLK
clk => signal[8][6].CLK
clk => signal[8][7].CLK
clk => signal[8][8].CLK
clk => signal[8][9].CLK
clk => signal[8][10].CLK
clk => signal[8][11].CLK
clk => signal[8][12].CLK
clk => signal[8][13].CLK
clk => signal[8][14].CLK
clk => signal[8][15].CLK
clk => signal[7][0].CLK
clk => signal[7][1].CLK
clk => signal[7][2].CLK
clk => signal[7][3].CLK
clk => signal[7][4].CLK
clk => signal[7][5].CLK
clk => signal[7][6].CLK
clk => signal[7][7].CLK
clk => signal[7][8].CLK
clk => signal[7][9].CLK
clk => signal[7][10].CLK
clk => signal[7][11].CLK
clk => signal[7][12].CLK
clk => signal[7][13].CLK
clk => signal[7][14].CLK
clk => signal[7][15].CLK
clk => signal[6][0].CLK
clk => signal[6][1].CLK
clk => signal[6][2].CLK
clk => signal[6][3].CLK
clk => signal[6][4].CLK
clk => signal[6][5].CLK
clk => signal[6][6].CLK
clk => signal[6][7].CLK
clk => signal[6][8].CLK
clk => signal[6][9].CLK
clk => signal[6][10].CLK
clk => signal[6][11].CLK
clk => signal[6][12].CLK
clk => signal[6][13].CLK
clk => signal[6][14].CLK
clk => signal[6][15].CLK
clk => signal[5][0].CLK
clk => signal[5][1].CLK
clk => signal[5][2].CLK
clk => signal[5][3].CLK
clk => signal[5][4].CLK
clk => signal[5][5].CLK
clk => signal[5][6].CLK
clk => signal[5][7].CLK
clk => signal[5][8].CLK
clk => signal[5][9].CLK
clk => signal[5][10].CLK
clk => signal[5][11].CLK
clk => signal[5][12].CLK
clk => signal[5][13].CLK
clk => signal[5][14].CLK
clk => signal[5][15].CLK
clk => signal[4][0].CLK
clk => signal[4][1].CLK
clk => signal[4][2].CLK
clk => signal[4][3].CLK
clk => signal[4][4].CLK
clk => signal[4][5].CLK
clk => signal[4][6].CLK
clk => signal[4][7].CLK
clk => signal[4][8].CLK
clk => signal[4][9].CLK
clk => signal[4][10].CLK
clk => signal[4][11].CLK
clk => signal[4][12].CLK
clk => signal[4][13].CLK
clk => signal[4][14].CLK
clk => signal[4][15].CLK
clk => signal[3][0].CLK
clk => signal[3][1].CLK
clk => signal[3][2].CLK
clk => signal[3][3].CLK
clk => signal[3][4].CLK
clk => signal[3][5].CLK
clk => signal[3][6].CLK
clk => signal[3][7].CLK
clk => signal[3][8].CLK
clk => signal[3][9].CLK
clk => signal[3][10].CLK
clk => signal[3][11].CLK
clk => signal[3][12].CLK
clk => signal[3][13].CLK
clk => signal[3][14].CLK
clk => signal[3][15].CLK
clk => signal[2][0].CLK
clk => signal[2][1].CLK
clk => signal[2][2].CLK
clk => signal[2][3].CLK
clk => signal[2][4].CLK
clk => signal[2][5].CLK
clk => signal[2][6].CLK
clk => signal[2][7].CLK
clk => signal[2][8].CLK
clk => signal[2][9].CLK
clk => signal[2][10].CLK
clk => signal[2][11].CLK
clk => signal[2][12].CLK
clk => signal[2][13].CLK
clk => signal[2][14].CLK
clk => signal[2][15].CLK
clk => signal[1][0].CLK
clk => signal[1][1].CLK
clk => signal[1][2].CLK
clk => signal[1][3].CLK
clk => signal[1][4].CLK
clk => signal[1][5].CLK
clk => signal[1][6].CLK
clk => signal[1][7].CLK
clk => signal[1][8].CLK
clk => signal[1][9].CLK
clk => signal[1][10].CLK
clk => signal[1][11].CLK
clk => signal[1][12].CLK
clk => signal[1][13].CLK
clk => signal[1][14].CLK
clk => signal[1][15].CLK
clk => signal[0][0].CLK
clk => signal[0][1].CLK
clk => signal[0][2].CLK
clk => signal[0][3].CLK
clk => signal[0][4].CLK
clk => signal[0][5].CLK
clk => signal[0][6].CLK
clk => signal[0][7].CLK
clk => signal[0][8].CLK
clk => signal[0][9].CLK
clk => signal[0][10].CLK
clk => signal[0][11].CLK
clk => signal[0][12].CLK
clk => signal[0][13].CLK
clk => signal[0][14].CLK
clk => signal[0][15].CLK
clk => power[0].CLK
clk => power[1].CLK
clk => power[2].CLK
clk => dct_term_latch[0].CLK
clk => dct_term_latch[1].CLK
clk => dct_term_latch[2].CLK
clk => dct_term_latch[3].CLK
clk => dct_term_latch[4].CLK
clk => dct_term_latch[5].CLK
clk => dct_term_latch[6].CLK
clk => dct_term_latch[7].CLK
clk => dct_term_latch[8].CLK
clk => dct_term_latch[9].CLK
clk => dct_term_latch[10].CLK
clk => dct_term_latch[11].CLK
clk => dct_term_latch[12].CLK
clk => dct_term_latch[13].CLK
clk => dct_term_latch[14].CLK
clk => dct_term_latch[15].CLK
clk => dct_term_latch[16].CLK
clk => dct_term_latch[17].CLK
clk => dct_term_latch[18].CLK
clk => dct_term_latch[19].CLK
clk => dct_term_latch[20].CLK
clk => dct_term_latch[21].CLK
clk => dct_term_latch[22].CLK
clk => dct_term_latch[23].CLK
clk => dct_term_latch[24].CLK
clk => dct_term_latch[25].CLK
clk => dct_term_latch[26].CLK
clk => dct_term_latch[27].CLK
clk => dct_term_latch[28].CLK
clk => dct_term_latch[29].CLK
clk => dct_term_latch[30].CLK
clk => dct_term_latch[31].CLK
clk => cos_pos_start[0].CLK
clk => cos_pos_start[1].CLK
clk => cos_pos_start[2].CLK
clk => cos_pos_start[3].CLK
clk => cos_pos_start[4].CLK
clk => cos_pos_start[5].CLK
clk => cos_pos_start[6].CLK
clk => cos_pos_start[7].CLK
clk => cos_pos_start[8].CLK
clk => cos_pos_start[9].CLK
clk => cos_pos_start[10].CLK
clk => cos_pos_start[11].CLK
clk => cos_pos_start[12].CLK
clk => cos_pos_start[13].CLK
clk => cos_pos_start[14].CLK
clk => cos_pos_start[15].CLK
clk => cos_pos_start[16].CLK
clk => cos_pos_start[17].CLK
clk => cos_pos_start[18].CLK
clk => cos_pos_start[19].CLK
clk => cos_pos_start[20].CLK
clk => cos_pos_start[21].CLK
clk => cos_pos_start[22].CLK
clk => cos_pos_start[23].CLK
clk => cos_pos_start[24].CLK
clk => cos_pos_start[25].CLK
clk => cos_pos_start[26].CLK
clk => cos_pos_start[27].CLK
clk => cos_pos_start[28].CLK
clk => cos_pos_start[29].CLK
clk => cos_pos_start[30].CLK
clk => cos_pos_start[31].CLK
clk => result_valid[0].CLK
clk => result_valid[1].CLK
clk => result_valid[2].CLK
clk => result_valid[3].CLK
clk => result_valid[4].CLK
clk => result_valid[5].CLK
clk => result_valid[6].CLK
clk => result_valid[7].CLK
clk => result_valid[8].CLK
clk => result_valid[9].CLK
clk => result_valid[10].CLK
clk => result_valid[11].CLK
clk => result_valid[12].CLK
clk => result_valid[13].CLK
clk => result_valid[14].CLK
clk => result_valid[15].CLK
clk => result_valid[16].CLK
clk => result_valid[17].CLK
clk => result_valid[18].CLK
clk => result_valid[19].CLK
clk => result_valid[20].CLK
clk => result_valid[21].CLK
clk => result_valid[22].CLK
clk => result_valid[23].CLK
clk => result_valid[24].CLK
clk => result_valid[25].CLK
clk => result_valid[26].CLK
clk => result_valid[27].CLK
clk => result_valid[28].CLK
clk => result_valid[29].CLK
clk => result_valid[30].CLK
clk => result_valid[31].CLK
clk => result_valid[32].CLK
clk => result_valid[33].CLK
clk => result_valid[34].CLK
clk => result_valid[35].CLK
clk => result_valid[36].CLK
clk => result_valid[37].CLK
clk => result_valid[38].CLK
clk => result_valid[39].CLK
clk => result_valid[40].CLK
clk => result_valid[41].CLK
clk => result_valid[42].CLK
clk => result_valid[43].CLK
clk => result_valid[44].CLK
clk => result_valid[45].CLK
clk => result_valid[46].CLK
clk => result_valid[47].CLK
clk => result_valid[48].CLK
clk => result_valid[49].CLK
clk => result_valid[50].CLK
clk => result_valid[51].CLK
clk => result_valid[52].CLK
clk => result_valid[53].CLK
clk => result_valid[54].CLK
clk => result_valid[55].CLK
clk => result_valid[56].CLK
clk => result_valid[57].CLK
clk => result_valid[58].CLK
clk => result_valid[59].CLK
clk => result_valid[60].CLK
clk => result_valid[61].CLK
clk => result_valid[62].CLK
clk => result_valid[63].CLK
clk => data_ready.CLK
clk => K[0].CLK
clk => K[1].CLK
clk => K[2].CLK
clk => K[3].CLK
clk => K[4].CLK
clk => K[5].CLK
clk => K[6].CLK
clk => K[7].CLK
clk => K[8].CLK
clk => K[9].CLK
clk => K[10].CLK
clk => K[11].CLK
clk => K[12].CLK
clk => K[13].CLK
clk => K[14].CLK
clk => K[15].CLK
clk => K[16].CLK
clk => K[17].CLK
clk => K[18].CLK
clk => K[19].CLK
clk => K[20].CLK
clk => K[21].CLK
clk => K[22].CLK
clk => K[23].CLK
clk => K[24].CLK
clk => K[25].CLK
clk => K[26].CLK
clk => K[27].CLK
clk => K[28].CLK
clk => K[29].CLK
clk => K[30].CLK
clk => K[31].CLK
clk => size[0].CLK
clk => size[1].CLK
clk => size[2].CLK
clk => size[3].CLK
clk => size[4].CLK
clk => size[5].CLK
clk => size[6].CLK
clk => size[7].CLK
clk => size[8].CLK
clk => size[9].CLK
clk => size[10].CLK
clk => size[11].CLK
clk => size[12].CLK
clk => size[13].CLK
clk => size[14].CLK
clk => size[15].CLK
clk => size[16].CLK
clk => size[17].CLK
clk => size[18].CLK
clk => size[19].CLK
clk => size[20].CLK
clk => size[21].CLK
clk => size[22].CLK
clk => size[23].CLK
clk => size[24].CLK
clk => size[25].CLK
clk => size[26].CLK
clk => size[27].CLK
clk => size[28].CLK
clk => size[29].CLK
clk => size[30].CLK
clk => size[31].CLK
clk => result.CLK0
reset => dct_term_latch[0].ACLR
reset => dct_term_latch[1].ACLR
reset => dct_term_latch[2].ACLR
reset => dct_term_latch[3].ACLR
reset => dct_term_latch[4].ACLR
reset => dct_term_latch[5].ACLR
reset => dct_term_latch[6].ACLR
reset => dct_term_latch[7].ACLR
reset => dct_term_latch[8].ACLR
reset => dct_term_latch[9].ACLR
reset => dct_term_latch[10].ACLR
reset => dct_term_latch[11].ACLR
reset => dct_term_latch[12].ACLR
reset => dct_term_latch[13].ACLR
reset => dct_term_latch[14].ACLR
reset => dct_term_latch[15].ACLR
reset => dct_term_latch[16].ACLR
reset => dct_term_latch[17].ACLR
reset => dct_term_latch[18].ACLR
reset => dct_term_latch[19].ACLR
reset => dct_term_latch[20].ACLR
reset => dct_term_latch[21].ACLR
reset => dct_term_latch[22].ACLR
reset => dct_term_latch[23].ACLR
reset => dct_term_latch[24].ACLR
reset => dct_term_latch[25].ACLR
reset => dct_term_latch[26].ACLR
reset => dct_term_latch[27].ACLR
reset => dct_term_latch[28].ACLR
reset => dct_term_latch[29].ACLR
reset => dct_term_latch[30].ACLR
reset => dct_term_latch[31].ACLR
reset => cos_pos_start[0].ACLR
reset => cos_pos_start[1].ACLR
reset => cos_pos_start[2].ACLR
reset => cos_pos_start[3].ACLR
reset => cos_pos_start[4].ACLR
reset => cos_pos_start[5].ACLR
reset => cos_pos_start[6].ACLR
reset => cos_pos_start[7].ACLR
reset => cos_pos_start[8].ACLR
reset => cos_pos_start[9].ACLR
reset => cos_pos_start[10].ACLR
reset => cos_pos_start[11].ACLR
reset => cos_pos_start[12].ACLR
reset => cos_pos_start[13].ACLR
reset => cos_pos_start[14].ACLR
reset => cos_pos_start[15].ACLR
reset => cos_pos_start[16].ACLR
reset => cos_pos_start[17].ACLR
reset => cos_pos_start[18].ACLR
reset => cos_pos_start[19].ACLR
reset => cos_pos_start[20].ACLR
reset => cos_pos_start[21].ACLR
reset => cos_pos_start[22].ACLR
reset => cos_pos_start[23].ACLR
reset => cos_pos_start[24].ACLR
reset => cos_pos_start[25].ACLR
reset => cos_pos_start[26].ACLR
reset => cos_pos_start[27].ACLR
reset => cos_pos_start[28].ACLR
reset => cos_pos_start[29].ACLR
reset => cos_pos_start[30].ACLR
reset => cos_pos_start[31].ACLR
reset => result_valid[0].ACLR
reset => result_valid[1].ACLR
reset => result_valid[2].ACLR
reset => result_valid[3].ACLR
reset => result_valid[4].ACLR
reset => result_valid[5].ACLR
reset => result_valid[6].ACLR
reset => result_valid[7].ACLR
reset => result_valid[8].ACLR
reset => result_valid[9].ACLR
reset => result_valid[10].ACLR
reset => result_valid[11].ACLR
reset => result_valid[12].ACLR
reset => result_valid[13].ACLR
reset => result_valid[14].ACLR
reset => result_valid[15].ACLR
reset => result_valid[16].ACLR
reset => result_valid[17].ACLR
reset => result_valid[18].ACLR
reset => result_valid[19].ACLR
reset => result_valid[20].ACLR
reset => result_valid[21].ACLR
reset => result_valid[22].ACLR
reset => result_valid[23].ACLR
reset => result_valid[24].ACLR
reset => result_valid[25].ACLR
reset => result_valid[26].ACLR
reset => result_valid[27].ACLR
reset => result_valid[28].ACLR
reset => result_valid[29].ACLR
reset => result_valid[30].ACLR
reset => result_valid[31].ACLR
reset => result_valid[32].ACLR
reset => result_valid[33].ACLR
reset => result_valid[34].ACLR
reset => result_valid[35].ACLR
reset => result_valid[36].ACLR
reset => result_valid[37].ACLR
reset => result_valid[38].ACLR
reset => result_valid[39].ACLR
reset => result_valid[40].ACLR
reset => result_valid[41].ACLR
reset => result_valid[42].ACLR
reset => result_valid[43].ACLR
reset => result_valid[44].ACLR
reset => result_valid[45].ACLR
reset => result_valid[46].ACLR
reset => result_valid[47].ACLR
reset => result_valid[48].ACLR
reset => result_valid[49].ACLR
reset => result_valid[50].ACLR
reset => result_valid[51].ACLR
reset => result_valid[52].ACLR
reset => result_valid[53].ACLR
reset => result_valid[54].ACLR
reset => result_valid[55].ACLR
reset => result_valid[56].ACLR
reset => result_valid[57].ACLR
reset => result_valid[58].ACLR
reset => result_valid[59].ACLR
reset => result_valid[60].ACLR
reset => result_valid[61].ACLR
reset => result_valid[62].ACLR
reset => result_valid[63].ACLR
reset => data_ready.ACLR
reset => K[0].ACLR
reset => K[1].ACLR
reset => K[2].ACLR
reset => K[3].ACLR
reset => K[4].ACLR
reset => K[5].ACLR
reset => K[6].ACLR
reset => K[7].ACLR
reset => K[8].ACLR
reset => K[9].ACLR
reset => K[10].ACLR
reset => K[11].ACLR
reset => K[12].ACLR
reset => K[13].ACLR
reset => K[14].ACLR
reset => K[15].ACLR
reset => K[16].ACLR
reset => K[17].ACLR
reset => K[18].ACLR
reset => K[19].ACLR
reset => K[20].ACLR
reset => K[21].ACLR
reset => K[22].ACLR
reset => K[23].ACLR
reset => K[24].ACLR
reset => K[25].ACLR
reset => K[26].ACLR
reset => K[27].ACLR
reset => K[28].ACLR
reset => K[29].ACLR
reset => K[30].ACLR
reset => K[31].ACLR
reset => size[0].ACLR
reset => size[1].ACLR
reset => size[2].ACLR
reset => size[3].ACLR
reset => size[4].ACLR
reset => size[5].ACLR
reset => size[6].ACLR
reset => size[7].ACLR
reset => size[8].ACLR
reset => size[9].ACLR
reset => size[10].ACLR
reset => size[11].ACLR
reset => size[12].ACLR
reset => size[13].ACLR
reset => size[14].ACLR
reset => size[15].ACLR
reset => size[16].ACLR
reset => size[17].ACLR
reset => size[18].ACLR
reset => size[19].ACLR
reset => size[20].ACLR
reset => size[21].ACLR
reset => size[22].ACLR
reset => size[23].ACLR
reset => size[24].ACLR
reset => size[25].ACLR
reset => size[26].ACLR
reset => size[27].ACLR
reset => size[28].ACLR
reset => size[29].ACLR
reset => size[30].ACLR
reset => size[31].ACLR
reset => comb.IN1
reset => signal[63][0].ENA
reset => power[2].ENA
reset => power[1].ENA
reset => power[0].ENA
reset => signal[0][15].ENA
reset => signal[0][14].ENA
reset => signal[0][13].ENA
reset => signal[0][12].ENA
reset => signal[0][11].ENA
reset => signal[0][10].ENA
reset => signal[0][9].ENA
reset => signal[0][8].ENA
reset => signal[0][7].ENA
reset => signal[0][6].ENA
reset => signal[0][5].ENA
reset => signal[0][4].ENA
reset => signal[0][3].ENA
reset => signal[0][2].ENA
reset => signal[0][1].ENA
reset => signal[0][0].ENA
reset => signal[1][15].ENA
reset => signal[1][14].ENA
reset => signal[1][13].ENA
reset => signal[1][12].ENA
reset => signal[1][11].ENA
reset => signal[1][10].ENA
reset => signal[1][9].ENA
reset => signal[1][8].ENA
reset => signal[1][7].ENA
reset => signal[1][6].ENA
reset => signal[1][5].ENA
reset => signal[1][4].ENA
reset => signal[1][3].ENA
reset => signal[1][2].ENA
reset => signal[1][1].ENA
reset => signal[1][0].ENA
reset => signal[2][15].ENA
reset => signal[2][14].ENA
reset => signal[2][13].ENA
reset => signal[2][12].ENA
reset => signal[2][11].ENA
reset => signal[2][10].ENA
reset => signal[2][9].ENA
reset => signal[2][8].ENA
reset => signal[2][7].ENA
reset => signal[2][6].ENA
reset => signal[2][5].ENA
reset => signal[2][4].ENA
reset => signal[2][3].ENA
reset => signal[2][2].ENA
reset => signal[2][1].ENA
reset => signal[2][0].ENA
reset => signal[3][15].ENA
reset => signal[3][14].ENA
reset => signal[3][13].ENA
reset => signal[3][12].ENA
reset => signal[3][11].ENA
reset => signal[3][10].ENA
reset => signal[3][9].ENA
reset => signal[3][8].ENA
reset => signal[3][7].ENA
reset => signal[3][6].ENA
reset => signal[3][5].ENA
reset => signal[3][4].ENA
reset => signal[3][3].ENA
reset => signal[3][2].ENA
reset => signal[3][1].ENA
reset => signal[3][0].ENA
reset => signal[4][15].ENA
reset => signal[4][14].ENA
reset => signal[4][13].ENA
reset => signal[4][12].ENA
reset => signal[4][11].ENA
reset => signal[4][10].ENA
reset => signal[4][9].ENA
reset => signal[4][8].ENA
reset => signal[4][7].ENA
reset => signal[4][6].ENA
reset => signal[4][5].ENA
reset => signal[4][4].ENA
reset => signal[4][3].ENA
reset => signal[4][2].ENA
reset => signal[4][1].ENA
reset => signal[4][0].ENA
reset => signal[5][15].ENA
reset => signal[5][14].ENA
reset => signal[5][13].ENA
reset => signal[5][12].ENA
reset => signal[5][11].ENA
reset => signal[5][10].ENA
reset => signal[5][9].ENA
reset => signal[5][8].ENA
reset => signal[5][7].ENA
reset => signal[5][6].ENA
reset => signal[5][5].ENA
reset => signal[5][4].ENA
reset => signal[5][3].ENA
reset => signal[5][2].ENA
reset => signal[5][1].ENA
reset => signal[5][0].ENA
reset => signal[6][15].ENA
reset => signal[6][14].ENA
reset => signal[6][13].ENA
reset => signal[6][12].ENA
reset => signal[6][11].ENA
reset => signal[6][10].ENA
reset => signal[6][9].ENA
reset => signal[6][8].ENA
reset => signal[6][7].ENA
reset => signal[6][6].ENA
reset => signal[6][5].ENA
reset => signal[6][4].ENA
reset => signal[6][3].ENA
reset => signal[6][2].ENA
reset => signal[6][1].ENA
reset => signal[6][0].ENA
reset => signal[7][15].ENA
reset => signal[7][14].ENA
reset => signal[7][13].ENA
reset => signal[7][12].ENA
reset => signal[7][11].ENA
reset => signal[7][10].ENA
reset => signal[7][9].ENA
reset => signal[7][8].ENA
reset => signal[7][7].ENA
reset => signal[7][6].ENA
reset => signal[7][5].ENA
reset => signal[7][4].ENA
reset => signal[7][3].ENA
reset => signal[7][2].ENA
reset => signal[7][1].ENA
reset => signal[7][0].ENA
reset => signal[8][15].ENA
reset => signal[8][14].ENA
reset => signal[8][13].ENA
reset => signal[8][12].ENA
reset => signal[8][11].ENA
reset => signal[8][10].ENA
reset => signal[8][9].ENA
reset => signal[8][8].ENA
reset => signal[8][7].ENA
reset => signal[8][6].ENA
reset => signal[8][5].ENA
reset => signal[8][4].ENA
reset => signal[8][3].ENA
reset => signal[8][2].ENA
reset => signal[8][1].ENA
reset => signal[8][0].ENA
reset => signal[9][15].ENA
reset => signal[9][14].ENA
reset => signal[9][13].ENA
reset => signal[9][12].ENA
reset => signal[9][11].ENA
reset => signal[9][10].ENA
reset => signal[9][9].ENA
reset => signal[9][8].ENA
reset => signal[9][7].ENA
reset => signal[9][6].ENA
reset => signal[9][5].ENA
reset => signal[9][4].ENA
reset => signal[9][3].ENA
reset => signal[9][2].ENA
reset => signal[9][1].ENA
reset => signal[9][0].ENA
reset => signal[10][15].ENA
reset => signal[10][14].ENA
reset => signal[10][13].ENA
reset => signal[10][12].ENA
reset => signal[10][11].ENA
reset => signal[10][10].ENA
reset => signal[10][9].ENA
reset => signal[10][8].ENA
reset => signal[10][7].ENA
reset => signal[10][6].ENA
reset => signal[10][5].ENA
reset => signal[10][4].ENA
reset => signal[10][3].ENA
reset => signal[10][2].ENA
reset => signal[10][1].ENA
reset => signal[10][0].ENA
reset => signal[11][15].ENA
reset => signal[11][14].ENA
reset => signal[11][13].ENA
reset => signal[11][12].ENA
reset => signal[11][11].ENA
reset => signal[11][10].ENA
reset => signal[11][9].ENA
reset => signal[11][8].ENA
reset => signal[11][7].ENA
reset => signal[11][6].ENA
reset => signal[11][5].ENA
reset => signal[11][4].ENA
reset => signal[11][3].ENA
reset => signal[11][2].ENA
reset => signal[11][1].ENA
reset => signal[11][0].ENA
reset => signal[12][15].ENA
reset => signal[12][14].ENA
reset => signal[12][13].ENA
reset => signal[12][12].ENA
reset => signal[12][11].ENA
reset => signal[12][10].ENA
reset => signal[12][9].ENA
reset => signal[12][8].ENA
reset => signal[12][7].ENA
reset => signal[12][6].ENA
reset => signal[12][5].ENA
reset => signal[12][4].ENA
reset => signal[12][3].ENA
reset => signal[12][2].ENA
reset => signal[12][1].ENA
reset => signal[12][0].ENA
reset => signal[13][15].ENA
reset => signal[13][14].ENA
reset => signal[13][13].ENA
reset => signal[13][12].ENA
reset => signal[13][11].ENA
reset => signal[13][10].ENA
reset => signal[13][9].ENA
reset => signal[13][8].ENA
reset => signal[13][7].ENA
reset => signal[13][6].ENA
reset => signal[13][5].ENA
reset => signal[13][4].ENA
reset => signal[13][3].ENA
reset => signal[13][2].ENA
reset => signal[13][1].ENA
reset => signal[13][0].ENA
reset => signal[14][15].ENA
reset => signal[14][14].ENA
reset => signal[14][13].ENA
reset => signal[14][12].ENA
reset => signal[14][11].ENA
reset => signal[14][10].ENA
reset => signal[14][9].ENA
reset => signal[14][8].ENA
reset => signal[14][7].ENA
reset => signal[14][6].ENA
reset => signal[14][5].ENA
reset => signal[14][4].ENA
reset => signal[14][3].ENA
reset => signal[14][2].ENA
reset => signal[14][1].ENA
reset => signal[14][0].ENA
reset => signal[15][15].ENA
reset => signal[15][14].ENA
reset => signal[15][13].ENA
reset => signal[15][12].ENA
reset => signal[15][11].ENA
reset => signal[15][10].ENA
reset => signal[15][9].ENA
reset => signal[15][8].ENA
reset => signal[15][7].ENA
reset => signal[15][6].ENA
reset => signal[15][5].ENA
reset => signal[15][4].ENA
reset => signal[15][3].ENA
reset => signal[15][2].ENA
reset => signal[15][1].ENA
reset => signal[15][0].ENA
reset => signal[16][15].ENA
reset => signal[16][14].ENA
reset => signal[16][13].ENA
reset => signal[16][12].ENA
reset => signal[16][11].ENA
reset => signal[16][10].ENA
reset => signal[16][9].ENA
reset => signal[16][8].ENA
reset => signal[16][7].ENA
reset => signal[16][6].ENA
reset => signal[16][5].ENA
reset => signal[16][4].ENA
reset => signal[16][3].ENA
reset => signal[16][2].ENA
reset => signal[16][1].ENA
reset => signal[16][0].ENA
reset => signal[17][15].ENA
reset => signal[17][14].ENA
reset => signal[17][13].ENA
reset => signal[17][12].ENA
reset => signal[17][11].ENA
reset => signal[17][10].ENA
reset => signal[17][9].ENA
reset => signal[17][8].ENA
reset => signal[17][7].ENA
reset => signal[17][6].ENA
reset => signal[17][5].ENA
reset => signal[17][4].ENA
reset => signal[17][3].ENA
reset => signal[17][2].ENA
reset => signal[17][1].ENA
reset => signal[17][0].ENA
reset => signal[18][15].ENA
reset => signal[18][14].ENA
reset => signal[18][13].ENA
reset => signal[18][12].ENA
reset => signal[18][11].ENA
reset => signal[18][10].ENA
reset => signal[18][9].ENA
reset => signal[18][8].ENA
reset => signal[18][7].ENA
reset => signal[18][6].ENA
reset => signal[18][5].ENA
reset => signal[18][4].ENA
reset => signal[18][3].ENA
reset => signal[18][2].ENA
reset => signal[18][1].ENA
reset => signal[18][0].ENA
reset => signal[19][15].ENA
reset => signal[19][14].ENA
reset => signal[19][13].ENA
reset => signal[19][12].ENA
reset => signal[19][11].ENA
reset => signal[19][10].ENA
reset => signal[19][9].ENA
reset => signal[19][8].ENA
reset => signal[19][7].ENA
reset => signal[19][6].ENA
reset => signal[19][5].ENA
reset => signal[19][4].ENA
reset => signal[19][3].ENA
reset => signal[19][2].ENA
reset => signal[19][1].ENA
reset => signal[19][0].ENA
reset => signal[20][15].ENA
reset => signal[20][14].ENA
reset => signal[20][13].ENA
reset => signal[20][12].ENA
reset => signal[20][11].ENA
reset => signal[20][10].ENA
reset => signal[20][9].ENA
reset => signal[20][8].ENA
reset => signal[20][7].ENA
reset => signal[20][6].ENA
reset => signal[20][5].ENA
reset => signal[20][4].ENA
reset => signal[20][3].ENA
reset => signal[20][2].ENA
reset => signal[20][1].ENA
reset => signal[20][0].ENA
reset => signal[21][15].ENA
reset => signal[21][14].ENA
reset => signal[21][13].ENA
reset => signal[21][12].ENA
reset => signal[21][11].ENA
reset => signal[21][10].ENA
reset => signal[21][9].ENA
reset => signal[21][8].ENA
reset => signal[21][7].ENA
reset => signal[21][6].ENA
reset => signal[21][5].ENA
reset => signal[21][4].ENA
reset => signal[21][3].ENA
reset => signal[21][2].ENA
reset => signal[21][1].ENA
reset => signal[21][0].ENA
reset => signal[22][15].ENA
reset => signal[22][14].ENA
reset => signal[22][13].ENA
reset => signal[22][12].ENA
reset => signal[22][11].ENA
reset => signal[22][10].ENA
reset => signal[22][9].ENA
reset => signal[22][8].ENA
reset => signal[22][7].ENA
reset => signal[22][6].ENA
reset => signal[22][5].ENA
reset => signal[22][4].ENA
reset => signal[22][3].ENA
reset => signal[22][2].ENA
reset => signal[22][1].ENA
reset => signal[22][0].ENA
reset => signal[23][15].ENA
reset => signal[23][14].ENA
reset => signal[23][13].ENA
reset => signal[23][12].ENA
reset => signal[23][11].ENA
reset => signal[23][10].ENA
reset => signal[23][9].ENA
reset => signal[23][8].ENA
reset => signal[23][7].ENA
reset => signal[23][6].ENA
reset => signal[23][5].ENA
reset => signal[23][4].ENA
reset => signal[23][3].ENA
reset => signal[23][2].ENA
reset => signal[23][1].ENA
reset => signal[23][0].ENA
reset => signal[24][15].ENA
reset => signal[24][14].ENA
reset => signal[24][13].ENA
reset => signal[24][12].ENA
reset => signal[24][11].ENA
reset => signal[24][10].ENA
reset => signal[24][9].ENA
reset => signal[24][8].ENA
reset => signal[24][7].ENA
reset => signal[24][6].ENA
reset => signal[24][5].ENA
reset => signal[24][4].ENA
reset => signal[24][3].ENA
reset => signal[24][2].ENA
reset => signal[24][1].ENA
reset => signal[24][0].ENA
reset => signal[25][15].ENA
reset => signal[25][14].ENA
reset => signal[25][13].ENA
reset => signal[25][12].ENA
reset => signal[25][11].ENA
reset => signal[25][10].ENA
reset => signal[25][9].ENA
reset => signal[25][8].ENA
reset => signal[25][7].ENA
reset => signal[25][6].ENA
reset => signal[25][5].ENA
reset => signal[25][4].ENA
reset => signal[25][3].ENA
reset => signal[25][2].ENA
reset => signal[25][1].ENA
reset => signal[25][0].ENA
reset => signal[26][15].ENA
reset => signal[26][14].ENA
reset => signal[26][13].ENA
reset => signal[26][12].ENA
reset => signal[26][11].ENA
reset => signal[26][10].ENA
reset => signal[26][9].ENA
reset => signal[26][8].ENA
reset => signal[26][7].ENA
reset => signal[26][6].ENA
reset => signal[26][5].ENA
reset => signal[26][4].ENA
reset => signal[26][3].ENA
reset => signal[26][2].ENA
reset => signal[26][1].ENA
reset => signal[26][0].ENA
reset => signal[27][15].ENA
reset => signal[27][14].ENA
reset => signal[27][13].ENA
reset => signal[27][12].ENA
reset => signal[27][11].ENA
reset => signal[27][10].ENA
reset => signal[27][9].ENA
reset => signal[27][8].ENA
reset => signal[27][7].ENA
reset => signal[27][6].ENA
reset => signal[27][5].ENA
reset => signal[27][4].ENA
reset => signal[27][3].ENA
reset => signal[27][2].ENA
reset => signal[27][1].ENA
reset => signal[27][0].ENA
reset => signal[28][15].ENA
reset => signal[28][14].ENA
reset => signal[28][13].ENA
reset => signal[28][12].ENA
reset => signal[28][11].ENA
reset => signal[28][10].ENA
reset => signal[28][9].ENA
reset => signal[28][8].ENA
reset => signal[28][7].ENA
reset => signal[28][6].ENA
reset => signal[28][5].ENA
reset => signal[28][4].ENA
reset => signal[28][3].ENA
reset => signal[28][2].ENA
reset => signal[28][1].ENA
reset => signal[28][0].ENA
reset => signal[29][15].ENA
reset => signal[29][14].ENA
reset => signal[29][13].ENA
reset => signal[29][12].ENA
reset => signal[29][11].ENA
reset => signal[29][10].ENA
reset => signal[29][9].ENA
reset => signal[29][8].ENA
reset => signal[29][7].ENA
reset => signal[29][6].ENA
reset => signal[29][5].ENA
reset => signal[29][4].ENA
reset => signal[29][3].ENA
reset => signal[29][2].ENA
reset => signal[29][1].ENA
reset => signal[29][0].ENA
reset => signal[30][15].ENA
reset => signal[30][14].ENA
reset => signal[30][13].ENA
reset => signal[30][12].ENA
reset => signal[30][11].ENA
reset => signal[30][10].ENA
reset => signal[30][9].ENA
reset => signal[30][8].ENA
reset => signal[30][7].ENA
reset => signal[30][6].ENA
reset => signal[30][5].ENA
reset => signal[30][4].ENA
reset => signal[30][3].ENA
reset => signal[30][2].ENA
reset => signal[30][1].ENA
reset => signal[30][0].ENA
reset => signal[31][15].ENA
reset => signal[31][14].ENA
reset => signal[31][13].ENA
reset => signal[31][12].ENA
reset => signal[31][11].ENA
reset => signal[31][10].ENA
reset => signal[31][9].ENA
reset => signal[31][8].ENA
reset => signal[31][7].ENA
reset => signal[31][6].ENA
reset => signal[31][5].ENA
reset => signal[31][4].ENA
reset => signal[31][3].ENA
reset => signal[31][2].ENA
reset => signal[31][1].ENA
reset => signal[31][0].ENA
reset => signal[32][15].ENA
reset => signal[32][14].ENA
reset => signal[32][13].ENA
reset => signal[32][12].ENA
reset => signal[32][11].ENA
reset => signal[32][10].ENA
reset => signal[32][9].ENA
reset => signal[32][8].ENA
reset => signal[32][7].ENA
reset => signal[32][6].ENA
reset => signal[32][5].ENA
reset => signal[32][4].ENA
reset => signal[32][3].ENA
reset => signal[32][2].ENA
reset => signal[32][1].ENA
reset => signal[32][0].ENA
reset => signal[33][15].ENA
reset => signal[33][14].ENA
reset => signal[33][13].ENA
reset => signal[33][12].ENA
reset => signal[33][11].ENA
reset => signal[33][10].ENA
reset => signal[33][9].ENA
reset => signal[33][8].ENA
reset => signal[33][7].ENA
reset => signal[33][6].ENA
reset => signal[33][5].ENA
reset => signal[33][4].ENA
reset => signal[33][3].ENA
reset => signal[33][2].ENA
reset => signal[33][1].ENA
reset => signal[33][0].ENA
reset => signal[34][15].ENA
reset => signal[34][14].ENA
reset => signal[34][13].ENA
reset => signal[34][12].ENA
reset => signal[34][11].ENA
reset => signal[34][10].ENA
reset => signal[34][9].ENA
reset => signal[34][8].ENA
reset => signal[34][7].ENA
reset => signal[34][6].ENA
reset => signal[34][5].ENA
reset => signal[34][4].ENA
reset => signal[34][3].ENA
reset => signal[34][2].ENA
reset => signal[34][1].ENA
reset => signal[34][0].ENA
reset => signal[35][15].ENA
reset => signal[35][14].ENA
reset => signal[35][13].ENA
reset => signal[35][12].ENA
reset => signal[35][11].ENA
reset => signal[35][10].ENA
reset => signal[35][9].ENA
reset => signal[35][8].ENA
reset => signal[35][7].ENA
reset => signal[35][6].ENA
reset => signal[35][5].ENA
reset => signal[35][4].ENA
reset => signal[35][3].ENA
reset => signal[35][2].ENA
reset => signal[35][1].ENA
reset => signal[35][0].ENA
reset => signal[36][15].ENA
reset => signal[36][14].ENA
reset => signal[36][13].ENA
reset => signal[36][12].ENA
reset => signal[36][11].ENA
reset => signal[36][10].ENA
reset => signal[36][9].ENA
reset => signal[36][8].ENA
reset => signal[36][7].ENA
reset => signal[36][6].ENA
reset => signal[36][5].ENA
reset => signal[36][4].ENA
reset => signal[36][3].ENA
reset => signal[36][2].ENA
reset => signal[36][1].ENA
reset => signal[36][0].ENA
reset => signal[37][15].ENA
reset => signal[37][14].ENA
reset => signal[37][13].ENA
reset => signal[37][12].ENA
reset => signal[37][11].ENA
reset => signal[37][10].ENA
reset => signal[37][9].ENA
reset => signal[37][8].ENA
reset => signal[37][7].ENA
reset => signal[37][6].ENA
reset => signal[37][5].ENA
reset => signal[37][4].ENA
reset => signal[37][3].ENA
reset => signal[37][2].ENA
reset => signal[37][1].ENA
reset => signal[37][0].ENA
reset => signal[38][15].ENA
reset => signal[38][14].ENA
reset => signal[38][13].ENA
reset => signal[38][12].ENA
reset => signal[38][11].ENA
reset => signal[38][10].ENA
reset => signal[38][9].ENA
reset => signal[38][8].ENA
reset => signal[38][7].ENA
reset => signal[38][6].ENA
reset => signal[38][5].ENA
reset => signal[38][4].ENA
reset => signal[38][3].ENA
reset => signal[38][2].ENA
reset => signal[38][1].ENA
reset => signal[38][0].ENA
reset => signal[39][15].ENA
reset => signal[39][14].ENA
reset => signal[39][13].ENA
reset => signal[39][12].ENA
reset => signal[39][11].ENA
reset => signal[39][10].ENA
reset => signal[39][9].ENA
reset => signal[39][8].ENA
reset => signal[39][7].ENA
reset => signal[39][6].ENA
reset => signal[39][5].ENA
reset => signal[39][4].ENA
reset => signal[39][3].ENA
reset => signal[39][2].ENA
reset => signal[39][1].ENA
reset => signal[39][0].ENA
reset => signal[40][15].ENA
reset => signal[40][14].ENA
reset => signal[40][13].ENA
reset => signal[40][12].ENA
reset => signal[40][11].ENA
reset => signal[40][10].ENA
reset => signal[40][9].ENA
reset => signal[40][8].ENA
reset => signal[40][7].ENA
reset => signal[40][6].ENA
reset => signal[40][5].ENA
reset => signal[40][4].ENA
reset => signal[40][3].ENA
reset => signal[40][2].ENA
reset => signal[40][1].ENA
reset => signal[40][0].ENA
reset => signal[41][15].ENA
reset => signal[41][14].ENA
reset => signal[41][13].ENA
reset => signal[41][12].ENA
reset => signal[41][11].ENA
reset => signal[41][10].ENA
reset => signal[41][9].ENA
reset => signal[41][8].ENA
reset => signal[41][7].ENA
reset => signal[41][6].ENA
reset => signal[41][5].ENA
reset => signal[41][4].ENA
reset => signal[41][3].ENA
reset => signal[41][2].ENA
reset => signal[41][1].ENA
reset => signal[41][0].ENA
reset => signal[42][15].ENA
reset => signal[42][14].ENA
reset => signal[42][13].ENA
reset => signal[42][12].ENA
reset => signal[42][11].ENA
reset => signal[42][10].ENA
reset => signal[42][9].ENA
reset => signal[42][8].ENA
reset => signal[42][7].ENA
reset => signal[42][6].ENA
reset => signal[42][5].ENA
reset => signal[42][4].ENA
reset => signal[42][3].ENA
reset => signal[42][2].ENA
reset => signal[42][1].ENA
reset => signal[42][0].ENA
reset => signal[43][15].ENA
reset => signal[43][14].ENA
reset => signal[43][13].ENA
reset => signal[43][12].ENA
reset => signal[43][11].ENA
reset => signal[43][10].ENA
reset => signal[43][9].ENA
reset => signal[43][8].ENA
reset => signal[43][7].ENA
reset => signal[43][6].ENA
reset => signal[43][5].ENA
reset => signal[43][4].ENA
reset => signal[43][3].ENA
reset => signal[43][2].ENA
reset => signal[43][1].ENA
reset => signal[43][0].ENA
reset => signal[44][15].ENA
reset => signal[44][14].ENA
reset => signal[44][13].ENA
reset => signal[44][12].ENA
reset => signal[44][11].ENA
reset => signal[44][10].ENA
reset => signal[44][9].ENA
reset => signal[44][8].ENA
reset => signal[44][7].ENA
reset => signal[44][6].ENA
reset => signal[44][5].ENA
reset => signal[44][4].ENA
reset => signal[44][3].ENA
reset => signal[44][2].ENA
reset => signal[44][1].ENA
reset => signal[44][0].ENA
reset => signal[45][15].ENA
reset => signal[45][14].ENA
reset => signal[45][13].ENA
reset => signal[45][12].ENA
reset => signal[45][11].ENA
reset => signal[45][10].ENA
reset => signal[45][9].ENA
reset => signal[45][8].ENA
reset => signal[45][7].ENA
reset => signal[45][6].ENA
reset => signal[45][5].ENA
reset => signal[45][4].ENA
reset => signal[45][3].ENA
reset => signal[45][2].ENA
reset => signal[45][1].ENA
reset => signal[45][0].ENA
reset => signal[46][15].ENA
reset => signal[46][14].ENA
reset => signal[46][13].ENA
reset => signal[46][12].ENA
reset => signal[46][11].ENA
reset => signal[46][10].ENA
reset => signal[46][9].ENA
reset => signal[46][8].ENA
reset => signal[46][7].ENA
reset => signal[46][6].ENA
reset => signal[46][5].ENA
reset => signal[46][4].ENA
reset => signal[46][3].ENA
reset => signal[46][2].ENA
reset => signal[46][1].ENA
reset => signal[46][0].ENA
reset => signal[47][15].ENA
reset => signal[47][14].ENA
reset => signal[47][13].ENA
reset => signal[47][12].ENA
reset => signal[47][11].ENA
reset => signal[47][10].ENA
reset => signal[47][9].ENA
reset => signal[47][8].ENA
reset => signal[47][7].ENA
reset => signal[47][6].ENA
reset => signal[47][5].ENA
reset => signal[47][4].ENA
reset => signal[47][3].ENA
reset => signal[47][2].ENA
reset => signal[47][1].ENA
reset => signal[47][0].ENA
reset => signal[48][15].ENA
reset => signal[48][14].ENA
reset => signal[48][13].ENA
reset => signal[48][12].ENA
reset => signal[48][11].ENA
reset => signal[48][10].ENA
reset => signal[48][9].ENA
reset => signal[48][8].ENA
reset => signal[48][7].ENA
reset => signal[48][6].ENA
reset => signal[48][5].ENA
reset => signal[48][4].ENA
reset => signal[48][3].ENA
reset => signal[48][2].ENA
reset => signal[48][1].ENA
reset => signal[48][0].ENA
reset => signal[49][15].ENA
reset => signal[49][14].ENA
reset => signal[49][13].ENA
reset => signal[49][12].ENA
reset => signal[49][11].ENA
reset => signal[49][10].ENA
reset => signal[49][9].ENA
reset => signal[49][8].ENA
reset => signal[49][7].ENA
reset => signal[49][6].ENA
reset => signal[49][5].ENA
reset => signal[49][4].ENA
reset => signal[49][3].ENA
reset => signal[49][2].ENA
reset => signal[49][1].ENA
reset => signal[49][0].ENA
reset => signal[50][15].ENA
reset => signal[50][14].ENA
reset => signal[50][13].ENA
reset => signal[50][12].ENA
reset => signal[50][11].ENA
reset => signal[50][10].ENA
reset => signal[50][9].ENA
reset => signal[50][8].ENA
reset => signal[50][7].ENA
reset => signal[50][6].ENA
reset => signal[50][5].ENA
reset => signal[50][4].ENA
reset => signal[50][3].ENA
reset => signal[50][2].ENA
reset => signal[50][1].ENA
reset => signal[50][0].ENA
reset => signal[51][15].ENA
reset => signal[51][14].ENA
reset => signal[51][13].ENA
reset => signal[51][12].ENA
reset => signal[51][11].ENA
reset => signal[51][10].ENA
reset => signal[51][9].ENA
reset => signal[51][8].ENA
reset => signal[51][7].ENA
reset => signal[51][6].ENA
reset => signal[51][5].ENA
reset => signal[51][4].ENA
reset => signal[51][3].ENA
reset => signal[51][2].ENA
reset => signal[51][1].ENA
reset => signal[51][0].ENA
reset => signal[52][15].ENA
reset => signal[52][14].ENA
reset => signal[52][13].ENA
reset => signal[52][12].ENA
reset => signal[52][11].ENA
reset => signal[52][10].ENA
reset => signal[52][9].ENA
reset => signal[52][8].ENA
reset => signal[52][7].ENA
reset => signal[52][6].ENA
reset => signal[52][5].ENA
reset => signal[52][4].ENA
reset => signal[52][3].ENA
reset => signal[52][2].ENA
reset => signal[52][1].ENA
reset => signal[52][0].ENA
reset => signal[53][15].ENA
reset => signal[53][14].ENA
reset => signal[53][13].ENA
reset => signal[53][12].ENA
reset => signal[53][11].ENA
reset => signal[53][10].ENA
reset => signal[53][9].ENA
reset => signal[53][8].ENA
reset => signal[53][7].ENA
reset => signal[53][6].ENA
reset => signal[53][5].ENA
reset => signal[53][4].ENA
reset => signal[53][3].ENA
reset => signal[53][2].ENA
reset => signal[53][1].ENA
reset => signal[53][0].ENA
reset => signal[54][15].ENA
reset => signal[54][14].ENA
reset => signal[54][13].ENA
reset => signal[54][12].ENA
reset => signal[54][11].ENA
reset => signal[54][10].ENA
reset => signal[54][9].ENA
reset => signal[54][8].ENA
reset => signal[54][7].ENA
reset => signal[54][6].ENA
reset => signal[54][5].ENA
reset => signal[54][4].ENA
reset => signal[54][3].ENA
reset => signal[54][2].ENA
reset => signal[54][1].ENA
reset => signal[54][0].ENA
reset => signal[55][15].ENA
reset => signal[55][14].ENA
reset => signal[55][13].ENA
reset => signal[55][12].ENA
reset => signal[55][11].ENA
reset => signal[55][10].ENA
reset => signal[55][9].ENA
reset => signal[55][8].ENA
reset => signal[55][7].ENA
reset => signal[55][6].ENA
reset => signal[55][5].ENA
reset => signal[55][4].ENA
reset => signal[55][3].ENA
reset => signal[55][2].ENA
reset => signal[55][1].ENA
reset => signal[55][0].ENA
reset => signal[56][15].ENA
reset => signal[56][14].ENA
reset => signal[56][13].ENA
reset => signal[56][12].ENA
reset => signal[56][11].ENA
reset => signal[56][10].ENA
reset => signal[56][9].ENA
reset => signal[56][8].ENA
reset => signal[56][7].ENA
reset => signal[56][6].ENA
reset => signal[56][5].ENA
reset => signal[56][4].ENA
reset => signal[56][3].ENA
reset => signal[56][2].ENA
reset => signal[56][1].ENA
reset => signal[56][0].ENA
reset => signal[57][15].ENA
reset => signal[57][14].ENA
reset => signal[57][13].ENA
reset => signal[57][12].ENA
reset => signal[57][11].ENA
reset => signal[57][10].ENA
reset => signal[57][9].ENA
reset => signal[57][8].ENA
reset => signal[57][7].ENA
reset => signal[57][6].ENA
reset => signal[57][5].ENA
reset => signal[57][4].ENA
reset => signal[57][3].ENA
reset => signal[57][2].ENA
reset => signal[57][1].ENA
reset => signal[57][0].ENA
reset => signal[58][15].ENA
reset => signal[58][14].ENA
reset => signal[58][13].ENA
reset => signal[58][12].ENA
reset => signal[58][11].ENA
reset => signal[58][10].ENA
reset => signal[58][9].ENA
reset => signal[58][8].ENA
reset => signal[58][7].ENA
reset => signal[58][6].ENA
reset => signal[58][5].ENA
reset => signal[58][4].ENA
reset => signal[58][3].ENA
reset => signal[58][2].ENA
reset => signal[58][1].ENA
reset => signal[58][0].ENA
reset => signal[59][15].ENA
reset => signal[59][14].ENA
reset => signal[59][13].ENA
reset => signal[59][12].ENA
reset => signal[59][11].ENA
reset => signal[59][10].ENA
reset => signal[59][9].ENA
reset => signal[59][8].ENA
reset => signal[59][7].ENA
reset => signal[59][6].ENA
reset => signal[59][5].ENA
reset => signal[59][4].ENA
reset => signal[59][3].ENA
reset => signal[59][2].ENA
reset => signal[59][1].ENA
reset => signal[59][0].ENA
reset => signal[60][15].ENA
reset => signal[60][14].ENA
reset => signal[60][13].ENA
reset => signal[60][12].ENA
reset => signal[60][11].ENA
reset => signal[60][10].ENA
reset => signal[60][9].ENA
reset => signal[60][8].ENA
reset => signal[60][7].ENA
reset => signal[60][6].ENA
reset => signal[60][5].ENA
reset => signal[60][4].ENA
reset => signal[60][3].ENA
reset => signal[60][2].ENA
reset => signal[60][1].ENA
reset => signal[60][0].ENA
reset => signal[61][15].ENA
reset => signal[61][14].ENA
reset => signal[61][13].ENA
reset => signal[61][12].ENA
reset => signal[61][11].ENA
reset => signal[61][10].ENA
reset => signal[61][9].ENA
reset => signal[61][8].ENA
reset => signal[61][7].ENA
reset => signal[61][6].ENA
reset => signal[61][5].ENA
reset => signal[61][4].ENA
reset => signal[61][3].ENA
reset => signal[61][2].ENA
reset => signal[61][1].ENA
reset => signal[61][0].ENA
reset => signal[62][15].ENA
reset => signal[62][14].ENA
reset => signal[62][13].ENA
reset => signal[62][12].ENA
reset => signal[62][11].ENA
reset => signal[62][10].ENA
reset => signal[62][9].ENA
reset => signal[62][8].ENA
reset => signal[62][7].ENA
reset => signal[62][6].ENA
reset => signal[62][5].ENA
reset => signal[62][4].ENA
reset => signal[62][3].ENA
reset => signal[62][2].ENA
reset => signal[62][1].ENA
reset => signal[62][0].ENA
reset => signal[63][15].ENA
reset => signal[63][14].ENA
reset => signal[63][13].ENA
reset => signal[63][12].ENA
reset => signal[63][11].ENA
reset => signal[63][10].ENA
reset => signal[63][9].ENA
reset => signal[63][8].ENA
reset => signal[63][7].ENA
reset => signal[63][6].ENA
reset => signal[63][5].ENA
reset => signal[63][4].ENA
reset => signal[63][3].ENA
reset => signal[63][2].ENA
reset => signal[63][1].ENA
address[0] => LessThan28.IN32
address[0] => LessThan29.IN32
address[0] => Mux256.IN5
address[0] => Equal0.IN7
address[0] => Equal1.IN7
address[0] => Equal2.IN0
address[0] => result.RADDR
address[1] => LessThan28.IN31
address[1] => LessThan29.IN31
address[1] => Mux256.IN4
address[1] => Equal0.IN0
address[1] => Equal1.IN6
address[1] => Equal2.IN7
address[1] => result.RADDR1
address[2] => LessThan28.IN30
address[2] => LessThan29.IN30
address[2] => Mux256.IN3
address[2] => Equal0.IN6
address[2] => Equal1.IN5
address[2] => Equal2.IN6
address[2] => result.RADDR2
address[3] => LessThan28.IN29
address[3] => LessThan29.IN29
address[3] => Mux256.IN2
address[3] => Equal0.IN5
address[3] => Equal1.IN4
address[3] => Equal2.IN5
address[3] => result.RADDR3
address[4] => LessThan28.IN28
address[4] => LessThan29.IN28
address[4] => Mux256.IN1
address[4] => Equal0.IN4
address[4] => Equal1.IN3
address[4] => Equal2.IN4
address[4] => result.RADDR4
address[5] => LessThan28.IN27
address[5] => LessThan29.IN27
address[5] => Mux256.IN0
address[5] => Equal0.IN3
address[5] => Equal1.IN2
address[5] => Equal2.IN3
address[5] => result.RADDR5
address[6] => LessThan28.IN26
address[6] => LessThan29.IN26
address[6] => Equal0.IN2
address[6] => Equal1.IN1
address[6] => Equal2.IN2
address[7] => LessThan28.IN25
address[7] => LessThan29.IN25
address[7] => Equal0.IN1
address[7] => Equal1.IN0
address[7] => Equal2.IN1
read => out.IN1
read => done.IN1
write => always1.IN1
write => always1.IN1
write => always1.IN1
writedata[0] => ShiftLeft0.IN48
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => signal.DATAB
writedata[0] => power.DATAB
writedata[1] => ShiftLeft0.IN47
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => signal.DATAB
writedata[1] => power.DATAB
writedata[2] => ShiftLeft0.IN46
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => signal.DATAB
writedata[2] => power.DATAB
writedata[3] => ShiftLeft0.IN45
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[3] => signal.DATAB
writedata[4] => ShiftLeft0.IN44
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[4] => signal.DATAB
writedata[5] => ShiftLeft0.IN43
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[5] => signal.DATAB
writedata[6] => ShiftLeft0.IN42
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[6] => signal.DATAB
writedata[7] => ShiftLeft0.IN41
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[7] => signal.DATAB
writedata[8] => ShiftLeft0.IN40
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[8] => signal.DATAB
writedata[9] => ShiftLeft0.IN39
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[9] => signal.DATAB
writedata[10] => ShiftLeft0.IN38
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[10] => signal.DATAB
writedata[11] => ShiftLeft0.IN37
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[11] => signal.DATAB
writedata[12] => ShiftLeft0.IN36
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[12] => signal.DATAB
writedata[13] => ShiftLeft0.IN35
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[13] => signal.DATAB
writedata[14] => ShiftLeft0.IN34
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[14] => signal.DATAB
writedata[15] => ShiftLeft0.IN33
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
writedata[15] => signal.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|avalon_bus:data_bus|avalon_dct:dct|dct_rom:cos_terms_rom
cos_q15[64][0] <= <GND>
cos_q15[64][1] <= <GND>
cos_q15[64][2] <= <GND>
cos_q15[64][3] <= <GND>
cos_q15[64][4] <= <GND>
cos_q15[64][5] <= <GND>
cos_q15[64][6] <= <GND>
cos_q15[64][7] <= <GND>
cos_q15[64][8] <= <GND>
cos_q15[64][9] <= <GND>
cos_q15[64][10] <= <GND>
cos_q15[64][11] <= <GND>
cos_q15[64][12] <= <GND>
cos_q15[64][13] <= <GND>
cos_q15[64][14] <= <GND>
cos_q15[64][15] <= <VCC>
cos_q15[63][0] <= <GND>
cos_q15[63][1] <= <GND>
cos_q15[63][2] <= <GND>
cos_q15[63][3] <= <VCC>
cos_q15[63][4] <= <GND>
cos_q15[63][5] <= <VCC>
cos_q15[63][6] <= <GND>
cos_q15[63][7] <= <GND>
cos_q15[63][8] <= <GND>
cos_q15[63][9] <= <GND>
cos_q15[63][10] <= <GND>
cos_q15[63][11] <= <GND>
cos_q15[63][12] <= <GND>
cos_q15[63][13] <= <GND>
cos_q15[63][14] <= <GND>
cos_q15[63][15] <= <VCC>
cos_q15[62][0] <= <GND>
cos_q15[62][1] <= <VCC>
cos_q15[62][2] <= <VCC>
cos_q15[62][3] <= <VCC>
cos_q15[62][4] <= <VCC>
cos_q15[62][5] <= <GND>
cos_q15[62][6] <= <GND>
cos_q15[62][7] <= <VCC>
cos_q15[62][8] <= <GND>
cos_q15[62][9] <= <GND>
cos_q15[62][10] <= <GND>
cos_q15[62][11] <= <GND>
cos_q15[62][12] <= <GND>
cos_q15[62][13] <= <GND>
cos_q15[62][14] <= <GND>
cos_q15[62][15] <= <VCC>
cos_q15[61][0] <= <VCC>
cos_q15[61][1] <= <VCC>
cos_q15[61][2] <= <GND>
cos_q15[61][3] <= <GND>
cos_q15[61][4] <= <GND>
cos_q15[61][5] <= <VCC>
cos_q15[61][6] <= <VCC>
cos_q15[61][7] <= <GND>
cos_q15[61][8] <= <VCC>
cos_q15[61][9] <= <GND>
cos_q15[61][10] <= <GND>
cos_q15[61][11] <= <GND>
cos_q15[61][12] <= <GND>
cos_q15[61][13] <= <GND>
cos_q15[61][14] <= <GND>
cos_q15[61][15] <= <VCC>
cos_q15[60][0] <= <GND>
cos_q15[60][1] <= <VCC>
cos_q15[60][2] <= <VCC>
cos_q15[60][3] <= <GND>
cos_q15[60][4] <= <VCC>
cos_q15[60][5] <= <VCC>
cos_q15[60][6] <= <VCC>
cos_q15[60][7] <= <GND>
cos_q15[60][8] <= <GND>
cos_q15[60][9] <= <VCC>
cos_q15[60][10] <= <GND>
cos_q15[60][11] <= <GND>
cos_q15[60][12] <= <GND>
cos_q15[60][13] <= <GND>
cos_q15[60][14] <= <GND>
cos_q15[60][15] <= <VCC>
cos_q15[59][0] <= <VCC>
cos_q15[59][1] <= <VCC>
cos_q15[59][2] <= <VCC>
cos_q15[59][3] <= <GND>
cos_q15[59][4] <= <VCC>
cos_q15[59][5] <= <GND>
cos_q15[59][6] <= <VCC>
cos_q15[59][7] <= <VCC>
cos_q15[59][8] <= <VCC>
cos_q15[59][9] <= <VCC>
cos_q15[59][10] <= <GND>
cos_q15[59][11] <= <GND>
cos_q15[59][12] <= <GND>
cos_q15[59][13] <= <GND>
cos_q15[59][14] <= <GND>
cos_q15[59][15] <= <VCC>
cos_q15[58][0] <= <VCC>
cos_q15[58][1] <= <VCC>
cos_q15[58][2] <= <GND>
cos_q15[58][3] <= <GND>
cos_q15[58][4] <= <GND>
cos_q15[58][5] <= <GND>
cos_q15[58][6] <= <GND>
cos_q15[58][7] <= <VCC>
cos_q15[58][8] <= <VCC>
cos_q15[58][9] <= <GND>
cos_q15[58][10] <= <VCC>
cos_q15[58][11] <= <GND>
cos_q15[58][12] <= <GND>
cos_q15[58][13] <= <GND>
cos_q15[58][14] <= <GND>
cos_q15[58][15] <= <VCC>
cos_q15[57][0] <= <GND>
cos_q15[57][1] <= <GND>
cos_q15[57][2] <= <VCC>
cos_q15[57][3] <= <VCC>
cos_q15[57][4] <= <VCC>
cos_q15[57][5] <= <VCC>
cos_q15[57][6] <= <VCC>
cos_q15[57][7] <= <GND>
cos_q15[57][8] <= <VCC>
cos_q15[57][9] <= <VCC>
cos_q15[57][10] <= <VCC>
cos_q15[57][11] <= <GND>
cos_q15[57][12] <= <GND>
cos_q15[57][13] <= <GND>
cos_q15[57][14] <= <GND>
cos_q15[57][15] <= <VCC>
cos_q15[56][0] <= <VCC>
cos_q15[56][1] <= <VCC>
cos_q15[56][2] <= <VCC>
cos_q15[56][3] <= <VCC>
cos_q15[56][4] <= <VCC>
cos_q15[56][5] <= <VCC>
cos_q15[56][6] <= <GND>
cos_q15[56][7] <= <VCC>
cos_q15[56][8] <= <VCC>
cos_q15[56][9] <= <GND>
cos_q15[56][10] <= <GND>
cos_q15[56][11] <= <VCC>
cos_q15[56][12] <= <GND>
cos_q15[56][13] <= <GND>
cos_q15[56][14] <= <GND>
cos_q15[56][15] <= <VCC>
cos_q15[55][0] <= <VCC>
cos_q15[55][1] <= <VCC>
cos_q15[55][2] <= <GND>
cos_q15[55][3] <= <VCC>
cos_q15[55][4] <= <GND>
cos_q15[55][5] <= <GND>
cos_q15[55][6] <= <VCC>
cos_q15[55][7] <= <GND>
cos_q15[55][8] <= <GND>
cos_q15[55][9] <= <GND>
cos_q15[55][10] <= <VCC>
cos_q15[55][11] <= <VCC>
cos_q15[55][12] <= <GND>
cos_q15[55][13] <= <GND>
cos_q15[55][14] <= <GND>
cos_q15[55][15] <= <VCC>
cos_q15[54][0] <= <GND>
cos_q15[54][1] <= <VCC>
cos_q15[54][2] <= <VCC>
cos_q15[54][3] <= <VCC>
cos_q15[54][4] <= <VCC>
cos_q15[54][5] <= <GND>
cos_q15[54][6] <= <GND>
cos_q15[54][7] <= <GND>
cos_q15[54][8] <= <VCC>
cos_q15[54][9] <= <VCC>
cos_q15[54][10] <= <VCC>
cos_q15[54][11] <= <VCC>
cos_q15[54][12] <= <GND>
cos_q15[54][13] <= <GND>
cos_q15[54][14] <= <GND>
cos_q15[54][15] <= <VCC>
cos_q15[53][0] <= <GND>
cos_q15[53][1] <= <VCC>
cos_q15[53][2] <= <VCC>
cos_q15[53][3] <= <GND>
cos_q15[53][4] <= <VCC>
cos_q15[53][5] <= <VCC>
cos_q15[53][6] <= <GND>
cos_q15[53][7] <= <GND>
cos_q15[53][8] <= <GND>
cos_q15[53][9] <= <VCC>
cos_q15[53][10] <= <GND>
cos_q15[53][11] <= <GND>
cos_q15[53][12] <= <VCC>
cos_q15[53][13] <= <GND>
cos_q15[53][14] <= <GND>
cos_q15[53][15] <= <VCC>
cos_q15[52][0] <= <VCC>
cos_q15[52][1] <= <VCC>
cos_q15[52][2] <= <GND>
cos_q15[52][3] <= <GND>
cos_q15[52][4] <= <VCC>
cos_q15[52][5] <= <GND>
cos_q15[52][6] <= <GND>
cos_q15[52][7] <= <VCC>
cos_q15[52][8] <= <VCC>
cos_q15[52][9] <= <GND>
cos_q15[52][10] <= <VCC>
cos_q15[52][11] <= <GND>
cos_q15[52][12] <= <VCC>
cos_q15[52][13] <= <GND>
cos_q15[52][14] <= <GND>
cos_q15[52][15] <= <VCC>
cos_q15[51][0] <= <VCC>
cos_q15[51][1] <= <GND>
cos_q15[51][2] <= <GND>
cos_q15[51][3] <= <GND>
cos_q15[51][4] <= <VCC>
cos_q15[51][5] <= <VCC>
cos_q15[51][6] <= <GND>
cos_q15[51][7] <= <GND>
cos_q15[51][8] <= <VCC>
cos_q15[51][9] <= <GND>
cos_q15[51][10] <= <GND>
cos_q15[51][11] <= <VCC>
cos_q15[51][12] <= <VCC>
cos_q15[51][13] <= <GND>
cos_q15[51][14] <= <GND>
cos_q15[51][15] <= <VCC>
cos_q15[50][0] <= <GND>
cos_q15[50][1] <= <VCC>
cos_q15[50][2] <= <VCC>
cos_q15[50][3] <= <VCC>
cos_q15[50][4] <= <GND>
cos_q15[50][5] <= <GND>
cos_q15[50][6] <= <GND>
cos_q15[50][7] <= <GND>
cos_q15[50][8] <= <VCC>
cos_q15[50][9] <= <GND>
cos_q15[50][10] <= <VCC>
cos_q15[50][11] <= <VCC>
cos_q15[50][12] <= <VCC>
cos_q15[50][13] <= <GND>
cos_q15[50][14] <= <GND>
cos_q15[50][15] <= <VCC>
cos_q15[49][0] <= <VCC>
cos_q15[49][1] <= <GND>
cos_q15[49][2] <= <GND>
cos_q15[49][3] <= <VCC>
cos_q15[49][4] <= <GND>
cos_q15[49][5] <= <VCC>
cos_q15[49][6] <= <GND>
cos_q15[49][7] <= <GND>
cos_q15[49][8] <= <VCC>
cos_q15[49][9] <= <GND>
cos_q15[49][10] <= <GND>
cos_q15[49][11] <= <GND>
cos_q15[49][12] <= <GND>
cos_q15[49][13] <= <VCC>
cos_q15[49][14] <= <GND>
cos_q15[49][15] <= <VCC>
cos_q15[48][0] <= <GND>
cos_q15[48][1] <= <VCC>
cos_q15[48][2] <= <VCC>
cos_q15[48][3] <= <VCC>
cos_q15[48][4] <= <VCC>
cos_q15[48][5] <= <VCC>
cos_q15[48][6] <= <VCC>
cos_q15[48][7] <= <GND>
cos_q15[48][8] <= <VCC>
cos_q15[48][9] <= <GND>
cos_q15[48][10] <= <VCC>
cos_q15[48][11] <= <GND>
cos_q15[48][12] <= <GND>
cos_q15[48][13] <= <VCC>
cos_q15[48][14] <= <GND>
cos_q15[48][15] <= <VCC>
cos_q15[47][0] <= <VCC>
cos_q15[47][1] <= <VCC>
cos_q15[47][2] <= <GND>
cos_q15[47][3] <= <VCC>
cos_q15[47][4] <= <GND>
cos_q15[47][5] <= <GND>
cos_q15[47][6] <= <GND>
cos_q15[47][7] <= <GND>
cos_q15[47][8] <= <GND>
cos_q15[47][9] <= <VCC>
cos_q15[47][10] <= <GND>
cos_q15[47][11] <= <VCC>
cos_q15[47][12] <= <GND>
cos_q15[47][13] <= <VCC>
cos_q15[47][14] <= <GND>
cos_q15[47][15] <= <VCC>
cos_q15[46][0] <= <VCC>
cos_q15[46][1] <= <GND>
cos_q15[46][2] <= <VCC>
cos_q15[46][3] <= <VCC>
cos_q15[46][4] <= <GND>
cos_q15[46][5] <= <GND>
cos_q15[46][6] <= <VCC>
cos_q15[46][7] <= <VCC>
cos_q15[46][8] <= <GND>
cos_q15[46][9] <= <VCC>
cos_q15[46][10] <= <VCC>
cos_q15[46][11] <= <VCC>
cos_q15[46][12] <= <GND>
cos_q15[46][13] <= <VCC>
cos_q15[46][14] <= <GND>
cos_q15[46][15] <= <VCC>
cos_q15[45][0] <= <VCC>
cos_q15[45][1] <= <GND>
cos_q15[45][2] <= <GND>
cos_q15[45][3] <= <GND>
cos_q15[45][4] <= <GND>
cos_q15[45][5] <= <GND>
cos_q15[45][6] <= <VCC>
cos_q15[45][7] <= <VCC>
cos_q15[45][8] <= <VCC>
cos_q15[45][9] <= <VCC>
cos_q15[45][10] <= <GND>
cos_q15[45][11] <= <GND>
cos_q15[45][12] <= <VCC>
cos_q15[45][13] <= <VCC>
cos_q15[45][14] <= <GND>
cos_q15[45][15] <= <VCC>
cos_q15[44][0] <= <GND>
cos_q15[44][1] <= <GND>
cos_q15[44][2] <= <VCC>
cos_q15[44][3] <= <GND>
cos_q15[44][4] <= <GND>
cos_q15[44][5] <= <VCC>
cos_q15[44][6] <= <VCC>
cos_q15[44][7] <= <VCC>
cos_q15[44][8] <= <GND>
cos_q15[44][9] <= <GND>
cos_q15[44][10] <= <GND>
cos_q15[44][11] <= <VCC>
cos_q15[44][12] <= <VCC>
cos_q15[44][13] <= <VCC>
cos_q15[44][14] <= <GND>
cos_q15[44][15] <= <VCC>
cos_q15[43][0] <= <GND>
cos_q15[43][1] <= <VCC>
cos_q15[43][2] <= <GND>
cos_q15[43][3] <= <GND>
cos_q15[43][4] <= <VCC>
cos_q15[43][5] <= <VCC>
cos_q15[43][6] <= <GND>
cos_q15[43][7] <= <GND>
cos_q15[43][8] <= <GND>
cos_q15[43][9] <= <VCC>
cos_q15[43][10] <= <VCC>
cos_q15[43][11] <= <VCC>
cos_q15[43][12] <= <VCC>
cos_q15[43][13] <= <VCC>
cos_q15[43][14] <= <GND>
cos_q15[43][15] <= <VCC>
cos_q15[42][0] <= <GND>
cos_q15[42][1] <= <VCC>
cos_q15[42][2] <= <GND>
cos_q15[42][3] <= <VCC>
cos_q15[42][4] <= <GND>
cos_q15[42][5] <= <VCC>
cos_q15[42][6] <= <GND>
cos_q15[42][7] <= <VCC>
cos_q15[42][8] <= <VCC>
cos_q15[42][9] <= <VCC>
cos_q15[42][10] <= <GND>
cos_q15[42][11] <= <GND>
cos_q15[42][12] <= <GND>
cos_q15[42][13] <= <GND>
cos_q15[42][14] <= <VCC>
cos_q15[42][15] <= <VCC>
cos_q15[41][0] <= <GND>
cos_q15[41][1] <= <VCC>
cos_q15[41][2] <= <VCC>
cos_q15[41][3] <= <GND>
cos_q15[41][4] <= <GND>
cos_q15[41][5] <= <GND>
cos_q15[41][6] <= <VCC>
cos_q15[41][7] <= <GND>
cos_q15[41][8] <= <VCC>
cos_q15[41][9] <= <GND>
cos_q15[41][10] <= <GND>
cos_q15[41][11] <= <VCC>
cos_q15[41][12] <= <GND>
cos_q15[41][13] <= <GND>
cos_q15[41][14] <= <VCC>
cos_q15[41][15] <= <VCC>
cos_q15[40][0] <= <VCC>
cos_q15[40][1] <= <GND>
cos_q15[40][2] <= <VCC>
cos_q15[40][3] <= <GND>
cos_q15[40][4] <= <GND>
cos_q15[40][5] <= <GND>
cos_q15[40][6] <= <GND>
cos_q15[40][7] <= <GND>
cos_q15[40][8] <= <VCC>
cos_q15[40][9] <= <VCC>
cos_q15[40][10] <= <VCC>
cos_q15[40][11] <= <VCC>
cos_q15[40][12] <= <GND>
cos_q15[40][13] <= <GND>
cos_q15[40][14] <= <VCC>
cos_q15[40][15] <= <VCC>
cos_q15[39][0] <= <VCC>
cos_q15[39][1] <= <GND>
cos_q15[39][2] <= <GND>
cos_q15[39][3] <= <GND>
cos_q15[39][4] <= <GND>
cos_q15[39][5] <= <VCC>
cos_q15[39][6] <= <VCC>
cos_q15[39][7] <= <VCC>
cos_q15[39][8] <= <GND>
cos_q15[39][9] <= <GND>
cos_q15[39][10] <= <VCC>
cos_q15[39][11] <= <GND>
cos_q15[39][12] <= <VCC>
cos_q15[39][13] <= <GND>
cos_q15[39][14] <= <VCC>
cos_q15[39][15] <= <VCC>
cos_q15[38][0] <= <GND>
cos_q15[38][1] <= <GND>
cos_q15[38][2] <= <GND>
cos_q15[38][3] <= <VCC>
cos_q15[38][4] <= <VCC>
cos_q15[38][5] <= <GND>
cos_q15[38][6] <= <VCC>
cos_q15[38][7] <= <VCC>
cos_q15[38][8] <= <GND>
cos_q15[38][9] <= <VCC>
cos_q15[38][10] <= <GND>
cos_q15[38][11] <= <VCC>
cos_q15[38][12] <= <VCC>
cos_q15[38][13] <= <GND>
cos_q15[38][14] <= <VCC>
cos_q15[38][15] <= <VCC>
cos_q15[37][0] <= <VCC>
cos_q15[37][1] <= <VCC>
cos_q15[37][2] <= <VCC>
cos_q15[37][3] <= <GND>
cos_q15[37][4] <= <GND>
cos_q15[37][5] <= <VCC>
cos_q15[37][6] <= <VCC>
cos_q15[37][7] <= <VCC>
cos_q15[37][8] <= <GND>
cos_q15[37][9] <= <GND>
cos_q15[37][10] <= <GND>
cos_q15[37][11] <= <GND>
cos_q15[37][12] <= <GND>
cos_q15[37][13] <= <VCC>
cos_q15[37][14] <= <VCC>
cos_q15[37][15] <= <VCC>
cos_q15[36][0] <= <GND>
cos_q15[36][1] <= <GND>
cos_q15[36][2] <= <GND>
cos_q15[36][3] <= <VCC>
cos_q15[36][4] <= <GND>
cos_q15[36][5] <= <GND>
cos_q15[36][6] <= <GND>
cos_q15[36][7] <= <GND>
cos_q15[36][8] <= <VCC>
cos_q15[36][9] <= <VCC>
cos_q15[36][10] <= <VCC>
cos_q15[36][11] <= <GND>
cos_q15[36][12] <= <GND>
cos_q15[36][13] <= <VCC>
cos_q15[36][14] <= <VCC>
cos_q15[36][15] <= <VCC>
cos_q15[35][0] <= <GND>
cos_q15[35][1] <= <GND>
cos_q15[35][2] <= <GND>
cos_q15[35][3] <= <VCC>
cos_q15[35][4] <= <VCC>
cos_q15[35][5] <= <VCC>
cos_q15[35][6] <= <GND>
cos_q15[35][7] <= <GND>
cos_q15[35][8] <= <VCC>
cos_q15[35][9] <= <GND>
cos_q15[35][10] <= <VCC>
cos_q15[35][11] <= <VCC>
cos_q15[35][12] <= <GND>
cos_q15[35][13] <= <VCC>
cos_q15[35][14] <= <VCC>
cos_q15[35][15] <= <VCC>
cos_q15[34][0] <= <VCC>
cos_q15[34][1] <= <GND>
cos_q15[34][2] <= <VCC>
cos_q15[34][3] <= <GND>
cos_q15[34][4] <= <VCC>
cos_q15[34][5] <= <VCC>
cos_q15[34][6] <= <VCC>
cos_q15[34][7] <= <GND>
cos_q15[34][8] <= <VCC>
cos_q15[34][9] <= <VCC>
cos_q15[34][10] <= <GND>
cos_q15[34][11] <= <GND>
cos_q15[34][12] <= <VCC>
cos_q15[34][13] <= <VCC>
cos_q15[34][14] <= <VCC>
cos_q15[34][15] <= <VCC>
cos_q15[33][0] <= <VCC>
cos_q15[33][1] <= <GND>
cos_q15[33][2] <= <GND>
cos_q15[33][3] <= <VCC>
cos_q15[33][4] <= <VCC>
cos_q15[33][5] <= <VCC>
cos_q15[33][6] <= <GND>
cos_q15[33][7] <= <VCC>
cos_q15[33][8] <= <VCC>
cos_q15[33][9] <= <GND>
cos_q15[33][10] <= <GND>
cos_q15[33][11] <= <VCC>
cos_q15[33][12] <= <VCC>
cos_q15[33][13] <= <VCC>
cos_q15[33][14] <= <VCC>
cos_q15[33][15] <= <VCC>
cos_q15[32][0] <= <GND>
cos_q15[32][1] <= <GND>
cos_q15[32][2] <= <GND>
cos_q15[32][3] <= <GND>
cos_q15[32][4] <= <GND>
cos_q15[32][5] <= <GND>
cos_q15[32][6] <= <GND>
cos_q15[32][7] <= <GND>
cos_q15[32][8] <= <GND>
cos_q15[32][9] <= <GND>
cos_q15[32][10] <= <GND>
cos_q15[32][11] <= <GND>
cos_q15[32][12] <= <GND>
cos_q15[32][13] <= <GND>
cos_q15[32][14] <= <GND>
cos_q15[32][15] <= <GND>
cos_q15[31][0] <= <VCC>
cos_q15[31][1] <= <VCC>
cos_q15[31][2] <= <VCC>
cos_q15[31][3] <= <GND>
cos_q15[31][4] <= <GND>
cos_q15[31][5] <= <GND>
cos_q15[31][6] <= <VCC>
cos_q15[31][7] <= <GND>
cos_q15[31][8] <= <GND>
cos_q15[31][9] <= <VCC>
cos_q15[31][10] <= <VCC>
cos_q15[31][11] <= <GND>
cos_q15[31][12] <= <GND>
cos_q15[31][13] <= <GND>
cos_q15[31][14] <= <GND>
cos_q15[31][15] <= <GND>
cos_q15[30][0] <= <VCC>
cos_q15[30][1] <= <VCC>
cos_q15[30][2] <= <GND>
cos_q15[30][3] <= <VCC>
cos_q15[30][4] <= <GND>
cos_q15[30][5] <= <GND>
cos_q15[30][6] <= <GND>
cos_q15[30][7] <= <VCC>
cos_q15[30][8] <= <GND>
cos_q15[30][9] <= <GND>
cos_q15[30][10] <= <VCC>
cos_q15[30][11] <= <VCC>
cos_q15[30][12] <= <GND>
cos_q15[30][13] <= <GND>
cos_q15[30][14] <= <GND>
cos_q15[30][15] <= <GND>
cos_q15[29][0] <= <GND>
cos_q15[29][1] <= <GND>
cos_q15[29][2] <= <GND>
cos_q15[29][3] <= <VCC>
cos_q15[29][4] <= <GND>
cos_q15[29][5] <= <GND>
cos_q15[29][6] <= <VCC>
cos_q15[29][7] <= <VCC>
cos_q15[29][8] <= <GND>
cos_q15[29][9] <= <VCC>
cos_q15[29][10] <= <GND>
cos_q15[29][11] <= <GND>
cos_q15[29][12] <= <VCC>
cos_q15[29][13] <= <GND>
cos_q15[29][14] <= <GND>
cos_q15[29][15] <= <GND>
cos_q15[28][0] <= <GND>
cos_q15[28][1] <= <GND>
cos_q15[28][2] <= <GND>
cos_q15[28][3] <= <VCC>
cos_q15[28][4] <= <VCC>
cos_q15[28][5] <= <VCC>
cos_q15[28][6] <= <VCC>
cos_q15[28][7] <= <VCC>
cos_q15[28][8] <= <GND>
cos_q15[28][9] <= <GND>
cos_q15[28][10] <= <GND>
cos_q15[28][11] <= <VCC>
cos_q15[28][12] <= <VCC>
cos_q15[28][13] <= <GND>
cos_q15[28][14] <= <GND>
cos_q15[28][15] <= <GND>
cos_q15[27][0] <= <VCC>
cos_q15[27][1] <= <GND>
cos_q15[27][2] <= <GND>
cos_q15[27][3] <= <VCC>
cos_q15[27][4] <= <VCC>
cos_q15[27][5] <= <GND>
cos_q15[27][6] <= <GND>
cos_q15[27][7] <= <GND>
cos_q15[27][8] <= <VCC>
cos_q15[27][9] <= <VCC>
cos_q15[27][10] <= <VCC>
cos_q15[27][11] <= <VCC>
cos_q15[27][12] <= <VCC>
cos_q15[27][13] <= <GND>
cos_q15[27][14] <= <GND>
cos_q15[27][15] <= <GND>
cos_q15[26][0] <= <GND>
cos_q15[26][1] <= <GND>
cos_q15[26][2] <= <GND>
cos_q15[26][3] <= <VCC>
cos_q15[26][4] <= <GND>
cos_q15[26][5] <= <VCC>
cos_q15[26][6] <= <GND>
cos_q15[26][7] <= <GND>
cos_q15[26][8] <= <VCC>
cos_q15[26][9] <= <GND>
cos_q15[26][10] <= <VCC>
cos_q15[26][11] <= <GND>
cos_q15[26][12] <= <GND>
cos_q15[26][13] <= <VCC>
cos_q15[26][14] <= <GND>
cos_q15[26][15] <= <GND>
cos_q15[25][0] <= <VCC>
cos_q15[25][1] <= <VCC>
cos_q15[25][2] <= <VCC>
cos_q15[25][3] <= <VCC>
cos_q15[25][4] <= <VCC>
cos_q15[25][5] <= <GND>
cos_q15[25][6] <= <GND>
cos_q15[25][7] <= <GND>
cos_q15[25][8] <= <VCC>
cos_q15[25][9] <= <VCC>
cos_q15[25][10] <= <GND>
cos_q15[25][11] <= <VCC>
cos_q15[25][12] <= <GND>
cos_q15[25][13] <= <VCC>
cos_q15[25][14] <= <GND>
cos_q15[25][15] <= <GND>
cos_q15[24][0] <= <VCC>
cos_q15[24][1] <= <VCC>
cos_q15[24][2] <= <GND>
cos_q15[24][3] <= <VCC>
cos_q15[24][4] <= <VCC>
cos_q15[24][5] <= <VCC>
cos_q15[24][6] <= <VCC>
cos_q15[24][7] <= <VCC>
cos_q15[24][8] <= <GND>
cos_q15[24][9] <= <GND>
cos_q15[24][10] <= <GND>
cos_q15[24][11] <= <GND>
cos_q15[24][12] <= <VCC>
cos_q15[24][13] <= <VCC>
cos_q15[24][14] <= <GND>
cos_q15[24][15] <= <GND>
cos_q15[23][0] <= <GND>
cos_q15[23][1] <= <VCC>
cos_q15[23][2] <= <GND>
cos_q15[23][3] <= <VCC>
cos_q15[23][4] <= <VCC>
cos_q15[23][5] <= <VCC>
cos_q15[23][6] <= <GND>
cos_q15[23][7] <= <VCC>
cos_q15[23][8] <= <GND>
cos_q15[23][9] <= <VCC>
cos_q15[23][10] <= <VCC>
cos_q15[23][11] <= <GND>
cos_q15[23][12] <= <VCC>
cos_q15[23][13] <= <VCC>
cos_q15[23][14] <= <GND>
cos_q15[23][15] <= <GND>
cos_q15[22][0] <= <GND>
cos_q15[22][1] <= <VCC>
cos_q15[22][2] <= <VCC>
cos_q15[22][3] <= <GND>
cos_q15[22][4] <= <VCC>
cos_q15[22][5] <= <GND>
cos_q15[22][6] <= <VCC>
cos_q15[22][7] <= <GND>
cos_q15[22][8] <= <GND>
cos_q15[22][9] <= <GND>
cos_q15[22][10] <= <VCC>
cos_q15[22][11] <= <VCC>
cos_q15[22][12] <= <VCC>
cos_q15[22][13] <= <VCC>
cos_q15[22][14] <= <GND>
cos_q15[22][15] <= <GND>
cos_q15[21][0] <= <GND>
cos_q15[21][1] <= <VCC>
cos_q15[21][2] <= <VCC>
cos_q15[21][3] <= <VCC>
cos_q15[21][4] <= <GND>
cos_q15[21][5] <= <GND>
cos_q15[21][6] <= <VCC>
cos_q15[21][7] <= <VCC>
cos_q15[21][8] <= <VCC>
cos_q15[21][9] <= <GND>
cos_q15[21][10] <= <GND>
cos_q15[21][11] <= <GND>
cos_q15[21][12] <= <GND>
cos_q15[21][13] <= <GND>
cos_q15[21][14] <= <VCC>
cos_q15[21][15] <= <GND>
cos_q15[20][0] <= <GND>
cos_q15[20][1] <= <GND>
cos_q15[20][2] <= <VCC>
cos_q15[20][3] <= <VCC>
cos_q15[20][4] <= <VCC>
cos_q15[20][5] <= <GND>
cos_q15[20][6] <= <GND>
cos_q15[20][7] <= <GND>
cos_q15[20][8] <= <VCC>
cos_q15[20][9] <= <VCC>
cos_q15[20][10] <= <VCC>
cos_q15[20][11] <= <GND>
cos_q15[20][12] <= <GND>
cos_q15[20][13] <= <GND>
cos_q15[20][14] <= <VCC>
cos_q15[20][15] <= <GND>
cos_q15[19][0] <= <VCC>
cos_q15[19][1] <= <VCC>
cos_q15[19][2] <= <VCC>
cos_q15[19][3] <= <VCC>
cos_q15[19][4] <= <VCC>
cos_q15[19][5] <= <VCC>
cos_q15[19][6] <= <GND>
cos_q15[19][7] <= <GND>
cos_q15[19][8] <= <GND>
cos_q15[19][9] <= <GND>
cos_q15[19][10] <= <VCC>
cos_q15[19][11] <= <VCC>
cos_q15[19][12] <= <GND>
cos_q15[19][13] <= <GND>
cos_q15[19][14] <= <VCC>
cos_q15[19][15] <= <GND>
cos_q15[18][0] <= <VCC>
cos_q15[18][1] <= <VCC>
cos_q15[18][2] <= <GND>
cos_q15[18][3] <= <GND>
cos_q15[18][4] <= <VCC>
cos_q15[18][5] <= <VCC>
cos_q15[18][6] <= <GND>
cos_q15[18][7] <= <GND>
cos_q15[18][8] <= <VCC>
cos_q15[18][9] <= <GND>
cos_q15[18][10] <= <GND>
cos_q15[18][11] <= <GND>
cos_q15[18][12] <= <VCC>
cos_q15[18][13] <= <GND>
cos_q15[18][14] <= <VCC>
cos_q15[18][15] <= <GND>
cos_q15[17][0] <= <VCC>
cos_q15[17][1] <= <GND>
cos_q15[17][2] <= <VCC>
cos_q15[17][3] <= <GND>
cos_q15[17][4] <= <VCC>
cos_q15[17][5] <= <VCC>
cos_q15[17][6] <= <VCC>
cos_q15[17][7] <= <VCC>
cos_q15[17][8] <= <VCC>
cos_q15[17][9] <= <GND>
cos_q15[17][10] <= <VCC>
cos_q15[17][11] <= <GND>
cos_q15[17][12] <= <VCC>
cos_q15[17][13] <= <GND>
cos_q15[17][14] <= <VCC>
cos_q15[17][15] <= <GND>
cos_q15[16][0] <= <GND>
cos_q15[16][1] <= <VCC>
cos_q15[16][2] <= <GND>
cos_q15[16][3] <= <GND>
cos_q15[16][4] <= <GND>
cos_q15[16][5] <= <GND>
cos_q15[16][6] <= <GND>
cos_q15[16][7] <= <VCC>
cos_q15[16][8] <= <GND>
cos_q15[16][9] <= <VCC>
cos_q15[16][10] <= <GND>
cos_q15[16][11] <= <VCC>
cos_q15[16][12] <= <VCC>
cos_q15[16][13] <= <GND>
cos_q15[16][14] <= <VCC>
cos_q15[16][15] <= <GND>
cos_q15[15][0] <= <VCC>
cos_q15[15][1] <= <VCC>
cos_q15[15][2] <= <VCC>
cos_q15[15][3] <= <GND>
cos_q15[15][4] <= <VCC>
cos_q15[15][5] <= <GND>
cos_q15[15][6] <= <VCC>
cos_q15[15][7] <= <VCC>
cos_q15[15][8] <= <GND>
cos_q15[15][9] <= <VCC>
cos_q15[15][10] <= <VCC>
cos_q15[15][11] <= <VCC>
cos_q15[15][12] <= <VCC>
cos_q15[15][13] <= <GND>
cos_q15[15][14] <= <VCC>
cos_q15[15][15] <= <GND>
cos_q15[14][0] <= <GND>
cos_q15[14][1] <= <VCC>
cos_q15[14][2] <= <GND>
cos_q15[14][3] <= <GND>
cos_q15[14][4] <= <VCC>
cos_q15[14][5] <= <VCC>
cos_q15[14][6] <= <VCC>
cos_q15[14][7] <= <VCC>
cos_q15[14][8] <= <GND>
cos_q15[14][9] <= <VCC>
cos_q15[14][10] <= <GND>
cos_q15[14][11] <= <GND>
cos_q15[14][12] <= <GND>
cos_q15[14][13] <= <VCC>
cos_q15[14][14] <= <VCC>
cos_q15[14][15] <= <GND>
cos_q15[13][0] <= <VCC>
cos_q15[13][1] <= <VCC>
cos_q15[13][2] <= <VCC>
cos_q15[13][3] <= <VCC>
cos_q15[13][4] <= <GND>
cos_q15[13][5] <= <GND>
cos_q15[13][6] <= <VCC>
cos_q15[13][7] <= <VCC>
cos_q15[13][8] <= <GND>
cos_q15[13][9] <= <VCC>
cos_q15[13][10] <= <VCC>
cos_q15[13][11] <= <GND>
cos_q15[13][12] <= <GND>
cos_q15[13][13] <= <VCC>
cos_q15[13][14] <= <VCC>
cos_q15[13][15] <= <GND>
cos_q15[12][0] <= <VCC>
cos_q15[12][1] <= <GND>
cos_q15[12][2] <= <VCC>
cos_q15[12][3] <= <VCC>
cos_q15[12][4] <= <GND>
cos_q15[12][5] <= <VCC>
cos_q15[12][6] <= <VCC>
cos_q15[12][7] <= <GND>
cos_q15[12][8] <= <GND>
cos_q15[12][9] <= <VCC>
cos_q15[12][10] <= <GND>
cos_q15[12][11] <= <VCC>
cos_q15[12][12] <= <GND>
cos_q15[12][13] <= <VCC>
cos_q15[12][14] <= <VCC>
cos_q15[12][15] <= <GND>
cos_q15[11][0] <= <GND>
cos_q15[11][1] <= <VCC>
cos_q15[11][2] <= <GND>
cos_q15[11][3] <= <VCC>
cos_q15[11][4] <= <GND>
cos_q15[11][5] <= <GND>
cos_q15[11][6] <= <VCC>
cos_q15[11][7] <= <VCC>
cos_q15[11][8] <= <VCC>
cos_q15[11][9] <= <GND>
cos_q15[11][10] <= <VCC>
cos_q15[11][11] <= <VCC>
cos_q15[11][12] <= <GND>
cos_q15[11][13] <= <VCC>
cos_q15[11][14] <= <VCC>
cos_q15[11][15] <= <GND>
cos_q15[10][0] <= <GND>
cos_q15[10][1] <= <VCC>
cos_q15[10][2] <= <GND>
cos_q15[10][3] <= <GND>
cos_q15[10][4] <= <GND>
cos_q15[10][5] <= <VCC>
cos_q15[10][6] <= <VCC>
cos_q15[10][7] <= <VCC>
cos_q15[10][8] <= <GND>
cos_q15[10][9] <= <GND>
cos_q15[10][10] <= <GND>
cos_q15[10][11] <= <GND>
cos_q15[10][12] <= <VCC>
cos_q15[10][13] <= <VCC>
cos_q15[10][14] <= <VCC>
cos_q15[10][15] <= <GND>
cos_q15[9][0] <= <VCC>
cos_q15[9][1] <= <GND>
cos_q15[9][2] <= <VCC>
cos_q15[9][3] <= <GND>
cos_q15[9][4] <= <VCC>
cos_q15[9][5] <= <VCC>
cos_q15[9][6] <= <GND>
cos_q15[9][7] <= <VCC>
cos_q15[9][8] <= <VCC>
cos_q15[9][9] <= <VCC>
cos_q15[9][10] <= <GND>
cos_q15[9][11] <= <GND>
cos_q15[9][12] <= <VCC>
cos_q15[9][13] <= <VCC>
cos_q15[9][14] <= <VCC>
cos_q15[9][15] <= <GND>
cos_q15[8][0] <= <VCC>
cos_q15[8][1] <= <GND>
cos_q15[8][2] <= <GND>
cos_q15[8][3] <= <GND>
cos_q15[8][4] <= <GND>
cos_q15[8][5] <= <GND>
cos_q15[8][6] <= <VCC>
cos_q15[8][7] <= <GND>
cos_q15[8][8] <= <GND>
cos_q15[8][9] <= <VCC>
cos_q15[8][10] <= <VCC>
cos_q15[8][11] <= <GND>
cos_q15[8][12] <= <VCC>
cos_q15[8][13] <= <VCC>
cos_q15[8][14] <= <VCC>
cos_q15[8][15] <= <GND>
cos_q15[7][0] <= <GND>
cos_q15[7][1] <= <GND>
cos_q15[7][2] <= <VCC>
cos_q15[7][3] <= <GND>
cos_q15[7][4] <= <GND>
cos_q15[7][5] <= <GND>
cos_q15[7][6] <= <GND>
cos_q15[7][7] <= <VCC>
cos_q15[7][8] <= <GND>
cos_q15[7][9] <= <GND>
cos_q15[7][10] <= <GND>
cos_q15[7][11] <= <VCC>
cos_q15[7][12] <= <VCC>
cos_q15[7][13] <= <VCC>
cos_q15[7][14] <= <VCC>
cos_q15[7][15] <= <GND>
cos_q15[6][0] <= <VCC>
cos_q15[6][1] <= <GND>
cos_q15[6][2] <= <VCC>
cos_q15[6][3] <= <VCC>
cos_q15[6][4] <= <VCC>
cos_q15[6][5] <= <VCC>
cos_q15[6][6] <= <VCC>
cos_q15[6][7] <= <GND>
cos_q15[6][8] <= <GND>
cos_q15[6][9] <= <VCC>
cos_q15[6][10] <= <GND>
cos_q15[6][11] <= <VCC>
cos_q15[6][12] <= <VCC>
cos_q15[6][13] <= <VCC>
cos_q15[6][14] <= <VCC>
cos_q15[6][15] <= <GND>
cos_q15[5][0] <= <VCC>
cos_q15[5][1] <= <GND>
cos_q15[5][2] <= <GND>
cos_q15[5][3] <= <VCC>
cos_q15[5][4] <= <GND>
cos_q15[5][5] <= <VCC>
cos_q15[5][6] <= <GND>
cos_q15[5][7] <= <GND>
cos_q15[5][8] <= <GND>
cos_q15[5][9] <= <GND>
cos_q15[5][10] <= <VCC>
cos_q15[5][11] <= <VCC>
cos_q15[5][12] <= <VCC>
cos_q15[5][13] <= <VCC>
cos_q15[5][14] <= <VCC>
cos_q15[5][15] <= <GND>
cos_q15[4][0] <= <GND>
cos_q15[4][1] <= <VCC>
cos_q15[4][2] <= <GND>
cos_q15[4][3] <= <VCC>
cos_q15[4][4] <= <GND>
cos_q15[4][5] <= <GND>
cos_q15[4][6] <= <GND>
cos_q15[4][7] <= <VCC>
cos_q15[4][8] <= <VCC>
cos_q15[4][9] <= <GND>
cos_q15[4][10] <= <VCC>
cos_q15[4][11] <= <VCC>
cos_q15[4][12] <= <VCC>
cos_q15[4][13] <= <VCC>
cos_q15[4][14] <= <VCC>
cos_q15[4][15] <= <GND>
cos_q15[3][0] <= <VCC>
cos_q15[3][1] <= <GND>
cos_q15[3][2] <= <VCC>
cos_q15[3][3] <= <VCC>
cos_q15[3][4] <= <VCC>
cos_q15[3][5] <= <GND>
cos_q15[3][6] <= <GND>
cos_q15[3][7] <= <VCC>
cos_q15[3][8] <= <GND>
cos_q15[3][9] <= <VCC>
cos_q15[3][10] <= <VCC>
cos_q15[3][11] <= <VCC>
cos_q15[3][12] <= <VCC>
cos_q15[3][13] <= <VCC>
cos_q15[3][14] <= <VCC>
cos_q15[3][15] <= <GND>
cos_q15[2][0] <= <GND>
cos_q15[2][1] <= <VCC>
cos_q15[2][2] <= <GND>
cos_q15[2][3] <= <GND>
cos_q15[2][4] <= <GND>
cos_q15[2][5] <= <VCC>
cos_q15[2][6] <= <VCC>
cos_q15[2][7] <= <GND>
cos_q15[2][8] <= <VCC>
cos_q15[2][9] <= <VCC>
cos_q15[2][10] <= <VCC>
cos_q15[2][11] <= <VCC>
cos_q15[2][12] <= <VCC>
cos_q15[2][13] <= <VCC>
cos_q15[2][14] <= <VCC>
cos_q15[2][15] <= <GND>
cos_q15[1][0] <= <GND>
cos_q15[1][1] <= <GND>
cos_q15[1][2] <= <GND>
cos_q15[1][3] <= <VCC>
cos_q15[1][4] <= <VCC>
cos_q15[1][5] <= <GND>
cos_q15[1][6] <= <VCC>
cos_q15[1][7] <= <VCC>
cos_q15[1][8] <= <VCC>
cos_q15[1][9] <= <VCC>
cos_q15[1][10] <= <VCC>
cos_q15[1][11] <= <VCC>
cos_q15[1][12] <= <VCC>
cos_q15[1][13] <= <VCC>
cos_q15[1][14] <= <VCC>
cos_q15[1][15] <= <GND>
cos_q15[0][0] <= <VCC>
cos_q15[0][1] <= <VCC>
cos_q15[0][2] <= <VCC>
cos_q15[0][3] <= <VCC>
cos_q15[0][4] <= <VCC>
cos_q15[0][5] <= <VCC>
cos_q15[0][6] <= <VCC>
cos_q15[0][7] <= <VCC>
cos_q15[0][8] <= <VCC>
cos_q15[0][9] <= <VCC>
cos_q15[0][10] <= <VCC>
cos_q15[0][11] <= <VCC>
cos_q15[0][12] <= <VCC>
cos_q15[0][13] <= <VCC>
cos_q15[0][14] <= <VCC>
cos_q15[0][15] <= <GND>


|de1soc_top|processor:proc
DataIn[0] => stage_comb_values.DATAB
DataIn[1] => stage_comb_values.DATAB
DataIn[2] => stage_comb_values.DATAB
DataIn[3] => stage_comb_values.DATAB
DataIn[4] => stage_comb_values.DATAB
DataIn[5] => stage_comb_values.DATAB
DataIn[6] => stage_comb_values.DATAB
DataIn[7] => stage_comb_values.DATAB
DataIn[8] => stage_comb_values.DATAB
DataIn[9] => stage_comb_values.DATAB
DataIn[10] => stage_comb_values.DATAB
DataIn[11] => stage_comb_values.DATAB
DataIn[12] => stage_comb_values.DATAB
DataIn[13] => stage_comb_values.DATAB
DataIn[14] => stage_comb_values.DATAB
DataIn[15] => stage_comb_values.DATAB
InstrIn[0] => stage_comb_values.DATAB
InstrIn[1] => stage_comb_values.DATAB
InstrIn[2] => stage_comb_values.DATAB
InstrIn[3] => stage_comb_values.DATAB
InstrIn[4] => stage_comb_values.DATAB
InstrIn[5] => stage_comb_values.DATAB
InstrIn[6] => stage_comb_values.DATAB
InstrIn[7] => stage_comb_values.DATAB
InstrIn[8] => stage_comb_values.DATAB
InstrIn[9] => stage_comb_values.DATAB
InstrIn[10] => stage_comb_values.DATAB
InstrIn[11] => stage_comb_values.DATAB
InstrIn[12] => stage_comb_values.DATAB
InstrIn[13] => stage_comb_values.DATAB
InstrIn[14] => stage_comb_values.DATAB
InstrIn[15] => stage_comb_values.DATAB
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stall.DATAB
Reset => status_reg.carry.ACLR
Reset => status_reg.zero.ACLR
Reset => status_reg.negative.ACLR
Reset => registers[7][0].PRESET
Reset => registers[7][1].PRESET
Reset => registers[7][2].PRESET
Reset => registers[7][3].PRESET
Reset => registers[7][4].PRESET
Reset => registers[7][5].PRESET
Reset => registers[7][6].PRESET
Reset => registers[7][7].PRESET
Reset => registers[7][8].PRESET
Reset => registers[7][9].PRESET
Reset => registers[7][10].PRESET
Reset => registers[7][11].PRESET
Reset => registers[7][12].PRESET
Reset => registers[7][13].PRESET
Reset => registers[7][14].PRESET
Reset => registers[7][15].PRESET
Reset => registers[6][0].ACLR
Reset => registers[6][1].ACLR
Reset => registers[6][2].ACLR
Reset => registers[6][3].ACLR
Reset => registers[6][4].ACLR
Reset => registers[6][5].ACLR
Reset => registers[6][6].ACLR
Reset => registers[6][7].ACLR
Reset => registers[6][8].ACLR
Reset => registers[6][9].ACLR
Reset => registers[6][10].ACLR
Reset => registers[6][11].ACLR
Reset => registers[6][12].ACLR
Reset => registers[6][13].ACLR
Reset => registers[6][14].ACLR
Reset => registers[6][15].ACLR
Reset => registers[5][0].ACLR
Reset => registers[5][1].ACLR
Reset => registers[5][2].ACLR
Reset => registers[5][3].ACLR
Reset => registers[5][4].ACLR
Reset => registers[5][5].ACLR
Reset => registers[5][6].ACLR
Reset => registers[5][7].ACLR
Reset => registers[5][8].ACLR
Reset => registers[5][9].ACLR
Reset => registers[5][10].ACLR
Reset => registers[5][11].ACLR
Reset => registers[5][12].ACLR
Reset => registers[5][13].ACLR
Reset => registers[5][14].ACLR
Reset => registers[5][15].ACLR
Reset => registers[4][0].ACLR
Reset => registers[4][1].ACLR
Reset => registers[4][2].ACLR
Reset => registers[4][3].ACLR
Reset => registers[4][4].ACLR
Reset => registers[4][5].ACLR
Reset => registers[4][6].ACLR
Reset => registers[4][7].ACLR
Reset => registers[4][8].ACLR
Reset => registers[4][9].ACLR
Reset => registers[4][10].ACLR
Reset => registers[4][11].ACLR
Reset => registers[4][12].ACLR
Reset => registers[4][13].ACLR
Reset => registers[4][14].ACLR
Reset => registers[4][15].ACLR
Reset => registers[3][0].ACLR
Reset => registers[3][1].ACLR
Reset => registers[3][2].ACLR
Reset => registers[3][3].ACLR
Reset => registers[3][4].ACLR
Reset => registers[3][5].ACLR
Reset => registers[3][6].ACLR
Reset => registers[3][7].ACLR
Reset => registers[3][8].ACLR
Reset => registers[3][9].ACLR
Reset => registers[3][10].ACLR
Reset => registers[3][11].ACLR
Reset => registers[3][12].ACLR
Reset => registers[3][13].ACLR
Reset => registers[3][14].ACLR
Reset => registers[3][15].ACLR
Reset => registers[2][0].ACLR
Reset => registers[2][1].ACLR
Reset => registers[2][2].ACLR
Reset => registers[2][3].ACLR
Reset => registers[2][4].ACLR
Reset => registers[2][5].ACLR
Reset => registers[2][6].ACLR
Reset => registers[2][7].ACLR
Reset => registers[2][8].ACLR
Reset => registers[2][9].ACLR
Reset => registers[2][10].ACLR
Reset => registers[2][11].ACLR
Reset => registers[2][12].ACLR
Reset => registers[2][13].ACLR
Reset => registers[2][14].ACLR
Reset => registers[2][15].ACLR
Reset => registers[1][0].ACLR
Reset => registers[1][1].ACLR
Reset => registers[1][2].ACLR
Reset => registers[1][3].ACLR
Reset => registers[1][4].ACLR
Reset => registers[1][5].ACLR
Reset => registers[1][6].ACLR
Reset => registers[1][7].ACLR
Reset => registers[1][8].ACLR
Reset => registers[1][9].ACLR
Reset => registers[1][10].ACLR
Reset => registers[1][11].ACLR
Reset => registers[1][12].ACLR
Reset => registers[1][13].ACLR
Reset => registers[1][14].ACLR
Reset => registers[1][15].ACLR
Reset => registers[0][0].ACLR
Reset => registers[0][1].ACLR
Reset => registers[0][2].ACLR
Reset => registers[0][3].ACLR
Reset => registers[0][4].ACLR
Reset => registers[0][5].ACLR
Reset => registers[0][6].ACLR
Reset => registers[0][7].ACLR
Reset => registers[0][8].ACLR
Reset => registers[0][9].ACLR
Reset => registers[0][10].ACLR
Reset => registers[0][11].ACLR
Reset => registers[0][12].ACLR
Reset => registers[0][13].ACLR
Reset => registers[0][14].ACLR
Reset => registers[0][15].ACLR
Reset => stage_regs[4].modifies_reg[7].ALOAD
Reset => stage_regs[3].sp_decr.ALOAD
Reset => stage_regs[3].sp_incr.ALOAD
Reset => stage_regs[3].link.ALOAD
Reset => stage_regs[3].next_pc[0].ALOAD
Reset => stage_regs[3].next_pc[1].ALOAD
Reset => stage_regs[3].next_pc[2].ALOAD
Reset => stage_regs[3].next_pc[3].ALOAD
Reset => stage_regs[3].next_pc[4].ALOAD
Reset => stage_regs[3].next_pc[5].ALOAD
Reset => stage_regs[3].next_pc[6].ALOAD
Reset => stage_regs[3].next_pc[7].ALOAD
Reset => stage_regs[3].next_pc[8].ALOAD
Reset => stage_regs[3].next_pc[9].ALOAD
Reset => stage_regs[3].next_pc[10].ALOAD
Reset => stage_regs[3].next_pc[11].ALOAD
Reset => stage_regs[3].next_pc[12].ALOAD
Reset => stage_regs[3].next_pc[13].ALOAD
Reset => stage_regs[3].next_pc[14].ALOAD
Reset => stage_regs[3].next_pc[15].ALOAD
Reset => stage_regs[3].modifies_reg[0].ALOAD
Reset => stage_regs[3].modifies_reg[1].ALOAD
Reset => stage_regs[3].modifies_reg[2].ALOAD
Reset => stage_regs[3].modifies_reg[3].ALOAD
Reset => stage_regs[3].modifies_reg[4].ALOAD
Reset => stage_regs[3].modifies_reg[5].ALOAD
Reset => stage_regs[3].modifies_reg[6].ALOAD
Reset => stage_regs[3].modifies_reg[7].ALOAD
Reset => stage_regs[3].writeback.ALOAD
Reset => stage_regs[3].rX[0].ALOAD
Reset => stage_regs[3].rX[1].ALOAD
Reset => stage_regs[3].rX[2].ALOAD
Reset => stage_regs[3].out_ready.ALOAD
Reset => stage_regs[3].out[0].ALOAD
Reset => stage_regs[3].out[1].ALOAD
Reset => stage_regs[3].out[2].ALOAD
Reset => stage_regs[3].out[3].ALOAD
Reset => stage_regs[3].out[4].ALOAD
Reset => stage_regs[3].out[5].ALOAD
Reset => stage_regs[3].out[6].ALOAD
Reset => stage_regs[3].out[7].ALOAD
Reset => stage_regs[3].out[8].ALOAD
Reset => stage_regs[3].out[9].ALOAD
Reset => stage_regs[3].out[10].ALOAD
Reset => stage_regs[3].out[11].ALOAD
Reset => stage_regs[3].out[12].ALOAD
Reset => stage_regs[3].out[13].ALOAD
Reset => stage_regs[3].out[14].ALOAD
Reset => stage_regs[3].out[15].ALOAD
Reset => stage_regs[2].sp_decr.ALOAD
Reset => stage_regs[2].sp_incr.ALOAD
Reset => stage_regs[2].link.ALOAD
Reset => stage_regs[2].next_pc[0].ALOAD
Reset => stage_regs[2].next_pc[1].ALOAD
Reset => stage_regs[2].next_pc[2].ALOAD
Reset => stage_regs[2].next_pc[3].ALOAD
Reset => stage_regs[2].next_pc[4].ALOAD
Reset => stage_regs[2].next_pc[5].ALOAD
Reset => stage_regs[2].next_pc[6].ALOAD
Reset => stage_regs[2].next_pc[7].ALOAD
Reset => stage_regs[2].next_pc[8].ALOAD
Reset => stage_regs[2].next_pc[9].ALOAD
Reset => stage_regs[2].next_pc[10].ALOAD
Reset => stage_regs[2].next_pc[11].ALOAD
Reset => stage_regs[2].next_pc[12].ALOAD
Reset => stage_regs[2].next_pc[13].ALOAD
Reset => stage_regs[2].next_pc[14].ALOAD
Reset => stage_regs[2].next_pc[15].ALOAD
Reset => stage_regs[2].modifies_reg[0].ALOAD
Reset => stage_regs[2].modifies_reg[1].ALOAD
Reset => stage_regs[2].modifies_reg[2].ALOAD
Reset => stage_regs[2].modifies_reg[3].ALOAD
Reset => stage_regs[2].modifies_reg[4].ALOAD
Reset => stage_regs[2].modifies_reg[5].ALOAD
Reset => stage_regs[2].modifies_reg[6].ALOAD
Reset => stage_regs[2].modifies_reg[7].ALOAD
Reset => stage_regs[2].write.ALOAD
Reset => stage_regs[2].read.ALOAD
Reset => stage_regs[2].writeback.ALOAD
Reset => stage_regs[2].rX[0].ALOAD
Reset => stage_regs[2].rX[1].ALOAD
Reset => stage_regs[2].rX[2].ALOAD
Reset => stage_regs[2].out_ready.ALOAD
Reset => stage_regs[2].out[0].ALOAD
Reset => stage_regs[2].out[1].ALOAD
Reset => stage_regs[2].out[2].ALOAD
Reset => stage_regs[2].out[3].ALOAD
Reset => stage_regs[2].out[4].ALOAD
Reset => stage_regs[2].out[5].ALOAD
Reset => stage_regs[2].out[6].ALOAD
Reset => stage_regs[2].out[7].ALOAD
Reset => stage_regs[2].out[8].ALOAD
Reset => stage_regs[2].out[9].ALOAD
Reset => stage_regs[2].out[10].ALOAD
Reset => stage_regs[2].out[11].ALOAD
Reset => stage_regs[2].out[12].ALOAD
Reset => stage_regs[2].out[13].ALOAD
Reset => stage_regs[2].out[14].ALOAD
Reset => stage_regs[2].out[15].ALOAD
Reset => stage_regs[2].op2[0].ALOAD
Reset => stage_regs[2].op2[1].ALOAD
Reset => stage_regs[2].op2[2].ALOAD
Reset => stage_regs[2].op2[3].ALOAD
Reset => stage_regs[2].op2[4].ALOAD
Reset => stage_regs[2].op2[5].ALOAD
Reset => stage_regs[2].op2[6].ALOAD
Reset => stage_regs[2].op2[7].ALOAD
Reset => stage_regs[2].op2[8].ALOAD
Reset => stage_regs[2].op2[9].ALOAD
Reset => stage_regs[2].op2[10].ALOAD
Reset => stage_regs[2].op2[11].ALOAD
Reset => stage_regs[2].op2[12].ALOAD
Reset => stage_regs[2].op2[13].ALOAD
Reset => stage_regs[2].op2[14].ALOAD
Reset => stage_regs[2].op2[15].ALOAD
Reset => stage_regs[2].op1[0].ALOAD
Reset => stage_regs[2].op1[1].ALOAD
Reset => stage_regs[2].op1[2].ALOAD
Reset => stage_regs[2].op1[3].ALOAD
Reset => stage_regs[2].op1[4].ALOAD
Reset => stage_regs[2].op1[5].ALOAD
Reset => stage_regs[2].op1[6].ALOAD
Reset => stage_regs[2].op1[7].ALOAD
Reset => stage_regs[2].op1[8].ALOAD
Reset => stage_regs[2].op1[9].ALOAD
Reset => stage_regs[2].op1[10].ALOAD
Reset => stage_regs[2].op1[11].ALOAD
Reset => stage_regs[2].op1[12].ALOAD
Reset => stage_regs[2].op1[13].ALOAD
Reset => stage_regs[2].op1[14].ALOAD
Reset => stage_regs[2].op1[15].ALOAD
Reset => stage_regs[1].cond[0].ALOAD
Reset => stage_regs[1].cond[1].ALOAD
Reset => stage_regs[1].cond[2].ALOAD
Reset => stage_regs[1].cond[3].ALOAD
Reset => stage_regs[1].cond[4].ALOAD
Reset => stage_regs[1].cond[5].ALOAD
Reset => stage_regs[1].cond[6].ALOAD
Reset => stage_regs[1].cond[7].ALOAD
Reset => stage_regs[1].cond[8].ALOAD
Reset => stage_regs[1].cond[9].ALOAD
Reset => stage_regs[1].cond[10].ALOAD
Reset => stage_regs[1].cond[11].ALOAD
Reset => stage_regs[1].cond[12].ALOAD
Reset => stage_regs[1].cond[13].ALOAD
Reset => stage_regs[1].cond[14].ALOAD
Reset => stage_regs[1].cond[15].ALOAD
Reset => stage_regs[1].cond[16].ALOAD
Reset => stage_regs[1].cond[17].ALOAD
Reset => stage_regs[1].cond[18].ALOAD
Reset => stage_regs[1].cond[19].ALOAD
Reset => stage_regs[1].cond[20].ALOAD
Reset => stage_regs[1].cond[21].ALOAD
Reset => stage_regs[1].cond[22].ALOAD
Reset => stage_regs[1].cond[23].ALOAD
Reset => stage_regs[1].cond[24].ALOAD
Reset => stage_regs[1].cond[25].ALOAD
Reset => stage_regs[1].cond[26].ALOAD
Reset => stage_regs[1].cond[27].ALOAD
Reset => stage_regs[1].cond[28].ALOAD
Reset => stage_regs[1].cond[29].ALOAD
Reset => stage_regs[1].cond[30].ALOAD
Reset => stage_regs[1].cond[31].ALOAD
Reset => stage_regs[1].update_flags.ALOAD
Reset => stage_regs[1].alu_op[0].ALOAD
Reset => stage_regs[1].alu_op[1].ALOAD
Reset => stage_regs[1].alu_op[2].ALOAD
Reset => stage_regs[1].alu_op[3].ALOAD
Reset => stage_regs[1].alu_op[4].ALOAD
Reset => stage_regs[1].alu_op[5].ALOAD
Reset => stage_regs[1].alu_op[6].ALOAD
Reset => stage_regs[1].alu_op[7].ALOAD
Reset => stage_regs[1].alu_op[8].ALOAD
Reset => stage_regs[1].alu_op[9].ALOAD
Reset => stage_regs[1].alu_op[10].ALOAD
Reset => stage_regs[1].alu_op[11].ALOAD
Reset => stage_regs[1].alu_op[12].ALOAD
Reset => stage_regs[1].alu_op[13].ALOAD
Reset => stage_regs[1].alu_op[14].ALOAD
Reset => stage_regs[1].alu_op[15].ALOAD
Reset => stage_regs[1].alu_op[16].ALOAD
Reset => stage_regs[1].alu_op[17].ALOAD
Reset => stage_regs[1].alu_op[18].ALOAD
Reset => stage_regs[1].alu_op[19].ALOAD
Reset => stage_regs[1].alu_op[20].ALOAD
Reset => stage_regs[1].alu_op[21].ALOAD
Reset => stage_regs[1].alu_op[22].ALOAD
Reset => stage_regs[1].alu_op[23].ALOAD
Reset => stage_regs[1].alu_op[24].ALOAD
Reset => stage_regs[1].alu_op[25].ALOAD
Reset => stage_regs[1].alu_op[26].ALOAD
Reset => stage_regs[1].alu_op[27].ALOAD
Reset => stage_regs[1].alu_op[28].ALOAD
Reset => stage_regs[1].alu_op[29].ALOAD
Reset => stage_regs[1].alu_op[30].ALOAD
Reset => stage_regs[1].alu_op[31].ALOAD
Reset => stage_regs[1].sp_decr.ALOAD
Reset => stage_regs[1].sp_incr.ALOAD
Reset => stage_regs[1].link.ALOAD
Reset => stage_regs[1].next_pc[0].ALOAD
Reset => stage_regs[1].next_pc[1].ALOAD
Reset => stage_regs[1].next_pc[2].ALOAD
Reset => stage_regs[1].next_pc[3].ALOAD
Reset => stage_regs[1].next_pc[4].ALOAD
Reset => stage_regs[1].next_pc[5].ALOAD
Reset => stage_regs[1].next_pc[6].ALOAD
Reset => stage_regs[1].next_pc[7].ALOAD
Reset => stage_regs[1].next_pc[8].ALOAD
Reset => stage_regs[1].next_pc[9].ALOAD
Reset => stage_regs[1].next_pc[10].ALOAD
Reset => stage_regs[1].next_pc[11].ALOAD
Reset => stage_regs[1].next_pc[12].ALOAD
Reset => stage_regs[1].next_pc[13].ALOAD
Reset => stage_regs[1].next_pc[14].ALOAD
Reset => stage_regs[1].next_pc[15].ALOAD
Reset => stage_regs[1].modifies_reg[0].ALOAD
Reset => stage_regs[1].modifies_reg[1].ALOAD
Reset => stage_regs[1].modifies_reg[2].ALOAD
Reset => stage_regs[1].modifies_reg[3].ALOAD
Reset => stage_regs[1].modifies_reg[4].ALOAD
Reset => stage_regs[1].modifies_reg[5].ALOAD
Reset => stage_regs[1].modifies_reg[6].ALOAD
Reset => stage_regs[1].modifies_reg[7].ALOAD
Reset => stage_regs[1].write.ALOAD
Reset => stage_regs[1].read.ALOAD
Reset => stage_regs[1].writeback.ALOAD
Reset => stage_regs[1].rX[0].ALOAD
Reset => stage_regs[1].rX[1].ALOAD
Reset => stage_regs[1].rX[2].ALOAD
Reset => stage_regs[1].out_ready.ALOAD
Reset => stage_regs[1].out[0].ALOAD
Reset => stage_regs[1].out[1].ALOAD
Reset => stage_regs[1].out[2].ALOAD
Reset => stage_regs[1].out[3].ALOAD
Reset => stage_regs[1].out[4].ALOAD
Reset => stage_regs[1].out[5].ALOAD
Reset => stage_regs[1].out[6].ALOAD
Reset => stage_regs[1].out[7].ALOAD
Reset => stage_regs[1].out[8].ALOAD
Reset => stage_regs[1].out[9].ALOAD
Reset => stage_regs[1].out[10].ALOAD
Reset => stage_regs[1].out[11].ALOAD
Reset => stage_regs[1].out[12].ALOAD
Reset => stage_regs[1].out[13].ALOAD
Reset => stage_regs[1].out[14].ALOAD
Reset => stage_regs[1].out[15].ALOAD
Reset => stage_regs[1].op2[0].ALOAD
Reset => stage_regs[1].op2[1].ALOAD
Reset => stage_regs[1].op2[2].ALOAD
Reset => stage_regs[1].op2[3].ALOAD
Reset => stage_regs[1].op2[4].ALOAD
Reset => stage_regs[1].op2[5].ALOAD
Reset => stage_regs[1].op2[6].ALOAD
Reset => stage_regs[1].op2[7].ALOAD
Reset => stage_regs[1].op2[8].ALOAD
Reset => stage_regs[1].op2[9].ALOAD
Reset => stage_regs[1].op2[10].ALOAD
Reset => stage_regs[1].op2[11].ALOAD
Reset => stage_regs[1].op2[12].ALOAD
Reset => stage_regs[1].op2[13].ALOAD
Reset => stage_regs[1].op2[14].ALOAD
Reset => stage_regs[1].op2[15].ALOAD
Reset => stage_regs[1].op1[0].ALOAD
Reset => stage_regs[1].op1[1].ALOAD
Reset => stage_regs[1].op1[2].ALOAD
Reset => stage_regs[1].op1[3].ALOAD
Reset => stage_regs[1].op1[4].ALOAD
Reset => stage_regs[1].op1[5].ALOAD
Reset => stage_regs[1].op1[6].ALOAD
Reset => stage_regs[1].op1[7].ALOAD
Reset => stage_regs[1].op1[8].ALOAD
Reset => stage_regs[1].op1[9].ALOAD
Reset => stage_regs[1].op1[10].ALOAD
Reset => stage_regs[1].op1[11].ALOAD
Reset => stage_regs[1].op1[12].ALOAD
Reset => stage_regs[1].op1[13].ALOAD
Reset => stage_regs[1].op1[14].ALOAD
Reset => stage_regs[1].op1[15].ALOAD
Reset => stage_regs[0].out[0].ALOAD
Reset => stage_regs[0].out[1].ALOAD
Reset => stage_regs[0].out[2].ALOAD
Reset => stage_regs[0].out[3].ALOAD
Reset => stage_regs[0].out[4].ALOAD
Reset => stage_regs[0].out[5].ALOAD
Reset => stage_regs[0].out[6].ALOAD
Reset => stage_regs[0].out[7].ALOAD
Reset => stage_regs[0].out[8].ALOAD
Reset => stage_regs[0].out[9].ALOAD
Reset => stage_regs[0].out[10].ALOAD
Reset => stage_regs[0].out[11].ALOAD
Reset => stage_regs[0].out[12].ALOAD
Reset => stage_regs[0].out[13].ALOAD
Reset => stage_regs[0].out[14].ALOAD
Reset => stage_regs[0].out[15].ALOAD
Reset => next_status_value.negative.OUTPUTSELECT
Reset => next_status_value.zero.OUTPUTSELECT
Reset => next_status_value.carry.OUTPUTSELECT
Reset => stage_comb_values[0].out[15].OUTPUTSELECT
Reset => stage_comb_values[0].out[14].OUTPUTSELECT
Reset => stage_comb_values[0].out[13].OUTPUTSELECT
Reset => stage_comb_values[0].out[12].OUTPUTSELECT
Reset => stage_comb_values[0].out[11].OUTPUTSELECT
Reset => stage_comb_values[0].out[10].OUTPUTSELECT
Reset => stage_comb_values[0].out[9].OUTPUTSELECT
Reset => stage_comb_values[0].out[8].OUTPUTSELECT
Reset => stage_comb_values[0].out[7].OUTPUTSELECT
Reset => stage_comb_values[0].out[6].OUTPUTSELECT
Reset => stage_comb_values[0].out[5].OUTPUTSELECT
Reset => stage_comb_values[0].out[4].OUTPUTSELECT
Reset => stage_comb_values[0].out[3].OUTPUTSELECT
Reset => stage_comb_values[0].out[2].OUTPUTSELECT
Reset => stage_comb_values[0].out[1].OUTPUTSELECT
Reset => stage_comb_values[0].out[0].OUTPUTSELECT
Reset => stage_comb_values[1].op1[15].OUTPUTSELECT
Reset => stage_comb_values[1].op1[14].OUTPUTSELECT
Reset => stage_comb_values[1].op1[13].OUTPUTSELECT
Reset => stage_comb_values[1].op1[12].OUTPUTSELECT
Reset => stage_comb_values[1].op1[11].OUTPUTSELECT
Reset => stage_comb_values[1].op1[10].OUTPUTSELECT
Reset => stage_comb_values[1].op1[9].OUTPUTSELECT
Reset => stage_comb_values[1].op1[8].OUTPUTSELECT
Reset => stage_comb_values[1].op1[7].OUTPUTSELECT
Reset => stage_comb_values[1].op1[6].OUTPUTSELECT
Reset => stage_comb_values[1].op1[5].OUTPUTSELECT
Reset => stage_comb_values[1].op1[4].OUTPUTSELECT
Reset => stage_comb_values[1].op1[3].OUTPUTSELECT
Reset => stage_comb_values[1].op1[2].OUTPUTSELECT
Reset => stage_comb_values[1].op1[1].OUTPUTSELECT
Reset => stage_comb_values[1].op1[0].OUTPUTSELECT
Reset => stage_comb_values[1].op2[15].OUTPUTSELECT
Reset => stage_comb_values[1].op2[14].OUTPUTSELECT
Reset => stage_comb_values[1].op2[13].OUTPUTSELECT
Reset => stage_comb_values[1].op2[12].OUTPUTSELECT
Reset => stage_comb_values[1].op2[11].OUTPUTSELECT
Reset => stage_comb_values[1].op2[10].OUTPUTSELECT
Reset => stage_comb_values[1].op2[9].OUTPUTSELECT
Reset => stage_comb_values[1].op2[8].OUTPUTSELECT
Reset => stage_comb_values[1].op2[7].OUTPUTSELECT
Reset => stage_comb_values[1].op2[6].OUTPUTSELECT
Reset => stage_comb_values[1].op2[5].OUTPUTSELECT
Reset => stage_comb_values[1].op2[4].OUTPUTSELECT
Reset => stage_comb_values[1].op2[3].OUTPUTSELECT
Reset => stage_comb_values[1].op2[2].OUTPUTSELECT
Reset => stage_comb_values[1].op2[1].OUTPUTSELECT
Reset => stage_comb_values[1].op2[0].OUTPUTSELECT
Reset => stage_comb_values[1].out[15].OUTPUTSELECT
Reset => stage_comb_values[1].out[14].OUTPUTSELECT
Reset => stage_comb_values[1].out[13].OUTPUTSELECT
Reset => stage_comb_values[1].out[12].OUTPUTSELECT
Reset => stage_comb_values[1].out[11].OUTPUTSELECT
Reset => stage_comb_values[1].out[10].OUTPUTSELECT
Reset => stage_comb_values[1].out[9].OUTPUTSELECT
Reset => stage_comb_values[1].out[8].OUTPUTSELECT
Reset => stage_comb_values[1].out[7].OUTPUTSELECT
Reset => stage_comb_values[1].out[6].OUTPUTSELECT
Reset => stage_comb_values[1].out[5].OUTPUTSELECT
Reset => stage_comb_values[1].out[4].OUTPUTSELECT
Reset => stage_comb_values[1].out[3].OUTPUTSELECT
Reset => stage_comb_values[1].out[2].OUTPUTSELECT
Reset => stage_comb_values[1].out[1].OUTPUTSELECT
Reset => stage_comb_values[1].out[0].OUTPUTSELECT
Reset => stage_comb_values[1].out_ready.OUTPUTSELECT
Reset => stage_comb_values[1].rX[2].OUTPUTSELECT
Reset => stage_comb_values[1].rX[1].OUTPUTSELECT
Reset => stage_comb_values[1].rX[0].OUTPUTSELECT
Reset => stage_comb_values[1].writeback.OUTPUTSELECT
Reset => stage_comb_values[1].read.OUTPUTSELECT
Reset => stage_comb_values[1].write.OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[7].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[6].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[5].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[4].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[3].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[2].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[1].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[0].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[15].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[14].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[13].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[12].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[11].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[10].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[9].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[8].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[7].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[6].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[5].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[4].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[3].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[2].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[1].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[0].OUTPUTSELECT
Reset => stage_comb_values[1].link.OUTPUTSELECT
Reset => stage_comb_values[1].sp_incr.OUTPUTSELECT
Reset => stage_comb_values[1].sp_decr.OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[31].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[30].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[29].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[28].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[27].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[26].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[25].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[24].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[23].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[22].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[21].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[20].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[19].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[18].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[17].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[16].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[15].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[14].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[13].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[12].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[11].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[10].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[9].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[8].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[7].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[6].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[5].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[4].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[3].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[2].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[1].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[0].OUTPUTSELECT
Reset => stage_comb_values[1].update_flags.OUTPUTSELECT
Reset => stage_comb_values[1].cond[31].OUTPUTSELECT
Reset => stage_comb_values[1].cond[30].OUTPUTSELECT
Reset => stage_comb_values[1].cond[29].OUTPUTSELECT
Reset => stage_comb_values[1].cond[28].OUTPUTSELECT
Reset => stage_comb_values[1].cond[27].OUTPUTSELECT
Reset => stage_comb_values[1].cond[26].OUTPUTSELECT
Reset => stage_comb_values[1].cond[25].OUTPUTSELECT
Reset => stage_comb_values[1].cond[24].OUTPUTSELECT
Reset => stage_comb_values[1].cond[23].OUTPUTSELECT
Reset => stage_comb_values[1].cond[22].OUTPUTSELECT
Reset => stage_comb_values[1].cond[21].OUTPUTSELECT
Reset => stage_comb_values[1].cond[20].OUTPUTSELECT
Reset => stage_comb_values[1].cond[19].OUTPUTSELECT
Reset => stage_comb_values[1].cond[18].OUTPUTSELECT
Reset => stage_comb_values[1].cond[17].OUTPUTSELECT
Reset => stage_comb_values[1].cond[16].OUTPUTSELECT
Reset => stage_comb_values[1].cond[15].OUTPUTSELECT
Reset => stage_comb_values[1].cond[14].OUTPUTSELECT
Reset => stage_comb_values[1].cond[13].OUTPUTSELECT
Reset => stage_comb_values[1].cond[12].OUTPUTSELECT
Reset => stage_comb_values[1].cond[11].OUTPUTSELECT
Reset => stage_comb_values[1].cond[10].OUTPUTSELECT
Reset => stage_comb_values[1].cond[9].OUTPUTSELECT
Reset => stage_comb_values[1].cond[8].OUTPUTSELECT
Reset => stage_comb_values[1].cond[7].OUTPUTSELECT
Reset => stage_comb_values[1].cond[6].OUTPUTSELECT
Reset => stage_comb_values[1].cond[5].OUTPUTSELECT
Reset => stage_comb_values[1].cond[4].OUTPUTSELECT
Reset => stage_comb_values[1].cond[3].OUTPUTSELECT
Reset => stage_comb_values[1].cond[2].OUTPUTSELECT
Reset => stage_comb_values[1].cond[1].OUTPUTSELECT
Reset => stage_comb_values[1].cond[0].OUTPUTSELECT
Reset => stage_comb_values[2].op1[15].OUTPUTSELECT
Reset => stage_comb_values[2].op1[14].OUTPUTSELECT
Reset => stage_comb_values[2].op1[13].OUTPUTSELECT
Reset => stage_comb_values[2].op1[12].OUTPUTSELECT
Reset => stage_comb_values[2].op1[11].OUTPUTSELECT
Reset => stage_comb_values[2].op1[10].OUTPUTSELECT
Reset => stage_comb_values[2].op1[9].OUTPUTSELECT
Reset => stage_comb_values[2].op1[8].OUTPUTSELECT
Reset => stage_comb_values[2].op1[7].OUTPUTSELECT
Reset => stage_comb_values[2].op1[6].OUTPUTSELECT
Reset => stage_comb_values[2].op1[5].OUTPUTSELECT
Reset => stage_comb_values[2].op1[4].OUTPUTSELECT
Reset => stage_comb_values[2].op1[3].OUTPUTSELECT
Reset => stage_comb_values[2].op1[2].OUTPUTSELECT
Reset => stage_comb_values[2].op1[1].OUTPUTSELECT
Reset => stage_comb_values[2].op1[0].OUTPUTSELECT
Reset => stage_comb_values[2].op2[15].OUTPUTSELECT
Reset => stage_comb_values[2].op2[14].OUTPUTSELECT
Reset => stage_comb_values[2].op2[13].OUTPUTSELECT
Reset => stage_comb_values[2].op2[12].OUTPUTSELECT
Reset => stage_comb_values[2].op2[11].OUTPUTSELECT
Reset => stage_comb_values[2].op2[10].OUTPUTSELECT
Reset => stage_comb_values[2].op2[9].OUTPUTSELECT
Reset => stage_comb_values[2].op2[8].OUTPUTSELECT
Reset => stage_comb_values[2].op2[7].OUTPUTSELECT
Reset => stage_comb_values[2].op2[6].OUTPUTSELECT
Reset => stage_comb_values[2].op2[5].OUTPUTSELECT
Reset => stage_comb_values[2].op2[4].OUTPUTSELECT
Reset => stage_comb_values[2].op2[3].OUTPUTSELECT
Reset => stage_comb_values[2].op2[2].OUTPUTSELECT
Reset => stage_comb_values[2].op2[1].OUTPUTSELECT
Reset => stage_comb_values[2].op2[0].OUTPUTSELECT
Reset => stage_comb_values[2].out[15].OUTPUTSELECT
Reset => stage_comb_values[2].out[14].OUTPUTSELECT
Reset => stage_comb_values[2].out[13].OUTPUTSELECT
Reset => stage_comb_values[2].out[12].OUTPUTSELECT
Reset => stage_comb_values[2].out[11].OUTPUTSELECT
Reset => stage_comb_values[2].out[10].OUTPUTSELECT
Reset => stage_comb_values[2].out[9].OUTPUTSELECT
Reset => stage_comb_values[2].out[8].OUTPUTSELECT
Reset => stage_comb_values[2].out[7].OUTPUTSELECT
Reset => stage_comb_values[2].out[6].OUTPUTSELECT
Reset => stage_comb_values[2].out[5].OUTPUTSELECT
Reset => stage_comb_values[2].out[4].OUTPUTSELECT
Reset => stage_comb_values[2].out[3].OUTPUTSELECT
Reset => stage_comb_values[2].out[2].OUTPUTSELECT
Reset => stage_comb_values[2].out[1].OUTPUTSELECT
Reset => stage_comb_values[2].out[0].OUTPUTSELECT
Reset => stage_comb_values[2].out_ready.OUTPUTSELECT
Reset => stage_comb_values[2].rX[2].OUTPUTSELECT
Reset => stage_comb_values[2].rX[1].OUTPUTSELECT
Reset => stage_comb_values[2].rX[0].OUTPUTSELECT
Reset => stage_comb_values[2].writeback.OUTPUTSELECT
Reset => stage_comb_values[2].read.OUTPUTSELECT
Reset => stage_comb_values[2].write.OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[7].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[6].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[5].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[4].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[3].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[2].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[1].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[0].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[15].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[14].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[13].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[12].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[11].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[10].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[9].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[8].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[7].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[6].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[5].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[4].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[3].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[2].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[1].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[0].OUTPUTSELECT
Reset => stage_comb_values[2].link.OUTPUTSELECT
Reset => stage_comb_values[2].sp_incr.OUTPUTSELECT
Reset => stage_comb_values[2].sp_decr.OUTPUTSELECT
Reset => stage_comb_values[3].out[15].OUTPUTSELECT
Reset => stage_comb_values[3].out[14].OUTPUTSELECT
Reset => stage_comb_values[3].out[13].OUTPUTSELECT
Reset => stage_comb_values[3].out[12].OUTPUTSELECT
Reset => stage_comb_values[3].out[11].OUTPUTSELECT
Reset => stage_comb_values[3].out[10].OUTPUTSELECT
Reset => stage_comb_values[3].out[9].OUTPUTSELECT
Reset => stage_comb_values[3].out[8].OUTPUTSELECT
Reset => stage_comb_values[3].out[7].OUTPUTSELECT
Reset => stage_comb_values[3].out[6].OUTPUTSELECT
Reset => stage_comb_values[3].out[5].OUTPUTSELECT
Reset => stage_comb_values[3].out[4].OUTPUTSELECT
Reset => stage_comb_values[3].out[3].OUTPUTSELECT
Reset => stage_comb_values[3].out[2].OUTPUTSELECT
Reset => stage_comb_values[3].out[1].OUTPUTSELECT
Reset => stage_comb_values[3].out[0].OUTPUTSELECT
Reset => stage_comb_values[3].out_ready.OUTPUTSELECT
Reset => stage_comb_values[3].rX[2].OUTPUTSELECT
Reset => stage_comb_values[3].rX[1].OUTPUTSELECT
Reset => stage_comb_values[3].rX[0].OUTPUTSELECT
Reset => stage_comb_values[3].writeback.OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[7].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[6].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[5].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[4].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[3].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[2].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[1].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[0].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[15].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[14].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[13].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[12].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[11].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[10].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[9].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[8].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[7].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[6].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[5].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[4].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[3].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[2].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[1].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[0].OUTPUTSELECT
Reset => stage_comb_values[3].link.OUTPUTSELECT
Reset => stage_comb_values[3].sp_incr.OUTPUTSELECT
Reset => stage_comb_values[3].sp_decr.OUTPUTSELECT
Reset => stage_comb_values[4].modifies_reg[7].OUTPUTSELECT
Reset => signals.write_reg[0].OUTPUTSELECT
Reset => signals.write_reg[1].OUTPUTSELECT
Reset => signals.write_reg[2].OUTPUTSELECT
Reset => signals.write_reg[3].OUTPUTSELECT
Reset => signals.write_reg[4].OUTPUTSELECT
Reset => signals.write_reg[5].OUTPUTSELECT
Reset => signals.write_reg[6].OUTPUTSELECT
Reset => signals.write_reg[7].OUTPUTSELECT
Reset => signals.write_values[0][15].OUTPUTSELECT
Reset => signals.write_values[0][14].OUTPUTSELECT
Reset => signals.write_values[0][13].OUTPUTSELECT
Reset => signals.write_values[0][12].OUTPUTSELECT
Reset => signals.write_values[0][11].OUTPUTSELECT
Reset => signals.write_values[0][10].OUTPUTSELECT
Reset => signals.write_values[0][9].OUTPUTSELECT
Reset => signals.write_values[0][8].OUTPUTSELECT
Reset => signals.write_values[0][7].OUTPUTSELECT
Reset => signals.write_values[0][6].OUTPUTSELECT
Reset => signals.write_values[0][5].OUTPUTSELECT
Reset => signals.write_values[0][4].OUTPUTSELECT
Reset => signals.write_values[0][3].OUTPUTSELECT
Reset => signals.write_values[0][2].OUTPUTSELECT
Reset => signals.write_values[0][1].OUTPUTSELECT
Reset => signals.write_values[0][0].OUTPUTSELECT
Reset => signals.write_values[1][15].OUTPUTSELECT
Reset => signals.write_values[1][14].OUTPUTSELECT
Reset => signals.write_values[1][13].OUTPUTSELECT
Reset => signals.write_values[1][12].OUTPUTSELECT
Reset => signals.write_values[1][11].OUTPUTSELECT
Reset => signals.write_values[1][10].OUTPUTSELECT
Reset => signals.write_values[1][9].OUTPUTSELECT
Reset => signals.write_values[1][8].OUTPUTSELECT
Reset => signals.write_values[1][7].OUTPUTSELECT
Reset => signals.write_values[1][6].OUTPUTSELECT
Reset => signals.write_values[1][5].OUTPUTSELECT
Reset => signals.write_values[1][4].OUTPUTSELECT
Reset => signals.write_values[1][3].OUTPUTSELECT
Reset => signals.write_values[1][2].OUTPUTSELECT
Reset => signals.write_values[1][1].OUTPUTSELECT
Reset => signals.write_values[1][0].OUTPUTSELECT
Reset => signals.write_values[2][15].OUTPUTSELECT
Reset => signals.write_values[2][14].OUTPUTSELECT
Reset => signals.write_values[2][13].OUTPUTSELECT
Reset => signals.write_values[2][12].OUTPUTSELECT
Reset => signals.write_values[2][11].OUTPUTSELECT
Reset => signals.write_values[2][10].OUTPUTSELECT
Reset => signals.write_values[2][9].OUTPUTSELECT
Reset => signals.write_values[2][8].OUTPUTSELECT
Reset => signals.write_values[2][7].OUTPUTSELECT
Reset => signals.write_values[2][6].OUTPUTSELECT
Reset => signals.write_values[2][5].OUTPUTSELECT
Reset => signals.write_values[2][4].OUTPUTSELECT
Reset => signals.write_values[2][3].OUTPUTSELECT
Reset => signals.write_values[2][2].OUTPUTSELECT
Reset => signals.write_values[2][1].OUTPUTSELECT
Reset => signals.write_values[2][0].OUTPUTSELECT
Reset => signals.write_values[3][15].OUTPUTSELECT
Reset => signals.write_values[3][14].OUTPUTSELECT
Reset => signals.write_values[3][13].OUTPUTSELECT
Reset => signals.write_values[3][12].OUTPUTSELECT
Reset => signals.write_values[3][11].OUTPUTSELECT
Reset => signals.write_values[3][10].OUTPUTSELECT
Reset => signals.write_values[3][9].OUTPUTSELECT
Reset => signals.write_values[3][8].OUTPUTSELECT
Reset => signals.write_values[3][7].OUTPUTSELECT
Reset => signals.write_values[3][6].OUTPUTSELECT
Reset => signals.write_values[3][5].OUTPUTSELECT
Reset => signals.write_values[3][4].OUTPUTSELECT
Reset => signals.write_values[3][3].OUTPUTSELECT
Reset => signals.write_values[3][2].OUTPUTSELECT
Reset => signals.write_values[3][1].OUTPUTSELECT
Reset => signals.write_values[3][0].OUTPUTSELECT
Reset => signals.write_values[4][15].OUTPUTSELECT
Reset => signals.write_values[4][14].OUTPUTSELECT
Reset => signals.write_values[4][13].OUTPUTSELECT
Reset => signals.write_values[4][12].OUTPUTSELECT
Reset => signals.write_values[4][11].OUTPUTSELECT
Reset => signals.write_values[4][10].OUTPUTSELECT
Reset => signals.write_values[4][9].OUTPUTSELECT
Reset => signals.write_values[4][8].OUTPUTSELECT
Reset => signals.write_values[4][7].OUTPUTSELECT
Reset => signals.write_values[4][6].OUTPUTSELECT
Reset => signals.write_values[4][5].OUTPUTSELECT
Reset => signals.write_values[4][4].OUTPUTSELECT
Reset => signals.write_values[4][3].OUTPUTSELECT
Reset => signals.write_values[4][2].OUTPUTSELECT
Reset => signals.write_values[4][1].OUTPUTSELECT
Reset => signals.write_values[4][0].OUTPUTSELECT
Reset => signals.write_values[5][15].OUTPUTSELECT
Reset => signals.write_values[5][14].OUTPUTSELECT
Reset => signals.write_values[5][13].OUTPUTSELECT
Reset => signals.write_values[5][12].OUTPUTSELECT
Reset => signals.write_values[5][11].OUTPUTSELECT
Reset => signals.write_values[5][10].OUTPUTSELECT
Reset => signals.write_values[5][9].OUTPUTSELECT
Reset => signals.write_values[5][8].OUTPUTSELECT
Reset => signals.write_values[5][7].OUTPUTSELECT
Reset => signals.write_values[5][6].OUTPUTSELECT
Reset => signals.write_values[5][5].OUTPUTSELECT
Reset => signals.write_values[5][4].OUTPUTSELECT
Reset => signals.write_values[5][3].OUTPUTSELECT
Reset => signals.write_values[5][2].OUTPUTSELECT
Reset => signals.write_values[5][1].OUTPUTSELECT
Reset => signals.write_values[5][0].OUTPUTSELECT
Reset => signals.write_values[6][15].OUTPUTSELECT
Reset => signals.write_values[6][14].OUTPUTSELECT
Reset => signals.write_values[6][13].OUTPUTSELECT
Reset => signals.write_values[6][12].OUTPUTSELECT
Reset => signals.write_values[6][11].OUTPUTSELECT
Reset => signals.write_values[6][10].OUTPUTSELECT
Reset => signals.write_values[6][9].OUTPUTSELECT
Reset => signals.write_values[6][8].OUTPUTSELECT
Reset => signals.write_values[6][7].OUTPUTSELECT
Reset => signals.write_values[6][6].OUTPUTSELECT
Reset => signals.write_values[6][5].OUTPUTSELECT
Reset => signals.write_values[6][4].OUTPUTSELECT
Reset => signals.write_values[6][3].OUTPUTSELECT
Reset => signals.write_values[6][2].OUTPUTSELECT
Reset => signals.write_values[6][1].OUTPUTSELECT
Reset => signals.write_values[6][0].OUTPUTSELECT
Reset => signals.write_values[7][15].OUTPUTSELECT
Reset => signals.write_values[7][14].OUTPUTSELECT
Reset => signals.write_values[7][13].OUTPUTSELECT
Reset => signals.write_values[7][12].OUTPUTSELECT
Reset => signals.write_values[7][11].OUTPUTSELECT
Reset => signals.write_values[7][10].OUTPUTSELECT
Reset => signals.write_values[7][9].OUTPUTSELECT
Reset => signals.write_values[7][8].OUTPUTSELECT
Reset => signals.write_values[7][7].OUTPUTSELECT
Reset => signals.write_values[7][6].OUTPUTSELECT
Reset => signals.write_values[7][5].OUTPUTSELECT
Reset => signals.write_values[7][4].OUTPUTSELECT
Reset => signals.write_values[7][3].OUTPUTSELECT
Reset => signals.write_values[7][2].OUTPUTSELECT
Reset => signals.write_values[7][1].OUTPUTSELECT
Reset => signals.write_values[7][0].OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => ReadData.OUTPUTSELECT
Reset => WriteData.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Clock => status_reg.carry.CLK
Clock => status_reg.zero.CLK
Clock => status_reg.negative.CLK
Clock => registers[7][0].CLK
Clock => registers[7][1].CLK
Clock => registers[7][2].CLK
Clock => registers[7][3].CLK
Clock => registers[7][4].CLK
Clock => registers[7][5].CLK
Clock => registers[7][6].CLK
Clock => registers[7][7].CLK
Clock => registers[7][8].CLK
Clock => registers[7][9].CLK
Clock => registers[7][10].CLK
Clock => registers[7][11].CLK
Clock => registers[7][12].CLK
Clock => registers[7][13].CLK
Clock => registers[7][14].CLK
Clock => registers[7][15].CLK
Clock => registers[6][0].CLK
Clock => registers[6][1].CLK
Clock => registers[6][2].CLK
Clock => registers[6][3].CLK
Clock => registers[6][4].CLK
Clock => registers[6][5].CLK
Clock => registers[6][6].CLK
Clock => registers[6][7].CLK
Clock => registers[6][8].CLK
Clock => registers[6][9].CLK
Clock => registers[6][10].CLK
Clock => registers[6][11].CLK
Clock => registers[6][12].CLK
Clock => registers[6][13].CLK
Clock => registers[6][14].CLK
Clock => registers[6][15].CLK
Clock => registers[5][0].CLK
Clock => registers[5][1].CLK
Clock => registers[5][2].CLK
Clock => registers[5][3].CLK
Clock => registers[5][4].CLK
Clock => registers[5][5].CLK
Clock => registers[5][6].CLK
Clock => registers[5][7].CLK
Clock => registers[5][8].CLK
Clock => registers[5][9].CLK
Clock => registers[5][10].CLK
Clock => registers[5][11].CLK
Clock => registers[5][12].CLK
Clock => registers[5][13].CLK
Clock => registers[5][14].CLK
Clock => registers[5][15].CLK
Clock => registers[4][0].CLK
Clock => registers[4][1].CLK
Clock => registers[4][2].CLK
Clock => registers[4][3].CLK
Clock => registers[4][4].CLK
Clock => registers[4][5].CLK
Clock => registers[4][6].CLK
Clock => registers[4][7].CLK
Clock => registers[4][8].CLK
Clock => registers[4][9].CLK
Clock => registers[4][10].CLK
Clock => registers[4][11].CLK
Clock => registers[4][12].CLK
Clock => registers[4][13].CLK
Clock => registers[4][14].CLK
Clock => registers[4][15].CLK
Clock => registers[3][0].CLK
Clock => registers[3][1].CLK
Clock => registers[3][2].CLK
Clock => registers[3][3].CLK
Clock => registers[3][4].CLK
Clock => registers[3][5].CLK
Clock => registers[3][6].CLK
Clock => registers[3][7].CLK
Clock => registers[3][8].CLK
Clock => registers[3][9].CLK
Clock => registers[3][10].CLK
Clock => registers[3][11].CLK
Clock => registers[3][12].CLK
Clock => registers[3][13].CLK
Clock => registers[3][14].CLK
Clock => registers[3][15].CLK
Clock => registers[2][0].CLK
Clock => registers[2][1].CLK
Clock => registers[2][2].CLK
Clock => registers[2][3].CLK
Clock => registers[2][4].CLK
Clock => registers[2][5].CLK
Clock => registers[2][6].CLK
Clock => registers[2][7].CLK
Clock => registers[2][8].CLK
Clock => registers[2][9].CLK
Clock => registers[2][10].CLK
Clock => registers[2][11].CLK
Clock => registers[2][12].CLK
Clock => registers[2][13].CLK
Clock => registers[2][14].CLK
Clock => registers[2][15].CLK
Clock => registers[1][0].CLK
Clock => registers[1][1].CLK
Clock => registers[1][2].CLK
Clock => registers[1][3].CLK
Clock => registers[1][4].CLK
Clock => registers[1][5].CLK
Clock => registers[1][6].CLK
Clock => registers[1][7].CLK
Clock => registers[1][8].CLK
Clock => registers[1][9].CLK
Clock => registers[1][10].CLK
Clock => registers[1][11].CLK
Clock => registers[1][12].CLK
Clock => registers[1][13].CLK
Clock => registers[1][14].CLK
Clock => registers[1][15].CLK
Clock => registers[0][0].CLK
Clock => registers[0][1].CLK
Clock => registers[0][2].CLK
Clock => registers[0][3].CLK
Clock => registers[0][4].CLK
Clock => registers[0][5].CLK
Clock => registers[0][6].CLK
Clock => registers[0][7].CLK
Clock => registers[0][8].CLK
Clock => registers[0][9].CLK
Clock => registers[0][10].CLK
Clock => registers[0][11].CLK
Clock => registers[0][12].CLK
Clock => registers[0][13].CLK
Clock => registers[0][14].CLK
Clock => registers[0][15].CLK
Clock => stage_regs[4].modifies_reg[7].CLK
Clock => stage_regs[3].sp_decr.CLK
Clock => stage_regs[3].sp_incr.CLK
Clock => stage_regs[3].link.CLK
Clock => stage_regs[3].next_pc[0].CLK
Clock => stage_regs[3].next_pc[1].CLK
Clock => stage_regs[3].next_pc[2].CLK
Clock => stage_regs[3].next_pc[3].CLK
Clock => stage_regs[3].next_pc[4].CLK
Clock => stage_regs[3].next_pc[5].CLK
Clock => stage_regs[3].next_pc[6].CLK
Clock => stage_regs[3].next_pc[7].CLK
Clock => stage_regs[3].next_pc[8].CLK
Clock => stage_regs[3].next_pc[9].CLK
Clock => stage_regs[3].next_pc[10].CLK
Clock => stage_regs[3].next_pc[11].CLK
Clock => stage_regs[3].next_pc[12].CLK
Clock => stage_regs[3].next_pc[13].CLK
Clock => stage_regs[3].next_pc[14].CLK
Clock => stage_regs[3].next_pc[15].CLK
Clock => stage_regs[3].modifies_reg[0].CLK
Clock => stage_regs[3].modifies_reg[1].CLK
Clock => stage_regs[3].modifies_reg[2].CLK
Clock => stage_regs[3].modifies_reg[3].CLK
Clock => stage_regs[3].modifies_reg[4].CLK
Clock => stage_regs[3].modifies_reg[5].CLK
Clock => stage_regs[3].modifies_reg[6].CLK
Clock => stage_regs[3].modifies_reg[7].CLK
Clock => stage_regs[3].writeback.CLK
Clock => stage_regs[3].rX[0].CLK
Clock => stage_regs[3].rX[1].CLK
Clock => stage_regs[3].rX[2].CLK
Clock => stage_regs[3].out_ready.CLK
Clock => stage_regs[3].out[0].CLK
Clock => stage_regs[3].out[1].CLK
Clock => stage_regs[3].out[2].CLK
Clock => stage_regs[3].out[3].CLK
Clock => stage_regs[3].out[4].CLK
Clock => stage_regs[3].out[5].CLK
Clock => stage_regs[3].out[6].CLK
Clock => stage_regs[3].out[7].CLK
Clock => stage_regs[3].out[8].CLK
Clock => stage_regs[3].out[9].CLK
Clock => stage_regs[3].out[10].CLK
Clock => stage_regs[3].out[11].CLK
Clock => stage_regs[3].out[12].CLK
Clock => stage_regs[3].out[13].CLK
Clock => stage_regs[3].out[14].CLK
Clock => stage_regs[3].out[15].CLK
Clock => stage_regs[2].sp_decr.CLK
Clock => stage_regs[2].sp_incr.CLK
Clock => stage_regs[2].link.CLK
Clock => stage_regs[2].next_pc[0].CLK
Clock => stage_regs[2].next_pc[1].CLK
Clock => stage_regs[2].next_pc[2].CLK
Clock => stage_regs[2].next_pc[3].CLK
Clock => stage_regs[2].next_pc[4].CLK
Clock => stage_regs[2].next_pc[5].CLK
Clock => stage_regs[2].next_pc[6].CLK
Clock => stage_regs[2].next_pc[7].CLK
Clock => stage_regs[2].next_pc[8].CLK
Clock => stage_regs[2].next_pc[9].CLK
Clock => stage_regs[2].next_pc[10].CLK
Clock => stage_regs[2].next_pc[11].CLK
Clock => stage_regs[2].next_pc[12].CLK
Clock => stage_regs[2].next_pc[13].CLK
Clock => stage_regs[2].next_pc[14].CLK
Clock => stage_regs[2].next_pc[15].CLK
Clock => stage_regs[2].modifies_reg[0].CLK
Clock => stage_regs[2].modifies_reg[1].CLK
Clock => stage_regs[2].modifies_reg[2].CLK
Clock => stage_regs[2].modifies_reg[3].CLK
Clock => stage_regs[2].modifies_reg[4].CLK
Clock => stage_regs[2].modifies_reg[5].CLK
Clock => stage_regs[2].modifies_reg[6].CLK
Clock => stage_regs[2].modifies_reg[7].CLK
Clock => stage_regs[2].write.CLK
Clock => stage_regs[2].read.CLK
Clock => stage_regs[2].writeback.CLK
Clock => stage_regs[2].rX[0].CLK
Clock => stage_regs[2].rX[1].CLK
Clock => stage_regs[2].rX[2].CLK
Clock => stage_regs[2].out_ready.CLK
Clock => stage_regs[2].out[0].CLK
Clock => stage_regs[2].out[1].CLK
Clock => stage_regs[2].out[2].CLK
Clock => stage_regs[2].out[3].CLK
Clock => stage_regs[2].out[4].CLK
Clock => stage_regs[2].out[5].CLK
Clock => stage_regs[2].out[6].CLK
Clock => stage_regs[2].out[7].CLK
Clock => stage_regs[2].out[8].CLK
Clock => stage_regs[2].out[9].CLK
Clock => stage_regs[2].out[10].CLK
Clock => stage_regs[2].out[11].CLK
Clock => stage_regs[2].out[12].CLK
Clock => stage_regs[2].out[13].CLK
Clock => stage_regs[2].out[14].CLK
Clock => stage_regs[2].out[15].CLK
Clock => stage_regs[2].op2[0].CLK
Clock => stage_regs[2].op2[1].CLK
Clock => stage_regs[2].op2[2].CLK
Clock => stage_regs[2].op2[3].CLK
Clock => stage_regs[2].op2[4].CLK
Clock => stage_regs[2].op2[5].CLK
Clock => stage_regs[2].op2[6].CLK
Clock => stage_regs[2].op2[7].CLK
Clock => stage_regs[2].op2[8].CLK
Clock => stage_regs[2].op2[9].CLK
Clock => stage_regs[2].op2[10].CLK
Clock => stage_regs[2].op2[11].CLK
Clock => stage_regs[2].op2[12].CLK
Clock => stage_regs[2].op2[13].CLK
Clock => stage_regs[2].op2[14].CLK
Clock => stage_regs[2].op2[15].CLK
Clock => stage_regs[2].op1[0].CLK
Clock => stage_regs[2].op1[1].CLK
Clock => stage_regs[2].op1[2].CLK
Clock => stage_regs[2].op1[3].CLK
Clock => stage_regs[2].op1[4].CLK
Clock => stage_regs[2].op1[5].CLK
Clock => stage_regs[2].op1[6].CLK
Clock => stage_regs[2].op1[7].CLK
Clock => stage_regs[2].op1[8].CLK
Clock => stage_regs[2].op1[9].CLK
Clock => stage_regs[2].op1[10].CLK
Clock => stage_regs[2].op1[11].CLK
Clock => stage_regs[2].op1[12].CLK
Clock => stage_regs[2].op1[13].CLK
Clock => stage_regs[2].op1[14].CLK
Clock => stage_regs[2].op1[15].CLK
Clock => stage_regs[1].cond[0].CLK
Clock => stage_regs[1].cond[1].CLK
Clock => stage_regs[1].cond[2].CLK
Clock => stage_regs[1].cond[3].CLK
Clock => stage_regs[1].cond[4].CLK
Clock => stage_regs[1].cond[5].CLK
Clock => stage_regs[1].cond[6].CLK
Clock => stage_regs[1].cond[7].CLK
Clock => stage_regs[1].cond[8].CLK
Clock => stage_regs[1].cond[9].CLK
Clock => stage_regs[1].cond[10].CLK
Clock => stage_regs[1].cond[11].CLK
Clock => stage_regs[1].cond[12].CLK
Clock => stage_regs[1].cond[13].CLK
Clock => stage_regs[1].cond[14].CLK
Clock => stage_regs[1].cond[15].CLK
Clock => stage_regs[1].cond[16].CLK
Clock => stage_regs[1].cond[17].CLK
Clock => stage_regs[1].cond[18].CLK
Clock => stage_regs[1].cond[19].CLK
Clock => stage_regs[1].cond[20].CLK
Clock => stage_regs[1].cond[21].CLK
Clock => stage_regs[1].cond[22].CLK
Clock => stage_regs[1].cond[23].CLK
Clock => stage_regs[1].cond[24].CLK
Clock => stage_regs[1].cond[25].CLK
Clock => stage_regs[1].cond[26].CLK
Clock => stage_regs[1].cond[27].CLK
Clock => stage_regs[1].cond[28].CLK
Clock => stage_regs[1].cond[29].CLK
Clock => stage_regs[1].cond[30].CLK
Clock => stage_regs[1].cond[31].CLK
Clock => stage_regs[1].update_flags.CLK
Clock => stage_regs[1].alu_op[0].CLK
Clock => stage_regs[1].alu_op[1].CLK
Clock => stage_regs[1].alu_op[2].CLK
Clock => stage_regs[1].alu_op[3].CLK
Clock => stage_regs[1].alu_op[4].CLK
Clock => stage_regs[1].alu_op[5].CLK
Clock => stage_regs[1].alu_op[6].CLK
Clock => stage_regs[1].alu_op[7].CLK
Clock => stage_regs[1].alu_op[8].CLK
Clock => stage_regs[1].alu_op[9].CLK
Clock => stage_regs[1].alu_op[10].CLK
Clock => stage_regs[1].alu_op[11].CLK
Clock => stage_regs[1].alu_op[12].CLK
Clock => stage_regs[1].alu_op[13].CLK
Clock => stage_regs[1].alu_op[14].CLK
Clock => stage_regs[1].alu_op[15].CLK
Clock => stage_regs[1].alu_op[16].CLK
Clock => stage_regs[1].alu_op[17].CLK
Clock => stage_regs[1].alu_op[18].CLK
Clock => stage_regs[1].alu_op[19].CLK
Clock => stage_regs[1].alu_op[20].CLK
Clock => stage_regs[1].alu_op[21].CLK
Clock => stage_regs[1].alu_op[22].CLK
Clock => stage_regs[1].alu_op[23].CLK
Clock => stage_regs[1].alu_op[24].CLK
Clock => stage_regs[1].alu_op[25].CLK
Clock => stage_regs[1].alu_op[26].CLK
Clock => stage_regs[1].alu_op[27].CLK
Clock => stage_regs[1].alu_op[28].CLK
Clock => stage_regs[1].alu_op[29].CLK
Clock => stage_regs[1].alu_op[30].CLK
Clock => stage_regs[1].alu_op[31].CLK
Clock => stage_regs[1].sp_decr.CLK
Clock => stage_regs[1].sp_incr.CLK
Clock => stage_regs[1].link.CLK
Clock => stage_regs[1].next_pc[0].CLK
Clock => stage_regs[1].next_pc[1].CLK
Clock => stage_regs[1].next_pc[2].CLK
Clock => stage_regs[1].next_pc[3].CLK
Clock => stage_regs[1].next_pc[4].CLK
Clock => stage_regs[1].next_pc[5].CLK
Clock => stage_regs[1].next_pc[6].CLK
Clock => stage_regs[1].next_pc[7].CLK
Clock => stage_regs[1].next_pc[8].CLK
Clock => stage_regs[1].next_pc[9].CLK
Clock => stage_regs[1].next_pc[10].CLK
Clock => stage_regs[1].next_pc[11].CLK
Clock => stage_regs[1].next_pc[12].CLK
Clock => stage_regs[1].next_pc[13].CLK
Clock => stage_regs[1].next_pc[14].CLK
Clock => stage_regs[1].next_pc[15].CLK
Clock => stage_regs[1].modifies_reg[0].CLK
Clock => stage_regs[1].modifies_reg[1].CLK
Clock => stage_regs[1].modifies_reg[2].CLK
Clock => stage_regs[1].modifies_reg[3].CLK
Clock => stage_regs[1].modifies_reg[4].CLK
Clock => stage_regs[1].modifies_reg[5].CLK
Clock => stage_regs[1].modifies_reg[6].CLK
Clock => stage_regs[1].modifies_reg[7].CLK
Clock => stage_regs[1].write.CLK
Clock => stage_regs[1].read.CLK
Clock => stage_regs[1].writeback.CLK
Clock => stage_regs[1].rX[0].CLK
Clock => stage_regs[1].rX[1].CLK
Clock => stage_regs[1].rX[2].CLK
Clock => stage_regs[1].out_ready.CLK
Clock => stage_regs[1].out[0].CLK
Clock => stage_regs[1].out[1].CLK
Clock => stage_regs[1].out[2].CLK
Clock => stage_regs[1].out[3].CLK
Clock => stage_regs[1].out[4].CLK
Clock => stage_regs[1].out[5].CLK
Clock => stage_regs[1].out[6].CLK
Clock => stage_regs[1].out[7].CLK
Clock => stage_regs[1].out[8].CLK
Clock => stage_regs[1].out[9].CLK
Clock => stage_regs[1].out[10].CLK
Clock => stage_regs[1].out[11].CLK
Clock => stage_regs[1].out[12].CLK
Clock => stage_regs[1].out[13].CLK
Clock => stage_regs[1].out[14].CLK
Clock => stage_regs[1].out[15].CLK
Clock => stage_regs[1].op2[0].CLK
Clock => stage_regs[1].op2[1].CLK
Clock => stage_regs[1].op2[2].CLK
Clock => stage_regs[1].op2[3].CLK
Clock => stage_regs[1].op2[4].CLK
Clock => stage_regs[1].op2[5].CLK
Clock => stage_regs[1].op2[6].CLK
Clock => stage_regs[1].op2[7].CLK
Clock => stage_regs[1].op2[8].CLK
Clock => stage_regs[1].op2[9].CLK
Clock => stage_regs[1].op2[10].CLK
Clock => stage_regs[1].op2[11].CLK
Clock => stage_regs[1].op2[12].CLK
Clock => stage_regs[1].op2[13].CLK
Clock => stage_regs[1].op2[14].CLK
Clock => stage_regs[1].op2[15].CLK
Clock => stage_regs[1].op1[0].CLK
Clock => stage_regs[1].op1[1].CLK
Clock => stage_regs[1].op1[2].CLK
Clock => stage_regs[1].op1[3].CLK
Clock => stage_regs[1].op1[4].CLK
Clock => stage_regs[1].op1[5].CLK
Clock => stage_regs[1].op1[6].CLK
Clock => stage_regs[1].op1[7].CLK
Clock => stage_regs[1].op1[8].CLK
Clock => stage_regs[1].op1[9].CLK
Clock => stage_regs[1].op1[10].CLK
Clock => stage_regs[1].op1[11].CLK
Clock => stage_regs[1].op1[12].CLK
Clock => stage_regs[1].op1[13].CLK
Clock => stage_regs[1].op1[14].CLK
Clock => stage_regs[1].op1[15].CLK
Clock => stage_regs[0].out[0].CLK
Clock => stage_regs[0].out[1].CLK
Clock => stage_regs[0].out[2].CLK
Clock => stage_regs[0].out[3].CLK
Clock => stage_regs[0].out[4].CLK
Clock => stage_regs[0].out[5].CLK
Clock => stage_regs[0].out[6].CLK
Clock => stage_regs[0].out[7].CLK
Clock => stage_regs[0].out[8].CLK
Clock => stage_regs[0].out[9].CLK
Clock => stage_regs[0].out[10].CLK
Clock => stage_regs[0].out[11].CLK
Clock => stage_regs[0].out[12].CLK
Clock => stage_regs[0].out[13].CLK
Clock => stage_regs[0].out[14].CLK
Clock => stage_regs[0].out[15].CLK
Enable => ~NO_FANOUT~
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[0] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[1] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[2] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[3] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[4] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[5] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[6] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[7] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[8] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[9] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[10] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[11] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[12] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[13] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[14] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[15] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[0] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[1] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[2] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[3] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[4] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[5] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[6] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[7] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[8] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[9] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[10] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[11] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[12] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[13] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[14] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[15] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
WriteData <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
ReadData <= ReadData.DB_MAX_OUTPUT_PORT_TYPE


