
---------- Begin Simulation Statistics ----------
final_tick                                38835831000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 360892                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693820                       # Number of bytes of host memory used
host_op_rate                                   627000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.11                       # Real time elapsed on the host
host_tick_rate                             1381324263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10146405                       # Number of instructions simulated
sim_ops                                      17628036                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038836                       # Number of seconds simulated
sim_ticks                                 38835831000                       # Number of ticks simulated
system.cpu.Branches                            404224                       # Number of branches fetched
system.cpu.committedInsts                    10146405                       # Number of instructions committed
system.cpu.committedOps                      17628036                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2883037                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            89                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      293648                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            34                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    15940684                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           104                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         38835831                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               38835830.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1734248                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2232716                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       252731                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               13414337                       # Number of float alu accesses
system.cpu.num_fp_insts                      13414337                       # number of float instructions
system.cpu.num_fp_register_reads             16869371                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            13341901                       # number of times the floating registers were written
system.cpu.num_func_calls                      128456                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               6741487                       # Number of integer alu accesses
system.cpu.num_int_insts                      6741487                       # number of integer instructions
system.cpu.num_int_register_reads            15016497                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3604181                       # number of times the integer registers were written
system.cpu.num_load_insts                     2883028                       # Number of load instructions
system.cpu.num_mem_refs                       3176676                       # number of memory refs
system.cpu.num_store_insts                     293648                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  8598      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                   4748919     26.94%     26.99% # Class of executed instruction
system.cpu.op_class::IntMult                    21215      0.12%     27.11% # Class of executed instruction
system.cpu.op_class::IntDiv                      1303      0.01%     27.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                 4861774     27.58%     54.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                      886      0.01%     54.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                      923      0.01%     54.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     54.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1228      0.01%     54.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                     938      0.01%     54.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdShift                    338      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             2391984     13.57%     68.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               42336      0.24%     68.53% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            2370816     13.45%     81.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.98% # Class of executed instruction
system.cpu.op_class::MemRead                   418922      2.38%     84.36% # Class of executed instruction
system.cpu.op_class::MemWrite                  221933      1.26%     85.61% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2464106     13.98%     99.59% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              71715      0.41%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   17628036                       # Class of executed instruction
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         7271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          15822                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              112                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           99                       # Transaction distribution
system.membus.trans_dist::CleanEvict              642                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1850                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2963                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        10367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        10367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       314368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       314368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  314368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4813                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5950000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           25667250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6582                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4273                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3765                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1969                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1969                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6582                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3014                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21359                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24373                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        69760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       744640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   814400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               767                       # Total snoops (count)
system.l2bus.snoopTraffic                        6336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9318                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012234                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.109936                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9204     98.78%     98.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                      114      1.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9318                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            22383000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             24170000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3270000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     38835831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15939594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15939594                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15939594                       # number of overall hits
system.cpu.icache.overall_hits::total        15939594                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1090                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1090                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1090                       # number of overall misses
system.cpu.icache.overall_misses::total          1090                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    101871000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101871000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    101871000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101871000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15940684                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15940684                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15940684                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15940684                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93459.633028                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93459.633028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93459.633028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93459.633028                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1090                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1090                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1090                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1090                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     99691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     99691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     99691000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     99691000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91459.633028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91459.633028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91459.633028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91459.633028                       # average overall mshr miss latency
system.cpu.icache.replacements                    834                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15939594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15939594                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1090                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1090                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    101871000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101871000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15940684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15940684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93459.633028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93459.633028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     99691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     99691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91459.633028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91459.633028                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.647258                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15940684                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14624.480734                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.647258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31882458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31882458                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3169224                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3169224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3169224                       # number of overall hits
system.cpu.dcache.overall_hits::total         3169224                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7461                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7461                       # number of overall misses
system.cpu.dcache.overall_misses::total          7461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    516338000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    516338000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    516338000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    516338000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3176685                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3176685                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3176685                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3176685                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69204.932315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69204.932315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69204.932315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69204.932315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4174                       # number of writebacks
system.cpu.dcache.writebacks::total              4174                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         7461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7461                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    501416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    501416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    501416000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    501416000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67204.932315                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67204.932315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67204.932315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67204.932315                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6437                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2877545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2877545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    298277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    298277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2883037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2883037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54311.179898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54311.179898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    287293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    287293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52311.179898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52311.179898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       291679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         291679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    218061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    218061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       293648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       293648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 110747.079736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 110747.079736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    214123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    214123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108747.079736                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108747.079736                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.563918                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3176685                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            425.772014                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.563918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          654                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6360831                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6360831                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             132                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            3606                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3738                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            132                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           3606                       # number of overall hits
system.l2cache.overall_hits::total               3738                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           958                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3855                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4813                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          958                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3855                       # number of overall misses
system.l2cache.overall_misses::total             4813                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     93637000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    403304000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    496941000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     93637000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    403304000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    496941000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1090                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7461                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8551                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1090                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7461                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8551                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.878899                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.516687                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.562858                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.878899                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.516687                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.562858                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 97742.171190                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 104618.417639                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 103249.740287                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 97742.171190                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 104618.417639                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 103249.740287                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             99                       # number of writebacks
system.l2cache.writebacks::total                   99                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          958                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3855                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4813                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          958                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3855                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4813                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     74477000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    326204000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    400681000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     74477000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    326204000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    400681000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.878899                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.516687                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.562858                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.878899                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.516687                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.562858                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 77742.171190                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 84618.417639                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83249.740287                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 77742.171190                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 84618.417639                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83249.740287                       # average overall mshr miss latency
system.l2cache.replacements                       767                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         4174                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4174                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         4174                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4174                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           86                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           86                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          119                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              119                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1850                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1850                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    205716000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    205716000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         1969                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1969                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.939563                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.939563                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 111197.837838                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 111197.837838                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1850                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1850                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    168716000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    168716000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.939563                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.939563                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 91197.837838                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 91197.837838                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          132                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3487                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         3619                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          958                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2005                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2963                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     93637000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    197588000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    291225000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1090                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6582                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.878899                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.365076                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.450167                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 97742.171190                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 98547.630923                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 98287.208910                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          958                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2005                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2963                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     74477000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    157488000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    231965000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.878899                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.365076                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.450167                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77742.171190                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78547.630923                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78287.208910                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3716.002659                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15734                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4822                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.262961                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     6.779149                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   570.803996                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3138.419513                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001655                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.139356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.766216                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907227                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4055                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3981                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.989990                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               131382                       # Number of tag accesses
system.l2cache.tags.data_accesses              131382                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  38835831000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           61312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          246720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              308032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        61312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          61312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         6336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             6336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              958                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3855                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4813                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            99                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  99                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1578748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6352896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7931644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1578748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1578748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          163148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                163148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          163148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1578748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6352896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8094793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        99.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       958.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3848.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.020054228500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                19684                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  66                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4813                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          99                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4813                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        99                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                301                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                302                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                328                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                318                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                348                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                337                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                285                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               331                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               327                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               312                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               287                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               223                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  6                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  7                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 20                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 6                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       15.91                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      63573250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    24030000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                153685750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13227.89                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31977.89                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3284                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       52                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  68.33                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 52.53                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4813                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    99                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     4806                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1533                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     202.437052                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    139.649710                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    235.850529                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           438     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          809     52.77%     81.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           84      5.48%     86.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           48      3.13%     89.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      1.83%     91.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           23      1.50%     93.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      0.91%     94.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           25      1.63%     95.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           64      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1533                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1181.250000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     308.059868                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    2092.377336                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255              3     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.500000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.477704                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  307584                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     4480                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   308032                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  6336                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          7.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    38835732000                       # Total gap between requests
system.mem_ctrl.avgGap                     7906297.23                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        61312                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       246272                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1578748.244115080219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6341360.379284789786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 115357.387357051790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          958                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3855                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           99                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     25317250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    128368500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 189988229500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26427.19                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33299.22                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1919073025.25                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     68.01                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               5055120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               2675475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             16015020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              214020                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3065209680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1608692190                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       13558271040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         18256132545                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.084766                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  35233801500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1296620000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2305409500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               5940480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               3142260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             18299820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              151380                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3065209680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        2126098860                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       13122560160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         18341402640                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         472.280422                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  34096219250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1296620000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   3442991750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
