-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mlkem_top_process_phase_Pipeline_VITIS_LOOP_44_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    coeff_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    coeff_stream_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    coeff_stream_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    coeff_stream_empty_n : IN STD_LOGIC;
    coeff_stream_read : OUT STD_LOGIC;
    result_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    result_stream_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    result_stream_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    result_stream_full_n : IN STD_LOGIC;
    result_stream_write : OUT STD_LOGIC;
    mode_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of mlkem_top_process_phase_Pipeline_VITIS_LOOP_44_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_A : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv29_8ED : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000100011101101";
    constant ap_const_lv28_549 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010101001001";
    constant ap_const_lv16_F301 : STD_LOGIC_VECTOR (15 downto 0) := "1111001100000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv29_1FFFF2FF : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111001011111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln44_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal coeff_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal result_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal val_reg_234 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_reg_234_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal a_2_fu_135_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal a_2_reg_250 : STD_LOGIC_VECTOR (28 downto 0);
    signal a_2_reg_250_pp0_iter2_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal a_2_reg_250_pp0_iter3_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal a_2_reg_250_pp0_iter4_reg : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln51_1_fu_141_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_1_reg_255 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_1_fu_145_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_1_reg_260 : STD_LOGIC_VECTOR (27 downto 0);
    signal a_1_reg_260_pp0_iter2_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal a_1_reg_260_pp0_iter3_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal a_1_reg_260_pp0_iter4_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln51_fu_151_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_reg_265 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_2_fu_155_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_2_reg_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_1_fu_160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_1_reg_275 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_200_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_208_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_215_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter0_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter1_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter2_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter3_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter4_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter5_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter6_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_reg_pp0_iter7_result_1_in_in_reg_83 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_predicate_pred178_state7 : BOOLEAN;
    signal ap_predicate_pred184_state7 : BOOLEAN;
    signal ap_predicate_pred190_state4 : BOOLEAN;
    signal i1_fu_60 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal i_fu_102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i1_load : STD_LOGIC_VECTOR (7 downto 0);
    signal coeff_stream_read_local : STD_LOGIC;
    signal sext_ln53_fu_195_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal result_stream_write_local : STD_LOGIC;
    signal u_fu_108_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_2_fu_135_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal a_1_fu_145_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal u_2_fu_155_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal u_1_fu_160_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal a_fu_165_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal result_fu_185_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_200_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_208_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_215_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_200_ce : STD_LOGIC;
    signal grp_fu_208_ce : STD_LOGIC;
    signal grp_fu_215_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mlkem_top_mul_16s_13ns_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component mlkem_top_mul_16s_12ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component mlkem_top_mul_16s_13s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mlkem_top_mac_muladd_16s_13s_26s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component mlkem_top_mac_muladd_16s_13s_29s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component mlkem_top_mac_muladd_16s_13s_28s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component mlkem_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_13ns_29_1_1_U17 : component mlkem_top_mul_16s_13ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => val_reg_234,
        din1 => a_2_fu_135_p1,
        dout => a_2_fu_135_p2);

    mul_16s_12ns_28_1_1_U18 : component mlkem_top_mul_16s_12ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => val_reg_234,
        din1 => a_1_fu_145_p1,
        dout => a_1_fu_145_p2);

    mul_16s_13s_16_1_1_U19 : component mlkem_top_mul_16s_13s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => trunc_ln51_1_reg_255,
        din1 => u_2_fu_155_p1,
        dout => u_2_fu_155_p2);

    mul_16s_13s_16_1_1_U20 : component mlkem_top_mul_16s_13s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => trunc_ln51_reg_265,
        din1 => u_1_fu_160_p1,
        dout => u_1_fu_160_p2);

    mac_muladd_16s_13s_26s_29_4_1_U21 : component mlkem_top_mac_muladd_16s_13s_26s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        din2_WIDTH => 26,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => u_fu_108_p2,
        din1 => grp_fu_200_p1,
        din2 => a_fu_165_p3,
        ce => grp_fu_200_ce,
        dout => grp_fu_200_p3);

    mac_muladd_16s_13s_29s_29_4_1_U22 : component mlkem_top_mac_muladd_16s_13s_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => u_2_reg_270,
        din1 => grp_fu_208_p1,
        din2 => a_2_reg_250_pp0_iter4_reg,
        ce => grp_fu_208_ce,
        dout => grp_fu_208_p3);

    mac_muladd_16s_13s_28s_29_4_1_U23 : component mlkem_top_mac_muladd_16s_13s_28s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        din2_WIDTH => 28,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => u_1_reg_275,
        din1 => grp_fu_215_p1,
        din2 => a_1_reg_260_pp0_iter4_reg,
        ce => grp_fu_215_ce,
        dout => grp_fu_215_p3);

    flow_control_loop_pipe_sequential_init_U : component mlkem_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_result_1_in_in_reg_83_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((ap_predicate_pred190_state4 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_result_1_in_in_reg_83 <= grp_fu_200_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_result_1_in_in_reg_83 <= ap_phi_reg_pp0_iter3_result_1_in_in_reg_83;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_result_1_in_in_reg_83_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if ((ap_predicate_pred184_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_result_1_in_in_reg_83 <= grp_fu_208_p3;
                elsif ((ap_predicate_pred178_state7 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_result_1_in_in_reg_83 <= grp_fu_215_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_result_1_in_in_reg_83 <= ap_phi_reg_pp0_iter6_result_1_in_in_reg_83;
                end if;
            end if; 
        end if;
    end process;

    i1_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_start_int = ap_const_logic_1)) then 
                    i1_fu_60 <= i_fu_102_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i1_fu_60 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_1_reg_260 <= a_1_fu_145_p2;
                a_2_reg_250 <= a_2_fu_135_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                trunc_ln51_1_reg_255 <= trunc_ln51_1_fu_141_p1;
                trunc_ln51_reg_265 <= trunc_ln51_fu_151_p1;
                val_reg_234 <= coeff_stream_dout;
                val_reg_234_pp0_iter1_reg <= val_reg_234;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                a_1_reg_260_pp0_iter2_reg <= a_1_reg_260;
                a_1_reg_260_pp0_iter3_reg <= a_1_reg_260_pp0_iter2_reg;
                a_1_reg_260_pp0_iter4_reg <= a_1_reg_260_pp0_iter3_reg;
                a_2_reg_250_pp0_iter2_reg <= a_2_reg_250;
                a_2_reg_250_pp0_iter3_reg <= a_2_reg_250_pp0_iter2_reg;
                a_2_reg_250_pp0_iter4_reg <= a_2_reg_250_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                    ap_predicate_pred178_state7 <= (mode_1 = ap_const_lv32_0);
                    ap_predicate_pred184_state7 <= (mode_1 = ap_const_lv32_1);
                    ap_predicate_pred190_state4 <= (not((mode_1 = ap_const_lv32_1)) and not((mode_1 = ap_const_lv32_0)));
                u_1_reg_275 <= u_1_fu_160_p2;
                u_2_reg_270 <= u_2_fu_155_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_result_1_in_in_reg_83 <= ap_phi_reg_pp0_iter0_result_1_in_in_reg_83;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_result_1_in_in_reg_83 <= ap_phi_reg_pp0_iter1_result_1_in_in_reg_83;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_result_1_in_in_reg_83 <= ap_phi_reg_pp0_iter2_result_1_in_in_reg_83;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_result_1_in_in_reg_83 <= ap_phi_reg_pp0_iter4_result_1_in_in_reg_83;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_result_1_in_in_reg_83 <= ap_phi_reg_pp0_iter5_result_1_in_in_reg_83;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    a_1_fu_145_p1 <= ap_const_lv28_549(12 - 1 downto 0);
    a_2_fu_135_p1 <= ap_const_lv29_8ED(13 - 1 downto 0);
    a_fu_165_p3 <= (val_reg_234_pp0_iter1_reg & ap_const_lv10_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state1_pp0_stage0_iter0, ap_block_state8_pp0_stage0_iter7, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state1_pp0_stage0_iter0, ap_block_state8_pp0_stage0_iter7, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state1_pp0_stage0_iter0, ap_block_state8_pp0_stage0_iter7, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(coeff_stream_empty_n)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (coeff_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(result_stream_full_n)
    begin
                ap_block_state8_pp0_stage0_iter7 <= (result_stream_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln44_fu_118_p2, ap_start_int)
    begin
        if (((icmp_ln44_fu_118_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_result_1_in_in_reg_83 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i1_fu_60, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i1_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i1_load <= i1_fu_60;
        end if; 
    end process;


    coeff_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, coeff_stream_empty_n, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            coeff_stream_blk_n <= coeff_stream_empty_n;
        else 
            coeff_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    coeff_stream_read <= coeff_stream_read_local;

    coeff_stream_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            coeff_stream_read_local <= ap_const_logic_1;
        else 
            coeff_stream_read_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_200_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_200_ce <= ap_const_logic_1;
        else 
            grp_fu_200_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_200_p1 <= ap_const_lv29_1FFFF2FF(13 - 1 downto 0);

    grp_fu_208_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_208_ce <= ap_const_logic_1;
        else 
            grp_fu_208_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_208_p1 <= ap_const_lv29_1FFFF2FF(13 - 1 downto 0);

    grp_fu_215_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_215_ce <= ap_const_logic_1;
        else 
            grp_fu_215_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_215_p1 <= ap_const_lv29_1FFFF2FF(13 - 1 downto 0);
    i_fu_102_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_load) + unsigned(ap_const_lv8_1));
    icmp_ln44_fu_118_p2 <= "1" when (ap_sig_allocacmp_i1_load = ap_const_lv8_FF) else "0";
    result_fu_185_p4 <= ap_phi_reg_pp0_iter7_result_1_in_in_reg_83(28 downto 16);

    result_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, result_stream_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            result_stream_blk_n <= result_stream_full_n;
        else 
            result_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    result_stream_din <= sext_ln53_fu_195_p1;
    result_stream_write <= result_stream_write_local;

    result_stream_write_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            result_stream_write_local <= ap_const_logic_1;
        else 
            result_stream_write_local <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln53_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(result_fu_185_p4),16));

    trunc_ln51_1_fu_141_p1 <= a_2_fu_135_p2(16 - 1 downto 0);
    trunc_ln51_fu_151_p1 <= a_1_fu_145_p2(16 - 1 downto 0);
    u_1_fu_160_p1 <= ap_const_lv16_F301(13 - 1 downto 0);
    u_2_fu_155_p1 <= ap_const_lv16_F301(13 - 1 downto 0);
    u_fu_108_p0 <= coeff_stream_dout;
    u_fu_108_p2 <= std_logic_vector(shift_left(unsigned(u_fu_108_p0),to_integer(unsigned('0' & ap_const_lv16_A(16-1 downto 0)))));
end behav;
