{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729722536885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729722536886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 19:28:56 2024 " "Processing started: Wed Oct 23 19:28:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729722536886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729722536886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ConsoleFPGA -c ConsoleFPGA " "Command: quartus_sta ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729722536886 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729722537060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729722537510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729722537510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722537550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722537550 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_doi1 " "Entity dcfifo_doi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722538191 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1729722538191 ""}
{ "Info" "ISTA_SDC_FOUND" "ConsoleFPGA.sdc " "Reading SDC File: 'ConsoleFPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1729722538279 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729722538284 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729722538284 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729722538284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1729722538284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 36 direction_analogic\[0\] port " "Ignored filter at ConsoleFPGA.sdc(36): direction_analogic\[0\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 36 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(36): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538285 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 37 direction_analogic\[1\] port " "Ignored filter at ConsoleFPGA.sdc(37): direction_analogic\[1\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538285 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 38 direction_analogic\[2\] port " "Ignored filter at ConsoleFPGA.sdc(38): direction_analogic\[2\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538286 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 39 direction_analogic\[3\] port " "Ignored filter at ConsoleFPGA.sdc(39): direction_analogic\[3\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538286 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 40 select_button port " "Ignored filter at ConsoleFPGA.sdc(40): select_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538286 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 41 start_button port " "Ignored filter at ConsoleFPGA.sdc(41): start_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 41 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538286 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 42 x_button port " "Ignored filter at ConsoleFPGA.sdc(42): x_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 42 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538286 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 43 y_button port " "Ignored filter at ConsoleFPGA.sdc(43): y_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 43 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538287 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 44 b_button port " "Ignored filter at ConsoleFPGA.sdc(44): b_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 44 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538287 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 45 a_button port " "Ignored filter at ConsoleFPGA.sdc(45): a_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 45 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538287 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 46 tr_button port " "Ignored filter at ConsoleFPGA.sdc(46): tr_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538287 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 47 tl_button port " "Ignored filter at ConsoleFPGA.sdc(47): tl_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\]  " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\] " {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722538287 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729722538287 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1729722538291 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1729722538315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729722538379 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729722538379 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729722538503 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729722538508 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729722538568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.015 " "Worst-case setup slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.015               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.918               0.000 main_clk  " "    6.918               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.957               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.957               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.501               0.000 altera_reserved_tck  " "   46.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722538811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 main_clk  " "    0.256               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.292               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.358               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722538861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.720 " "Worst-case recovery slack is 1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.720               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.720               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.036               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.036               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.060               0.000 main_clk  " "   15.060               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.245               0.000 altera_reserved_tck  " "   48.245               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722538876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.250 " "Worst-case removal slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 altera_reserved_tck  " "    1.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 main_clk  " "    1.996               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.321               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.321               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.274               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.274               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722538891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.659 " "Worst-case minimum pulse width slack is 4.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.659               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.659               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.571               0.000 main_clk  " "    9.571               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.746               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722538898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722538898 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.876 ns " "Worst Case Available Settling Time: 35.876 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722539217 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729722539217 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729722539228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729722539272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729722540172 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729722540566 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729722540566 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729722540582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.471 " "Worst-case setup slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.471               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.148               0.000 main_clk  " "    7.148               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.436               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.436               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.896               0.000 altera_reserved_tck  " "   46.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722540739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 main_clk  " "    0.211               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.285               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.312               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722540792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.101 " "Worst-case recovery slack is 2.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.101               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.101               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.378               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.378               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.595               0.000 main_clk  " "   15.595               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.473               0.000 altera_reserved_tck  " "   48.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722540808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.134 " "Worst-case removal slack is 1.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 altera_reserved_tck  " "    1.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732               0.000 main_clk  " "    1.732               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.194               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.194               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.019               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.019               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722540822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.590               0.000 main_clk  " "    9.590               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.743               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.602               0.000 altera_reserved_tck  " "   49.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722540831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722540831 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.326 ns " "Worst Case Available Settling Time: 36.326 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722541181 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729722541181 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729722541193 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[7\].sb_inst\|edge_detector:ed\|reg_d\[1\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729722541454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1729722541454 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729722541469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.113               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873               0.000 main_clk  " "    7.873               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.577               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   17.577               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.228               0.000 altera_reserved_tck  " "   48.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722541531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.058 " "Worst-case hold slack is 0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 main_clk  " "    0.058               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.140               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722541589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.023 " "Worst-case recovery slack is 3.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.023               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.023               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.208               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.208               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.807               0.000 main_clk  " "   16.807               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.173               0.000 altera_reserved_tck  " "   49.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722541608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.684 " "Worst-case removal slack is 0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 altera_reserved_tck  " "    0.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 main_clk  " "    1.105               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.730               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.730               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.329               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.329               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722541629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.747 " "Worst-case minimum pulse width slack is 4.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.747               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.378               0.000 main_clk  " "    9.378               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.755               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.755               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729722541642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729722541642 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.652 ns " "Worst Case Available Settling Time: 37.652 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1729722542047 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729722542047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729722542497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729722542498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5080 " "Peak virtual memory: 5080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729722542719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 19:29:02 2024 " "Processing ended: Wed Oct 23 19:29:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729722542719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729722542719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729722542719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729722542719 ""}
