#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sat Jan 18 13:50:01 2025
# Process ID: 547047
# Current directory: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1
# Command line: vivado -log cva6_zybo_z7_20.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cva6_zybo_z7_20.tcl -notrace
# Log file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20.vdi
# Journal file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/vivado.jou
# Running On        :Dell-G15-5515
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency     :3290.293 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16078 MB
# Swap memory       :2147 MB
# Total Virtual     :18225 MB
# Available Virtual :13713 MB
#-----------------------------------------------------------
source cva6_zybo_z7_20.tcl -notrace
Command: open_checkpoint /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1420.746 ; gain = 0.000 ; free physical = 6060 ; free virtual = 12698
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1840.305 ; gain = 0.000 ; free physical = 5777 ; free virtual = 12293
INFO: [Netlist 29-17] Analyzing 2102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1960.898 ; gain = 5.000 ; free physical = 5612 ; free virtual = 12163
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.906 ; gain = 0.000 ; free physical = 5149 ; free virtual = 11700
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2444.906 ; gain = 0.000 ; free physical = 5149 ; free virtual = 11700
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.906 ; gain = 0.000 ; free physical = 5149 ; free virtual = 11700
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.906 ; gain = 0.000 ; free physical = 5149 ; free virtual = 11700
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.938 ; gain = 64.031 ; free physical = 5149 ; free virtual = 11700
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2508.938 ; gain = 64.031 ; free physical = 5149 ; free virtual = 11700
Restored from archive | CPU: 0.050000 secs | Memory: 1.084885 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2508.938 ; gain = 64.031 ; free physical = 5149 ; free virtual = 11700
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.938 ; gain = 0.000 ; free physical = 5149 ; free virtual = 11700
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2508.938 ; gain = 1088.191 ; free physical = 5149 ; free virtual = 11700
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2594.750 ; gain = 85.812 ; free physical = 5135 ; free virtual = 11686

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 141e6222f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2636.547 ; gain = 41.797 ; free physical = 5099 ; free virtual = 11651

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 141e6222f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4793 ; free virtual = 11344

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 141e6222f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4793 ; free virtual = 11344
Phase 1 Initialization | Checksum: 141e6222f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4793 ; free virtual = 11344

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 141e6222f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4793 ; free virtual = 11344

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 141e6222f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4785 ; free virtual = 11336
Phase 2 Timer Update And Timing Data Collection | Checksum: 141e6222f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4785 ; free virtual = 11336

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14909113d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4785 ; free virtual = 11336
Retarget | Checksum: 14909113d
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c73e19bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
Constant propagation | Checksum: 1c73e19bc
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Constant propagation, 114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d9966272

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
Sweep | Checksum: 1d9966272
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 503 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d9966272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
BUFG optimization | Checksum: 1d9966272
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d9966272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
Shift Register Optimization | Checksum: 1d9966272
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d9966272

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
Post Processing Netlist | Checksum: 1d9966272
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 100a04515

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
Phase 9.2 Verifying Netlist Connectivity | Checksum: 100a04515

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
Phase 9 Finalization | Checksum: 100a04515

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               4  |                                            113  |
|  Constant propagation         |               4  |               4  |                                            114  |
|  Sweep                        |               0  |               0  |                                            503  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            118  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 100a04515

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.383 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11331

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 0 Total Ports: 132
Ending PowerOpt Patch Enables Task | Checksum: 17f8a82db

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3342.203 ; gain = 0.000 ; free physical = 4517 ; free virtual = 11069
Ending Power Optimization Task | Checksum: 17f8a82db

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3342.203 ; gain = 395.820 ; free physical = 4517 ; free virtual = 11069

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17f8a82db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3342.203 ; gain = 0.000 ; free physical = 4517 ; free virtual = 11069

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3342.203 ; gain = 0.000 ; free physical = 4517 ; free virtual = 11069
Ending Netlist Obfuscation Task | Checksum: 113e411f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3342.203 ; gain = 0.000 ; free physical = 4517 ; free virtual = 11069
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3342.203 ; gain = 833.266 ; free physical = 4517 ; free virtual = 11069
INFO: [Vivado 12-24828] Executing command : report_drc -file cva6_zybo_z7_20_drc_opted.rpt -pb cva6_zybo_z7_20_drc_opted.pb -rpx cva6_zybo_z7_20_drc_opted.rpx
Command: report_drc -file cva6_zybo_z7_20_drc_opted.rpt -pb cva6_zybo_z7_20_drc_opted.pb -rpx cva6_zybo_z7_20_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/utilisateur/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4522 ; free virtual = 11075
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4522 ; free virtual = 11075
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4522 ; free virtual = 11076
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4522 ; free virtual = 11077
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4522 ; free virtual = 11077
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4522 ; free virtual = 11078
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4522 ; free virtual = 11078
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_opt.dcp' has been generated.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'RuntimeOptimized' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4501 ; free virtual = 11063
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 97dd342e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4501 ; free virtual = 11063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4501 ; free virtual = 11063

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	tck_IBUF_inst (IBUF.O) is locked to IOB_X1Y112
	tck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d85d04ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4502 ; free virtual = 11064

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27aa1a3bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4500 ; free virtual = 11062

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27aa1a3bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4500 ; free virtual = 11062
Phase 1 Placer Initialization | Checksum: 27aa1a3bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4500 ; free virtual = 11062

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b44fecbd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4498 ; free virtual = 11060

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26ff431db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4511 ; free virtual = 11072

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26ff431db

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4511 ; free virtual = 11072

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 1aa7a3645

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4413 ; free virtual = 11062
Phase 2 Global Placement | Checksum: 1aa7a3645

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4413 ; free virtual = 11062

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21643f00d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4413 ; free virtual = 11062

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e49a67fe

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4398 ; free virtual = 11061

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a6b05fa

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4395 ; free virtual = 11060

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 127f2007d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4395 ; free virtual = 11061

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bd3a97b1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4153 ; free virtual = 11016

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28d320ee7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4047 ; free virtual = 11004

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2012ae0c2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4049 ; free virtual = 11006

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2012ae0c2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:37 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4049 ; free virtual = 11006

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d34a57f5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4042 ; free virtual = 10999
Phase 3 Detail Placement | Checksum: 1d34a57f5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4043 ; free virtual = 11000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10ba0e53e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.677 | TNS=-1273.199 |
Phase 1 Physical Synthesis Initialization | Checksum: 1165f9970

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4051 ; free virtual = 11008
INFO: [Place 46-33] Processed net i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 10c64f3ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4052 ; free virtual = 11009
Phase 4.1.1.1 BUFG Insertion | Checksum: 10ba0e53e

Time (s): cpu = 00:01:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4052 ; free virtual = 11009

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.204. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: a310f503

Time (s): cpu = 00:01:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4168 ; free virtual = 11037

Time (s): cpu = 00:01:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4168 ; free virtual = 11037
Phase 4.1 Post Commit Optimization | Checksum: a310f503

Time (s): cpu = 00:01:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a310f503

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: a310f503

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037
Phase 4.3 Placer Reporting | Checksum: a310f503

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 113520ee4

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037
Ending Placer Task | Checksum: 101b4ca13

Time (s): cpu = 00:01:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4167 ; free virtual = 11037
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file cva6_zybo_z7_20_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4141 ; free virtual = 11011
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file cva6_zybo_z7_20_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4153 ; free virtual = 11023
INFO: [Vivado 12-24828] Executing command : report_utilization -file cva6_zybo_z7_20_utilization_placed.rpt -pb cva6_zybo_z7_20_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4140 ; free virtual = 11016
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4109 ; free virtual = 11025
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4109 ; free virtual = 11025
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4109 ; free virtual = 11025
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4094 ; free virtual = 11013
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4094 ; free virtual = 11014
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4094 ; free virtual = 11014
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4123 ; free virtual = 11006
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 9.02s |  WALL: 2.77s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4123 ; free virtual = 11006

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-407.920 |
Phase 1 Physical Synthesis Initialization | Checksum: f8fc26b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4152 ; free virtual = 11036
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-407.920 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f8fc26b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4152 ; free virtual = 11036

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-407.920 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[50].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][50]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-407.614 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[54].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][54]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-407.308 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[55].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][55]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-407.002 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[61].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][61]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.187 | TNS=-406.696 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[3].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg[paddr][9]_0[1]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_4__3_comp.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.184 | TNS=-406.899 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[40].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][40]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[40]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.183 | TNS=-406.660 |
INFO: [Physopt 32-242] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236_n_0. Rewired (signal push) i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357 to 8 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-400.613 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236_n_0_repN. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___236_comp_1.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_q_reg[1][wtag][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-399.439 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[14].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][14]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-399.277 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[49].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][49]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[49]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-399.137 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[50].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][50]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-398.997 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[51].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][51]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-398.857 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[59].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][59]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[59]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-398.717 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[3].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][3]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-398.659 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[4].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][4]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-398.601 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[60].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][60]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-398.424 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[62].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][62]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.113 | TNS=-398.247 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[45].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][45]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.113 | TNS=-398.099 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[47].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][47]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.113 | TNS=-397.951 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[48].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][48]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.113 | TNS=-397.803 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[61].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][61]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-397.655 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[37].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][37]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-397.505 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[39].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][39]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-397.355 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[43].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][43]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-397.205 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[46].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][46]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.092 | TNS=-397.055 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[12].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][12]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.092 | TNS=-396.937 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[13].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][13]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.092 | TNS=-396.819 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[15].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][15]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.092 | TNS=-396.701 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[16].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][16]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-396.678 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][0]_0[0].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][0]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-396.537 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[6].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][6]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-396.396 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-396.396 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4158 ; free virtual = 11042
Phase 3 Critical Path Optimization | Checksum: 104f91ea6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4158 ; free virtual = 11042

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.081 | TNS=-396.396 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[8].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][8]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-396.255 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[53].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][53]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-396.170 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[54].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][54]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-396.085 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[55].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][55]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.074 | TNS=-396.000 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[25].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][25]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.074 | TNS=-395.860 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[26].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][26]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.074 | TNS=-395.720 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[28].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][28]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-395.580 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[17].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][17]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-395.574 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[18].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][18]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-395.568 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[19].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][19]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-395.562 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[20].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][20]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-395.556 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3]_89[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[3][2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_10_n_0.  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_10
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-393.828 |
INFO: [Physopt 32-702] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/p_2_in[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-391.091 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[52].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][52]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-390.784 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[56].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][56]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-390.477 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[57].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][57]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.063 | TNS=-390.170 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[60].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][60]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.059 | TNS=-389.863 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[45].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][45]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.059 | TNS=-389.643 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[51].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][51]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.051 | TNS=-389.423 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[32].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][32]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.046 | TNS=-389.275 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[44].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][44]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.046 | TNS=-389.132 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[47].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][47]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.046 | TNS=-388.989 |
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[48].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][48]
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.046 | TNS=-388.846 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.046 | TNS=-388.846 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4150 ; free virtual = 11034
Phase 4 Critical Path Optimization | Checksum: 1dddd1575

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4150 ; free virtual = 11034
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4150 ; free virtual = 11034
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.046 | TNS=-388.846 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.158  |         19.074  |            0  |              0  |                    54  |           0  |           2  |  00:00:03  |
|  Total          |          0.158  |         19.074  |            0  |              0  |                    54  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4150 ; free virtual = 11034
Ending Physical Synthesis Task | Checksum: 231e3ad56

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4152 ; free virtual = 11035
INFO: [Common 17-83] Releasing license: Implementation
254 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4152 ; free virtual = 11035
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4146 ; free virtual = 11034
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4115 ; free virtual = 11044
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4115 ; free virtual = 11044
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4115 ; free virtual = 11044
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4107 ; free virtual = 11040
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4107 ; free virtual = 11041
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4107 ; free virtual = 11041
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_physopt.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: aa7a655d ConstDB: 0 ShapeSum: c7d13169 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: fbd5ee9d | NumContArr: 1a29b5ef | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29b5199c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4106 ; free virtual = 11004

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29b5199c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4106 ; free virtual = 11004

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29b5199c6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4106 ; free virtual = 11004
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2cfd6d02a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4059 ; free virtual = 10956
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.394 | TNS=-57.659| WHS=-0.206 | THS=-162.820|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00776639 %
  Global Horizontal Routing Utilization  = 0.0118323 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36754
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36736
  Number of Partially Routed Nets     = 18
  Number of Node Overlaps             = 12

Phase 2 Router Initialization | Checksum: 272043887

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4055 ; free virtual = 10952

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 272043887

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3375.270 ; gain = 0.000 ; free physical = 4055 ; free virtual = 10952

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e49b01cc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3714 ; free virtual = 10612
Phase 4 Initial Routing | Checksum: 1e49b01cc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3714 ; free virtual = 10612

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 10432
 Number of Nodes with overlaps = 2643
 Number of Nodes with overlaps = 1108
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.693 | TNS=-455.061| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1dcba6e54

Time (s): cpu = 00:02:33 ; elapsed = 00:01:02 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3614 ; free virtual = 10601

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.602 | TNS=-416.827| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2d4cc886f

Time (s): cpu = 00:02:45 ; elapsed = 00:01:08 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612
Phase 5 Rip-up And Reroute | Checksum: 2d4cc886f

Time (s): cpu = 00:02:45 ; elapsed = 00:01:09 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 326a2ec19

Time (s): cpu = 00:02:46 ; elapsed = 00:01:09 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 326a2ec19

Time (s): cpu = 00:02:46 ; elapsed = 00:01:09 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612
Phase 6 Delay and Skew Optimization | Checksum: 326a2ec19

Time (s): cpu = 00:02:46 ; elapsed = 00:01:09 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.485 | TNS=-384.257| WHS=0.042  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 32be1ee6e

Time (s): cpu = 00:02:50 ; elapsed = 00:01:10 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612
Phase 7 Post Hold Fix | Checksum: 32be1ee6e

Time (s): cpu = 00:02:50 ; elapsed = 00:01:10 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.1769 %
  Global Horizontal Routing Utilization  = 16.5077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y65 -> INT_L_X40Y65
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X29Y81 -> INT_R_X29Y81
East Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y46 -> INT_R_X35Y47
   INT_L_X36Y44 -> INT_R_X37Y45
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y51 -> INT_R_X39Y51
   INT_L_X42Y48 -> INT_L_X42Y48
   INT_L_X42Y44 -> INT_L_X42Y44
   INT_R_X43Y43 -> INT_R_X43Y43

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 32be1ee6e

Time (s): cpu = 00:02:51 ; elapsed = 00:01:10 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 32be1ee6e

Time (s): cpu = 00:02:51 ; elapsed = 00:01:10 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3625 ; free virtual = 10612

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 375d093ef

Time (s): cpu = 00:02:53 ; elapsed = 00:01:12 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3731 ; free virtual = 10630

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 375d093ef

Time (s): cpu = 00:02:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3731 ; free virtual = 10630

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.485 | TNS=-384.257| WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 375d093ef

Time (s): cpu = 00:02:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3731 ; free virtual = 10630
Total Elapsed time in route_design: 71.62 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1499ae4f6

Time (s): cpu = 00:02:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3731 ; free virtual = 10630
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1499ae4f6

Time (s): cpu = 00:02:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3723 ; free virtual = 10622

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:14 . Memory (MB): peak = 3673.656 ; gain = 298.387 ; free physical = 3723 ; free virtual = 10622
INFO: [Vivado 12-24828] Executing command : report_drc -file cva6_zybo_z7_20_drc_routed.rpt -pb cva6_zybo_z7_20_drc_routed.pb -rpx cva6_zybo_z7_20_drc_routed.rpx
Command: report_drc -file cva6_zybo_z7_20_drc_routed.rpt -pb cva6_zybo_z7_20_drc_routed.pb -rpx cva6_zybo_z7_20_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file cva6_zybo_z7_20_methodology_drc_routed.rpt -pb cva6_zybo_z7_20_methodology_drc_routed.pb -rpx cva6_zybo_z7_20_methodology_drc_routed.rpx
Command: report_methodology -file cva6_zybo_z7_20_methodology_drc_routed.rpt -pb cva6_zybo_z7_20_methodology_drc_routed.pb -rpx cva6_zybo_z7_20_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3717 ; free virtual = 10616
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file cva6_zybo_z7_20_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file cva6_zybo_z7_20_bus_skew_routed.rpt -pb cva6_zybo_z7_20_bus_skew_routed.pb -rpx cva6_zybo_z7_20_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file cva6_zybo_z7_20_route_status.rpt -pb cva6_zybo_z7_20_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file cva6_zybo_z7_20_power_routed.rpt -pb cva6_zybo_z7_20_power_summary_routed.pb -rpx cva6_zybo_z7_20_power_routed.rpx
Command: report_power -file cva6_zybo_z7_20_power_routed.rpt -pb cva6_zybo_z7_20_power_summary_routed.pb -rpx cva6_zybo_z7_20_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
292 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3708 ; free virtual = 10620
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file cva6_zybo_z7_20_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3761.699 ; gain = 88.043 ; free physical = 3700 ; free virtual = 10612
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3697 ; free virtual = 10614
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3655 ; free virtual = 10612
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3655 ; free virtual = 10612
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3646 ; free virtual = 10610
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3642 ; free virtual = 10610
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3642 ; free virtual = 10610
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3642 ; free virtual = 10610
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_routed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3665 ; free virtual = 10594
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 10.97s |  WALL: 3.59s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3666 ; free virtual = 10594

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.503 | TNS=-364.132 | WHS=0.044 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a67c4333

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3673 ; free virtual = 10602
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.503 | TNS=-364.132 | WHS=0.044 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/p_2_in[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/WEBWE[0]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/Mem_DP_reg_i_80_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.456. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.439. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q_reg[2]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_0[28].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/enable_q_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___126_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.343. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___129_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___129_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___129_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.338. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___132_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___132_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___132_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.325. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[6]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[8]_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_tag_q_reg[8]_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.227. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[8]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_10_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___135_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[0]_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[0]_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/wt_dcache_ctrl__LUT6_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.205. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_4_n_0.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___124_n_0.  Re-placed instance i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___124
INFO: [Physopt 32-952] Improved path group WNS = -1.197. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___124_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___124_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[18]_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q_reg[18]_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/wt_dcache_ctrl__LUT6_4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.188. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___131_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___131_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___131_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.151. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_9.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_9. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.140. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[0]_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_8.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_8. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.120. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___125_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___125_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___125_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.098. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/vld_sel_q_reg[1]_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_ex_cache[1][kill_req].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_ex_cache[1][kill_req]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.737. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/en_ld_st_translation_q_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][19].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][result][31]_i_1_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_32_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.619. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_450.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[2][access_type][r]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_177.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___4_i_132_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][28]_0[1].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][28]_0[1]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_51_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.560. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6]_86[55].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[6][2]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mhpmevent_q_reg[6][1]_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mhpmevent_q_reg[6][1]_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.504. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]_1.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[58].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][58]
INFO: [Physopt 32-952] Improved path group WNS = -0.504. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[58].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[61].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1][61]
INFO: [Physopt 32-952] Improved path group WNS = -0.504. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[61].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[1]_91[63].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[1][2]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_10_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_miss_cache_perf.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_miss_cache_perf. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/generic_counter_q[6][63]_i_20_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.490. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_adapter_data_req.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___4_i_292_n_0.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___4_i_292_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_415_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.470. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_180.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/i___4_i_136_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/i___4_i_309_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_173.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_173. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_82_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.466. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][22]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/WEBWE[2].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][1]_0[0]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.455. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][1]_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_190.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_187.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_183.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[2].i_pmp_entry/i___4_i_35_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_663.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[2][25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[2][23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[2][19].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[2][19]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.398. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[2][17].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[7]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][7].
INFO: [Physopt 32-952] Improved path group WNS = -0.380. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[7].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[0].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][0]
INFO: [Physopt 32-952] Improved path group WNS = -0.380. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[0].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[4].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.371. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[4].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[5].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][5]
INFO: [Physopt 32-952] Improved path group WNS = -0.371. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[5].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[6].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][6]
INFO: [Physopt 32-952] Improved path group WNS = -0.365. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[6].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mhpmevent_q_reg[6][1]_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.361. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_500.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2]_90[54].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mcountinhibit_q_reg[4][0]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[2][63]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.355. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[2][2]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][25]_1[1].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][25]_1[1]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_46_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.352. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][22]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_301.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_295.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_283.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_283. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_50_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.349. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mult_valid_q_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_680.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_680. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_414_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.346. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.338. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/trans_id_q_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q_reg[31]_0[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q[27]_i_2_n_0.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][27]_0.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_544
INFO: [Physopt 32-952] Improved path group WNS = -0.326. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][result][27]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Q[5].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_b_q[5]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.326. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_sb_iro[2].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_680. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_414_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.324. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_sb_iro[2]_repN.  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[5]_i_2_comp
INFO: [Physopt 32-952] Improved path group WNS = -0.309. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_sb_iro[2]_repN.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_295. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_55_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.304. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_292.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.292. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mult_valid_q_reg.
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[63].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][63]
INFO: [Physopt 32-952] Improved path group WNS = -0.281. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[63].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[5].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][5]
INFO: [Physopt 32-952] Improved path group WNS = -0.266. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4]_88[5].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][cause][31]_0[0].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][cause][0]
INFO: [Physopt 32-952] Improved path group WNS = -0.266. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][cause][31]_0[0].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[19].  Re-placed instance i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][19]
INFO: [Physopt 32-952] Improved path group WNS = -0.255. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][ex][tval][31]_0[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_175.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.254. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2]_90[11].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][11]
INFO: [Physopt 32-952] Improved path group WNS = -0.254. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2]_90[11].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2]_90[4].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.254. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2]_90[4].
INFO: [Physopt 32-663] Processed net i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2]_90[6].  Re-placed instance i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][6]
INFO: [Physopt 32-952] Improved path group WNS = -0.252. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2]_90[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[2][0]_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/gen_perf_counter.perf_counters_i/mhpmevent_q_reg[2][2]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mhpmevent_q_reg[2][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]_1.
INFO: [Common 17-14] Message 'Physopt 32-953' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_500. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_26_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.242. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_345.
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][1]_0[0]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.242. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][1]_0[0].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_290. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.235. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/trans_id_q_reg[1]_3.
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[0][19]. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.220. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[0][17].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_16_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.200. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/dcsr_q_reg[step]_1.
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[2]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.174. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[2].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[7]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][7].
INFO: [Physopt 32-952] Improved path group WNS = -0.139. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[7].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[4][addr_mode][1]_0[0]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[4][addr_mode][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.121. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[4][addr_mode][1]_0[0].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][31]_0[0]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.121. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][31]_0[0].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[1]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.099. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[1].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[6]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][6].
INFO: [Physopt 32-952] Improved path group WNS = -0.072. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][31]_0[6].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][31]_0[1]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][31]_0[1].
INFO: [Physopt 32-703] Processed net i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][1]_0[0]. Clock skew was adjusted for instance i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: clk_out1_xlnx_clk_gen. Processed net: i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][1]_0[0].
INFO: [Physopt 32-710] Processed net i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_655. Critical path length was reduced through logic transformation on cell i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_385_comp.
INFO: [Physopt 32-735] Processed net i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[1][25]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.024 | TNS=0.000 | WHS=0.044 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.024 | TNS=0.000 | WHS=0.044 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3677 ; free virtual = 10627
Phase 2 Critical Path Optimization | Checksum: 1a67c4333

Time (s): cpu = 00:08:52 ; elapsed = 00:04:37 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3677 ; free virtual = 10627
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3677 ; free virtual = 10627
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.024 | TNS=0.000 | WHS=0.044 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          1.527  |        364.132  |            0  |              0  |                    63  |           0  |           1  |  00:04:34  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3677 ; free virtual = 10627
Ending Physical Synthesis Task | Checksum: 18a52f930

Time (s): cpu = 00:08:52 ; elapsed = 00:04:37 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3677 ; free virtual = 10627
INFO: [Common 17-83] Releasing license: Implementation
535 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:04 ; elapsed = 00:04:41 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3677 ; free virtual = 10627
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file cva6_zybo_z7_20_timing_summary_postroute_physopted.rpt -pb cva6_zybo_z7_20_timing_summary_postroute_physopted.pb -rpx cva6_zybo_z7_20_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file cva6_zybo_z7_20_bus_skew_postroute_physopted.rpt -pb cva6_zybo_z7_20_bus_skew_postroute_physopted.pb -rpx cva6_zybo_z7_20_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3666 ; free virtual = 10622
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3623 ; free virtual = 10620
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3623 ; free virtual = 10620
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3618 ; free virtual = 10622
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3604 ; free virtual = 10612
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3604 ; free virtual = 10613
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3761.699 ; gain = 0.000 ; free physical = 3604 ; free virtual = 10613
INFO: [Common 17-1381] The checkpoint '/home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 13:58:23 2025...
#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sat Jan 18 13:58:30 2025
# Process ID: 613077
# Current directory: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1
# Command line: vivado -log cva6_zybo_z7_20.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cva6_zybo_z7_20.tcl -notrace
# Log file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/cva6_zybo_z7_20.vdi
# Journal file: /home/utilisateur/Bureau/projet_M2/cva6-softcore-contest/corev_apu/fpga/cva6_fpga.runs/impl_1/vivado.jou
# Running On        :Dell-G15-5515
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency     :4067.325 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16078 MB
# Swap memory       :2147 MB
# Total Virtual     :18225 MB
# Available Virtual :13707 MB
#-----------------------------------------------------------
source cva6_zybo_z7_20.tcl -notrace
Command: open_checkpoint cva6_zybo_z7_20_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1422.742 ; gain = 0.000 ; free physical = 5726 ; free virtual = 12695
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1839.301 ; gain = 0.000 ; free physical = 5206 ; free virtual = 12263
INFO: [Netlist 29-17] Analyzing 2098 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1961.113 ; gain = 5.250 ; free physical = 5082 ; free virtual = 12139
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2593.152 ; gain = 0.000 ; free physical = 4538 ; free virtual = 11595
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2593.152 ; gain = 0.000 ; free physical = 4538 ; free virtual = 11595
Read PlaceDB: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2624.090 ; gain = 30.938 ; free physical = 4491 ; free virtual = 11548
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.090 ; gain = 0.000 ; free physical = 4491 ; free virtual = 11548
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2644.902 ; gain = 20.812 ; free physical = 4467 ; free virtual = 11525
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.902 ; gain = 51.750 ; free physical = 4467 ; free virtual = 11525
Restored from archive | CPU: 1.600000 secs | Memory: 51.182289 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.902 ; gain = 54.719 ; free physical = 4467 ; free virtual = 11525
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.902 ; gain = 0.000 ; free physical = 4467 ; free virtual = 11525
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2661.809 ; gain = 1239.066 ; free physical = 4467 ; free virtual = 11525
Command: write_bitstream -force cva6_zybo_z7_20.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/utilisateur/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 input i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2 multiplier stage i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_d__1 output is connected to registers with an asynchronous reset (i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mult_result_q_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG i_xlnx_clk_gen/inst/clkout1_buf is driven by another global buffer i_xlnx_clk_gen/inst/clkout1_buf_replica. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG i_xlnx_clk_gen/inst/clkout1_buf_replica is driven by another global buffer i_xlnx_clk_gen/inst/clkout1_buf_replica_1. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG i_xlnx_clk_gen/inst/clkout1_buf_replica_1 is driven by another global buffer i_xlnx_clk_gen/inst/clkout1_buf_replica_2. Remove non-muxed BUFG if it is not desired
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[1][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[2][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[2][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[2][11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[2][12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[5][addr_mode][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][access_type][r]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][access_type][r]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[7][addr_mode][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg has an input control pin i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11] (net: i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]) which is driven by a register (i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 35 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[resp][1:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 22 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 77 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cva6_zybo_z7_20.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.211 ; gain = 546.402 ; free physical = 3934 ; free virtual = 10999
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 13:59:05 2025...
