#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x183c720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1848ca0 .scope module, "Top" "Top" 3 10;
 .timescale 0 0;
v0x1879c00_0 .var "cin", 0 0;
v0x1879cc0_0 .net "cout", 0 0, L_0x18811f0;  1 drivers
v0x1879d80_0 .var "expected_cout", 0 0;
v0x1879e20_0 .var "expected_sum", 15 0;
v0x1879ee0_0 .var "in0", 15 0;
v0x1879ff0_0 .var "in1", 15 0;
v0x187a090_0 .var "random_cin", 0 0;
v0x187a130_0 .var "random_in0", 15 0;
v0x187a210_0 .var/2s "random_in0_num_ones", 31 0;
v0x187a380_0 .var "random_in1", 15 0;
v0x187a460_0 .var/2s "random_in1_num_ones", 31 0;
v0x187a540_0 .var "result", 16 0;
v0x187a620_0 .net "sum", 15 0, L_0x1881c70;  1 drivers
S_0x18490e0 .scope task, "check" "check" 4 12, 4 12 0, S_0x1848ca0;
 .timescale 0 0;
v0x184eaa0_0 .var "cin_", 0 0;
v0x1845110_0 .var "cout_", 0 0;
v0x184d820_0 .var "in0_", 15 0;
v0x184c5a0_0 .var "in1_", 15 0;
v0x184b320_0 .var "sum_", 15 0;
TD_Top.check ;
    %load/vec4 v0x1877e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1877fb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1877fb0_0, 0, 32;
    %load/vec4 v0x184d820_0;
    %store/vec4 v0x1879ee0_0, 0, 16;
    %load/vec4 v0x184c5a0_0;
    %store/vec4 v0x1879ff0_0, 0, 16;
    %load/vec4 v0x184eaa0_0;
    %store/vec4 v0x1879c00_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x1877ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 4 30 "$display", "%3d: %b + %b + %b (%5d + %5d + %b) > %b %b (%5d)", v0x1877d50_0, v0x1879ee0_0, v0x1879ff0_0, v0x1879c00_0, v0x1879ee0_0, v0x1879ff0_0, v0x1879c00_0, v0x1879cc0_0, v0x187a620_0, v0x187a620_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x1845110_0;
    %load/vec4 v0x1879cc0_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x1877ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 4 36 "$display", "\000" {0 0 0};
    %vpi_call/w 4 37 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "cout", v0x1877d50_0 {0 0 0};
    %vpi_call/w 4 39 "$display", " - actual value   : %b", v0x1879cc0_0 {0 0 0};
    %vpi_call/w 4 40 "$display", " - expected value : %b", v0x1845110_0 {0 0 0};
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1877e30_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18782a0_0, 0, 1;
T_0.5 ;
    %load/vec4 v0x184b320_0;
    %load/vec4 v0x187a620_0;
    %cmp/ne;
    %jmp/0xz  T_0.8, 6;
    %load/vec4 v0x1877ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call/w 4 37 "$display", "\000" {0 0 0};
    %vpi_call/w 4 38 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "sum", v0x1877d50_0 {0 0 0};
    %vpi_call/w 4 40 "$display", " - actual value   : %b", v0x187a620_0 {0 0 0};
    %vpi_call/w 4 41 "$display", " - expected value : %b", v0x184b320_0 {0 0 0};
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1877e30_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18782a0_0, 0, 1;
T_0.9 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x1849920 .scope module, "dut" "AdderRippleCarry_16b_GL" 3 28, 5 11 0, S_0x1848ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 16 "sum";
v0x1876b30_0 .net "carry", 0 0, L_0x187d860;  1 drivers
v0x1876bf0_0 .net "cin", 0 0, v0x1879c00_0;  1 drivers
v0x1876cb0_0 .net "cout", 0 0, L_0x18811f0;  alias, 1 drivers
v0x1876de0_0 .net "in0", 15 0, v0x1879ee0_0;  1 drivers
v0x1876ea0_0 .net "in1", 15 0, v0x1879ff0_0;  1 drivers
v0x1876fd0_0 .net "sum", 15 0, L_0x1881c70;  alias, 1 drivers
L_0x187df40 .part v0x1879ee0_0, 0, 8;
L_0x187e030 .part v0x1879ff0_0, 0, 8;
L_0x1881b30 .part v0x1879ee0_0, 8, 8;
L_0x1881bd0 .part v0x1879ff0_0, 8, 8;
L_0x1881c70 .concat8 [ 8 8 0 0], L_0x187dc70, L_0x1881860;
S_0x186b6f0 .scope module, "adder0" "AdderRippleCarry_8b_GL" 5 24, 6 11 0, S_0x1849920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x1870490_0 .net "carry0", 0 0, L_0x187a850;  1 drivers
v0x18705a0_0 .net "carry1", 0 0, L_0x187af80;  1 drivers
v0x18706b0_0 .net "carry2", 0 0, L_0x187b620;  1 drivers
v0x18707a0_0 .net "carry3", 0 0, L_0x187bd00;  1 drivers
v0x1870890_0 .net "carry4", 0 0, L_0x187c4f0;  1 drivers
v0x18709d0_0 .net "carry5", 0 0, L_0x187cb30;  1 drivers
v0x1870ac0_0 .net "carry6", 0 0, L_0x187d1d0;  1 drivers
v0x1870bb0_0 .net "cin", 0 0, v0x1879c00_0;  alias, 1 drivers
v0x1870c50_0 .net "cout", 0 0, L_0x187d860;  alias, 1 drivers
v0x1870cf0_0 .net "in0", 7 0, L_0x187df40;  1 drivers
v0x1870d90_0 .net "in1", 7 0, L_0x187e030;  1 drivers
v0x1870e50_0 .net "sum", 7 0, L_0x187dc70;  1 drivers
L_0x187aa50 .part L_0x187df40, 0, 1;
L_0x187ab80 .part L_0x187e030, 0, 1;
L_0x187b130 .part L_0x187df40, 1, 1;
L_0x187b260 .part L_0x187e030, 1, 1;
L_0x187b820 .part L_0x187df40, 2, 1;
L_0x187b950 .part L_0x187e030, 2, 1;
L_0x187beb0 .part L_0x187df40, 3, 1;
L_0x187c070 .part L_0x187e030, 3, 1;
L_0x187c600 .part L_0x187df40, 4, 1;
L_0x187c730 .part L_0x187e030, 4, 1;
L_0x187cc90 .part L_0x187df40, 5, 1;
L_0x187cdc0 .part L_0x187e030, 5, 1;
L_0x187d380 .part L_0x187df40, 6, 1;
L_0x187d4b0 .part L_0x187e030, 6, 1;
L_0x187da10 .part L_0x187df40, 7, 1;
L_0x187db40 .part L_0x187e030, 7, 1;
LS_0x187dc70_0_0 .concat8 [ 1 1 1 1], L_0x187a9e0, L_0x187b0c0, L_0x187b7b0, L_0x187be40;
LS_0x187dc70_0_4 .concat8 [ 1 1 1 1], L_0x187c590, L_0x187cc20, L_0x187d310, L_0x187d9a0;
L_0x187dc70 .concat8 [ 4 4 0 0], LS_0x187dc70_0_0, LS_0x187dc70_0_4;
S_0x186b900 .scope module, "fa0" "FullAdder_GL" 6 26, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x18527c0 .functor AND 1, L_0x187aa50, L_0x187ab80, C4<1>, C4<1>;
L_0x187a6e0 .functor AND 1, L_0x187ab80, v0x1879c00_0, C4<1>, C4<1>;
L_0x187a7e0 .functor AND 1, L_0x187aa50, v0x1879c00_0, C4<1>, C4<1>;
L_0x187a850 .functor OR 1, L_0x18527c0, L_0x187a6e0, L_0x187a7e0, C4<0>;
L_0x187a9e0 .functor XOR 1, L_0x187aa50, L_0x187ab80, v0x1879c00_0, C4<0>;
v0x184a0c0_0 .net "cin", 0 0, v0x1879c00_0;  alias, 1 drivers
v0x186bb70_0 .net "cout", 0 0, L_0x187a850;  alias, 1 drivers
v0x186bc50_0 .net "cout_0", 0 0, L_0x18527c0;  1 drivers
v0x186bcf0_0 .net "cout_1", 0 0, L_0x187a6e0;  1 drivers
v0x186bdb0_0 .net "cout_2", 0 0, L_0x187a7e0;  1 drivers
v0x186be70_0 .net "in0", 0 0, L_0x187aa50;  1 drivers
v0x186bf30_0 .net "in1", 0 0, L_0x187ab80;  1 drivers
v0x186bff0_0 .net "sum", 0 0, L_0x187a9e0;  1 drivers
S_0x186c170 .scope module, "fa1" "FullAdder_GL" 6 36, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187ace0 .functor AND 1, L_0x187b130, L_0x187b260, C4<1>, C4<1>;
L_0x187ade0 .functor AND 1, L_0x187b260, L_0x187a850, C4<1>, C4<1>;
L_0x187af10 .functor AND 1, L_0x187b130, L_0x187a850, C4<1>, C4<1>;
L_0x187af80 .functor OR 1, L_0x187ace0, L_0x187ade0, L_0x187af10, C4<0>;
L_0x187b0c0 .functor XOR 1, L_0x187b130, L_0x187b260, L_0x187a850, C4<0>;
v0x186c3a0_0 .net "cin", 0 0, L_0x187a850;  alias, 1 drivers
v0x186c440_0 .net "cout", 0 0, L_0x187af80;  alias, 1 drivers
v0x186c500_0 .net "cout_0", 0 0, L_0x187ace0;  1 drivers
v0x186c5a0_0 .net "cout_1", 0 0, L_0x187ade0;  1 drivers
v0x186c660_0 .net "cout_2", 0 0, L_0x187af10;  1 drivers
v0x186c770_0 .net "in0", 0 0, L_0x187b130;  1 drivers
v0x186c830_0 .net "in1", 0 0, L_0x187b260;  1 drivers
v0x186c8f0_0 .net "sum", 0 0, L_0x187b0c0;  1 drivers
S_0x186ca70 .scope module, "fa2" "FullAdder_GL" 6 46, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187b3c0 .functor AND 1, L_0x187b820, L_0x187b950, C4<1>, C4<1>;
L_0x187b430 .functor AND 1, L_0x187b950, L_0x187af80, C4<1>, C4<1>;
L_0x187b5b0 .functor AND 1, L_0x187b820, L_0x187af80, C4<1>, C4<1>;
L_0x187b620 .functor OR 1, L_0x187b3c0, L_0x187b430, L_0x187b5b0, C4<0>;
L_0x187b7b0 .functor XOR 1, L_0x187b820, L_0x187b950, L_0x187af80, C4<0>;
v0x186ccd0_0 .net "cin", 0 0, L_0x187af80;  alias, 1 drivers
v0x186cda0_0 .net "cout", 0 0, L_0x187b620;  alias, 1 drivers
v0x186ce60_0 .net "cout_0", 0 0, L_0x187b3c0;  1 drivers
v0x186cf30_0 .net "cout_1", 0 0, L_0x187b430;  1 drivers
v0x186cff0_0 .net "cout_2", 0 0, L_0x187b5b0;  1 drivers
v0x186d100_0 .net "in0", 0 0, L_0x187b820;  1 drivers
v0x186d1c0_0 .net "in1", 0 0, L_0x187b950;  1 drivers
v0x186d280_0 .net "sum", 0 0, L_0x187b7b0;  1 drivers
S_0x186d400 .scope module, "fa3" "FullAdder_GL" 6 56, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187bac0 .functor AND 1, L_0x187beb0, L_0x187c070, C4<1>, C4<1>;
L_0x187bb60 .functor AND 1, L_0x187c070, L_0x187b620, C4<1>, C4<1>;
L_0x187bc90 .functor AND 1, L_0x187beb0, L_0x187b620, C4<1>, C4<1>;
L_0x187bd00 .functor OR 1, L_0x187bac0, L_0x187bb60, L_0x187bc90, C4<0>;
L_0x187be40 .functor XOR 1, L_0x187beb0, L_0x187c070, L_0x187b620, C4<0>;
v0x186d660_0 .net "cin", 0 0, L_0x187b620;  alias, 1 drivers
v0x186d750_0 .net "cout", 0 0, L_0x187bd00;  alias, 1 drivers
v0x186d810_0 .net "cout_0", 0 0, L_0x187bac0;  1 drivers
v0x186d8e0_0 .net "cout_1", 0 0, L_0x187bb60;  1 drivers
v0x186d9a0_0 .net "cout_2", 0 0, L_0x187bc90;  1 drivers
v0x186dab0_0 .net "in0", 0 0, L_0x187beb0;  1 drivers
v0x186db70_0 .net "in1", 0 0, L_0x187c070;  1 drivers
v0x186dc30_0 .net "sum", 0 0, L_0x187be40;  1 drivers
S_0x186ddb0 .scope module, "fa4" "FullAdder_GL" 6 66, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187c280 .functor AND 1, L_0x187c600, L_0x187c730, C4<1>, C4<1>;
L_0x187c350 .functor AND 1, L_0x187c730, L_0x187bd00, C4<1>, C4<1>;
L_0x187c480 .functor AND 1, L_0x187c600, L_0x187bd00, C4<1>, C4<1>;
L_0x187c4f0 .functor OR 1, L_0x187c280, L_0x187c350, L_0x187c480, C4<0>;
L_0x187c590 .functor XOR 1, L_0x187c600, L_0x187c730, L_0x187bd00, C4<0>;
v0x186e060_0 .net "cin", 0 0, L_0x187bd00;  alias, 1 drivers
v0x186e120_0 .net "cout", 0 0, L_0x187c4f0;  alias, 1 drivers
v0x186e1e0_0 .net "cout_0", 0 0, L_0x187c280;  1 drivers
v0x186e2b0_0 .net "cout_1", 0 0, L_0x187c350;  1 drivers
v0x186e370_0 .net "cout_2", 0 0, L_0x187c480;  1 drivers
v0x186e480_0 .net "in0", 0 0, L_0x187c600;  1 drivers
v0x186e540_0 .net "in1", 0 0, L_0x187c730;  1 drivers
v0x186e600_0 .net "sum", 0 0, L_0x187c590;  1 drivers
S_0x186e780 .scope module, "fa5" "FullAdder_GL" 6 76, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187c8c0 .functor AND 1, L_0x187cc90, L_0x187cdc0, C4<1>, C4<1>;
L_0x187c990 .functor AND 1, L_0x187cdc0, L_0x187c4f0, C4<1>, C4<1>;
L_0x187cac0 .functor AND 1, L_0x187cc90, L_0x187c4f0, C4<1>, C4<1>;
L_0x187cb30 .functor OR 1, L_0x187c8c0, L_0x187c990, L_0x187cac0, C4<0>;
L_0x187cc20 .functor XOR 1, L_0x187cc90, L_0x187cdc0, L_0x187c4f0, C4<0>;
v0x186e9e0_0 .net "cin", 0 0, L_0x187c4f0;  alias, 1 drivers
v0x186ead0_0 .net "cout", 0 0, L_0x187cb30;  alias, 1 drivers
v0x186eb90_0 .net "cout_0", 0 0, L_0x187c8c0;  1 drivers
v0x186ec60_0 .net "cout_1", 0 0, L_0x187c990;  1 drivers
v0x186ed20_0 .net "cout_2", 0 0, L_0x187cac0;  1 drivers
v0x186ee30_0 .net "in0", 0 0, L_0x187cc90;  1 drivers
v0x186eef0_0 .net "in1", 0 0, L_0x187cdc0;  1 drivers
v0x186efb0_0 .net "sum", 0 0, L_0x187cc20;  1 drivers
S_0x186f130 .scope module, "fa6" "FullAdder_GL" 6 86, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187cf60 .functor AND 1, L_0x187d380, L_0x187d4b0, C4<1>, C4<1>;
L_0x187d030 .functor AND 1, L_0x187d4b0, L_0x187cb30, C4<1>, C4<1>;
L_0x187d160 .functor AND 1, L_0x187d380, L_0x187cb30, C4<1>, C4<1>;
L_0x187d1d0 .functor OR 1, L_0x187cf60, L_0x187d030, L_0x187d160, C4<0>;
L_0x187d310 .functor XOR 1, L_0x187d380, L_0x187d4b0, L_0x187cb30, C4<0>;
v0x186f390_0 .net "cin", 0 0, L_0x187cb30;  alias, 1 drivers
v0x186f480_0 .net "cout", 0 0, L_0x187d1d0;  alias, 1 drivers
v0x186f540_0 .net "cout_0", 0 0, L_0x187cf60;  1 drivers
v0x186f610_0 .net "cout_1", 0 0, L_0x187d030;  1 drivers
v0x186f6d0_0 .net "cout_2", 0 0, L_0x187d160;  1 drivers
v0x186f7e0_0 .net "in0", 0 0, L_0x187d380;  1 drivers
v0x186f8a0_0 .net "in1", 0 0, L_0x187d4b0;  1 drivers
v0x186f960_0 .net "sum", 0 0, L_0x187d310;  1 drivers
S_0x186fae0 .scope module, "fa7" "FullAdder_GL" 6 96, 7 10 0, S_0x186b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187cef0 .functor AND 1, L_0x187da10, L_0x187db40, C4<1>, C4<1>;
L_0x187d6c0 .functor AND 1, L_0x187db40, L_0x187d1d0, C4<1>, C4<1>;
L_0x187d7f0 .functor AND 1, L_0x187da10, L_0x187d1d0, C4<1>, C4<1>;
L_0x187d860 .functor OR 1, L_0x187cef0, L_0x187d6c0, L_0x187d7f0, C4<0>;
L_0x187d9a0 .functor XOR 1, L_0x187da10, L_0x187db40, L_0x187d1d0, C4<0>;
v0x186fd40_0 .net "cin", 0 0, L_0x187d1d0;  alias, 1 drivers
v0x186fe30_0 .net "cout", 0 0, L_0x187d860;  alias, 1 drivers
v0x186fef0_0 .net "cout_0", 0 0, L_0x187cef0;  1 drivers
v0x186ffc0_0 .net "cout_1", 0 0, L_0x187d6c0;  1 drivers
v0x1870080_0 .net "cout_2", 0 0, L_0x187d7f0;  1 drivers
v0x1870190_0 .net "in0", 0 0, L_0x187da10;  1 drivers
v0x1870250_0 .net "in1", 0 0, L_0x187db40;  1 drivers
v0x1870310_0 .net "sum", 0 0, L_0x187d9a0;  1 drivers
S_0x1870ff0 .scope module, "adder1" "AdderRippleCarry_8b_GL" 5 35, 6 11 0, S_0x1849920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x1875f20_0 .net "carry0", 0 0, L_0x187e310;  1 drivers
v0x1876030_0 .net "carry1", 0 0, L_0x187e910;  1 drivers
v0x1876140_0 .net "carry2", 0 0, L_0x187efb0;  1 drivers
v0x1876230_0 .net "carry3", 0 0, L_0x187f690;  1 drivers
v0x1876320_0 .net "carry4", 0 0, L_0x187fe80;  1 drivers
v0x1876460_0 .net "carry5", 0 0, L_0x18804c0;  1 drivers
v0x1876550_0 .net "carry6", 0 0, L_0x1880b60;  1 drivers
v0x1876640_0 .net "cin", 0 0, L_0x187d860;  alias, 1 drivers
v0x18766e0_0 .net "cout", 0 0, L_0x18811f0;  alias, 1 drivers
v0x1876810_0 .net "in0", 7 0, L_0x1881b30;  1 drivers
v0x18768b0_0 .net "in1", 7 0, L_0x1881bd0;  1 drivers
v0x1876990_0 .net "sum", 7 0, L_0x1881860;  1 drivers
L_0x187e5f0 .part L_0x1881b30, 0, 1;
L_0x187e690 .part L_0x1881bd0, 0, 1;
L_0x187eac0 .part L_0x1881b30, 1, 1;
L_0x187ebf0 .part L_0x1881bd0, 1, 1;
L_0x187f1b0 .part L_0x1881b30, 2, 1;
L_0x187f2e0 .part L_0x1881bd0, 2, 1;
L_0x187f840 .part L_0x1881b30, 3, 1;
L_0x187fa00 .part L_0x1881bd0, 3, 1;
L_0x187ff90 .part L_0x1881b30, 4, 1;
L_0x18800c0 .part L_0x1881bd0, 4, 1;
L_0x1880620 .part L_0x1881b30, 5, 1;
L_0x1880750 .part L_0x1881bd0, 5, 1;
L_0x1880d10 .part L_0x1881b30, 6, 1;
L_0x1880e40 .part L_0x1881bd0, 6, 1;
L_0x18813e0 .part L_0x1881b30, 7, 1;
L_0x1881620 .part L_0x1881bd0, 7, 1;
LS_0x1881860_0_0 .concat8 [ 1 1 1 1], L_0x187e470, L_0x187ea50, L_0x187f140, L_0x187f7d0;
LS_0x1881860_0_4 .concat8 [ 1 1 1 1], L_0x187ff20, L_0x18805b0, L_0x1880ca0, L_0x1881370;
L_0x1881860 .concat8 [ 4 4 0 0], LS_0x1881860_0_0, LS_0x1881860_0_4;
S_0x1871220 .scope module, "fa0" "FullAdder_GL" 6 26, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187e120 .functor AND 1, L_0x187e5f0, L_0x187e690, C4<1>, C4<1>;
L_0x187e190 .functor AND 1, L_0x187e690, L_0x187d860, C4<1>, C4<1>;
L_0x187e250 .functor AND 1, L_0x187e5f0, L_0x187d860, C4<1>, C4<1>;
L_0x187e310 .functor OR 1, L_0x187e120, L_0x187e190, L_0x187e250, C4<0>;
L_0x187e470 .functor XOR 1, L_0x187e5f0, L_0x187e690, L_0x187d860, C4<0>;
v0x1871480_0 .net "cin", 0 0, L_0x187d860;  alias, 1 drivers
v0x1871590_0 .net "cout", 0 0, L_0x187e310;  alias, 1 drivers
v0x1871670_0 .net "cout_0", 0 0, L_0x187e120;  1 drivers
v0x1871710_0 .net "cout_1", 0 0, L_0x187e190;  1 drivers
v0x18717d0_0 .net "cout_2", 0 0, L_0x187e250;  1 drivers
v0x18718e0_0 .net "in0", 0 0, L_0x187e5f0;  1 drivers
v0x18719a0_0 .net "in1", 0 0, L_0x187e690;  1 drivers
v0x1871a60_0 .net "sum", 0 0, L_0x187e470;  1 drivers
S_0x1871be0 .scope module, "fa1" "FullAdder_GL" 6 36, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187e730 .functor AND 1, L_0x187eac0, L_0x187ebf0, C4<1>, C4<1>;
L_0x187e7a0 .functor AND 1, L_0x187ebf0, L_0x187e310, C4<1>, C4<1>;
L_0x187e8a0 .functor AND 1, L_0x187eac0, L_0x187e310, C4<1>, C4<1>;
L_0x187e910 .functor OR 1, L_0x187e730, L_0x187e7a0, L_0x187e8a0, C4<0>;
L_0x187ea50 .functor XOR 1, L_0x187eac0, L_0x187ebf0, L_0x187e310, C4<0>;
v0x1871e60_0 .net "cin", 0 0, L_0x187e310;  alias, 1 drivers
v0x1871f00_0 .net "cout", 0 0, L_0x187e910;  alias, 1 drivers
v0x1871fc0_0 .net "cout_0", 0 0, L_0x187e730;  1 drivers
v0x1872060_0 .net "cout_1", 0 0, L_0x187e7a0;  1 drivers
v0x1872120_0 .net "cout_2", 0 0, L_0x187e8a0;  1 drivers
v0x1872230_0 .net "in0", 0 0, L_0x187eac0;  1 drivers
v0x18722f0_0 .net "in1", 0 0, L_0x187ebf0;  1 drivers
v0x18723b0_0 .net "sum", 0 0, L_0x187ea50;  1 drivers
S_0x1872530 .scope module, "fa2" "FullAdder_GL" 6 46, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187ed50 .functor AND 1, L_0x187f1b0, L_0x187f2e0, C4<1>, C4<1>;
L_0x187edc0 .functor AND 1, L_0x187f2e0, L_0x187e910, C4<1>, C4<1>;
L_0x187ef40 .functor AND 1, L_0x187f1b0, L_0x187e910, C4<1>, C4<1>;
L_0x187efb0 .functor OR 1, L_0x187ed50, L_0x187edc0, L_0x187ef40, C4<0>;
L_0x187f140 .functor XOR 1, L_0x187f1b0, L_0x187f2e0, L_0x187e910, C4<0>;
v0x1872790_0 .net "cin", 0 0, L_0x187e910;  alias, 1 drivers
v0x1872830_0 .net "cout", 0 0, L_0x187efb0;  alias, 1 drivers
v0x18728f0_0 .net "cout_0", 0 0, L_0x187ed50;  1 drivers
v0x18729c0_0 .net "cout_1", 0 0, L_0x187edc0;  1 drivers
v0x1872a80_0 .net "cout_2", 0 0, L_0x187ef40;  1 drivers
v0x1872b90_0 .net "in0", 0 0, L_0x187f1b0;  1 drivers
v0x1872c50_0 .net "in1", 0 0, L_0x187f2e0;  1 drivers
v0x1872d10_0 .net "sum", 0 0, L_0x187f140;  1 drivers
S_0x1872e90 .scope module, "fa3" "FullAdder_GL" 6 56, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187f450 .functor AND 1, L_0x187f840, L_0x187fa00, C4<1>, C4<1>;
L_0x187f4f0 .functor AND 1, L_0x187fa00, L_0x187efb0, C4<1>, C4<1>;
L_0x187f620 .functor AND 1, L_0x187f840, L_0x187efb0, C4<1>, C4<1>;
L_0x187f690 .functor OR 1, L_0x187f450, L_0x187f4f0, L_0x187f620, C4<0>;
L_0x187f7d0 .functor XOR 1, L_0x187f840, L_0x187fa00, L_0x187efb0, C4<0>;
v0x18730f0_0 .net "cin", 0 0, L_0x187efb0;  alias, 1 drivers
v0x18731e0_0 .net "cout", 0 0, L_0x187f690;  alias, 1 drivers
v0x18732a0_0 .net "cout_0", 0 0, L_0x187f450;  1 drivers
v0x1873370_0 .net "cout_1", 0 0, L_0x187f4f0;  1 drivers
v0x1873430_0 .net "cout_2", 0 0, L_0x187f620;  1 drivers
v0x1873540_0 .net "in0", 0 0, L_0x187f840;  1 drivers
v0x1873600_0 .net "in1", 0 0, L_0x187fa00;  1 drivers
v0x18736c0_0 .net "sum", 0 0, L_0x187f7d0;  1 drivers
S_0x1873840 .scope module, "fa4" "FullAdder_GL" 6 66, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x187fc10 .functor AND 1, L_0x187ff90, L_0x18800c0, C4<1>, C4<1>;
L_0x187fce0 .functor AND 1, L_0x18800c0, L_0x187f690, C4<1>, C4<1>;
L_0x187fe10 .functor AND 1, L_0x187ff90, L_0x187f690, C4<1>, C4<1>;
L_0x187fe80 .functor OR 1, L_0x187fc10, L_0x187fce0, L_0x187fe10, C4<0>;
L_0x187ff20 .functor XOR 1, L_0x187ff90, L_0x18800c0, L_0x187f690, C4<0>;
v0x1873af0_0 .net "cin", 0 0, L_0x187f690;  alias, 1 drivers
v0x1873bb0_0 .net "cout", 0 0, L_0x187fe80;  alias, 1 drivers
v0x1873c70_0 .net "cout_0", 0 0, L_0x187fc10;  1 drivers
v0x1873d40_0 .net "cout_1", 0 0, L_0x187fce0;  1 drivers
v0x1873e00_0 .net "cout_2", 0 0, L_0x187fe10;  1 drivers
v0x1873f10_0 .net "in0", 0 0, L_0x187ff90;  1 drivers
v0x1873fd0_0 .net "in1", 0 0, L_0x18800c0;  1 drivers
v0x1874090_0 .net "sum", 0 0, L_0x187ff20;  1 drivers
S_0x1874210 .scope module, "fa5" "FullAdder_GL" 6 76, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1880250 .functor AND 1, L_0x1880620, L_0x1880750, C4<1>, C4<1>;
L_0x1880320 .functor AND 1, L_0x1880750, L_0x187fe80, C4<1>, C4<1>;
L_0x1880450 .functor AND 1, L_0x1880620, L_0x187fe80, C4<1>, C4<1>;
L_0x18804c0 .functor OR 1, L_0x1880250, L_0x1880320, L_0x1880450, C4<0>;
L_0x18805b0 .functor XOR 1, L_0x1880620, L_0x1880750, L_0x187fe80, C4<0>;
v0x1874470_0 .net "cin", 0 0, L_0x187fe80;  alias, 1 drivers
v0x1874560_0 .net "cout", 0 0, L_0x18804c0;  alias, 1 drivers
v0x1874620_0 .net "cout_0", 0 0, L_0x1880250;  1 drivers
v0x18746f0_0 .net "cout_1", 0 0, L_0x1880320;  1 drivers
v0x18747b0_0 .net "cout_2", 0 0, L_0x1880450;  1 drivers
v0x18748c0_0 .net "in0", 0 0, L_0x1880620;  1 drivers
v0x1874980_0 .net "in1", 0 0, L_0x1880750;  1 drivers
v0x1874a40_0 .net "sum", 0 0, L_0x18805b0;  1 drivers
S_0x1874bc0 .scope module, "fa6" "FullAdder_GL" 6 86, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x18808f0 .functor AND 1, L_0x1880d10, L_0x1880e40, C4<1>, C4<1>;
L_0x18809c0 .functor AND 1, L_0x1880e40, L_0x18804c0, C4<1>, C4<1>;
L_0x1880af0 .functor AND 1, L_0x1880d10, L_0x18804c0, C4<1>, C4<1>;
L_0x1880b60 .functor OR 1, L_0x18808f0, L_0x18809c0, L_0x1880af0, C4<0>;
L_0x1880ca0 .functor XOR 1, L_0x1880d10, L_0x1880e40, L_0x18804c0, C4<0>;
v0x1874e20_0 .net "cin", 0 0, L_0x18804c0;  alias, 1 drivers
v0x1874f10_0 .net "cout", 0 0, L_0x1880b60;  alias, 1 drivers
v0x1874fd0_0 .net "cout_0", 0 0, L_0x18808f0;  1 drivers
v0x18750a0_0 .net "cout_1", 0 0, L_0x18809c0;  1 drivers
v0x1875160_0 .net "cout_2", 0 0, L_0x1880af0;  1 drivers
v0x1875270_0 .net "in0", 0 0, L_0x1880d10;  1 drivers
v0x1875330_0 .net "in1", 0 0, L_0x1880e40;  1 drivers
v0x18753f0_0 .net "sum", 0 0, L_0x1880ca0;  1 drivers
S_0x1875570 .scope module, "fa7" "FullAdder_GL" 6 96, 7 10 0, S_0x1870ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1880880 .functor AND 1, L_0x18813e0, L_0x1881620, C4<1>, C4<1>;
L_0x1881050 .functor AND 1, L_0x1881620, L_0x1880b60, C4<1>, C4<1>;
L_0x1881180 .functor AND 1, L_0x18813e0, L_0x1880b60, C4<1>, C4<1>;
L_0x18811f0 .functor OR 1, L_0x1880880, L_0x1881050, L_0x1881180, C4<0>;
L_0x1881370 .functor XOR 1, L_0x18813e0, L_0x1881620, L_0x1880b60, C4<0>;
v0x18757d0_0 .net "cin", 0 0, L_0x1880b60;  alias, 1 drivers
v0x18758c0_0 .net "cout", 0 0, L_0x18811f0;  alias, 1 drivers
v0x1875980_0 .net "cout_0", 0 0, L_0x1880880;  1 drivers
v0x1875a50_0 .net "cout_1", 0 0, L_0x1881050;  1 drivers
v0x1875b10_0 .net "cout_2", 0 0, L_0x1881180;  1 drivers
v0x1875c20_0 .net "in0", 0 0, L_0x18813e0;  1 drivers
v0x1875ce0_0 .net "in1", 0 0, L_0x1881620;  1 drivers
v0x1875da0_0 .net "sum", 0 0, L_0x1881370;  1 drivers
S_0x1877170 .scope module, "t" "CombinationalTestUtils" 3 16, 8 26 0, S_0x1848ca0;
 .timescale 0 0;
P_0x1877350 .param/l "outputs_undefined" 1 8 37, +C4<00000000000000000000000000000001>;
v0x1877c70_0 .var "clk", 0 0;
v0x1877d50_0 .var/2s "cycles", 31 0;
v0x1877e30_0 .var "failed", 0 0;
v0x1877ed0_0 .var/2s "n", 31 0;
v0x1877fb0_0 .var/2s "num_checks", 31 0;
v0x18780e0_0 .var/2s "num_test_cases_failed", 31 0;
v0x18781c0_0 .var/2s "num_test_cases_passed", 31 0;
v0x18782a0_0 .var "passed", 0 0;
v0x1878360_0 .var "rst", 0 0;
v0x1878420_0 .var/2s "seed", 31 0;
v0x1878500_0 .var/str "vcd_filename";
E_0x17fd030 .event posedge, v0x1877c70_0;
S_0x1877410 .scope task, "test_bench_begin" "test_bench_begin" 8 102, 8 102 0, S_0x1877170;
 .timescale 0 0;
TD_Top.t.test_bench_begin ;
    %vpi_call/w 8 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18781c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18780e0_0, 0, 32;
    %end;
S_0x1877610 .scope task, "test_bench_end" "test_bench_end" 8 112, 8 112 0, S_0x1877170;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %vpi_call/w 8 115 "$write", "\012" {0 0 0};
T_2.14 ;
    %vpi_call/w 8 116 "$display", "num_test_cases_passed = %2d", v0x18781c0_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "num_test_cases_failed = %2d", v0x18780e0_0 {0 0 0};
    %vpi_call/w 8 118 "$write", "\012" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call/w 8 121 "$write", "\012" {0 0 0};
    %load/vec4 v0x1877e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.18, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x18782a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %vpi_call/w 8 123 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_2.17;
T_2.16 ;
    %vpi_call/w 8 125 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_2.17 ;
    %vpi_call/w 8 127 "$write", " (%3d checks)\012", v0x1877fb0_0 {0 0 0};
    %vpi_call/w 8 129 "$write", "\012" {0 0 0};
T_2.13 ;
    %vpi_call/w 8 131 "$finish" {0 0 0};
    %end;
S_0x1877810 .scope task, "test_case_begin" "test_case_begin" 8 138, 8 138 0, S_0x1877170;
 .timescale 0 0;
v0x18779f0_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %vpi_call/w 8 139 "$write", "%-40s ", v0x18779f0_0 {0 0 0};
    %load/vec4 v0x1877ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %vpi_call/w 8 141 "$write", "\012" {0 0 0};
T_3.19 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1878420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1877fb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1877e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18782a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1878360_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1878360_0, 0, 1;
    %end;
S_0x1877a90 .scope task, "test_case_end" "test_case_end" 8 157, 8 157 0, S_0x1877170;
 .timescale 0 0;
TD_Top.t.test_case_end ;
    %load/vec4 v0x1877e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.23, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x18782a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18781c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18781c0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18780e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18780e0_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0x1877e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.28, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x18782a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %vpi_call/w 8 166 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_4.27;
T_4.26 ;
    %vpi_call/w 8 168 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_4.27 ;
    %vpi_call/w 8 170 "$write", " (%3d checks)\012", v0x1877fb0_0 {0 0 0};
T_4.24 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.29, 5;
    %vpi_call/w 8 174 "$display", "\000" {0 0 0};
T_4.29 ;
    %end;
S_0x18785c0 .scope task, "test_case_1_basic" "test_case_1_basic" 4 45, 4 45 0, S_0x1848ca0;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x18779f0_0;
    %fork TD_Top.t.test_case_begin, S_0x1877810;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1877a90;
    %join;
    %end;
S_0x1878750 .scope task, "test_case_2_carry_propagation" "test_case_2_carry_propagation" 4 60, 4 60 0, S_0x1848ca0;
 .timescale 0 0;
TD_Top.test_case_2_carry_propagation ;
    %pushi/str "test_case_2_overflow";
    %store/str v0x18779f0_0;
    %fork TD_Top.t.test_case_begin, S_0x1877810;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1877a90;
    %join;
    %end;
S_0x1878980 .scope task, "test_case_3_single_bit_carry" "test_case_3_single_bit_carry" 4 76, 4 76 0, S_0x1848ca0;
 .timescale 0 0;
TD_Top.test_case_3_single_bit_carry ;
    %pushi/str "test_case_3_single_bit_carry";
    %store/str v0x18779f0_0;
    %fork TD_Top.t.test_case_begin, S_0x1877810;
    %join;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 511, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1877a90;
    %join;
    %end;
S_0x1878b60 .scope task, "test_case_4_carry_ins" "test_case_4_carry_ins" 4 87, 4 87 0, S_0x1848ca0;
 .timescale 0 0;
TD_Top.test_case_4_carry_ins ;
    %pushi/str "test_case_4_carry_ins";
    %store/str v0x18779f0_0;
    %fork TD_Top.t.test_case_begin, S_0x1877810;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 65520, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 65521, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1877a90;
    %join;
    %end;
S_0x1878d40 .scope task, "test_case_5_patterns" "test_case_5_patterns" 4 98, 4 98 0, S_0x1848ca0;
 .timescale 0 0;
TD_Top.test_case_5_patterns ;
    %pushi/str "test_case_5_patterns";
    %store/str v0x18779f0_0;
    %fork TD_Top.t.test_case_begin, S_0x1877810;
    %join;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 61680, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 17185, 0, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1877a90;
    %join;
    %end;
S_0x1878f20 .scope task, "test_case_6_random" "test_case_6_random" 4 125, 4 125 0, S_0x1848ca0;
 .timescale 0 0;
TD_Top.test_case_6_random ;
    %pushi/str "test_case_6_random";
    %store/str v0x18779f0_0;
    %fork TD_Top.t.test_case_begin, S_0x1877810;
    %join;
    %fork t_1, S_0x1879190;
    %jmp t_0;
    .scope S_0x1879190;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1879920_0, 0, 32;
T_10.31 ;
    %load/vec4 v0x1879920_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_10.32, 5;
    %vpi_func 4 133 "$urandom" 32, v0x1878420_0 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x187a130_0, 0, 16;
    %vpi_func 4 134 "$urandom" 32, v0x1878420_0 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x187a380_0, 0, 16;
    %vpi_func 4 135 "$urandom" 32, v0x1878420_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x187a090_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x187a210_0, 0, 32;
    %fork t_3, S_0x1879340;
    %jmp t_2;
    .scope S_0x1879340;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1879540_0, 0, 32;
T_10.33 ;
    %load/vec4 v0x1879540_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_10.34, 5;
    %load/vec4 v0x187a130_0;
    %load/vec4 v0x1879540_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.35, 8;
    %load/vec4 v0x187a210_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x187a210_0, 0, 32;
T_10.35 ;
    %load/vec4 v0x1879540_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1879540_0, 0, 32;
    %jmp T_10.33;
T_10.34 ;
    %end;
    .scope S_0x1879190;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x187a460_0, 0, 32;
    %fork t_5, S_0x1879640;
    %jmp t_4;
    .scope S_0x1879640;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1879840_0, 0, 32;
T_10.37 ;
    %load/vec4 v0x1879840_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_10.38, 5;
    %load/vec4 v0x187a380_0;
    %load/vec4 v0x1879840_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.39, 8;
    %load/vec4 v0x187a460_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x187a460_0, 0, 32;
T_10.39 ;
    %load/vec4 v0x1879840_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1879840_0, 0, 32;
    %jmp T_10.37;
T_10.38 ;
    %end;
    .scope S_0x1879190;
t_4 %join;
    %load/vec4 v0x187a130_0;
    %pad/u 17;
    %load/vec4 v0x187a380_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x187a090_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x187a540_0, 0, 17;
    %load/vec4 v0x187a540_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x1879d80_0, 0, 1;
    %load/vec4 v0x187a540_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x1879e20_0, 0, 16;
    %load/vec4 v0x187a130_0;
    %store/vec4 v0x184d820_0, 0, 16;
    %load/vec4 v0x187a380_0;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %load/vec4 v0x187a090_0;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %load/vec4 v0x1879d80_0;
    %store/vec4 v0x1845110_0, 0, 1;
    %load/vec4 v0x1879e20_0;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %load/vec4 v0x1879920_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1879920_0, 0, 32;
    %jmp T_10.31;
T_10.32 ;
    %end;
    .scope S_0x1878f20;
t_0 %join;
    %fork TD_Top.t.test_case_end, S_0x1877a90;
    %join;
    %end;
S_0x1879190 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 129, 4 129 0, S_0x1878f20;
 .timescale 0 0;
v0x1879920_0 .var/2s "i", 31 0;
S_0x1879340 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 140, 4 140 0, S_0x1879190;
 .timescale 0 0;
v0x1879540_0 .var/2s "j", 31 0;
S_0x1879640 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 148, 4 148 0, S_0x1879190;
 .timescale 0 0;
v0x1879840_0 .var/2s "j", 31 0;
S_0x1879a20 .scope task, "test_case_7_xprop" "test_case_7_xprop" 4 170, 4 170 0, S_0x1848ca0;
 .timescale 0 0;
TD_Top.test_case_7_xprop ;
    %pushi/str "test_case_7_xprop";
    %store/str v0x18779f0_0;
    %fork TD_Top.t.test_case_begin, S_0x1877810;
    %join;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x184d820_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x184c5a0_0, 0, 16;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x184eaa0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1845110_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x184b320_0, 0, 16;
    %fork TD_Top.check, S_0x18490e0;
    %join;
    %fork TD_Top.t.test_case_end, S_0x1877a90;
    %join;
    %end;
    .scope S_0x1877170;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1877e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18782a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1877fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18781c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18780e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1877ed0_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1878420_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x1877170;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1877c70_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1877170;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x1877c70_0;
    %inv;
    %store/vec4 v0x1877c70_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1877170;
T_15 ;
    %vpi_func 8 55 "$value$plusargs" 32, "test-case=%d", v0x1877ed0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1877ed0_0, 0, 32;
T_15.0 ;
    %vpi_func 8 58 "$value$plusargs" 32, "dump-vcd=%s", v0x1878500_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call/w 8 59 "$dumpfile", v0x1878500_0 {0 0 0};
    %vpi_call/w 8 60 "$dumpvars" {0 0 0};
T_15.2 ;
    %end;
    .thread T_15;
    .scope S_0x1877170;
T_16 ;
    %wait E_0x17fd030;
    %load/vec4 v0x1878360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1877d50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1877d50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x1877d50_0, 0;
T_16.1 ;
    %load/vec4 v0x1877d50_0;
    %cmpi/s 9999, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.2, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %vpi_call/w 8 85 "$display", "\000" {0 0 0};
T_16.4 ;
    %vpi_call/w 8 86 "$display", "\033[31m", "FAILED", "\033[0m", " (timeout after %0d cycles)\012", v0x1877d50_0 {0 0 0};
    %vpi_call/w 8 89 "$display", "num_test_cases_passed = %2d", v0x18781c0_0 {0 0 0};
    %load/vec4 v0x18780e0_0;
    %addi 1, 0, 32;
    %vpi_call/w 8 90 "$display", "num_test_cases_failed = %2d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 8 91 "$write", "\012" {0 0 0};
    %vpi_call/w 8 93 "$finish" {0 0 0};
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1848ca0;
T_17 ;
    %fork TD_Top.t.test_bench_begin, S_0x1877410;
    %join;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.2;
    %jmp/0xz  T_17.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x18785c0;
    %join;
T_17.0 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.5;
    %jmp/0xz  T_17.3, 5;
    %fork TD_Top.test_case_2_carry_propagation, S_0x1878750;
    %join;
T_17.3 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.8;
    %jmp/0xz  T_17.6, 5;
    %fork TD_Top.test_case_3_single_bit_carry, S_0x1878980;
    %join;
T_17.6 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.11;
    %jmp/0xz  T_17.9, 5;
    %fork TD_Top.test_case_4_carry_ins, S_0x1878b60;
    %join;
T_17.9 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.14, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.14;
    %jmp/0xz  T_17.12, 5;
    %fork TD_Top.test_case_5_patterns, S_0x1878d40;
    %join;
T_17.12 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.17;
    %jmp/0xz  T_17.15, 5;
    %fork TD_Top.test_case_6_random, S_0x1878f20;
    %join;
T_17.15 ;
    %load/vec4 v0x1877ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_17.20, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1877ed0_0;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_17.20;
    %jmp/0xz  T_17.18, 5;
    %fork TD_Top.test_case_7_xprop, S_0x1879a20;
    %join;
T_17.18 ;
    %fork TD_Top.t.test_bench_end, S_0x1877610;
    %join;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "../lab2/test/AdderRippleCarry_16b_GL-test.v";
    "../lab2/test/Adder_16b-test-cases.v";
    "../lab2/AdderRippleCarry_16b_GL.v";
    "../lab2/AdderRippleCarry_8b_GL.v";
    "../lab2/FullAdder_GL.v";
    "../ece2300/ece2300-test.v";
