{D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_14_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_14_bit

Top level modules:
	M_TWIDLE_14_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/out_state.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/out_state.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module out_state

Top level modules:
	out_state

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/multiply.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/multiply.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module multiply

Top level modules:
	multiply

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/RADIX.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/RADIX.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RADIX

Top level modules:
	RADIX

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/MODIFY_RADIX2.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/MODIFY_RADIX2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MODIFY_RADIX2

Top level modules:
	MODIFY_RADIX2

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_9_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_9_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_9_bit

Top level modules:
	M_TWIDLE_9_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/uart_rx.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/uart_rx.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_rx

Top level modules:
	uart_rx

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/RADIX_WITH_NO_MULTIPLIER.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RADIX_WITH_NO_MULTIPLIER

Top level modules:
	RADIX_WITH_NO_MULTIPLIER

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module demultiplexor

Top level modules:
	demultiplexor

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_sec.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_sec

Top level modules:
	tw_factor_for_sec

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/seg7_data2.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/seg7_data2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module seg7_data2

Top level modules:
	seg7_data2

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_13_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_13_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_13_bit

Top level modules:
	TWIDLE_13_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/final_addres_generator.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/final_addres_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module final_addres_generator

Top level modules:
	final_addres_generator

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/CONTROL2.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/CONTROL2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MODIFY_CONTROL

Top level modules:
	MODIFY_CONTROL

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_6_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_6_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_6_bit

Top level modules:
	TWIDLE_6_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/CLASS_CONTROL.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/CLASS_CONTROL.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CLASS_CONTROL

Top level modules:
	CLASS_CONTROL

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/adder.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/addres_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module addres_generator

Top level modules:
	addres_generator

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_8_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_8_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_8_bit

Top level modules:
	M_TWIDLE_8_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_3th.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_3th

Top level modules:
	tw_factor_for_3th

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/modifying_adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module modifying_adder

Top level modules:
	modifying_adder

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/uart_vd.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/uart_vd.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_vd

Top level modules:
	uart_vd

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_05_v.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_05_v.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_0_05_v

Top level modules:
	M_TWIDLE_0_05_v

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_5th.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_5th

Top level modules:
	tw_factor_for_5th

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/seg7_data.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/seg7_data.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module seg7_data

Top level modules:
	seg7_data

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/first_state.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/first_state.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module first_state

Top level modules:
	first_state

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_7th.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_7th

Top level modules:
	tw_factor_for_7th

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_12_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_12_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_12_bit

Top level modules:
	TWIDLE_12_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_10_v.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_10_v.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_0_10_v

Top level modules:
	M_TWIDLE_0_10_v

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/inter_state.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/inter_state.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module inter_state

Top level modules:
	inter_state

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_9th.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_9th.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_9th

Top level modules:
	tw_factor_for_9th

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_16_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_16_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_16_bit

Top level modules:
	TWIDLE_16_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_12_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_12_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_12_bit

Top level modules:
	M_TWIDLE_12_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/add_multiplier_generator.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/add_multiplier_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module add_multiplier_generator

Top level modules:
	add_multiplier_generator

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_9_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_9_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_9_bit

Top level modules:
	TWIDLE_9_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/RAM.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/RAM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_16_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_16_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_16_bit

Top level modules:
	M_TWIDLE_16_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_7_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_7_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_7_bit

Top level modules:
	M_TWIDLE_7_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module multiplexor

Top level modules:
	multiplexor

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/MODIFY_FFT.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MODIFY_FFT

Top level modules:
	MODIFY_FFT

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_25_v.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_25_v.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_0_25_v

Top level modules:
	M_TWIDLE_0_25_v

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_11_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_11_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_11_bit

Top level modules:
	TWIDLE_11_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/final_state.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/final_state.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module final_state

Top level modules:
	final_state

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/shift_register.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/shift_register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shift_register

Top level modules:
	shift_register

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/test_real.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/test_real.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_real

Top level modules:
	test_real

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_15_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_15_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_15_bit

Top level modules:
	TWIDLE_15_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_11_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_11_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_11_bit

Top level modules:
	M_TWIDLE_11_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/CLASS_FFT.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/CLASS_FFT.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CLASS_FFT

Top level modules:
	CLASS_FFT

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_8_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_8_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_8_bit

Top level modules:
	TWIDLE_8_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/class_final_state.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/class_final_state.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module class_final_state

Top level modules:
	class_final_state

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/out_addres_generator.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/out_addres_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module out_addres_generator

Top level modules:
	out_addres_generator

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_6_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_6_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_6_bit

Top level modules:
	M_TWIDLE_6_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/signed_shift_register.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/signed_shift_register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module signed_shift_register

Top level modules:
	signed_shift_register

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/CONTROL_norm.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/CONTROL_norm.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CONTROL_norm

Top level modules:
	CONTROL_norm

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/ring_buffer_with_single_pointer.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/ring_buffer_with_single_pointer.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ring_buffer_with_single_pointer

Top level modules:
	ring_buffer_with_single_pointer

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_4th.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_4th

Top level modules:
	tw_factor_for_4th

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/PROCESS_O_DATA.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/PROCESS_O_DATA.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PROCESS_O_DATA

Top level modules:
	PROCESS_O_DATA

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_generator

Top level modules:
	tw_factor_generator

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_10_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_10_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_10_bit

Top level modules:
	TWIDLE_10_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/uart_tx.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/uart_tx.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_tx

Top level modules:
	uart_tx

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_6th.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_6th

Top level modules:
	tw_factor_for_6th

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/addres_1st_generator.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/addres_1st_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module addres_1st_generator

Top level modules:
	addres_1st_generator

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/config_FFT.svh} {1 {vlog -work work -sv -stats=none {D:/Digital chipset design/FFT_Parallel_lab/config_FFT.svh}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_8th.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/tw_factor_for_8th.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tw_factor_for_8th

Top level modules:
	tw_factor_for_8th

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/INVERT_ADDR.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/INVERT_ADDR.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module INVERT_ADDR

Top level modules:
	INVERT_ADDR

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/RADIX2.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/RADIX2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RADIX2

Top level modules:
	RADIX2

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_10_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_10_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_10_bit

Top level modules:
	M_TWIDLE_10_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_14_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_14_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_14_bit

Top level modules:
	TWIDLE_14_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/class_tw_factor_generator.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/class_tw_factor_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module class_tw_factor_generator

Top level modules:
	class_tw_factor_generator

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/shift_register_with_valid.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/shift_register_with_valid.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shift_register_with_valid

Top level modules:
	shift_register_with_valid

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_7_bit.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/TWIDLE_7_bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TWIDLE_7_bit

Top level modules:
	TWIDLE_7_bit

} {} {}} {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_15_v.v} {1 {vlog -work work -stats=none {D:/Digital chipset design/FFT_Parallel_lab/M_TWIDLE_0_15_v.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module M_TWIDLE_0_15_v

Top level modules:
	M_TWIDLE_0_15_v

} {} {}}
