// Seed: 1598905096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_7 = 1;
endmodule
module module_1 (
    input  logic   id_0,
    output supply1 id_1
);
  type_9(
      id_1[1], 1'b0, id_4
  );
  assign id_5 = id_6;
endmodule
