s1(17Oct2022:14:47:47):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s2(17Oct2022:14:47:48):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s3(17Oct2022:14:47:49):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/.simTmpNCCmd " +mpssession+virtuoso79991 +mpshost+E-10CKIUF117077.it.manchester.ac.uk 
s4(17Oct2022:14:50:28):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s5(17Oct2022:14:50:28):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s6(17Oct2022:14:50:29):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/.simTmpNCCmd " +mpssession+virtuoso79991 +mpshost+E-10CKIUF117077.it.manchester.ac.uk 
s7(17Oct2022:15:00:31):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s8(17Oct2022:15:00:32):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s9(17Oct2022:15:00:33):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/.simTmpNCCmd " +mpssession+virtuoso79991 +mpshost+E-10CKIUF117077.it.manchester.ac.uk 
s10(17Oct2022:15:04:50):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s11(17Oct2022:15:04:50):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s12(17Oct2022:15:04:51):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/.simTmpNCCmd " +mpssession+virtuoso79991 +mpshost+E-10CKIUF117077.it.manchester.ac.uk 
