$date
	Sun Oct 23 07:23:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#604614
b1001 &
b1001 %
1$
b1001 !
1"
#604615
0"
#604618
b11100 &
b11100 %
#604622
b1110 &
b1110 %
#604626
b111 &
b111 %
#604630
b10110 &
b10110 %
#604634
b1011 &
b1011 %
#604638
b100010 &
b100010 %
#604642
b10001 &
b10001 %
#604646
b110100 &
b110100 %
#604650
b11010 &
b11010 %
#604654
b1101 &
b1101 %
#604658
b101000 &
b101000 %
#604662
b10100 &
b10100 %
#604666
b1010 &
b1010 %
#604670
b101 &
b101 %
#604674
b10000 &
b10000 %
#604678
b1000 &
b1000 %
#604682
b100 &
b100 %
#604686
b10 &
b10 %
#604690
b1 &
b1 %
1#
#604694
b0 &
0#
b0 %
0$
#1545394
b11000 &
b11000 %
1$
b11000 !
1"
#1545395
0"
#1545398
b1100 &
b1100 %
#1545402
b110 &
b110 %
#1545406
b11 &
b11 %
#1545410
b1010 &
b1010 %
#1545414
b101 &
b101 %
#1545418
b10000 &
b10000 %
#1545422
b1000 &
b1000 %
#1545426
b100 &
b100 %
#1545430
b10 &
b10 %
#1545434
b1 &
b1 %
1#
#1545438
b0 &
0#
b0 %
0$
#2582963
b101 !
1"
#2582966
b101 &
b101 %
1$
#2582967
0"
#2582970
b10000 &
b10000 %
#2582974
b1000 &
b1000 %
#2582978
b100 &
b100 %
#2582982
b10 &
b10 %
#2582986
b1 &
b1 %
1#
#2582990
b0 &
0#
b0 %
0$
#4500012
