GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_dpb\gowin_dpb_16k.v'
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v'
Analyzing Verilog file 'C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_sp\gowin_sp_16k.v'
Compiling module 'top'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":1387)
Compiling module 'Gowin_DPB_16k'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_dpb\gowin_dpb_16k.v":10)
Compiling module 'arduino_io'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":7)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":144)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":177)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":216)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":249)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":288)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":321)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":360)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":393)
Compiling module 'Gowin_SP16k'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\gowin_sp\gowin_sp_16k.v":10)
Compiling module 'central_processor'("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":438)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":694)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":776)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":858)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":940)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":1022)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":1115)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":1196)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":1266)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":1316)
WARN  (EX1998) : Net 'reg_lfsr_single[15]' does not have a driver("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":530)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "mem_dst_oce" of module "central_processor" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\src\top.v":475)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\impl\gwsynthesis\arduino_io_tang.vg" completed
[100%] Generate report file "C:\Users\james\OneDrive\verilog\hardware_accel\arduino_io\arduino_io_tang\impl\gwsynthesis\arduino_io_tang_syn.rpt.html" completed
GowinSynthesis finish
