// Seed: 1520786551
module module_0;
  wire id_1;
  assign id_1 = id_1;
  always @(posedge $realtime & id_1) begin : LABEL_0
    begin : LABEL_1
      wait ("");
    end
  end
  wire id_2;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2,
    input  wor  id_3
);
  nand primCall (id_0, id_2, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    input tri id_4,
    input tri id_5
);
  always @* id_2 = -1'b0;
  always force id_2 = id_2++;
  module_0 modCall_1 ();
  wire id_7;
  always_ff @(-1) id_2 = 1;
endmodule
