// Seed: 3351135797
module module_0 (
    input tri id_0,
    output supply0 module_0
);
  wire id_3;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output wire id_2,
    input tri id_3,
    input wand id_4,
    output wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    output uwire id_11,
    input tri id_12,
    output tri1 id_13,
    input wor id_14
);
  wire  id_16;
  uwire id_17;
  assign id_2 = id_17;
  module_0 modCall_1 (
      id_6,
      id_11
  );
  id_18 :
  assert property (@(posedge 1 !=? {id_3, 1 ? 1 : 1}) 0)
  else $display;
endmodule
