{
  "module_name": "stpmic1.h",
  "hash_id": "d13b315c536d6503df6b9b01001a12a392421eddde51a3f18f365ce5d5bbc736",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/stpmic1.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_STPMIC1_H\n#define __LINUX_MFD_STPMIC1_H\n\n#define TURN_ON_SR\t\t0x1\n#define TURN_OFF_SR\t\t0x2\n#define ICC_LDO_TURN_OFF_SR\t0x3\n#define ICC_BUCK_TURN_OFF_SR\t0x4\n#define RREQ_STATE_SR\t\t0x5\n#define VERSION_SR\t\t0x6\n\n#define MAIN_CR\t\t\t0x10\n#define PADS_PULL_CR\t\t0x11\n#define BUCKS_PD_CR\t\t0x12\n#define LDO14_PD_CR\t\t0x13\n#define LDO56_VREF_PD_CR\t0x14\n#define VBUS_DET_VIN_CR\t\t0x15\n#define PKEY_TURNOFF_CR\t\t0x16\n#define BUCKS_MASK_RANK_CR\t0x17\n#define BUCKS_MASK_RESET_CR\t0x18\n#define LDOS_MASK_RANK_CR\t0x19\n#define LDOS_MASK_RESET_CR\t0x1A\n#define WCHDG_CR\t\t0x1B\n#define WCHDG_TIMER_CR\t\t0x1C\n#define BUCKS_ICCTO_CR\t\t0x1D\n#define LDOS_ICCTO_CR\t\t0x1E\n\n#define BUCK1_ACTIVE_CR\t\t0x20\n#define BUCK2_ACTIVE_CR\t\t0x21\n#define BUCK3_ACTIVE_CR\t\t0x22\n#define BUCK4_ACTIVE_CR\t\t0x23\n#define VREF_DDR_ACTIVE_CR\t0x24\n#define LDO1_ACTIVE_CR\t\t0x25\n#define LDO2_ACTIVE_CR\t\t0x26\n#define LDO3_ACTIVE_CR\t\t0x27\n#define LDO4_ACTIVE_CR\t\t0x28\n#define LDO5_ACTIVE_CR\t\t0x29\n#define LDO6_ACTIVE_CR\t\t0x2A\n\n#define BUCK1_STDBY_CR\t\t0x30\n#define BUCK2_STDBY_CR\t\t0x31\n#define BUCK3_STDBY_CR\t\t0x32\n#define BUCK4_STDBY_CR\t\t0x33\n#define VREF_DDR_STDBY_CR\t0x34\n#define LDO1_STDBY_CR\t\t0x35\n#define LDO2_STDBY_CR\t\t0x36\n#define LDO3_STDBY_CR\t\t0x37\n#define LDO4_STDBY_CR\t\t0x38\n#define LDO5_STDBY_CR\t\t0x39\n#define LDO6_STDBY_CR\t\t0x3A\n\n#define BST_SW_CR\t\t0x40\n\n#define INT_PENDING_R1\t\t0x50\n#define INT_PENDING_R2\t\t0x51\n#define INT_PENDING_R3\t\t0x52\n#define INT_PENDING_R4\t\t0x53\n\n#define INT_DBG_LATCH_R1\t0x60\n#define INT_DBG_LATCH_R2\t0x61\n#define INT_DBG_LATCH_R3\t0x62\n#define INT_DBG_LATCH_R4\t0x63\n\n#define INT_CLEAR_R1\t\t0x70\n#define INT_CLEAR_R2\t\t0x71\n#define INT_CLEAR_R3\t\t0x72\n#define INT_CLEAR_R4\t\t0x73\n\n#define INT_MASK_R1\t\t0x80\n#define INT_MASK_R2\t\t0x81\n#define INT_MASK_R3\t\t0x82\n#define INT_MASK_R4\t\t0x83\n\n#define INT_SET_MASK_R1\t\t0x90\n#define INT_SET_MASK_R2\t\t0x91\n#define INT_SET_MASK_R3\t\t0x92\n#define INT_SET_MASK_R4\t\t0x93\n\n#define INT_CLEAR_MASK_R1\t0xA0\n#define INT_CLEAR_MASK_R2\t0xA1\n#define INT_CLEAR_MASK_R3\t0xA2\n#define INT_CLEAR_MASK_R4\t0xA3\n\n#define INT_SRC_R1\t\t0xB0\n#define INT_SRC_R2\t\t0xB1\n#define INT_SRC_R3\t\t0xB2\n#define INT_SRC_R4\t\t0xB3\n\n#define PMIC_MAX_REGISTER_ADDRESS INT_SRC_R4\n\n#define STPMIC1_PMIC_NUM_IRQ_REGS 4\n\n#define TURN_OFF_SR_ICC_EVENT\t0x08\n\n#define LDO_VOLTAGE_MASK\t\tGENMASK(6, 2)\n#define BUCK_VOLTAGE_MASK\t\tGENMASK(7, 2)\n#define LDO_BUCK_VOLTAGE_SHIFT\t\t2\n\n#define LDO_ENABLE_MASK\t\t\tBIT(0)\n#define BUCK_ENABLE_MASK\t\tBIT(0)\n\n#define BUCK_HPLP_ENABLE_MASK\t\tBIT(1)\n#define BUCK_HPLP_SHIFT\t\t\t1\n\n#define STDBY_ENABLE_MASK  BIT(0)\n\n#define BUCKS_PD_CR_REG_MASK\tGENMASK(7, 0)\n#define BUCK_MASK_RANK_REGISTER_MASK\tGENMASK(3, 0)\n#define BUCK_MASK_RESET_REGISTER_MASK\tGENMASK(3, 0)\n#define LDO1234_PULL_DOWN_REGISTER_MASK\tGENMASK(7, 0)\n#define LDO56_VREF_PD_CR_REG_MASK\tGENMASK(5, 0)\n#define LDO_MASK_RANK_REGISTER_MASK\tGENMASK(5, 0)\n#define LDO_MASK_RESET_REGISTER_MASK\tGENMASK(5, 0)\n\n#define BUCK1_PULL_DOWN_REG\t\tBUCKS_PD_CR\n#define BUCK1_PULL_DOWN_MASK\t\tBIT(0)\n#define BUCK2_PULL_DOWN_REG\t\tBUCKS_PD_CR\n#define BUCK2_PULL_DOWN_MASK\t\tBIT(2)\n#define BUCK3_PULL_DOWN_REG\t\tBUCKS_PD_CR\n#define BUCK3_PULL_DOWN_MASK\t\tBIT(4)\n#define BUCK4_PULL_DOWN_REG\t\tBUCKS_PD_CR\n#define BUCK4_PULL_DOWN_MASK\t\tBIT(6)\n\n#define LDO1_PULL_DOWN_REG\t\tLDO14_PD_CR\n#define LDO1_PULL_DOWN_MASK\t\tBIT(0)\n#define LDO2_PULL_DOWN_REG\t\tLDO14_PD_CR\n#define LDO2_PULL_DOWN_MASK\t\tBIT(2)\n#define LDO3_PULL_DOWN_REG\t\tLDO14_PD_CR\n#define LDO3_PULL_DOWN_MASK\t\tBIT(4)\n#define LDO4_PULL_DOWN_REG\t\tLDO14_PD_CR\n#define LDO4_PULL_DOWN_MASK\t\tBIT(6)\n#define LDO5_PULL_DOWN_REG\t\tLDO56_VREF_PD_CR\n#define LDO5_PULL_DOWN_MASK\t\tBIT(0)\n#define LDO6_PULL_DOWN_REG\t\tLDO56_VREF_PD_CR\n#define LDO6_PULL_DOWN_MASK\t\tBIT(2)\n#define VREF_DDR_PULL_DOWN_REG\t\tLDO56_VREF_PD_CR\n#define VREF_DDR_PULL_DOWN_MASK\t\tBIT(4)\n\n#define BUCKS_ICCTO_CR_REG_MASK\tGENMASK(6, 0)\n#define LDOS_ICCTO_CR_REG_MASK\tGENMASK(5, 0)\n\n#define LDO_BYPASS_MASK\t\t\tBIT(7)\n\n \n#define OCP_OFF_DBG\t\t\tBIT(4)\n#define PWRCTRL_POLARITY_HIGH\t\tBIT(3)\n#define PWRCTRL_ENABLE\t\t\tBIT(2)\n#define RESTART_REQUEST_ENABLE\t\tBIT(1)\n#define SOFTWARE_SWITCH_OFF\t\tBIT(0)\n\n \n#define WAKEUP_DETECTOR_DISABLED\tBIT(4)\n#define PWRCTRL_PD_ACTIVE\t\tBIT(3)\n#define PWRCTRL_PU_ACTIVE\t\tBIT(2)\n#define WAKEUP_PD_ACTIVE\t\tBIT(1)\n#define PONKEY_PU_INACTIVE\t\tBIT(0)\n\n \n#define SWIN_DETECTOR_ENABLED\t\tBIT(7)\n#define SWOUT_DETECTOR_ENABLED\t\tBIT(6)\n#define VINLOW_ENABLED\t\t\tBIT(0)\n#define VINLOW_CTRL_REG_MASK\t\tGENMASK(7, 0)\n\n \n#define BOOST_OVP_DISABLED\t\tBIT(7)\n#define VBUS_OTG_DETECTION_DISABLED\tBIT(6)\n#define SW_OUT_DISCHARGE\t\tBIT(5)\n#define VBUS_OTG_DISCHARGE\t\tBIT(4)\n#define OCP_LIMIT_HIGH\t\t\tBIT(3)\n#define SWIN_SWOUT_ENABLED\t\tBIT(2)\n#define USBSW_OTG_SWITCH_ENABLED\tBIT(1)\n#define BOOST_ENABLED\t\t\tBIT(0)\n\n \n#define PONKEY_PWR_OFF\t\t\tBIT(7)\n#define PONKEY_CC_FLAG_CLEAR\t\tBIT(6)\n#define PONKEY_TURNOFF_TIMER_MASK\tGENMASK(3, 0)\n#define PONKEY_TURNOFF_MASK\t\tGENMASK(7, 0)\n\n \nstruct stpmic1 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tint irq;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}