example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_3( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_4( input in, output out ) {
  out <= in;
}

//
================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
out = in;

================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  wire_assign( in, out );
}

module wire_assign_out_to_in_2( input in, output out ) {
  wire_assign_out_to_in( in, out );
}

module wire_assign_out_to_in_3( input in, output out ) {
  wire_assign_out_to_in_2( in, out );
}

module wire_assign_out_to_in_4( input in, output out ) {
  wire_assign_out_to_in_3( in, out );
}

module wire_assign_out_to_in_5( input in, output out ) {
  wire_assign_out_to_in_4(
================================================================
example-3: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in2( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in3( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in4( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in5( input in, output out ) {
  out <= in;
}

// Design a
================================================================
example-4: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  out <= in;
}
// assign in to out
module wire_assign_in_to_out( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
  out <= in;
}
// assign in to out
module wire_assign_in_to_out_2( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
  out <= in;
}
// assign in to out
module wire_assign_in_to_
================================================================
example-5: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out( input in, output out ) {
  out = in;
}

// Design a module that assigns the input to the output
module wire_assign_in( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_inout( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_inout_out( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_inout_out_in( input in, output out ) {
  out = in;
}

// Design a module that assigns the output to the input
module wire_assign_
================================================================
example-6: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_4( input in, output out ) {
  out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_5( input in, output out ) {
  out <= in;
}

================================================================
example-7: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}
// assign in to out
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_reverse( input in, output out ) {
    out = in;
}
// assign in to out
module wire_assign_in_to_out_reverse( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}
// assign in to out
module wire_assign_in_to_
================================================================
example-8: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );
// assign in to out
module wire_assign_in_to_out( input in, output out );

// wire_assign_out_to_in
// wire_assign_in_to_out
// wire_assign

// wire_assign_out_to_in
// wire_assign_in_to_out
// wire_assign

// wire_assign_out_to_in
// wire_assign_in_to_out
// wire_assign

// wire_assign_out_to_in
// wire_assign_in_to_out
// wire_assign

// wire_assign_out_to_in
// wire_assign_in_to_out
// wire_assign


================================================================
example-9: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_in( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_inout( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_outin( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_inoutout( input in, output out ) {
    out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_outinout( input
================================================================
example-10: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_mod( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_mod2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_mod3( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_mod4( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_mod5( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_mod6( input in
================================================================
example-11: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}
`

func TestWireAssign(t *testing.T) {
	// This test is a bit complicated, but it tests a lot of things.
	// - Wire assigns are not in the same block as the input.
	// - Wire assigns are not in the same block as the output.
	// - Wire assigns are not in the same block as the module.
	// - Wire assigns are not in the same block as the module.
	// - Wire assigns are not in the same block as the module.
	// - Wire assigns are not in the same block as the module.
	// - Wire assigns are not in the same block as the module.
	// - Wire assigns are not in the same block as the module.
	// - Wire assigns are not in the
================================================================
example-12: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
    out = in;
}

//
================================================================
example-13: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );

module wire_assign_out_to_in_2( input in, output out );

module wire_assign_out_to_in_3( input in, output out );

module wire_assign_out_to_in_4( input in, output out );

module wire_assign_out_to_in_5( input in, output out );

module wire_assign_out_to_in_6( input in, output out );

module wire_assign_out_to_in_7( input in, output out );

module wire_assign_out_to_in_8( input in, output out );

module wire_assign_out_to_in_9( input in, output out );

module wire_ass
================================================================
example-14: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out( input in, output out ) {
    out = in;
}
// assign out to in
module wire_assign_in( input in, output out ) {
    out = in;
}
// assign out to in
module wire_assign_inout( input in, output out ) {
    out = in;
}
// assign out to in
module wire_assign_inout2( input in, output out ) {
    out = in;
}
// assign out to in
module wire_assign_inout3( input in, output out ) {
    out = in;
}
// assign out to in
module wire_assign_inout4( input in, output out ) {
    out = in;
}
// assign out to in
module wire_assign_inout5( input in,
================================================================
example-15: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out( input out ) {
  assign( out, in );
}

// Design a module that adds the input to the output
module wire_add( input in, output out );
// add the input to the output
module wire_add_out( input out ) {
  add( out, in );
}

// Design a module that adds the input to the output
module wire_add_const( input in, output out, int c ) {
  add( out, in + c );
}

// Design a module that adds the input to the output
module wire_add_const_out( input out, int c ) {
  add( out, in + c );
}

// Design a module that adds the input to the output
module wire_add_const_in( input in, output out, int c ) {
  add(
================================================================
example-16: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl_2( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl_3( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl_4( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_
================================================================
example-17: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
    out = in;
}

//
================================================================
example-18: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input out, output in );

// The module is a module that does nothing
module wire_assign_nothing( input in, output out );

// The module is a module that does nothing
module wire_assign_nothing_out_to_in( input out, output in );

// The module is a module that does nothing
module wire_assign_nothing_in_to_out( input in, output out );

// The module is a module that does nothing
module wire_assign_nothing_out_to_in_2( input out, output in );

// The module is a module that does nothing
module wire_assign_nothing_in_to_out_2( input in, output out );

// The module is a module that does nothing
module wire_assign_nothing_out_to_
================================================================
example-19: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
	out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
	out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
	out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
	out <= in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
	out <= in;
}

//
================================================================
