// Seed: 201626681
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    output tri0 id_4,
    output supply0 id_5
);
  assign id_2 = 1;
  module_2(
      id_2, id_0, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output tri   id_0,
    input  tri1  id_1,
    output tri   id_2,
    input  wire  id_3,
    input  tri1  id_4,
    input  uwire id_5,
    output tri0  id_6
);
  assign id_6 = id_1;
  module_0(
      id_0, id_5, id_6, id_2, id_6, id_0
  );
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5
);
  assign id_1 = 1 < 1;
endmodule
