# Processor-Designs
Simple RISC processor designs. </br>

1) Single Cycle Implementation of IITB RISC ISA [in Verilog]
2) Multi-cycle Implementation of custom ISA (extended version of Carpinelli's VSCPU) [in VHDL]
3) Pipelined Implementation of IITB RISC 22 ISA [in Verilog; almost ready...]

