INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_control_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_control_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_control_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_control_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_control_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/mlp_inputScale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_inputScale
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/mlp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamline_acc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1_nonerelu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamline_acc_1_norelu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamline_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamline_operator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamline_operator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamline_operator_4
INFO: [VRFC 10-2458] undeclared symbol i_MAC_RELU_EN, assumed default net type wire [C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamline_operator_5
INFO: [VRFC 10-2458] undeclared symbol i_MAC_RELU_EN, assumed default net type wire [C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LAYER1
WARNING: [VRFC 10-986] literal value truncated to fit in 33 bits [C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LAYER2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LAYER3
WARNING: [VRFC 10-986] literal value truncated to fit in 33 bits [C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LAYER4
WARNING: [VRFC 10-986] literal value truncated to fit in 33 bits [C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/top_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LAYER5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_buf_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/streamline/dsd_mlp.srcs/sim_1/new/tb_mlp_top_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mlp_top_1
