//--------------------------------------------------------------------------------
// Auto-generated by Migen (677ca96) & LiteX (fd4cbd8) on 2020-02-03 17:29:04
//--------------------------------------------------------------------------------
module litedram_core_vc707(
	input serial_rx,
	output reg serial_tx,
	(* dont_touch = "true" *)	input clk200,
	input cpu_reset_n,
	output pll_locked,
	output [15:0] ddram_a,
	output [2:0] ddram_ba,
	output ddram_ras_n,
	output ddram_cas_n,
	output ddram_we_n,
	output ddram_cs_n,
	output [3:0] ddram_dm,
	inout [31:0] ddram_dq,
	output [3:0] ddram_dqs_p,
	output [3:0] ddram_dqs_n,
	output ddram_clk_p,
	output ddram_clk_n,
	output ddram_cke,
	output ddram_odt,
	output ddram_reset_n,
	output init_done,
	output init_error,
	output user_clk,
	output user_rst,
	input user_port0_cmd_valid,
	output user_port0_cmd_ready,
	input user_port0_cmd_we,
	input [23:0] user_port0_cmd_addr,
	input user_port0_wdata_valid,
	output user_port0_wdata_ready,
	input [31:0] user_port0_wdata_we,
	input [255:0] user_port0_wdata_data,
	output user_port0_rdata_valid,
	input user_port0_rdata_ready,
	output [255:0] user_port0_rdata_data
);

(* mark_debug = "true" *)wire [15:0] 	debug_a = ddram_a;
(* mark_debug = "true" *)wire 		debug_cas = ddram_cas_n;
(* mark_debug = "true" *)wire  		debug_ras = ddram_ras_n;
(* mark_debug = "true" *)wire  		debug_we = ddram_we_n;

reg litedramcore_ctrl_reset_storage = 1'd0;
reg litedramcore_ctrl_reset_re = 1'd0;
reg [31:0] litedramcore_ctrl_scratch_storage = 32'd305419896;
reg litedramcore_ctrl_scratch_re = 1'd0;
wire [31:0] litedramcore_ctrl_bus_errors_status;
wire litedramcore_ctrl_bus_errors_we;
wire litedramcore_ctrl_reset;
wire litedramcore_ctrl_bus_error;
reg [31:0] litedramcore_ctrl_bus_errors = 32'd0;
wire litedramcore_cpu_reset;
wire [29:0] litedramcore_cpu_ibus_adr;
wire [31:0] litedramcore_cpu_ibus_dat_w;
wire [31:0] litedramcore_cpu_ibus_dat_r;
wire [3:0] litedramcore_cpu_ibus_sel;
wire litedramcore_cpu_ibus_cyc;
wire litedramcore_cpu_ibus_stb;
wire litedramcore_cpu_ibus_ack;
wire litedramcore_cpu_ibus_we;
wire [2:0] litedramcore_cpu_ibus_cti;
wire [1:0] litedramcore_cpu_ibus_bte;
wire litedramcore_cpu_ibus_err;
wire [29:0] litedramcore_cpu_dbus_adr;
wire [31:0] litedramcore_cpu_dbus_dat_w;
wire [31:0] litedramcore_cpu_dbus_dat_r;
wire [3:0] litedramcore_cpu_dbus_sel;
wire litedramcore_cpu_dbus_cyc;
wire litedramcore_cpu_dbus_stb;
wire litedramcore_cpu_dbus_ack;
wire litedramcore_cpu_dbus_we;
wire [2:0] litedramcore_cpu_dbus_cti;
wire [1:0] litedramcore_cpu_dbus_bte;
wire litedramcore_cpu_dbus_err;
reg [31:0] litedramcore_cpu_interrupt = 32'd0;
wire [29:0] litedramcore_interface0_soc_bus_adr;
wire [31:0] litedramcore_interface0_soc_bus_dat_w;
wire [31:0] litedramcore_interface0_soc_bus_dat_r;
wire [3:0] litedramcore_interface0_soc_bus_sel;
wire litedramcore_interface0_soc_bus_cyc;
wire litedramcore_interface0_soc_bus_stb;
wire litedramcore_interface0_soc_bus_ack;
wire litedramcore_interface0_soc_bus_we;
wire [2:0] litedramcore_interface0_soc_bus_cti;
wire [1:0] litedramcore_interface0_soc_bus_bte;
wire litedramcore_interface0_soc_bus_err;
wire [29:0] litedramcore_interface1_soc_bus_adr;
wire [31:0] litedramcore_interface1_soc_bus_dat_w;
wire [31:0] litedramcore_interface1_soc_bus_dat_r;
wire [3:0] litedramcore_interface1_soc_bus_sel;
wire litedramcore_interface1_soc_bus_cyc;
wire litedramcore_interface1_soc_bus_stb;
wire litedramcore_interface1_soc_bus_ack;
wire litedramcore_interface1_soc_bus_we;
wire [2:0] litedramcore_interface1_soc_bus_cti;
wire [1:0] litedramcore_interface1_soc_bus_bte;
wire litedramcore_interface1_soc_bus_err;
wire [29:0] litedramcore_rom_bus_adr;
wire [31:0] litedramcore_rom_bus_dat_w;
wire [31:0] litedramcore_rom_bus_dat_r;
wire [3:0] litedramcore_rom_bus_sel;
wire litedramcore_rom_bus_cyc;
wire litedramcore_rom_bus_stb;
reg litedramcore_rom_bus_ack = 1'd0;
wire litedramcore_rom_bus_we;
wire [2:0] litedramcore_rom_bus_cti;
wire [1:0] litedramcore_rom_bus_bte;
reg litedramcore_rom_bus_err = 1'd0;
wire [12:0] litedramcore_rom_adr;
wire [31:0] litedramcore_rom_dat_r;
wire [29:0] litedramcore_sram_bus_adr;
wire [31:0] litedramcore_sram_bus_dat_w;
wire [31:0] litedramcore_sram_bus_dat_r;
wire [3:0] litedramcore_sram_bus_sel;
wire litedramcore_sram_bus_cyc;
wire litedramcore_sram_bus_stb;
reg litedramcore_sram_bus_ack = 1'd0;
wire litedramcore_sram_bus_we;
wire [2:0] litedramcore_sram_bus_cti;
wire [1:0] litedramcore_sram_bus_bte;
reg litedramcore_sram_bus_err = 1'd0;
wire [9:0] litedramcore_sram_adr;
wire [31:0] litedramcore_sram_dat_r;
reg [3:0] litedramcore_sram_we = 4'd0;
wire [31:0] litedramcore_sram_dat_w;
reg [31:0] litedramcore_storage = 32'd3958241;
reg litedramcore_re = 1'd0;
wire litedramcore_sink_valid;
reg litedramcore_sink_ready = 1'd0;
wire litedramcore_sink_first;
wire litedramcore_sink_last;
wire [7:0] litedramcore_sink_payload_data;
reg litedramcore_uart_clk_txen = 1'd0;
reg [31:0] litedramcore_phase_accumulator_tx = 32'd0;
reg [7:0] litedramcore_tx_reg = 8'd0;
reg [3:0] litedramcore_tx_bitcount = 4'd0;
reg litedramcore_tx_busy = 1'd0;
reg litedramcore_source_valid = 1'd0;
wire litedramcore_source_ready;
reg litedramcore_source_first = 1'd0;
reg litedramcore_source_last = 1'd0;
reg [7:0] litedramcore_source_payload_data = 8'd0;
reg litedramcore_uart_clk_rxen = 1'd0;
reg [31:0] litedramcore_phase_accumulator_rx = 32'd0;
wire litedramcore_rx;
reg litedramcore_rx_r = 1'd0;
reg [7:0] litedramcore_rx_reg = 8'd0;
reg [3:0] litedramcore_rx_bitcount = 4'd0;
reg litedramcore_rx_busy = 1'd0;
wire litedramcore_uart_rxtx_re;
wire [7:0] litedramcore_uart_rxtx_r;
wire litedramcore_uart_rxtx_we;
wire [7:0] litedramcore_uart_rxtx_w;
wire litedramcore_uart_txfull_status;
wire litedramcore_uart_txfull_we;
wire litedramcore_uart_rxempty_status;
wire litedramcore_uart_rxempty_we;
wire litedramcore_uart_irq;
wire litedramcore_uart_tx_status;
reg litedramcore_uart_tx_pending = 1'd0;
wire litedramcore_uart_tx_trigger;
reg litedramcore_uart_tx_clear = 1'd0;
reg litedramcore_uart_tx_old_trigger = 1'd0;
wire litedramcore_uart_rx_status;
reg litedramcore_uart_rx_pending = 1'd0;
wire litedramcore_uart_rx_trigger;
reg litedramcore_uart_rx_clear = 1'd0;
reg litedramcore_uart_rx_old_trigger = 1'd0;
wire litedramcore_uart_eventmanager_status_re;
wire [1:0] litedramcore_uart_eventmanager_status_r;
wire litedramcore_uart_eventmanager_status_we;
reg [1:0] litedramcore_uart_eventmanager_status_w = 2'd0;
wire litedramcore_uart_eventmanager_pending_re;
wire [1:0] litedramcore_uart_eventmanager_pending_r;
wire litedramcore_uart_eventmanager_pending_we;
reg [1:0] litedramcore_uart_eventmanager_pending_w = 2'd0;
reg [1:0] litedramcore_uart_eventmanager_storage = 2'd0;
reg litedramcore_uart_eventmanager_re = 1'd0;
wire litedramcore_uart_tx_fifo_sink_valid;
wire litedramcore_uart_tx_fifo_sink_ready;
reg litedramcore_uart_tx_fifo_sink_first = 1'd0;
reg litedramcore_uart_tx_fifo_sink_last = 1'd0;
wire [7:0] litedramcore_uart_tx_fifo_sink_payload_data;
wire litedramcore_uart_tx_fifo_source_valid;
wire litedramcore_uart_tx_fifo_source_ready;
wire litedramcore_uart_tx_fifo_source_first;
wire litedramcore_uart_tx_fifo_source_last;
wire [7:0] litedramcore_uart_tx_fifo_source_payload_data;
wire litedramcore_uart_tx_fifo_re;
reg litedramcore_uart_tx_fifo_readable = 1'd0;
wire litedramcore_uart_tx_fifo_syncfifo_we;
wire litedramcore_uart_tx_fifo_syncfifo_writable;
wire litedramcore_uart_tx_fifo_syncfifo_re;
wire litedramcore_uart_tx_fifo_syncfifo_readable;
wire [9:0] litedramcore_uart_tx_fifo_syncfifo_din;
wire [9:0] litedramcore_uart_tx_fifo_syncfifo_dout;
reg [4:0] litedramcore_uart_tx_fifo_level0 = 5'd0;
reg litedramcore_uart_tx_fifo_replace = 1'd0;
reg [3:0] litedramcore_uart_tx_fifo_produce = 4'd0;
reg [3:0] litedramcore_uart_tx_fifo_consume = 4'd0;
reg [3:0] litedramcore_uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] litedramcore_uart_tx_fifo_wrport_dat_r;
wire litedramcore_uart_tx_fifo_wrport_we;
wire [9:0] litedramcore_uart_tx_fifo_wrport_dat_w;
wire litedramcore_uart_tx_fifo_do_read;
wire [3:0] litedramcore_uart_tx_fifo_rdport_adr;
wire [9:0] litedramcore_uart_tx_fifo_rdport_dat_r;
wire litedramcore_uart_tx_fifo_rdport_re;
wire [4:0] litedramcore_uart_tx_fifo_level1;
wire [7:0] litedramcore_uart_tx_fifo_fifo_in_payload_data;
wire litedramcore_uart_tx_fifo_fifo_in_first;
wire litedramcore_uart_tx_fifo_fifo_in_last;
wire [7:0] litedramcore_uart_tx_fifo_fifo_out_payload_data;
wire litedramcore_uart_tx_fifo_fifo_out_first;
wire litedramcore_uart_tx_fifo_fifo_out_last;
wire litedramcore_uart_rx_fifo_sink_valid;
wire litedramcore_uart_rx_fifo_sink_ready;
wire litedramcore_uart_rx_fifo_sink_first;
wire litedramcore_uart_rx_fifo_sink_last;
wire [7:0] litedramcore_uart_rx_fifo_sink_payload_data;
wire litedramcore_uart_rx_fifo_source_valid;
wire litedramcore_uart_rx_fifo_source_ready;
wire litedramcore_uart_rx_fifo_source_first;
wire litedramcore_uart_rx_fifo_source_last;
wire [7:0] litedramcore_uart_rx_fifo_source_payload_data;
wire litedramcore_uart_rx_fifo_re;
reg litedramcore_uart_rx_fifo_readable = 1'd0;
wire litedramcore_uart_rx_fifo_syncfifo_we;
wire litedramcore_uart_rx_fifo_syncfifo_writable;
wire litedramcore_uart_rx_fifo_syncfifo_re;
wire litedramcore_uart_rx_fifo_syncfifo_readable;
wire [9:0] litedramcore_uart_rx_fifo_syncfifo_din;
wire [9:0] litedramcore_uart_rx_fifo_syncfifo_dout;
reg [4:0] litedramcore_uart_rx_fifo_level0 = 5'd0;
reg litedramcore_uart_rx_fifo_replace = 1'd0;
reg [3:0] litedramcore_uart_rx_fifo_produce = 4'd0;
reg [3:0] litedramcore_uart_rx_fifo_consume = 4'd0;
reg [3:0] litedramcore_uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] litedramcore_uart_rx_fifo_wrport_dat_r;
wire litedramcore_uart_rx_fifo_wrport_we;
wire [9:0] litedramcore_uart_rx_fifo_wrport_dat_w;
wire litedramcore_uart_rx_fifo_do_read;
wire [3:0] litedramcore_uart_rx_fifo_rdport_adr;
wire [9:0] litedramcore_uart_rx_fifo_rdport_dat_r;
wire litedramcore_uart_rx_fifo_rdport_re;
wire [4:0] litedramcore_uart_rx_fifo_level1;
wire [7:0] litedramcore_uart_rx_fifo_fifo_in_payload_data;
wire litedramcore_uart_rx_fifo_fifo_in_first;
wire litedramcore_uart_rx_fifo_fifo_in_last;
wire [7:0] litedramcore_uart_rx_fifo_fifo_out_payload_data;
wire litedramcore_uart_rx_fifo_fifo_out_first;
wire litedramcore_uart_rx_fifo_fifo_out_last;
reg litedramcore_uart_reset = 1'd0;
reg [31:0] litedramcore_timer0_load_storage = 32'd0;
reg litedramcore_timer0_load_re = 1'd0;
reg [31:0] litedramcore_timer0_reload_storage = 32'd0;
reg litedramcore_timer0_reload_re = 1'd0;
reg litedramcore_timer0_en_storage = 1'd0;
reg litedramcore_timer0_en_re = 1'd0;
reg litedramcore_timer0_update_value_storage = 1'd0;
reg litedramcore_timer0_update_value_re = 1'd0;
reg [31:0] litedramcore_timer0_value_status = 32'd0;
wire litedramcore_timer0_value_we;
wire litedramcore_timer0_irq;
wire litedramcore_timer0_zero_status;
reg litedramcore_timer0_zero_pending = 1'd0;
wire litedramcore_timer0_zero_trigger;
reg litedramcore_timer0_zero_clear = 1'd0;
reg litedramcore_timer0_zero_old_trigger = 1'd0;
wire litedramcore_timer0_eventmanager_status_re;
wire litedramcore_timer0_eventmanager_status_r;
wire litedramcore_timer0_eventmanager_status_we;
wire litedramcore_timer0_eventmanager_status_w;
wire litedramcore_timer0_eventmanager_pending_re;
wire litedramcore_timer0_eventmanager_pending_r;
wire litedramcore_timer0_eventmanager_pending_we;
wire litedramcore_timer0_eventmanager_pending_w;
reg litedramcore_timer0_eventmanager_storage = 1'd0;
reg litedramcore_timer0_eventmanager_re = 1'd0;
reg [31:0] litedramcore_timer0_value = 32'd0;
reg [13:0] litedramcore_interface_adr = 14'd0;
reg litedramcore_interface_we = 1'd0;
wire [7:0] litedramcore_interface_dat_w;
wire [7:0] litedramcore_interface_dat_r;
wire [29:0] litedramcore_bus_wishbone_adr;
wire [31:0] litedramcore_bus_wishbone_dat_w;
wire [31:0] litedramcore_bus_wishbone_dat_r;
wire [3:0] litedramcore_bus_wishbone_sel;
wire litedramcore_bus_wishbone_cyc;
wire litedramcore_bus_wishbone_stb;
reg litedramcore_bus_wishbone_ack = 1'd0;
wire litedramcore_bus_wishbone_we;
wire [2:0] litedramcore_bus_wishbone_cti;
wire [1:0] litedramcore_bus_wishbone_bte;
reg litedramcore_bus_wishbone_err = 1'd0;
wire [29:0] interface0_wb_sdram_adr;
wire [31:0] interface0_wb_sdram_dat_w;
reg [31:0] interface0_wb_sdram_dat_r = 32'd0;
wire [3:0] interface0_wb_sdram_sel;
wire interface0_wb_sdram_cyc;
wire interface0_wb_sdram_stb;
reg interface0_wb_sdram_ack = 1'd0;
wire interface0_wb_sdram_we;
wire [2:0] interface0_wb_sdram_cti;
wire [1:0] interface0_wb_sdram_bte;
reg interface0_wb_sdram_err = 1'd0;
wire sys_clk;
wire sys_rst;
wire sys4x_clk;
wire sys4x_dqs_clk;
wire iodelay_clk;
wire iodelay_rst;
wire sys_pll_reset;
wire sys_pll_locked;
wire s7pll0_clkin;
wire s7pll0_clkout0;
wire s7pll0_clkout_buf0;
wire s7pll0_clkout1;
wire s7pll0_clkout_buf1;
wire s7pll0_clkout2;
wire s7pll0_clkout_buf2;
wire iodelay_pll_reset;
wire iodelay_pll_locked;
wire s7pll1_clkin;
wire s7pll1_clkout;
wire s7pll1_clkout_buf;
reg [3:0] reset_counter = 4'd15;
reg ic_reset = 1'd1;
reg [4:0] v7ddrphy_half_sys8x_taps_storage = 5'd6;
reg v7ddrphy_half_sys8x_taps_re = 1'd0;
reg v7ddrphy_wlevel_en_storage = 1'd0;
reg v7ddrphy_wlevel_en_re = 1'd0;
wire v7ddrphy_wlevel_strobe_re;
wire v7ddrphy_wlevel_strobe_r;
wire v7ddrphy_wlevel_strobe_we;
reg v7ddrphy_wlevel_strobe_w = 1'd0;
wire v7ddrphy_cdly_rst_re;
wire v7ddrphy_cdly_rst_r;
wire v7ddrphy_cdly_rst_we;
reg v7ddrphy_cdly_rst_w = 1'd0;
wire v7ddrphy_cdly_inc_re;
wire v7ddrphy_cdly_inc_r;
wire v7ddrphy_cdly_inc_we;
reg v7ddrphy_cdly_inc_w = 1'd0;
reg [3:0] v7ddrphy_dly_sel_storage = 4'd0;
reg v7ddrphy_dly_sel_re = 1'd0;
wire v7ddrphy_rdly_dq_rst_re;
wire v7ddrphy_rdly_dq_rst_r;
wire v7ddrphy_rdly_dq_rst_we;
reg v7ddrphy_rdly_dq_rst_w = 1'd0;
wire v7ddrphy_rdly_dq_inc_re;
wire v7ddrphy_rdly_dq_inc_r;
wire v7ddrphy_rdly_dq_inc_we;
reg v7ddrphy_rdly_dq_inc_w = 1'd0;
wire v7ddrphy_rdly_dq_bitslip_rst_re;
wire v7ddrphy_rdly_dq_bitslip_rst_r;
wire v7ddrphy_rdly_dq_bitslip_rst_we;
reg v7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
wire v7ddrphy_rdly_dq_bitslip_re;
wire v7ddrphy_rdly_dq_bitslip_r;
wire v7ddrphy_rdly_dq_bitslip_we;
reg v7ddrphy_rdly_dq_bitslip_w = 1'd0;
wire v7ddrphy_wdly_dq_rst_re;
wire v7ddrphy_wdly_dq_rst_r;
wire v7ddrphy_wdly_dq_rst_we;
reg v7ddrphy_wdly_dq_rst_w = 1'd0;
wire v7ddrphy_wdly_dq_inc_re;
wire v7ddrphy_wdly_dq_inc_r;
wire v7ddrphy_wdly_dq_inc_we;
reg v7ddrphy_wdly_dq_inc_w = 1'd0;
wire v7ddrphy_wdly_dqs_rst_re;
wire v7ddrphy_wdly_dqs_rst_r;
wire v7ddrphy_wdly_dqs_rst_we;
reg v7ddrphy_wdly_dqs_rst_w = 1'd0;
wire v7ddrphy_wdly_dqs_inc_re;
wire v7ddrphy_wdly_dqs_inc_r;
wire v7ddrphy_wdly_dqs_inc_we;
reg v7ddrphy_wdly_dqs_inc_w = 1'd0;
(* mark_debug="true" *)wire [15:0] v7ddrphy_dfi_p0_address;
wire [2:0] v7ddrphy_dfi_p0_bank;
(* mark_debug="true" *)wire v7ddrphy_dfi_p0_cas_n;
wire v7ddrphy_dfi_p0_cs_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p0_ras_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p0_we_n;
wire v7ddrphy_dfi_p0_cke;
wire v7ddrphy_dfi_p0_odt;
wire v7ddrphy_dfi_p0_reset_n;
wire v7ddrphy_dfi_p0_act_n;
(* mark_debug="true" *)wire [63:0] v7ddrphy_dfi_p0_wrdata;
(* mark_debug="true" *)wire v7ddrphy_dfi_p0_wrdata_en;
wire [7:0] v7ddrphy_dfi_p0_wrdata_mask;
wire v7ddrphy_dfi_p0_rddata_en;
reg [63:0] v7ddrphy_dfi_p0_rddata = 64'd0;
reg v7ddrphy_dfi_p0_rddata_valid = 1'd0;
(* mark_debug="true" *)wire [15:0] v7ddrphy_dfi_p1_address;
wire [2:0] v7ddrphy_dfi_p1_bank;
(* mark_debug="true" *)wire v7ddrphy_dfi_p1_cas_n;
wire v7ddrphy_dfi_p1_cs_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p1_ras_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p1_we_n;
wire v7ddrphy_dfi_p1_cke;
wire v7ddrphy_dfi_p1_odt;
wire v7ddrphy_dfi_p1_reset_n;
wire v7ddrphy_dfi_p1_act_n;
(* mark_debug="true" *)wire [63:0] v7ddrphy_dfi_p1_wrdata;
(* mark_debug="true" *)wire v7ddrphy_dfi_p1_wrdata_en;
wire [7:0] v7ddrphy_dfi_p1_wrdata_mask;
wire v7ddrphy_dfi_p1_rddata_en;
reg [63:0] v7ddrphy_dfi_p1_rddata = 64'd0;
reg v7ddrphy_dfi_p1_rddata_valid = 1'd0;
(* mark_debug="true" *)wire [15:0] v7ddrphy_dfi_p2_address;
wire [2:0] v7ddrphy_dfi_p2_bank;
(* mark_debug="true" *)wire v7ddrphy_dfi_p2_cas_n;
wire v7ddrphy_dfi_p2_cs_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p2_ras_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p2_we_n;
wire v7ddrphy_dfi_p2_cke;
wire v7ddrphy_dfi_p2_odt;
wire v7ddrphy_dfi_p2_reset_n;
wire v7ddrphy_dfi_p2_act_n;
wire [63:0] v7ddrphy_dfi_p2_wrdata;
(* mark_debug="true" *)wire v7ddrphy_dfi_p2_wrdata_en;
wire [7:0] v7ddrphy_dfi_p2_wrdata_mask;
wire v7ddrphy_dfi_p2_rddata_en;
reg [63:0] v7ddrphy_dfi_p2_rddata = 64'd0;
reg v7ddrphy_dfi_p2_rddata_valid = 1'd0;
(* mark_debug="true" *)wire [15:0] v7ddrphy_dfi_p3_address;
wire [2:0] v7ddrphy_dfi_p3_bank;
(* mark_debug="true" *)wire v7ddrphy_dfi_p3_cas_n;
wire v7ddrphy_dfi_p3_cs_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p3_ras_n;
(* mark_debug="true" *)wire v7ddrphy_dfi_p3_we_n;
wire v7ddrphy_dfi_p3_cke;
wire v7ddrphy_dfi_p3_odt;
wire v7ddrphy_dfi_p3_reset_n;
wire v7ddrphy_dfi_p3_act_n;
wire [63:0] v7ddrphy_dfi_p3_wrdata;
(* mark_debug="true" *)wire v7ddrphy_dfi_p3_wrdata_en;
wire [7:0] v7ddrphy_dfi_p3_wrdata_mask;
wire v7ddrphy_dfi_p3_rddata_en;
reg [63:0] v7ddrphy_dfi_p3_rddata = 64'd0;
reg v7ddrphy_dfi_p3_rddata_valid = 1'd0;
wire v7ddrphy_sd_clk_se_nodelay;
wire v7ddrphy_sd_clk_se_delayed;
wire v7ddrphy_address0;
wire v7ddrphy_address1;
wire v7ddrphy_address2;
wire v7ddrphy_address3;
wire v7ddrphy_address4;
wire v7ddrphy_address5;
wire v7ddrphy_address6;
wire v7ddrphy_address7;
wire v7ddrphy_address8;
wire v7ddrphy_address9;
wire v7ddrphy_address10;
wire v7ddrphy_address11;
wire v7ddrphy_address12;
wire v7ddrphy_address13;
wire v7ddrphy_address14;
wire v7ddrphy_address15;
wire v7ddrphy_bank0;
wire v7ddrphy_bank1;
wire v7ddrphy_bank2;
wire v7ddrphy_cmd0;
wire v7ddrphy_cmd1;
wire v7ddrphy_cmd2;
wire v7ddrphy_cmd3;
wire v7ddrphy_cmd4;
wire v7ddrphy_cmd5;
wire v7ddrphy_cmd6;
reg v7ddrphy_oe_dqs = 1'd0;
wire v7ddrphy_dqs_preamble;
wire v7ddrphy_dqs_postamble;
reg [7:0] v7ddrphy_dqs_serdes_pattern = 8'd85;
wire v7ddrphy_dm_o_nodelay0;
wire v7ddrphy_dqs_nodelay0;
wire v7ddrphy_dqs_delayed0;
wire v7ddrphy_dqs_t0;
wire v7ddrphy0;
wire v7ddrphy_dm_o_nodelay1;
wire v7ddrphy_dqs_nodelay1;
wire v7ddrphy_dqs_delayed1;
wire v7ddrphy_dqs_t1;
wire v7ddrphy1;
wire v7ddrphy_dm_o_nodelay2;
wire v7ddrphy_dqs_nodelay2;
wire v7ddrphy_dqs_delayed2;
wire v7ddrphy_dqs_t2;
wire v7ddrphy2;
wire v7ddrphy_dm_o_nodelay3;
wire v7ddrphy_dqs_nodelay3;
wire v7ddrphy_dqs_delayed3;
wire v7ddrphy_dqs_t3;
wire v7ddrphy3;
reg v7ddrphy_oe_dq = 1'd0;
wire v7ddrphy_dq_o_nodelay0;
wire v7ddrphy_dq_o_delayed0;
wire v7ddrphy_dq_i_nodelay0;
wire v7ddrphy_dq_i_delayed0;
wire v7ddrphy_dq_t0;
wire [7:0] v7ddrphy_dq_i_data0;
wire [7:0] v7ddrphy_bitslip0_i;
reg [7:0] v7ddrphy_bitslip0_o = 8'd0;
reg [2:0] v7ddrphy_bitslip0_value = 3'd0;
reg [15:0] v7ddrphy_bitslip0_r = 16'd0;
wire v7ddrphy_dq_o_nodelay1;
wire v7ddrphy_dq_o_delayed1;
wire v7ddrphy_dq_i_nodelay1;
wire v7ddrphy_dq_i_delayed1;
wire v7ddrphy_dq_t1;
wire [7:0] v7ddrphy_dq_i_data1;
wire [7:0] v7ddrphy_bitslip1_i;
reg [7:0] v7ddrphy_bitslip1_o = 8'd0;
reg [2:0] v7ddrphy_bitslip1_value = 3'd0;
reg [15:0] v7ddrphy_bitslip1_r = 16'd0;
wire v7ddrphy_dq_o_nodelay2;
wire v7ddrphy_dq_o_delayed2;
wire v7ddrphy_dq_i_nodelay2;
wire v7ddrphy_dq_i_delayed2;
wire v7ddrphy_dq_t2;
wire [7:0] v7ddrphy_dq_i_data2;
wire [7:0] v7ddrphy_bitslip2_i;
reg [7:0] v7ddrphy_bitslip2_o = 8'd0;
reg [2:0] v7ddrphy_bitslip2_value = 3'd0;
reg [15:0] v7ddrphy_bitslip2_r = 16'd0;
wire v7ddrphy_dq_o_nodelay3;
wire v7ddrphy_dq_o_delayed3;
wire v7ddrphy_dq_i_nodelay3;
wire v7ddrphy_dq_i_delayed3;
wire v7ddrphy_dq_t3;
wire [7:0] v7ddrphy_dq_i_data3;
wire [7:0] v7ddrphy_bitslip3_i;
reg [7:0] v7ddrphy_bitslip3_o = 8'd0;
reg [2:0] v7ddrphy_bitslip3_value = 3'd0;
reg [15:0] v7ddrphy_bitslip3_r = 16'd0;
wire v7ddrphy_dq_o_nodelay4;
wire v7ddrphy_dq_o_delayed4;
wire v7ddrphy_dq_i_nodelay4;
wire v7ddrphy_dq_i_delayed4;
wire v7ddrphy_dq_t4;
wire [7:0] v7ddrphy_dq_i_data4;
wire [7:0] v7ddrphy_bitslip4_i;
reg [7:0] v7ddrphy_bitslip4_o = 8'd0;
reg [2:0] v7ddrphy_bitslip4_value = 3'd0;
reg [15:0] v7ddrphy_bitslip4_r = 16'd0;
wire v7ddrphy_dq_o_nodelay5;
wire v7ddrphy_dq_o_delayed5;
wire v7ddrphy_dq_i_nodelay5;
wire v7ddrphy_dq_i_delayed5;
wire v7ddrphy_dq_t5;
wire [7:0] v7ddrphy_dq_i_data5;
wire [7:0] v7ddrphy_bitslip5_i;
reg [7:0] v7ddrphy_bitslip5_o = 8'd0;
reg [2:0] v7ddrphy_bitslip5_value = 3'd0;
reg [15:0] v7ddrphy_bitslip5_r = 16'd0;
wire v7ddrphy_dq_o_nodelay6;
wire v7ddrphy_dq_o_delayed6;
wire v7ddrphy_dq_i_nodelay6;
wire v7ddrphy_dq_i_delayed6;
wire v7ddrphy_dq_t6;
wire [7:0] v7ddrphy_dq_i_data6;
wire [7:0] v7ddrphy_bitslip6_i;
reg [7:0] v7ddrphy_bitslip6_o = 8'd0;
reg [2:0] v7ddrphy_bitslip6_value = 3'd0;
reg [15:0] v7ddrphy_bitslip6_r = 16'd0;
wire v7ddrphy_dq_o_nodelay7;
wire v7ddrphy_dq_o_delayed7;
wire v7ddrphy_dq_i_nodelay7;
wire v7ddrphy_dq_i_delayed7;
wire v7ddrphy_dq_t7;
wire [7:0] v7ddrphy_dq_i_data7;
wire [7:0] v7ddrphy_bitslip7_i;
reg [7:0] v7ddrphy_bitslip7_o = 8'd0;
reg [2:0] v7ddrphy_bitslip7_value = 3'd0;
reg [15:0] v7ddrphy_bitslip7_r = 16'd0;
wire v7ddrphy_dq_o_nodelay8;
wire v7ddrphy_dq_o_delayed8;
wire v7ddrphy_dq_i_nodelay8;
wire v7ddrphy_dq_i_delayed8;
wire v7ddrphy_dq_t8;
wire [7:0] v7ddrphy_dq_i_data8;
wire [7:0] v7ddrphy_bitslip8_i;
reg [7:0] v7ddrphy_bitslip8_o = 8'd0;
reg [2:0] v7ddrphy_bitslip8_value = 3'd0;
reg [15:0] v7ddrphy_bitslip8_r = 16'd0;
wire v7ddrphy_dq_o_nodelay9;
wire v7ddrphy_dq_o_delayed9;
wire v7ddrphy_dq_i_nodelay9;
wire v7ddrphy_dq_i_delayed9;
wire v7ddrphy_dq_t9;
wire [7:0] v7ddrphy_dq_i_data9;
wire [7:0] v7ddrphy_bitslip9_i;
reg [7:0] v7ddrphy_bitslip9_o = 8'd0;
reg [2:0] v7ddrphy_bitslip9_value = 3'd0;
reg [15:0] v7ddrphy_bitslip9_r = 16'd0;
wire v7ddrphy_dq_o_nodelay10;
wire v7ddrphy_dq_o_delayed10;
wire v7ddrphy_dq_i_nodelay10;
wire v7ddrphy_dq_i_delayed10;
wire v7ddrphy_dq_t10;
wire [7:0] v7ddrphy_dq_i_data10;
wire [7:0] v7ddrphy_bitslip10_i;
reg [7:0] v7ddrphy_bitslip10_o = 8'd0;
reg [2:0] v7ddrphy_bitslip10_value = 3'd0;
reg [15:0] v7ddrphy_bitslip10_r = 16'd0;
wire v7ddrphy_dq_o_nodelay11;
wire v7ddrphy_dq_o_delayed11;
wire v7ddrphy_dq_i_nodelay11;
wire v7ddrphy_dq_i_delayed11;
wire v7ddrphy_dq_t11;
wire [7:0] v7ddrphy_dq_i_data11;
wire [7:0] v7ddrphy_bitslip11_i;
reg [7:0] v7ddrphy_bitslip11_o = 8'd0;
reg [2:0] v7ddrphy_bitslip11_value = 3'd0;
reg [15:0] v7ddrphy_bitslip11_r = 16'd0;
wire v7ddrphy_dq_o_nodelay12;
wire v7ddrphy_dq_o_delayed12;
wire v7ddrphy_dq_i_nodelay12;
wire v7ddrphy_dq_i_delayed12;
wire v7ddrphy_dq_t12;
wire [7:0] v7ddrphy_dq_i_data12;
wire [7:0] v7ddrphy_bitslip12_i;
reg [7:0] v7ddrphy_bitslip12_o = 8'd0;
reg [2:0] v7ddrphy_bitslip12_value = 3'd0;
reg [15:0] v7ddrphy_bitslip12_r = 16'd0;
wire v7ddrphy_dq_o_nodelay13;
wire v7ddrphy_dq_o_delayed13;
wire v7ddrphy_dq_i_nodelay13;
wire v7ddrphy_dq_i_delayed13;
wire v7ddrphy_dq_t13;
wire [7:0] v7ddrphy_dq_i_data13;
wire [7:0] v7ddrphy_bitslip13_i;
reg [7:0] v7ddrphy_bitslip13_o = 8'd0;
reg [2:0] v7ddrphy_bitslip13_value = 3'd0;
reg [15:0] v7ddrphy_bitslip13_r = 16'd0;
wire v7ddrphy_dq_o_nodelay14;
wire v7ddrphy_dq_o_delayed14;
wire v7ddrphy_dq_i_nodelay14;
wire v7ddrphy_dq_i_delayed14;
wire v7ddrphy_dq_t14;
wire [7:0] v7ddrphy_dq_i_data14;
wire [7:0] v7ddrphy_bitslip14_i;
reg [7:0] v7ddrphy_bitslip14_o = 8'd0;
reg [2:0] v7ddrphy_bitslip14_value = 3'd0;
reg [15:0] v7ddrphy_bitslip14_r = 16'd0;
wire v7ddrphy_dq_o_nodelay15;
wire v7ddrphy_dq_o_delayed15;
wire v7ddrphy_dq_i_nodelay15;
wire v7ddrphy_dq_i_delayed15;
wire v7ddrphy_dq_t15;
wire [7:0] v7ddrphy_dq_i_data15;
wire [7:0] v7ddrphy_bitslip15_i;
reg [7:0] v7ddrphy_bitslip15_o = 8'd0;
reg [2:0] v7ddrphy_bitslip15_value = 3'd0;
reg [15:0] v7ddrphy_bitslip15_r = 16'd0;
wire v7ddrphy_dq_o_nodelay16;
wire v7ddrphy_dq_o_delayed16;
wire v7ddrphy_dq_i_nodelay16;
wire v7ddrphy_dq_i_delayed16;
wire v7ddrphy_dq_t16;
wire [7:0] v7ddrphy_dq_i_data16;
wire [7:0] v7ddrphy_bitslip16_i;
reg [7:0] v7ddrphy_bitslip16_o = 8'd0;
reg [2:0] v7ddrphy_bitslip16_value = 3'd0;
reg [15:0] v7ddrphy_bitslip16_r = 16'd0;
wire v7ddrphy_dq_o_nodelay17;
wire v7ddrphy_dq_o_delayed17;
wire v7ddrphy_dq_i_nodelay17;
wire v7ddrphy_dq_i_delayed17;
wire v7ddrphy_dq_t17;
wire [7:0] v7ddrphy_dq_i_data17;
wire [7:0] v7ddrphy_bitslip17_i;
reg [7:0] v7ddrphy_bitslip17_o = 8'd0;
reg [2:0] v7ddrphy_bitslip17_value = 3'd0;
reg [15:0] v7ddrphy_bitslip17_r = 16'd0;
wire v7ddrphy_dq_o_nodelay18;
wire v7ddrphy_dq_o_delayed18;
wire v7ddrphy_dq_i_nodelay18;
wire v7ddrphy_dq_i_delayed18;
wire v7ddrphy_dq_t18;
wire [7:0] v7ddrphy_dq_i_data18;
wire [7:0] v7ddrphy_bitslip18_i;
reg [7:0] v7ddrphy_bitslip18_o = 8'd0;
reg [2:0] v7ddrphy_bitslip18_value = 3'd0;
reg [15:0] v7ddrphy_bitslip18_r = 16'd0;
wire v7ddrphy_dq_o_nodelay19;
wire v7ddrphy_dq_o_delayed19;
wire v7ddrphy_dq_i_nodelay19;
wire v7ddrphy_dq_i_delayed19;
wire v7ddrphy_dq_t19;
wire [7:0] v7ddrphy_dq_i_data19;
wire [7:0] v7ddrphy_bitslip19_i;
reg [7:0] v7ddrphy_bitslip19_o = 8'd0;
reg [2:0] v7ddrphy_bitslip19_value = 3'd0;
reg [15:0] v7ddrphy_bitslip19_r = 16'd0;
wire v7ddrphy_dq_o_nodelay20;
wire v7ddrphy_dq_o_delayed20;
wire v7ddrphy_dq_i_nodelay20;
wire v7ddrphy_dq_i_delayed20;
wire v7ddrphy_dq_t20;
wire [7:0] v7ddrphy_dq_i_data20;
wire [7:0] v7ddrphy_bitslip20_i;
reg [7:0] v7ddrphy_bitslip20_o = 8'd0;
reg [2:0] v7ddrphy_bitslip20_value = 3'd0;
reg [15:0] v7ddrphy_bitslip20_r = 16'd0;
wire v7ddrphy_dq_o_nodelay21;
wire v7ddrphy_dq_o_delayed21;
wire v7ddrphy_dq_i_nodelay21;
wire v7ddrphy_dq_i_delayed21;
wire v7ddrphy_dq_t21;
wire [7:0] v7ddrphy_dq_i_data21;
wire [7:0] v7ddrphy_bitslip21_i;
reg [7:0] v7ddrphy_bitslip21_o = 8'd0;
reg [2:0] v7ddrphy_bitslip21_value = 3'd0;
reg [15:0] v7ddrphy_bitslip21_r = 16'd0;
wire v7ddrphy_dq_o_nodelay22;
wire v7ddrphy_dq_o_delayed22;
wire v7ddrphy_dq_i_nodelay22;
wire v7ddrphy_dq_i_delayed22;
wire v7ddrphy_dq_t22;
wire [7:0] v7ddrphy_dq_i_data22;
wire [7:0] v7ddrphy_bitslip22_i;
reg [7:0] v7ddrphy_bitslip22_o = 8'd0;
reg [2:0] v7ddrphy_bitslip22_value = 3'd0;
reg [15:0] v7ddrphy_bitslip22_r = 16'd0;
wire v7ddrphy_dq_o_nodelay23;
wire v7ddrphy_dq_o_delayed23;
wire v7ddrphy_dq_i_nodelay23;
wire v7ddrphy_dq_i_delayed23;
wire v7ddrphy_dq_t23;
wire [7:0] v7ddrphy_dq_i_data23;
wire [7:0] v7ddrphy_bitslip23_i;
reg [7:0] v7ddrphy_bitslip23_o = 8'd0;
reg [2:0] v7ddrphy_bitslip23_value = 3'd0;
reg [15:0] v7ddrphy_bitslip23_r = 16'd0;
wire v7ddrphy_dq_o_nodelay24;
wire v7ddrphy_dq_o_delayed24;
wire v7ddrphy_dq_i_nodelay24;
wire v7ddrphy_dq_i_delayed24;
wire v7ddrphy_dq_t24;
wire [7:0] v7ddrphy_dq_i_data24;
wire [7:0] v7ddrphy_bitslip24_i;
reg [7:0] v7ddrphy_bitslip24_o = 8'd0;
reg [2:0] v7ddrphy_bitslip24_value = 3'd0;
reg [15:0] v7ddrphy_bitslip24_r = 16'd0;
wire v7ddrphy_dq_o_nodelay25;
wire v7ddrphy_dq_o_delayed25;
wire v7ddrphy_dq_i_nodelay25;
wire v7ddrphy_dq_i_delayed25;
wire v7ddrphy_dq_t25;
wire [7:0] v7ddrphy_dq_i_data25;
wire [7:0] v7ddrphy_bitslip25_i;
reg [7:0] v7ddrphy_bitslip25_o = 8'd0;
reg [2:0] v7ddrphy_bitslip25_value = 3'd0;
reg [15:0] v7ddrphy_bitslip25_r = 16'd0;
wire v7ddrphy_dq_o_nodelay26;
wire v7ddrphy_dq_o_delayed26;
wire v7ddrphy_dq_i_nodelay26;
wire v7ddrphy_dq_i_delayed26;
wire v7ddrphy_dq_t26;
wire [7:0] v7ddrphy_dq_i_data26;
wire [7:0] v7ddrphy_bitslip26_i;
reg [7:0] v7ddrphy_bitslip26_o = 8'd0;
reg [2:0] v7ddrphy_bitslip26_value = 3'd0;
reg [15:0] v7ddrphy_bitslip26_r = 16'd0;
wire v7ddrphy_dq_o_nodelay27;
wire v7ddrphy_dq_o_delayed27;
wire v7ddrphy_dq_i_nodelay27;
wire v7ddrphy_dq_i_delayed27;
wire v7ddrphy_dq_t27;
wire [7:0] v7ddrphy_dq_i_data27;
wire [7:0] v7ddrphy_bitslip27_i;
reg [7:0] v7ddrphy_bitslip27_o = 8'd0;
reg [2:0] v7ddrphy_bitslip27_value = 3'd0;
reg [15:0] v7ddrphy_bitslip27_r = 16'd0;
wire v7ddrphy_dq_o_nodelay28;
wire v7ddrphy_dq_o_delayed28;
wire v7ddrphy_dq_i_nodelay28;
wire v7ddrphy_dq_i_delayed28;
wire v7ddrphy_dq_t28;
wire [7:0] v7ddrphy_dq_i_data28;
wire [7:0] v7ddrphy_bitslip28_i;
reg [7:0] v7ddrphy_bitslip28_o = 8'd0;
reg [2:0] v7ddrphy_bitslip28_value = 3'd0;
reg [15:0] v7ddrphy_bitslip28_r = 16'd0;
wire v7ddrphy_dq_o_nodelay29;
wire v7ddrphy_dq_o_delayed29;
wire v7ddrphy_dq_i_nodelay29;
wire v7ddrphy_dq_i_delayed29;
wire v7ddrphy_dq_t29;
wire [7:0] v7ddrphy_dq_i_data29;
wire [7:0] v7ddrphy_bitslip29_i;
reg [7:0] v7ddrphy_bitslip29_o = 8'd0;
reg [2:0] v7ddrphy_bitslip29_value = 3'd0;
reg [15:0] v7ddrphy_bitslip29_r = 16'd0;
wire v7ddrphy_dq_o_nodelay30;
wire v7ddrphy_dq_o_delayed30;
wire v7ddrphy_dq_i_nodelay30;
wire v7ddrphy_dq_i_delayed30;
wire v7ddrphy_dq_t30;
wire [7:0] v7ddrphy_dq_i_data30;
wire [7:0] v7ddrphy_bitslip30_i;
reg [7:0] v7ddrphy_bitslip30_o = 8'd0;
reg [2:0] v7ddrphy_bitslip30_value = 3'd0;
reg [15:0] v7ddrphy_bitslip30_r = 16'd0;
wire v7ddrphy_dq_o_nodelay31;
wire v7ddrphy_dq_o_delayed31;
wire v7ddrphy_dq_i_nodelay31;
wire v7ddrphy_dq_i_delayed31;
wire v7ddrphy_dq_t31;
wire [7:0] v7ddrphy_dq_i_data31;
wire [7:0] v7ddrphy_bitslip31_i;
reg [7:0] v7ddrphy_bitslip31_o = 8'd0;
reg [2:0] v7ddrphy_bitslip31_value = 3'd0;
reg [15:0] v7ddrphy_bitslip31_r = 16'd0;
reg v7ddrphy_n_rddata_en0 = 1'd0;
reg v7ddrphy_n_rddata_en1 = 1'd0;
reg v7ddrphy_n_rddata_en2 = 1'd0;
reg v7ddrphy_n_rddata_en3 = 1'd0;
reg v7ddrphy_n_rddata_en4 = 1'd0;
reg v7ddrphy_n_rddata_en5 = 1'd0;
reg v7ddrphy_n_rddata_en6 = 1'd0;
reg v7ddrphy_n_rddata_en7 = 1'd0;
wire v7ddrphy_oe;
reg [3:0] v7ddrphy_last_wrdata_en = 4'd0;
wire [13:0] sdram_inti_p0_address;
wire [2:0] sdram_inti_p0_bank;
reg sdram_inti_p0_cas_n = 1'd1;
reg sdram_inti_p0_cs_n = 1'd1;
reg sdram_inti_p0_ras_n = 1'd1;
reg sdram_inti_p0_we_n = 1'd1;
wire sdram_inti_p0_cke;
wire sdram_inti_p0_odt;
wire sdram_inti_p0_reset_n;
reg sdram_inti_p0_act_n = 1'd1;
wire [63:0] sdram_inti_p0_wrdata;
wire sdram_inti_p0_wrdata_en;
wire [7:0] sdram_inti_p0_wrdata_mask;
wire sdram_inti_p0_rddata_en;
reg [63:0] sdram_inti_p0_rddata = 64'd0;
reg sdram_inti_p0_rddata_valid = 1'd0;
wire [13:0] sdram_inti_p1_address;
wire [2:0] sdram_inti_p1_bank;
reg sdram_inti_p1_cas_n = 1'd1;
reg sdram_inti_p1_cs_n = 1'd1;
reg sdram_inti_p1_ras_n = 1'd1;
reg sdram_inti_p1_we_n = 1'd1;
wire sdram_inti_p1_cke;
wire sdram_inti_p1_odt;
wire sdram_inti_p1_reset_n;
reg sdram_inti_p1_act_n = 1'd1;
wire [63:0] sdram_inti_p1_wrdata;
wire sdram_inti_p1_wrdata_en;
wire [7:0] sdram_inti_p1_wrdata_mask;
wire sdram_inti_p1_rddata_en;
reg [63:0] sdram_inti_p1_rddata = 64'd0;
reg sdram_inti_p1_rddata_valid = 1'd0;
wire [13:0] sdram_inti_p2_address;
wire [2:0] sdram_inti_p2_bank;
reg sdram_inti_p2_cas_n = 1'd1;
reg sdram_inti_p2_cs_n = 1'd1;
reg sdram_inti_p2_ras_n = 1'd1;
reg sdram_inti_p2_we_n = 1'd1;
wire sdram_inti_p2_cke;
wire sdram_inti_p2_odt;
wire sdram_inti_p2_reset_n;
reg sdram_inti_p2_act_n = 1'd1;
wire [63:0] sdram_inti_p2_wrdata;
wire sdram_inti_p2_wrdata_en;
wire [7:0] sdram_inti_p2_wrdata_mask;
wire sdram_inti_p2_rddata_en;
reg [63:0] sdram_inti_p2_rddata = 64'd0;
reg sdram_inti_p2_rddata_valid = 1'd0;
wire [13:0] sdram_inti_p3_address;
wire [2:0] sdram_inti_p3_bank;
reg sdram_inti_p3_cas_n = 1'd1;
reg sdram_inti_p3_cs_n = 1'd1;
reg sdram_inti_p3_ras_n = 1'd1;
reg sdram_inti_p3_we_n = 1'd1;
wire sdram_inti_p3_cke;
wire sdram_inti_p3_odt;
wire sdram_inti_p3_reset_n;
reg sdram_inti_p3_act_n = 1'd1;
wire [63:0] sdram_inti_p3_wrdata;
wire sdram_inti_p3_wrdata_en;
wire [7:0] sdram_inti_p3_wrdata_mask;
wire sdram_inti_p3_rddata_en;
reg [63:0] sdram_inti_p3_rddata = 64'd0;
reg sdram_inti_p3_rddata_valid = 1'd0;
wire [13:0] sdram_slave_p0_address;
wire [2:0] sdram_slave_p0_bank;
wire sdram_slave_p0_cas_n;
wire sdram_slave_p0_cs_n;
wire sdram_slave_p0_ras_n;
wire sdram_slave_p0_we_n;
wire sdram_slave_p0_cke;
wire sdram_slave_p0_odt;
wire sdram_slave_p0_reset_n;
wire sdram_slave_p0_act_n;
wire [63:0] sdram_slave_p0_wrdata;
wire sdram_slave_p0_wrdata_en;
wire [7:0] sdram_slave_p0_wrdata_mask;
wire sdram_slave_p0_rddata_en;
reg [63:0] sdram_slave_p0_rddata = 64'd0;
reg sdram_slave_p0_rddata_valid = 1'd0;
wire [13:0] sdram_slave_p1_address;
wire [2:0] sdram_slave_p1_bank;
wire sdram_slave_p1_cas_n;
wire sdram_slave_p1_cs_n;
wire sdram_slave_p1_ras_n;
wire sdram_slave_p1_we_n;
wire sdram_slave_p1_cke;
wire sdram_slave_p1_odt;
wire sdram_slave_p1_reset_n;
wire sdram_slave_p1_act_n;
wire [63:0] sdram_slave_p1_wrdata;
wire sdram_slave_p1_wrdata_en;
wire [7:0] sdram_slave_p1_wrdata_mask;
wire sdram_slave_p1_rddata_en;
reg [63:0] sdram_slave_p1_rddata = 64'd0;
reg sdram_slave_p1_rddata_valid = 1'd0;
wire [13:0] sdram_slave_p2_address;
wire [2:0] sdram_slave_p2_bank;
wire sdram_slave_p2_cas_n;
wire sdram_slave_p2_cs_n;
wire sdram_slave_p2_ras_n;
wire sdram_slave_p2_we_n;
wire sdram_slave_p2_cke;
wire sdram_slave_p2_odt;
wire sdram_slave_p2_reset_n;
wire sdram_slave_p2_act_n;
wire [63:0] sdram_slave_p2_wrdata;
wire sdram_slave_p2_wrdata_en;
wire [7:0] sdram_slave_p2_wrdata_mask;
wire sdram_slave_p2_rddata_en;
reg [63:0] sdram_slave_p2_rddata = 64'd0;
reg sdram_slave_p2_rddata_valid = 1'd0;
wire [13:0] sdram_slave_p3_address;
wire [2:0] sdram_slave_p3_bank;
wire sdram_slave_p3_cas_n;
wire sdram_slave_p3_cs_n;
wire sdram_slave_p3_ras_n;
wire sdram_slave_p3_we_n;
wire sdram_slave_p3_cke;
wire sdram_slave_p3_odt;
wire sdram_slave_p3_reset_n;
wire sdram_slave_p3_act_n;
wire [63:0] sdram_slave_p3_wrdata;
wire sdram_slave_p3_wrdata_en;
wire [7:0] sdram_slave_p3_wrdata_mask;
wire sdram_slave_p3_rddata_en;
reg [63:0] sdram_slave_p3_rddata = 64'd0;
reg sdram_slave_p3_rddata_valid = 1'd0;
reg [13:0] sdram_master_p0_address = 14'd0;
reg [2:0] sdram_master_p0_bank = 3'd0;
reg sdram_master_p0_cas_n = 1'd1;
reg sdram_master_p0_cs_n = 1'd1;
reg sdram_master_p0_ras_n = 1'd1;
reg sdram_master_p0_we_n = 1'd1;
reg sdram_master_p0_cke = 1'd0;
reg sdram_master_p0_odt = 1'd0;
reg sdram_master_p0_reset_n = 1'd0;
reg sdram_master_p0_act_n = 1'd1;
reg [63:0] sdram_master_p0_wrdata = 64'd0;
reg sdram_master_p0_wrdata_en = 1'd0;
reg [7:0] sdram_master_p0_wrdata_mask = 8'd0;
reg sdram_master_p0_rddata_en = 1'd0;
wire [63:0] sdram_master_p0_rddata;
wire sdram_master_p0_rddata_valid;
reg [13:0] sdram_master_p1_address = 14'd0;
reg [2:0] sdram_master_p1_bank = 3'd0;
reg sdram_master_p1_cas_n = 1'd1;
reg sdram_master_p1_cs_n = 1'd1;
reg sdram_master_p1_ras_n = 1'd1;
reg sdram_master_p1_we_n = 1'd1;
reg sdram_master_p1_cke = 1'd0;
reg sdram_master_p1_odt = 1'd0;
reg sdram_master_p1_reset_n = 1'd0;
reg sdram_master_p1_act_n = 1'd1;
reg [63:0] sdram_master_p1_wrdata = 64'd0;
reg sdram_master_p1_wrdata_en = 1'd0;
reg [7:0] sdram_master_p1_wrdata_mask = 8'd0;
reg sdram_master_p1_rddata_en = 1'd0;
wire [63:0] sdram_master_p1_rddata;
wire sdram_master_p1_rddata_valid;
reg [13:0] sdram_master_p2_address = 14'd0;
reg [2:0] sdram_master_p2_bank = 3'd0;
reg sdram_master_p2_cas_n = 1'd1;
reg sdram_master_p2_cs_n = 1'd1;
reg sdram_master_p2_ras_n = 1'd1;
reg sdram_master_p2_we_n = 1'd1;
reg sdram_master_p2_cke = 1'd0;
reg sdram_master_p2_odt = 1'd0;
reg sdram_master_p2_reset_n = 1'd0;
reg sdram_master_p2_act_n = 1'd1;
reg [63:0] sdram_master_p2_wrdata = 64'd0;
reg sdram_master_p2_wrdata_en = 1'd0;
reg [7:0] sdram_master_p2_wrdata_mask = 8'd0;
reg sdram_master_p2_rddata_en = 1'd0;
wire [63:0] sdram_master_p2_rddata;
wire sdram_master_p2_rddata_valid;
reg [13:0] sdram_master_p3_address = 14'd0;
reg [2:0] sdram_master_p3_bank = 3'd0;
reg sdram_master_p3_cas_n = 1'd1;
reg sdram_master_p3_cs_n = 1'd1;
reg sdram_master_p3_ras_n = 1'd1;
reg sdram_master_p3_we_n = 1'd1;
reg sdram_master_p3_cke = 1'd0;
reg sdram_master_p3_odt = 1'd0;
reg sdram_master_p3_reset_n = 1'd0;
reg sdram_master_p3_act_n = 1'd1;
reg [63:0] sdram_master_p3_wrdata = 64'd0;
reg sdram_master_p3_wrdata_en = 1'd0;
reg [7:0] sdram_master_p3_wrdata_mask = 8'd0;
reg sdram_master_p3_rddata_en = 1'd0;
wire [63:0] sdram_master_p3_rddata;
wire sdram_master_p3_rddata_valid;
reg [3:0] sdram_storage = 4'd0;
reg sdram_re = 1'd0;
reg [5:0] sdram_phaseinjector0_command_storage = 6'd0;
reg sdram_phaseinjector0_command_re = 1'd0;
wire sdram_phaseinjector0_command_issue_re;
wire sdram_phaseinjector0_command_issue_r;
wire sdram_phaseinjector0_command_issue_we;
reg sdram_phaseinjector0_command_issue_w = 1'd0;
reg [13:0] sdram_phaseinjector0_address_storage = 14'd0;
reg sdram_phaseinjector0_address_re = 1'd0;
reg [2:0] sdram_phaseinjector0_baddress_storage = 3'd0;
reg sdram_phaseinjector0_baddress_re = 1'd0;
reg [63:0] sdram_phaseinjector0_wrdata_storage = 64'd0;
reg sdram_phaseinjector0_wrdata_re = 1'd0;
reg [63:0] sdram_phaseinjector0_status = 64'd0;
wire sdram_phaseinjector0_we;
reg [5:0] sdram_phaseinjector1_command_storage = 6'd0;
reg sdram_phaseinjector1_command_re = 1'd0;
wire sdram_phaseinjector1_command_issue_re;
wire sdram_phaseinjector1_command_issue_r;
wire sdram_phaseinjector1_command_issue_we;
reg sdram_phaseinjector1_command_issue_w = 1'd0;
reg [13:0] sdram_phaseinjector1_address_storage = 14'd0;
reg sdram_phaseinjector1_address_re = 1'd0;
reg [2:0] sdram_phaseinjector1_baddress_storage = 3'd0;
reg sdram_phaseinjector1_baddress_re = 1'd0;
reg [63:0] sdram_phaseinjector1_wrdata_storage = 64'd0;
reg sdram_phaseinjector1_wrdata_re = 1'd0;
reg [63:0] sdram_phaseinjector1_status = 64'd0;
wire sdram_phaseinjector1_we;
reg [5:0] sdram_phaseinjector2_command_storage = 6'd0;
reg sdram_phaseinjector2_command_re = 1'd0;
wire sdram_phaseinjector2_command_issue_re;
wire sdram_phaseinjector2_command_issue_r;
wire sdram_phaseinjector2_command_issue_we;
reg sdram_phaseinjector2_command_issue_w = 1'd0;
reg [13:0] sdram_phaseinjector2_address_storage = 14'd0;
reg sdram_phaseinjector2_address_re = 1'd0;
reg [2:0] sdram_phaseinjector2_baddress_storage = 3'd0;
reg sdram_phaseinjector2_baddress_re = 1'd0;
reg [63:0] sdram_phaseinjector2_wrdata_storage = 64'd0;
reg sdram_phaseinjector2_wrdata_re = 1'd0;
reg [63:0] sdram_phaseinjector2_status = 64'd0;
wire sdram_phaseinjector2_we;
reg [5:0] sdram_phaseinjector3_command_storage = 6'd0;
reg sdram_phaseinjector3_command_re = 1'd0;
wire sdram_phaseinjector3_command_issue_re;
wire sdram_phaseinjector3_command_issue_r;
wire sdram_phaseinjector3_command_issue_we;
reg sdram_phaseinjector3_command_issue_w = 1'd0;
reg [13:0] sdram_phaseinjector3_address_storage = 14'd0;
reg sdram_phaseinjector3_address_re = 1'd0;
reg [2:0] sdram_phaseinjector3_baddress_storage = 3'd0;
reg sdram_phaseinjector3_baddress_re = 1'd0;
reg [63:0] sdram_phaseinjector3_wrdata_storage = 64'd0;
reg sdram_phaseinjector3_wrdata_re = 1'd0;
reg [63:0] sdram_phaseinjector3_status = 64'd0;
wire sdram_phaseinjector3_we;
wire sdram_interface_bank0_valid;
wire sdram_interface_bank0_ready;
wire sdram_interface_bank0_we;
wire [20:0] sdram_interface_bank0_addr;
wire sdram_interface_bank0_lock;
wire sdram_interface_bank0_wdata_ready;
wire sdram_interface_bank0_rdata_valid;
wire sdram_interface_bank1_valid;
wire sdram_interface_bank1_ready;
wire sdram_interface_bank1_we;
wire [20:0] sdram_interface_bank1_addr;
wire sdram_interface_bank1_lock;
wire sdram_interface_bank1_wdata_ready;
wire sdram_interface_bank1_rdata_valid;
wire sdram_interface_bank2_valid;
wire sdram_interface_bank2_ready;
wire sdram_interface_bank2_we;
wire [20:0] sdram_interface_bank2_addr;
wire sdram_interface_bank2_lock;
wire sdram_interface_bank2_wdata_ready;
wire sdram_interface_bank2_rdata_valid;
wire sdram_interface_bank3_valid;
wire sdram_interface_bank3_ready;
wire sdram_interface_bank3_we;
wire [20:0] sdram_interface_bank3_addr;
wire sdram_interface_bank3_lock;
wire sdram_interface_bank3_wdata_ready;
wire sdram_interface_bank3_rdata_valid;
wire sdram_interface_bank4_valid;
wire sdram_interface_bank4_ready;
wire sdram_interface_bank4_we;
wire [20:0] sdram_interface_bank4_addr;
wire sdram_interface_bank4_lock;
wire sdram_interface_bank4_wdata_ready;
wire sdram_interface_bank4_rdata_valid;
wire sdram_interface_bank5_valid;
wire sdram_interface_bank5_ready;
wire sdram_interface_bank5_we;
wire [20:0] sdram_interface_bank5_addr;
wire sdram_interface_bank5_lock;
wire sdram_interface_bank5_wdata_ready;
wire sdram_interface_bank5_rdata_valid;
wire sdram_interface_bank6_valid;
wire sdram_interface_bank6_ready;
wire sdram_interface_bank6_we;
wire [20:0] sdram_interface_bank6_addr;
wire sdram_interface_bank6_lock;
wire sdram_interface_bank6_wdata_ready;
wire sdram_interface_bank6_rdata_valid;
wire sdram_interface_bank7_valid;
wire sdram_interface_bank7_ready;
wire sdram_interface_bank7_we;
wire [20:0] sdram_interface_bank7_addr;
wire sdram_interface_bank7_lock;
wire sdram_interface_bank7_wdata_ready;
wire sdram_interface_bank7_rdata_valid;
reg [255:0] sdram_interface_wdata = 256'd0;
reg [31:0] sdram_interface_wdata_we = 32'd0;
wire [255:0] sdram_interface_rdata;
reg [13:0] sdram_dfi_p0_address = 14'd0;
reg [2:0] sdram_dfi_p0_bank = 3'd0;
reg sdram_dfi_p0_cas_n = 1'd1;
reg sdram_dfi_p0_cs_n = 1'd1;
reg sdram_dfi_p0_ras_n = 1'd1;
reg sdram_dfi_p0_we_n = 1'd1;
wire sdram_dfi_p0_cke;
wire sdram_dfi_p0_odt;
wire sdram_dfi_p0_reset_n;
reg sdram_dfi_p0_act_n = 1'd1;
wire [63:0] sdram_dfi_p0_wrdata;
reg sdram_dfi_p0_wrdata_en = 1'd0;
wire [7:0] sdram_dfi_p0_wrdata_mask;
reg sdram_dfi_p0_rddata_en = 1'd0;
wire [63:0] sdram_dfi_p0_rddata;
wire sdram_dfi_p0_rddata_valid;
reg [13:0] sdram_dfi_p1_address = 14'd0;
reg [2:0] sdram_dfi_p1_bank = 3'd0;
reg sdram_dfi_p1_cas_n = 1'd1;
reg sdram_dfi_p1_cs_n = 1'd1;
reg sdram_dfi_p1_ras_n = 1'd1;
reg sdram_dfi_p1_we_n = 1'd1;
wire sdram_dfi_p1_cke;
wire sdram_dfi_p1_odt;
wire sdram_dfi_p1_reset_n;
reg sdram_dfi_p1_act_n = 1'd1;
wire [63:0] sdram_dfi_p1_wrdata;
reg sdram_dfi_p1_wrdata_en = 1'd0;
wire [7:0] sdram_dfi_p1_wrdata_mask;
reg sdram_dfi_p1_rddata_en = 1'd0;
wire [63:0] sdram_dfi_p1_rddata;
wire sdram_dfi_p1_rddata_valid;
reg [13:0] sdram_dfi_p2_address = 14'd0;
reg [2:0] sdram_dfi_p2_bank = 3'd0;
reg sdram_dfi_p2_cas_n = 1'd1;
reg sdram_dfi_p2_cs_n = 1'd1;
reg sdram_dfi_p2_ras_n = 1'd1;
reg sdram_dfi_p2_we_n = 1'd1;
wire sdram_dfi_p2_cke;
wire sdram_dfi_p2_odt;
wire sdram_dfi_p2_reset_n;
reg sdram_dfi_p2_act_n = 1'd1;
wire [63:0] sdram_dfi_p2_wrdata;
reg sdram_dfi_p2_wrdata_en = 1'd0;
wire [7:0] sdram_dfi_p2_wrdata_mask;
reg sdram_dfi_p2_rddata_en = 1'd0;
wire [63:0] sdram_dfi_p2_rddata;
wire sdram_dfi_p2_rddata_valid;
reg [13:0] sdram_dfi_p3_address = 14'd0;
reg [2:0] sdram_dfi_p3_bank = 3'd0;
reg sdram_dfi_p3_cas_n = 1'd1;
reg sdram_dfi_p3_cs_n = 1'd1;
reg sdram_dfi_p3_ras_n = 1'd1;
reg sdram_dfi_p3_we_n = 1'd1;
wire sdram_dfi_p3_cke;
wire sdram_dfi_p3_odt;
wire sdram_dfi_p3_reset_n;
reg sdram_dfi_p3_act_n = 1'd1;
wire [63:0] sdram_dfi_p3_wrdata;
reg sdram_dfi_p3_wrdata_en = 1'd0;
wire [7:0] sdram_dfi_p3_wrdata_mask;
reg sdram_dfi_p3_rddata_en = 1'd0;
wire [63:0] sdram_dfi_p3_rddata;
wire sdram_dfi_p3_rddata_valid;
reg sdram_cmd_valid = 1'd0;
reg sdram_cmd_ready = 1'd0;
reg sdram_cmd_last = 1'd0;
reg [13:0] sdram_cmd_payload_a = 14'd0;
reg [2:0] sdram_cmd_payload_ba = 3'd0;
reg sdram_cmd_payload_cas = 1'd0;
reg sdram_cmd_payload_ras = 1'd0;
reg sdram_cmd_payload_we = 1'd0;
reg sdram_cmd_payload_is_read = 1'd0;
reg sdram_cmd_payload_is_write = 1'd0;
wire sdram_wants_refresh;
wire sdram_wants_zqcs;
wire sdram_timer_wait;
wire sdram_timer_done0;
wire [9:0] sdram_timer_count0;
wire sdram_timer_done1;
reg [9:0] sdram_timer_count1 = 10'd976;
wire sdram_postponer_req_i;
reg sdram_postponer_req_o = 1'd0;
reg sdram_postponer_count = 1'd0;
reg sdram_sequencer_start0 = 1'd0;
wire sdram_sequencer_done0;
wire sdram_sequencer_start1;
reg sdram_sequencer_done1 = 1'd0;
reg [4:0] sdram_sequencer_counter = 5'd0;
reg sdram_sequencer_count = 1'd0;
wire sdram_zqcs_timer_wait;
wire sdram_zqcs_timer_done0;
wire [26:0] sdram_zqcs_timer_count0;
wire sdram_zqcs_timer_done1;
reg [26:0] sdram_zqcs_timer_count1 = 27'd124999999;
reg sdram_zqcs_executer_start = 1'd0;
reg sdram_zqcs_executer_done = 1'd0;
reg [4:0] sdram_zqcs_executer_counter = 5'd0;
wire sdram_bankmachine0_req_valid;
wire sdram_bankmachine0_req_ready;
wire sdram_bankmachine0_req_we;
wire [20:0] sdram_bankmachine0_req_addr;
wire sdram_bankmachine0_req_lock;
reg sdram_bankmachine0_req_wdata_ready = 1'd0;
reg sdram_bankmachine0_req_rdata_valid = 1'd0;
wire sdram_bankmachine0_refresh_req;
reg sdram_bankmachine0_refresh_gnt = 1'd0;
reg sdram_bankmachine0_cmd_valid = 1'd0;
reg sdram_bankmachine0_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine0_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine0_cmd_payload_ba;
reg sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg sdram_bankmachine0_cmd_payload_we = 1'd0;
reg sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine0_auto_precharge = 1'd0;
wire sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [4:0] sdram_bankmachine0_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine0_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine0_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine0_cmd_buffer_sink_valid;
wire sdram_bankmachine0_cmd_buffer_sink_ready;
wire sdram_bankmachine0_cmd_buffer_sink_first;
wire sdram_bankmachine0_cmd_buffer_sink_last;
wire sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine0_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine0_cmd_buffer_source_valid;
wire sdram_bankmachine0_cmd_buffer_source_ready;
wire sdram_bankmachine0_cmd_buffer_source_first;
wire sdram_bankmachine0_cmd_buffer_source_last;
reg sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine0_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine0_cmd_buffer_pipe_ce;
wire sdram_bankmachine0_cmd_buffer_busy;
reg sdram_bankmachine0_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine0_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine0_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine0_row = 14'd0;
reg sdram_bankmachine0_row_opened = 1'd0;
wire sdram_bankmachine0_row_hit;
reg sdram_bankmachine0_row_open = 1'd0;
reg sdram_bankmachine0_row_close = 1'd0;
reg sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine0_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine0_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine0_twtpcon_count = 3'd0;
wire sdram_bankmachine0_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine0_trccon_ready = 1'd1;
wire sdram_bankmachine0_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine0_trascon_ready = 1'd1;
wire sdram_bankmachine1_req_valid;
wire sdram_bankmachine1_req_ready;
wire sdram_bankmachine1_req_we;
wire [20:0] sdram_bankmachine1_req_addr;
wire sdram_bankmachine1_req_lock;
reg sdram_bankmachine1_req_wdata_ready = 1'd0;
reg sdram_bankmachine1_req_rdata_valid = 1'd0;
wire sdram_bankmachine1_refresh_req;
reg sdram_bankmachine1_refresh_gnt = 1'd0;
reg sdram_bankmachine1_cmd_valid = 1'd0;
reg sdram_bankmachine1_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine1_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine1_cmd_payload_ba;
reg sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg sdram_bankmachine1_cmd_payload_we = 1'd0;
reg sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine1_auto_precharge = 1'd0;
wire sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [4:0] sdram_bankmachine1_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine1_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine1_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine1_cmd_buffer_sink_valid;
wire sdram_bankmachine1_cmd_buffer_sink_ready;
wire sdram_bankmachine1_cmd_buffer_sink_first;
wire sdram_bankmachine1_cmd_buffer_sink_last;
wire sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine1_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine1_cmd_buffer_source_valid;
wire sdram_bankmachine1_cmd_buffer_source_ready;
wire sdram_bankmachine1_cmd_buffer_source_first;
wire sdram_bankmachine1_cmd_buffer_source_last;
reg sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine1_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine1_cmd_buffer_pipe_ce;
wire sdram_bankmachine1_cmd_buffer_busy;
reg sdram_bankmachine1_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine1_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine1_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine1_row = 14'd0;
reg sdram_bankmachine1_row_opened = 1'd0;
wire sdram_bankmachine1_row_hit;
reg sdram_bankmachine1_row_open = 1'd0;
reg sdram_bankmachine1_row_close = 1'd0;
reg sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine1_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine1_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine1_twtpcon_count = 3'd0;
wire sdram_bankmachine1_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine1_trccon_ready = 1'd1;
wire sdram_bankmachine1_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine1_trascon_ready = 1'd1;
wire sdram_bankmachine2_req_valid;
wire sdram_bankmachine2_req_ready;
wire sdram_bankmachine2_req_we;
wire [20:0] sdram_bankmachine2_req_addr;
wire sdram_bankmachine2_req_lock;
reg sdram_bankmachine2_req_wdata_ready = 1'd0;
reg sdram_bankmachine2_req_rdata_valid = 1'd0;
wire sdram_bankmachine2_refresh_req;
reg sdram_bankmachine2_refresh_gnt = 1'd0;
reg sdram_bankmachine2_cmd_valid = 1'd0;
reg sdram_bankmachine2_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine2_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine2_cmd_payload_ba;
reg sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg sdram_bankmachine2_cmd_payload_we = 1'd0;
reg sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine2_auto_precharge = 1'd0;
wire sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [4:0] sdram_bankmachine2_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine2_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine2_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine2_cmd_buffer_sink_valid;
wire sdram_bankmachine2_cmd_buffer_sink_ready;
wire sdram_bankmachine2_cmd_buffer_sink_first;
wire sdram_bankmachine2_cmd_buffer_sink_last;
wire sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine2_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine2_cmd_buffer_source_valid;
wire sdram_bankmachine2_cmd_buffer_source_ready;
wire sdram_bankmachine2_cmd_buffer_source_first;
wire sdram_bankmachine2_cmd_buffer_source_last;
reg sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine2_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine2_cmd_buffer_pipe_ce;
wire sdram_bankmachine2_cmd_buffer_busy;
reg sdram_bankmachine2_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine2_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine2_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine2_row = 14'd0;
reg sdram_bankmachine2_row_opened = 1'd0;
wire sdram_bankmachine2_row_hit;
reg sdram_bankmachine2_row_open = 1'd0;
reg sdram_bankmachine2_row_close = 1'd0;
reg sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine2_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine2_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine2_twtpcon_count = 3'd0;
wire sdram_bankmachine2_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine2_trccon_ready = 1'd1;
wire sdram_bankmachine2_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine2_trascon_ready = 1'd1;
wire sdram_bankmachine3_req_valid;
wire sdram_bankmachine3_req_ready;
wire sdram_bankmachine3_req_we;
wire [20:0] sdram_bankmachine3_req_addr;
wire sdram_bankmachine3_req_lock;
reg sdram_bankmachine3_req_wdata_ready = 1'd0;
reg sdram_bankmachine3_req_rdata_valid = 1'd0;
wire sdram_bankmachine3_refresh_req;
reg sdram_bankmachine3_refresh_gnt = 1'd0;
reg sdram_bankmachine3_cmd_valid = 1'd0;
reg sdram_bankmachine3_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine3_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine3_cmd_payload_ba;
reg sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg sdram_bankmachine3_cmd_payload_we = 1'd0;
reg sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine3_auto_precharge = 1'd0;
wire sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [4:0] sdram_bankmachine3_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine3_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine3_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine3_cmd_buffer_sink_valid;
wire sdram_bankmachine3_cmd_buffer_sink_ready;
wire sdram_bankmachine3_cmd_buffer_sink_first;
wire sdram_bankmachine3_cmd_buffer_sink_last;
wire sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine3_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine3_cmd_buffer_source_valid;
wire sdram_bankmachine3_cmd_buffer_source_ready;
wire sdram_bankmachine3_cmd_buffer_source_first;
wire sdram_bankmachine3_cmd_buffer_source_last;
reg sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine3_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine3_cmd_buffer_pipe_ce;
wire sdram_bankmachine3_cmd_buffer_busy;
reg sdram_bankmachine3_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine3_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine3_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine3_row = 14'd0;
reg sdram_bankmachine3_row_opened = 1'd0;
wire sdram_bankmachine3_row_hit;
reg sdram_bankmachine3_row_open = 1'd0;
reg sdram_bankmachine3_row_close = 1'd0;
reg sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine3_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine3_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine3_twtpcon_count = 3'd0;
wire sdram_bankmachine3_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine3_trccon_ready = 1'd1;
wire sdram_bankmachine3_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine3_trascon_ready = 1'd1;
wire sdram_bankmachine4_req_valid;
wire sdram_bankmachine4_req_ready;
wire sdram_bankmachine4_req_we;
wire [20:0] sdram_bankmachine4_req_addr;
wire sdram_bankmachine4_req_lock;
reg sdram_bankmachine4_req_wdata_ready = 1'd0;
reg sdram_bankmachine4_req_rdata_valid = 1'd0;
wire sdram_bankmachine4_refresh_req;
reg sdram_bankmachine4_refresh_gnt = 1'd0;
reg sdram_bankmachine4_cmd_valid = 1'd0;
reg sdram_bankmachine4_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine4_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine4_cmd_payload_ba;
reg sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg sdram_bankmachine4_cmd_payload_we = 1'd0;
reg sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine4_auto_precharge = 1'd0;
wire sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine4_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine4_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we;
wire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
wire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re;
wire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
wire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
wire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
reg [4:0] sdram_bankmachine4_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine4_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine4_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine4_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine4_cmd_buffer_sink_valid;
wire sdram_bankmachine4_cmd_buffer_sink_ready;
wire sdram_bankmachine4_cmd_buffer_sink_first;
wire sdram_bankmachine4_cmd_buffer_sink_last;
wire sdram_bankmachine4_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine4_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine4_cmd_buffer_source_valid;
wire sdram_bankmachine4_cmd_buffer_source_ready;
wire sdram_bankmachine4_cmd_buffer_source_first;
wire sdram_bankmachine4_cmd_buffer_source_last;
reg sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine4_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine4_cmd_buffer_pipe_ce;
wire sdram_bankmachine4_cmd_buffer_busy;
reg sdram_bankmachine4_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine4_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine4_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine4_row = 14'd0;
reg sdram_bankmachine4_row_opened = 1'd0;
wire sdram_bankmachine4_row_hit;
reg sdram_bankmachine4_row_open = 1'd0;
reg sdram_bankmachine4_row_close = 1'd0;
reg sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine4_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine4_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine4_twtpcon_count = 3'd0;
wire sdram_bankmachine4_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine4_trccon_ready = 1'd1;
wire sdram_bankmachine4_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine4_trascon_ready = 1'd1;
wire sdram_bankmachine5_req_valid;
wire sdram_bankmachine5_req_ready;
wire sdram_bankmachine5_req_we;
wire [20:0] sdram_bankmachine5_req_addr;
wire sdram_bankmachine5_req_lock;
reg sdram_bankmachine5_req_wdata_ready = 1'd0;
reg sdram_bankmachine5_req_rdata_valid = 1'd0;
wire sdram_bankmachine5_refresh_req;
reg sdram_bankmachine5_refresh_gnt = 1'd0;
reg sdram_bankmachine5_cmd_valid = 1'd0;
reg sdram_bankmachine5_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine5_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine5_cmd_payload_ba;
reg sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg sdram_bankmachine5_cmd_payload_we = 1'd0;
reg sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine5_auto_precharge = 1'd0;
wire sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine5_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine5_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we;
wire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
wire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re;
wire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
wire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
wire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
reg [4:0] sdram_bankmachine5_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine5_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine5_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine5_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine5_cmd_buffer_sink_valid;
wire sdram_bankmachine5_cmd_buffer_sink_ready;
wire sdram_bankmachine5_cmd_buffer_sink_first;
wire sdram_bankmachine5_cmd_buffer_sink_last;
wire sdram_bankmachine5_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine5_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine5_cmd_buffer_source_valid;
wire sdram_bankmachine5_cmd_buffer_source_ready;
wire sdram_bankmachine5_cmd_buffer_source_first;
wire sdram_bankmachine5_cmd_buffer_source_last;
reg sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine5_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine5_cmd_buffer_pipe_ce;
wire sdram_bankmachine5_cmd_buffer_busy;
reg sdram_bankmachine5_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine5_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine5_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine5_row = 14'd0;
reg sdram_bankmachine5_row_opened = 1'd0;
wire sdram_bankmachine5_row_hit;
reg sdram_bankmachine5_row_open = 1'd0;
reg sdram_bankmachine5_row_close = 1'd0;
reg sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine5_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine5_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine5_twtpcon_count = 3'd0;
wire sdram_bankmachine5_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine5_trccon_ready = 1'd1;
wire sdram_bankmachine5_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine5_trascon_ready = 1'd1;
wire sdram_bankmachine6_req_valid;
wire sdram_bankmachine6_req_ready;
wire sdram_bankmachine6_req_we;
wire [20:0] sdram_bankmachine6_req_addr;
wire sdram_bankmachine6_req_lock;
reg sdram_bankmachine6_req_wdata_ready = 1'd0;
reg sdram_bankmachine6_req_rdata_valid = 1'd0;
wire sdram_bankmachine6_refresh_req;
reg sdram_bankmachine6_refresh_gnt = 1'd0;
reg sdram_bankmachine6_cmd_valid = 1'd0;
reg sdram_bankmachine6_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine6_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine6_cmd_payload_ba;
reg sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg sdram_bankmachine6_cmd_payload_we = 1'd0;
reg sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine6_auto_precharge = 1'd0;
wire sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine6_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine6_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we;
wire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
wire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re;
wire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
wire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
wire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
reg [4:0] sdram_bankmachine6_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine6_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine6_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine6_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine6_cmd_buffer_sink_valid;
wire sdram_bankmachine6_cmd_buffer_sink_ready;
wire sdram_bankmachine6_cmd_buffer_sink_first;
wire sdram_bankmachine6_cmd_buffer_sink_last;
wire sdram_bankmachine6_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine6_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine6_cmd_buffer_source_valid;
wire sdram_bankmachine6_cmd_buffer_source_ready;
wire sdram_bankmachine6_cmd_buffer_source_first;
wire sdram_bankmachine6_cmd_buffer_source_last;
reg sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine6_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine6_cmd_buffer_pipe_ce;
wire sdram_bankmachine6_cmd_buffer_busy;
reg sdram_bankmachine6_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine6_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine6_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine6_row = 14'd0;
reg sdram_bankmachine6_row_opened = 1'd0;
wire sdram_bankmachine6_row_hit;
reg sdram_bankmachine6_row_open = 1'd0;
reg sdram_bankmachine6_row_close = 1'd0;
reg sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine6_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine6_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine6_twtpcon_count = 3'd0;
wire sdram_bankmachine6_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine6_trccon_ready = 1'd1;
wire sdram_bankmachine6_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine6_trascon_ready = 1'd1;
wire sdram_bankmachine7_req_valid;
wire sdram_bankmachine7_req_ready;
wire sdram_bankmachine7_req_we;
wire [20:0] sdram_bankmachine7_req_addr;
wire sdram_bankmachine7_req_lock;
reg sdram_bankmachine7_req_wdata_ready = 1'd0;
reg sdram_bankmachine7_req_rdata_valid = 1'd0;
wire sdram_bankmachine7_refresh_req;
reg sdram_bankmachine7_refresh_gnt = 1'd0;
reg sdram_bankmachine7_cmd_valid = 1'd0;
reg sdram_bankmachine7_cmd_ready = 1'd0;
reg [13:0] sdram_bankmachine7_cmd_payload_a = 14'd0;
wire [2:0] sdram_bankmachine7_cmd_payload_ba;
reg sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg sdram_bankmachine7_cmd_payload_we = 1'd0;
reg sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine7_auto_precharge = 1'd0;
wire sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine7_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine7_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
wire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we;
wire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
wire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re;
wire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
wire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
wire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
reg [4:0] sdram_bankmachine7_cmd_buffer_lookahead_level = 5'd0;
reg sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0;
reg [3:0] sdram_bankmachine7_cmd_buffer_lookahead_produce = 4'd0;
reg [3:0] sdram_bankmachine7_cmd_buffer_lookahead_consume = 4'd0;
reg [3:0] sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 4'd0;
wire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
wire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine7_cmd_buffer_lookahead_do_read;
wire [3:0] sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr;
wire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine7_cmd_buffer_sink_valid;
wire sdram_bankmachine7_cmd_buffer_sink_ready;
wire sdram_bankmachine7_cmd_buffer_sink_first;
wire sdram_bankmachine7_cmd_buffer_sink_last;
wire sdram_bankmachine7_cmd_buffer_sink_payload_we;
wire [20:0] sdram_bankmachine7_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine7_cmd_buffer_source_valid;
wire sdram_bankmachine7_cmd_buffer_source_ready;
wire sdram_bankmachine7_cmd_buffer_source_first;
wire sdram_bankmachine7_cmd_buffer_source_last;
reg sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] sdram_bankmachine7_cmd_buffer_source_payload_addr = 21'd0;
wire sdram_bankmachine7_cmd_buffer_pipe_ce;
wire sdram_bankmachine7_cmd_buffer_busy;
reg sdram_bankmachine7_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine7_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine7_cmd_buffer_last_n = 1'd0;
reg [13:0] sdram_bankmachine7_row = 14'd0;
reg sdram_bankmachine7_row_opened = 1'd0;
wire sdram_bankmachine7_row_hit;
reg sdram_bankmachine7_row_open = 1'd0;
reg sdram_bankmachine7_row_close = 1'd0;
reg sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine7_twtpcon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine7_twtpcon_ready = 1'd1;
reg [2:0] sdram_bankmachine7_twtpcon_count = 3'd0;
wire sdram_bankmachine7_trccon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine7_trccon_ready = 1'd1;
wire sdram_bankmachine7_trascon_valid;
(* dont_touch = "true" *) reg sdram_bankmachine7_trascon_ready = 1'd1;
wire sdram_ras_allowed;
wire sdram_cas_allowed;
reg sdram_choose_cmd_want_reads = 1'd0;
reg sdram_choose_cmd_want_writes = 1'd0;
reg sdram_choose_cmd_want_cmds = 1'd0;
reg sdram_choose_cmd_want_activates = 1'd0;
wire sdram_choose_cmd_cmd_valid;
reg sdram_choose_cmd_cmd_ready = 1'd0;
wire [13:0] sdram_choose_cmd_cmd_payload_a;
wire [2:0] sdram_choose_cmd_cmd_payload_ba;
reg sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg sdram_choose_cmd_cmd_payload_we = 1'd0;
wire sdram_choose_cmd_cmd_payload_is_cmd;
wire sdram_choose_cmd_cmd_payload_is_read;
wire sdram_choose_cmd_cmd_payload_is_write;
reg [7:0] sdram_choose_cmd_valids = 8'd0;
wire [7:0] sdram_choose_cmd_request;
reg [2:0] sdram_choose_cmd_grant = 3'd0;
wire sdram_choose_cmd_ce;
reg sdram_choose_req_want_reads = 1'd0;
reg sdram_choose_req_want_writes = 1'd0;
reg sdram_choose_req_want_cmds = 1'd0;
reg sdram_choose_req_want_activates = 1'd0;
wire sdram_choose_req_cmd_valid;
reg sdram_choose_req_cmd_ready = 1'd0;
wire [13:0] sdram_choose_req_cmd_payload_a;
wire [2:0] sdram_choose_req_cmd_payload_ba;
reg sdram_choose_req_cmd_payload_cas = 1'd0;
reg sdram_choose_req_cmd_payload_ras = 1'd0;
reg sdram_choose_req_cmd_payload_we = 1'd0;
wire sdram_choose_req_cmd_payload_is_cmd;
wire sdram_choose_req_cmd_payload_is_read;
wire sdram_choose_req_cmd_payload_is_write;
reg [7:0] sdram_choose_req_valids = 8'd0;
wire [7:0] sdram_choose_req_request;
reg [2:0] sdram_choose_req_grant = 3'd0;
wire sdram_choose_req_ce;
reg [13:0] sdram_nop_a = 14'd0;
reg [2:0] sdram_nop_ba = 3'd0;
reg [1:0] sdram_steerer_sel0 = 2'd0;
reg [1:0] sdram_steerer_sel1 = 2'd0;
reg [1:0] sdram_steerer_sel2 = 2'd0;
reg [1:0] sdram_steerer_sel3 = 2'd0;
reg sdram_steerer0 = 1'd1;
reg sdram_steerer1 = 1'd1;
reg sdram_steerer2 = 1'd1;
reg sdram_steerer3 = 1'd1;
reg sdram_steerer4 = 1'd1;
reg sdram_steerer5 = 1'd1;
reg sdram_steerer6 = 1'd1;
reg sdram_steerer7 = 1'd1;
wire sdram_trrdcon_valid;
(* dont_touch = "true" *) reg sdram_trrdcon_ready = 1'd1;
reg sdram_trrdcon_count = 1'd0;
wire sdram_tfawcon_valid;
(* dont_touch = "true" *) reg sdram_tfawcon_ready = 1'd1;
wire [2:0] sdram_tfawcon_count;
reg [6:0] sdram_tfawcon_window = 7'd0;
wire sdram_tccdcon_valid;
(* dont_touch = "true" *) reg sdram_tccdcon_ready = 1'd1;
reg sdram_tccdcon_count = 1'd0;
wire sdram_twtrcon_valid;
(* dont_touch = "true" *) reg sdram_twtrcon_ready = 1'd1;
reg [2:0] sdram_twtrcon_count = 3'd0;
wire sdram_read_available;
wire sdram_write_available;
reg sdram_en0 = 1'd0;
wire sdram_max_time0;
reg [4:0] sdram_time0 = 5'd0;
reg sdram_en1 = 1'd0;
wire sdram_max_time1;
reg [3:0] sdram_time1 = 4'd0;
wire sdram_go_to_refresh;
reg port_cmd_valid = 1'd0;
wire port_cmd_ready;
reg port_cmd_payload_we = 1'd0;
wire [23:0] port_cmd_payload_addr;
reg port_wdata_valid = 1'd0;
wire port_wdata_ready;
wire [255:0] port_wdata_payload_data;
wire [31:0] port_wdata_payload_we;
wire port_rdata_valid;
reg port_rdata_ready = 1'd0;
wire [255:0] port_rdata_payload_data;
wire [29:0] interface1_wb_sdram_adr;
wire [31:0] interface1_wb_sdram_dat_w;
wire [31:0] interface1_wb_sdram_dat_r;
wire [3:0] interface1_wb_sdram_sel;
wire interface1_wb_sdram_cyc;
wire interface1_wb_sdram_stb;
wire interface1_wb_sdram_ack;
wire interface1_wb_sdram_we;
wire [2:0] interface1_wb_sdram_cti;
wire [1:0] interface1_wb_sdram_bte;
wire interface1_wb_sdram_err;
wire [29:0] adr;
wire [255:0] dat_w;
wire [255:0] dat_r;
wire [31:0] sel;
reg cyc = 1'd0;
reg stb = 1'd0;
reg ack = 1'd0;
reg we = 1'd0;
wire data_port_adr;
wire [255:0] data_port_dat_r;
reg [31:0] data_port_we = 32'd0;
reg [255:0] data_port_dat_w = 256'd0;
reg write_from_slave = 1'd0;
reg [2:0] adr_offset_r = 3'd0;
wire tag_port_adr;
wire [32:0] tag_port_dat_r;
reg tag_port_we = 1'd0;
wire [32:0] tag_port_dat_w;
wire [31:0] tag_do_tag;
wire tag_do_dirty;
wire [31:0] tag_di_tag;
reg tag_di_dirty = 1'd0;
reg word_clr = 1'd0;
reg word_inc = 1'd0;
reg init_done_storage = 1'd0;
reg init_done_re = 1'd0;
reg init_error_storage = 1'd0;
reg init_error_re = 1'd0;
wire cmd_valid;
wire cmd_ready;
wire cmd_payload_we;
wire [23:0] cmd_payload_addr;
wire wdata_valid;
wire wdata_ready;
wire [255:0] wdata_payload_data;
wire [31:0] wdata_payload_we;
wire rdata_valid;
wire rdata_ready;
wire [255:0] rdata_payload_data;
reg wb2csr_state = 1'd0;
reg wb2csr_next_state = 1'd0;
wire pll_fb0;
wire pll_fb1;
reg [1:0] refresher_state = 2'd0;
reg [1:0] refresher_next_state = 2'd0;
reg [3:0] bankmachine0_state = 4'd0;
reg [3:0] bankmachine0_next_state = 4'd0;
reg [3:0] bankmachine1_state = 4'd0;
reg [3:0] bankmachine1_next_state = 4'd0;
reg [3:0] bankmachine2_state = 4'd0;
reg [3:0] bankmachine2_next_state = 4'd0;
reg [3:0] bankmachine3_state = 4'd0;
reg [3:0] bankmachine3_next_state = 4'd0;
reg [3:0] bankmachine4_state = 4'd0;
reg [3:0] bankmachine4_next_state = 4'd0;
reg [3:0] bankmachine5_state = 4'd0;
reg [3:0] bankmachine5_next_state = 4'd0;
reg [3:0] bankmachine6_state = 4'd0;
reg [3:0] bankmachine6_next_state = 4'd0;
reg [3:0] bankmachine7_state = 4'd0;
reg [3:0] bankmachine7_next_state = 4'd0;
reg [3:0] multiplexer_state = 4'd0;
reg [3:0] multiplexer_next_state = 4'd0;
wire [1:0] roundrobin0_request;
reg roundrobin0_grant = 1'd0;
wire roundrobin0_ce;
wire [1:0] roundrobin1_request;
reg roundrobin1_grant = 1'd0;
wire roundrobin1_ce;
wire [1:0] roundrobin2_request;
reg roundrobin2_grant = 1'd0;
wire roundrobin2_ce;
wire [1:0] roundrobin3_request;
reg roundrobin3_grant = 1'd0;
wire roundrobin3_ce;
wire [1:0] roundrobin4_request;
reg roundrobin4_grant = 1'd0;
wire roundrobin4_ce;
wire [1:0] roundrobin5_request;
reg roundrobin5_grant = 1'd0;
wire roundrobin5_ce;
wire [1:0] roundrobin6_request;
reg roundrobin6_grant = 1'd0;
wire roundrobin6_ce;
wire [1:0] roundrobin7_request;
reg roundrobin7_grant = 1'd0;
wire roundrobin7_ce;
reg [2:0] rbank = 3'd0;
reg [2:0] wbank = 3'd0;
reg locked0 = 1'd0;
reg locked1 = 1'd0;
reg locked2 = 1'd0;
reg locked3 = 1'd0;
reg locked4 = 1'd0;
reg locked5 = 1'd0;
reg locked6 = 1'd0;
reg locked7 = 1'd0;
reg locked8 = 1'd0;
reg locked9 = 1'd0;
reg locked10 = 1'd0;
reg locked11 = 1'd0;
reg locked12 = 1'd0;
reg locked13 = 1'd0;
reg locked14 = 1'd0;
reg locked15 = 1'd0;
reg new_master_wdata_ready0 = 1'd0;
reg new_master_wdata_ready1 = 1'd0;
reg new_master_wdata_ready2 = 1'd0;
reg new_master_wdata_ready3 = 1'd0;
reg new_master_wdata_ready4 = 1'd0;
reg new_master_wdata_ready5 = 1'd0;
reg new_master_rdata_valid0 = 1'd0;
reg new_master_rdata_valid1 = 1'd0;
reg new_master_rdata_valid2 = 1'd0;
reg new_master_rdata_valid3 = 1'd0;
reg new_master_rdata_valid4 = 1'd0;
reg new_master_rdata_valid5 = 1'd0;
reg new_master_rdata_valid6 = 1'd0;
reg new_master_rdata_valid7 = 1'd0;
reg new_master_rdata_valid8 = 1'd0;
reg new_master_rdata_valid9 = 1'd0;
reg new_master_rdata_valid10 = 1'd0;
reg new_master_rdata_valid11 = 1'd0;
reg new_master_rdata_valid12 = 1'd0;
reg new_master_rdata_valid13 = 1'd0;
reg new_master_rdata_valid14 = 1'd0;
reg new_master_rdata_valid15 = 1'd0;
reg new_master_rdata_valid16 = 1'd0;
reg new_master_rdata_valid17 = 1'd0;
reg new_master_rdata_valid18 = 1'd0;
reg new_master_rdata_valid19 = 1'd0;
reg [2:0] fullmemorywe_state = 3'd0;
reg [2:0] fullmemorywe_next_state = 3'd0;
reg [1:0] litedramwishbone2native_state = 2'd0;
reg [1:0] litedramwishbone2native_next_state = 2'd0;
wire wb_sdram_con_request;
wire wb_sdram_con_grant;
wire [29:0] litedramcore_shared_adr;
wire [31:0] litedramcore_shared_dat_w;
reg [31:0] litedramcore_shared_dat_r = 32'd0;
wire [3:0] litedramcore_shared_sel;
wire litedramcore_shared_cyc;
wire litedramcore_shared_stb;
reg litedramcore_shared_ack = 1'd0;
wire litedramcore_shared_we;
wire [2:0] litedramcore_shared_cti;
wire [1:0] litedramcore_shared_bte;
wire litedramcore_shared_err;
wire [1:0] litedramcore_request;
reg litedramcore_grant = 1'd0;
reg [3:0] litedramcore_slave_sel = 4'd0;
reg [3:0] litedramcore_slave_sel_r = 4'd0;
reg litedramcore_error = 1'd0;
wire litedramcore_wait;
wire litedramcore_done;
reg [19:0] litedramcore_count = 20'd1000000;
wire [13:0] litedramcore_interface0_bank_bus_adr;
wire litedramcore_interface0_bank_bus_we;
wire [7:0] litedramcore_interface0_bank_bus_dat_w;
reg [7:0] litedramcore_interface0_bank_bus_dat_r = 8'd0;
wire litedramcore_csrbank0_reset0_re;
wire litedramcore_csrbank0_reset0_r;
wire litedramcore_csrbank0_reset0_we;
wire litedramcore_csrbank0_reset0_w;
wire litedramcore_csrbank0_scratch3_re;
wire [7:0] litedramcore_csrbank0_scratch3_r;
wire litedramcore_csrbank0_scratch3_we;
wire [7:0] litedramcore_csrbank0_scratch3_w;
wire litedramcore_csrbank0_scratch2_re;
wire [7:0] litedramcore_csrbank0_scratch2_r;
wire litedramcore_csrbank0_scratch2_we;
wire [7:0] litedramcore_csrbank0_scratch2_w;
wire litedramcore_csrbank0_scratch1_re;
wire [7:0] litedramcore_csrbank0_scratch1_r;
wire litedramcore_csrbank0_scratch1_we;
wire [7:0] litedramcore_csrbank0_scratch1_w;
wire litedramcore_csrbank0_scratch0_re;
wire [7:0] litedramcore_csrbank0_scratch0_r;
wire litedramcore_csrbank0_scratch0_we;
wire [7:0] litedramcore_csrbank0_scratch0_w;
wire litedramcore_csrbank0_bus_errors3_re;
wire [7:0] litedramcore_csrbank0_bus_errors3_r;
wire litedramcore_csrbank0_bus_errors3_we;
wire [7:0] litedramcore_csrbank0_bus_errors3_w;
wire litedramcore_csrbank0_bus_errors2_re;
wire [7:0] litedramcore_csrbank0_bus_errors2_r;
wire litedramcore_csrbank0_bus_errors2_we;
wire [7:0] litedramcore_csrbank0_bus_errors2_w;
wire litedramcore_csrbank0_bus_errors1_re;
wire [7:0] litedramcore_csrbank0_bus_errors1_r;
wire litedramcore_csrbank0_bus_errors1_we;
wire [7:0] litedramcore_csrbank0_bus_errors1_w;
wire litedramcore_csrbank0_bus_errors0_re;
wire [7:0] litedramcore_csrbank0_bus_errors0_r;
wire litedramcore_csrbank0_bus_errors0_we;
wire [7:0] litedramcore_csrbank0_bus_errors0_w;
wire litedramcore_csrbank0_sel;
wire [13:0] litedramcore_interface1_bank_bus_adr;
wire litedramcore_interface1_bank_bus_we;
wire [7:0] litedramcore_interface1_bank_bus_dat_w;
reg [7:0] litedramcore_interface1_bank_bus_dat_r = 8'd0;
wire litedramcore_csrbank1_init_done0_re;
wire litedramcore_csrbank1_init_done0_r;
wire litedramcore_csrbank1_init_done0_we;
wire litedramcore_csrbank1_init_done0_w;
wire litedramcore_csrbank1_init_error0_re;
wire litedramcore_csrbank1_init_error0_r;
wire litedramcore_csrbank1_init_error0_we;
wire litedramcore_csrbank1_init_error0_w;
wire litedramcore_csrbank1_sel;
wire [13:0] litedramcore_interface2_bank_bus_adr;
wire litedramcore_interface2_bank_bus_we;
wire [7:0] litedramcore_interface2_bank_bus_dat_w;
reg [7:0] litedramcore_interface2_bank_bus_dat_r = 8'd0;
wire litedramcore_csrbank2_half_sys8x_taps0_re;
wire [4:0] litedramcore_csrbank2_half_sys8x_taps0_r;
wire litedramcore_csrbank2_half_sys8x_taps0_we;
wire [4:0] litedramcore_csrbank2_half_sys8x_taps0_w;
wire litedramcore_csrbank2_wlevel_en0_re;
wire litedramcore_csrbank2_wlevel_en0_r;
wire litedramcore_csrbank2_wlevel_en0_we;
wire litedramcore_csrbank2_wlevel_en0_w;
wire litedramcore_csrbank2_dly_sel0_re;
wire [3:0] litedramcore_csrbank2_dly_sel0_r;
wire litedramcore_csrbank2_dly_sel0_we;
wire [3:0] litedramcore_csrbank2_dly_sel0_w;
wire litedramcore_csrbank2_sel;
wire [13:0] litedramcore_interface3_bank_bus_adr;
wire litedramcore_interface3_bank_bus_we;
wire [7:0] litedramcore_interface3_bank_bus_dat_w;
reg [7:0] litedramcore_interface3_bank_bus_dat_r = 8'd0;
wire litedramcore_csrbank3_dfii_control0_re;
wire [3:0] litedramcore_csrbank3_dfii_control0_r;
wire litedramcore_csrbank3_dfii_control0_we;
wire [3:0] litedramcore_csrbank3_dfii_control0_w;
wire litedramcore_csrbank3_dfii_pi0_command0_re;
wire [5:0] litedramcore_csrbank3_dfii_pi0_command0_r;
wire litedramcore_csrbank3_dfii_pi0_command0_we;
wire [5:0] litedramcore_csrbank3_dfii_pi0_command0_w;
wire litedramcore_csrbank3_dfii_pi0_address1_re;
wire [5:0] litedramcore_csrbank3_dfii_pi0_address1_r;
wire litedramcore_csrbank3_dfii_pi0_address1_we;
wire [5:0] litedramcore_csrbank3_dfii_pi0_address1_w;
wire litedramcore_csrbank3_dfii_pi0_address0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_address0_r;
wire litedramcore_csrbank3_dfii_pi0_address0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_address0_w;
wire litedramcore_csrbank3_dfii_pi0_baddress0_re;
wire [2:0] litedramcore_csrbank3_dfii_pi0_baddress0_r;
wire litedramcore_csrbank3_dfii_pi0_baddress0_we;
wire [2:0] litedramcore_csrbank3_dfii_pi0_baddress0_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata7_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata7_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata6_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata6_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata5_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata5_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata4_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata4_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata3_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata3_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata2_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata2_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata1_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata1_w;
wire litedramcore_csrbank3_dfii_pi0_wrdata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata0_r;
wire litedramcore_csrbank3_dfii_pi0_wrdata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata0_w;
wire litedramcore_csrbank3_dfii_pi0_rddata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata7_r;
wire litedramcore_csrbank3_dfii_pi0_rddata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata7_w;
wire litedramcore_csrbank3_dfii_pi0_rddata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata6_r;
wire litedramcore_csrbank3_dfii_pi0_rddata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata6_w;
wire litedramcore_csrbank3_dfii_pi0_rddata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata5_r;
wire litedramcore_csrbank3_dfii_pi0_rddata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata5_w;
wire litedramcore_csrbank3_dfii_pi0_rddata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata4_r;
wire litedramcore_csrbank3_dfii_pi0_rddata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata4_w;
wire litedramcore_csrbank3_dfii_pi0_rddata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata3_r;
wire litedramcore_csrbank3_dfii_pi0_rddata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata3_w;
wire litedramcore_csrbank3_dfii_pi0_rddata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata2_r;
wire litedramcore_csrbank3_dfii_pi0_rddata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata2_w;
wire litedramcore_csrbank3_dfii_pi0_rddata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata1_r;
wire litedramcore_csrbank3_dfii_pi0_rddata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata1_w;
wire litedramcore_csrbank3_dfii_pi0_rddata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata0_r;
wire litedramcore_csrbank3_dfii_pi0_rddata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi0_rddata0_w;
wire litedramcore_csrbank3_dfii_pi1_command0_re;
wire [5:0] litedramcore_csrbank3_dfii_pi1_command0_r;
wire litedramcore_csrbank3_dfii_pi1_command0_we;
wire [5:0] litedramcore_csrbank3_dfii_pi1_command0_w;
wire litedramcore_csrbank3_dfii_pi1_address1_re;
wire [5:0] litedramcore_csrbank3_dfii_pi1_address1_r;
wire litedramcore_csrbank3_dfii_pi1_address1_we;
wire [5:0] litedramcore_csrbank3_dfii_pi1_address1_w;
wire litedramcore_csrbank3_dfii_pi1_address0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_address0_r;
wire litedramcore_csrbank3_dfii_pi1_address0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_address0_w;
wire litedramcore_csrbank3_dfii_pi1_baddress0_re;
wire [2:0] litedramcore_csrbank3_dfii_pi1_baddress0_r;
wire litedramcore_csrbank3_dfii_pi1_baddress0_we;
wire [2:0] litedramcore_csrbank3_dfii_pi1_baddress0_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata7_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata7_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata6_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata6_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata5_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata5_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata4_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata4_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata3_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata3_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata2_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata2_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata1_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata1_w;
wire litedramcore_csrbank3_dfii_pi1_wrdata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata0_r;
wire litedramcore_csrbank3_dfii_pi1_wrdata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata0_w;
wire litedramcore_csrbank3_dfii_pi1_rddata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata7_r;
wire litedramcore_csrbank3_dfii_pi1_rddata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata7_w;
wire litedramcore_csrbank3_dfii_pi1_rddata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata6_r;
wire litedramcore_csrbank3_dfii_pi1_rddata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata6_w;
wire litedramcore_csrbank3_dfii_pi1_rddata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata5_r;
wire litedramcore_csrbank3_dfii_pi1_rddata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata5_w;
wire litedramcore_csrbank3_dfii_pi1_rddata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata4_r;
wire litedramcore_csrbank3_dfii_pi1_rddata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata4_w;
wire litedramcore_csrbank3_dfii_pi1_rddata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata3_r;
wire litedramcore_csrbank3_dfii_pi1_rddata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata3_w;
wire litedramcore_csrbank3_dfii_pi1_rddata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata2_r;
wire litedramcore_csrbank3_dfii_pi1_rddata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata2_w;
wire litedramcore_csrbank3_dfii_pi1_rddata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata1_r;
wire litedramcore_csrbank3_dfii_pi1_rddata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata1_w;
wire litedramcore_csrbank3_dfii_pi1_rddata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata0_r;
wire litedramcore_csrbank3_dfii_pi1_rddata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi1_rddata0_w;
wire litedramcore_csrbank3_dfii_pi2_command0_re;
wire [5:0] litedramcore_csrbank3_dfii_pi2_command0_r;
wire litedramcore_csrbank3_dfii_pi2_command0_we;
wire [5:0] litedramcore_csrbank3_dfii_pi2_command0_w;
wire litedramcore_csrbank3_dfii_pi2_address1_re;
wire [5:0] litedramcore_csrbank3_dfii_pi2_address1_r;
wire litedramcore_csrbank3_dfii_pi2_address1_we;
wire [5:0] litedramcore_csrbank3_dfii_pi2_address1_w;
wire litedramcore_csrbank3_dfii_pi2_address0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_address0_r;
wire litedramcore_csrbank3_dfii_pi2_address0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_address0_w;
wire litedramcore_csrbank3_dfii_pi2_baddress0_re;
wire [2:0] litedramcore_csrbank3_dfii_pi2_baddress0_r;
wire litedramcore_csrbank3_dfii_pi2_baddress0_we;
wire [2:0] litedramcore_csrbank3_dfii_pi2_baddress0_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata7_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata7_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata6_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata6_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata5_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata5_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata4_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata4_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata3_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata3_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata2_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata2_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata1_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata1_w;
wire litedramcore_csrbank3_dfii_pi2_wrdata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata0_r;
wire litedramcore_csrbank3_dfii_pi2_wrdata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_wrdata0_w;
wire litedramcore_csrbank3_dfii_pi2_rddata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata7_r;
wire litedramcore_csrbank3_dfii_pi2_rddata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata7_w;
wire litedramcore_csrbank3_dfii_pi2_rddata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata6_r;
wire litedramcore_csrbank3_dfii_pi2_rddata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata6_w;
wire litedramcore_csrbank3_dfii_pi2_rddata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata5_r;
wire litedramcore_csrbank3_dfii_pi2_rddata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata5_w;
wire litedramcore_csrbank3_dfii_pi2_rddata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata4_r;
wire litedramcore_csrbank3_dfii_pi2_rddata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata4_w;
wire litedramcore_csrbank3_dfii_pi2_rddata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata3_r;
wire litedramcore_csrbank3_dfii_pi2_rddata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata3_w;
wire litedramcore_csrbank3_dfii_pi2_rddata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata2_r;
wire litedramcore_csrbank3_dfii_pi2_rddata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata2_w;
wire litedramcore_csrbank3_dfii_pi2_rddata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata1_r;
wire litedramcore_csrbank3_dfii_pi2_rddata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata1_w;
wire litedramcore_csrbank3_dfii_pi2_rddata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata0_r;
wire litedramcore_csrbank3_dfii_pi2_rddata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi2_rddata0_w;
wire litedramcore_csrbank3_dfii_pi3_command0_re;
wire [5:0] litedramcore_csrbank3_dfii_pi3_command0_r;
wire litedramcore_csrbank3_dfii_pi3_command0_we;
wire [5:0] litedramcore_csrbank3_dfii_pi3_command0_w;
wire litedramcore_csrbank3_dfii_pi3_address1_re;
wire [5:0] litedramcore_csrbank3_dfii_pi3_address1_r;
wire litedramcore_csrbank3_dfii_pi3_address1_we;
wire [5:0] litedramcore_csrbank3_dfii_pi3_address1_w;
wire litedramcore_csrbank3_dfii_pi3_address0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_address0_r;
wire litedramcore_csrbank3_dfii_pi3_address0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_address0_w;
wire litedramcore_csrbank3_dfii_pi3_baddress0_re;
wire [2:0] litedramcore_csrbank3_dfii_pi3_baddress0_r;
wire litedramcore_csrbank3_dfii_pi3_baddress0_we;
wire [2:0] litedramcore_csrbank3_dfii_pi3_baddress0_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata7_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata7_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata6_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata6_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata5_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata5_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata4_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata4_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata3_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata3_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata2_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata2_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata1_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata1_w;
wire litedramcore_csrbank3_dfii_pi3_wrdata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata0_r;
wire litedramcore_csrbank3_dfii_pi3_wrdata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_wrdata0_w;
wire litedramcore_csrbank3_dfii_pi3_rddata7_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata7_r;
wire litedramcore_csrbank3_dfii_pi3_rddata7_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata7_w;
wire litedramcore_csrbank3_dfii_pi3_rddata6_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata6_r;
wire litedramcore_csrbank3_dfii_pi3_rddata6_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata6_w;
wire litedramcore_csrbank3_dfii_pi3_rddata5_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata5_r;
wire litedramcore_csrbank3_dfii_pi3_rddata5_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata5_w;
wire litedramcore_csrbank3_dfii_pi3_rddata4_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata4_r;
wire litedramcore_csrbank3_dfii_pi3_rddata4_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata4_w;
wire litedramcore_csrbank3_dfii_pi3_rddata3_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata3_r;
wire litedramcore_csrbank3_dfii_pi3_rddata3_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata3_w;
wire litedramcore_csrbank3_dfii_pi3_rddata2_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata2_r;
wire litedramcore_csrbank3_dfii_pi3_rddata2_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata2_w;
wire litedramcore_csrbank3_dfii_pi3_rddata1_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata1_r;
wire litedramcore_csrbank3_dfii_pi3_rddata1_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata1_w;
wire litedramcore_csrbank3_dfii_pi3_rddata0_re;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata0_r;
wire litedramcore_csrbank3_dfii_pi3_rddata0_we;
wire [7:0] litedramcore_csrbank3_dfii_pi3_rddata0_w;
wire litedramcore_csrbank3_sel;
wire [13:0] litedramcore_interface4_bank_bus_adr;
wire litedramcore_interface4_bank_bus_we;
wire [7:0] litedramcore_interface4_bank_bus_dat_w;
reg [7:0] litedramcore_interface4_bank_bus_dat_r = 8'd0;
wire litedramcore_csrbank4_load3_re;
wire [7:0] litedramcore_csrbank4_load3_r;
wire litedramcore_csrbank4_load3_we;
wire [7:0] litedramcore_csrbank4_load3_w;
wire litedramcore_csrbank4_load2_re;
wire [7:0] litedramcore_csrbank4_load2_r;
wire litedramcore_csrbank4_load2_we;
wire [7:0] litedramcore_csrbank4_load2_w;
wire litedramcore_csrbank4_load1_re;
wire [7:0] litedramcore_csrbank4_load1_r;
wire litedramcore_csrbank4_load1_we;
wire [7:0] litedramcore_csrbank4_load1_w;
wire litedramcore_csrbank4_load0_re;
wire [7:0] litedramcore_csrbank4_load0_r;
wire litedramcore_csrbank4_load0_we;
wire [7:0] litedramcore_csrbank4_load0_w;
wire litedramcore_csrbank4_reload3_re;
wire [7:0] litedramcore_csrbank4_reload3_r;
wire litedramcore_csrbank4_reload3_we;
wire [7:0] litedramcore_csrbank4_reload3_w;
wire litedramcore_csrbank4_reload2_re;
wire [7:0] litedramcore_csrbank4_reload2_r;
wire litedramcore_csrbank4_reload2_we;
wire [7:0] litedramcore_csrbank4_reload2_w;
wire litedramcore_csrbank4_reload1_re;
wire [7:0] litedramcore_csrbank4_reload1_r;
wire litedramcore_csrbank4_reload1_we;
wire [7:0] litedramcore_csrbank4_reload1_w;
wire litedramcore_csrbank4_reload0_re;
wire [7:0] litedramcore_csrbank4_reload0_r;
wire litedramcore_csrbank4_reload0_we;
wire [7:0] litedramcore_csrbank4_reload0_w;
wire litedramcore_csrbank4_en0_re;
wire litedramcore_csrbank4_en0_r;
wire litedramcore_csrbank4_en0_we;
wire litedramcore_csrbank4_en0_w;
wire litedramcore_csrbank4_update_value0_re;
wire litedramcore_csrbank4_update_value0_r;
wire litedramcore_csrbank4_update_value0_we;
wire litedramcore_csrbank4_update_value0_w;
wire litedramcore_csrbank4_value3_re;
wire [7:0] litedramcore_csrbank4_value3_r;
wire litedramcore_csrbank4_value3_we;
wire [7:0] litedramcore_csrbank4_value3_w;
wire litedramcore_csrbank4_value2_re;
wire [7:0] litedramcore_csrbank4_value2_r;
wire litedramcore_csrbank4_value2_we;
wire [7:0] litedramcore_csrbank4_value2_w;
wire litedramcore_csrbank4_value1_re;
wire [7:0] litedramcore_csrbank4_value1_r;
wire litedramcore_csrbank4_value1_we;
wire [7:0] litedramcore_csrbank4_value1_w;
wire litedramcore_csrbank4_value0_re;
wire [7:0] litedramcore_csrbank4_value0_r;
wire litedramcore_csrbank4_value0_we;
wire [7:0] litedramcore_csrbank4_value0_w;
wire litedramcore_csrbank4_ev_enable0_re;
wire litedramcore_csrbank4_ev_enable0_r;
wire litedramcore_csrbank4_ev_enable0_we;
wire litedramcore_csrbank4_ev_enable0_w;
wire litedramcore_csrbank4_sel;
wire [13:0] litedramcore_interface5_bank_bus_adr;
wire litedramcore_interface5_bank_bus_we;
wire [7:0] litedramcore_interface5_bank_bus_dat_w;
reg [7:0] litedramcore_interface5_bank_bus_dat_r = 8'd0;
wire litedramcore_csrbank5_txfull_re;
wire litedramcore_csrbank5_txfull_r;
wire litedramcore_csrbank5_txfull_we;
wire litedramcore_csrbank5_txfull_w;
wire litedramcore_csrbank5_rxempty_re;
wire litedramcore_csrbank5_rxempty_r;
wire litedramcore_csrbank5_rxempty_we;
wire litedramcore_csrbank5_rxempty_w;
wire litedramcore_csrbank5_ev_enable0_re;
wire [1:0] litedramcore_csrbank5_ev_enable0_r;
wire litedramcore_csrbank5_ev_enable0_we;
wire [1:0] litedramcore_csrbank5_ev_enable0_w;
wire litedramcore_csrbank5_sel;
wire [13:0] litedramcore_interface6_bank_bus_adr;
wire litedramcore_interface6_bank_bus_we;
wire [7:0] litedramcore_interface6_bank_bus_dat_w;
reg [7:0] litedramcore_interface6_bank_bus_dat_r = 8'd0;
wire litedramcore_csrbank6_tuning_word3_re;
wire [7:0] litedramcore_csrbank6_tuning_word3_r;
wire litedramcore_csrbank6_tuning_word3_we;
wire [7:0] litedramcore_csrbank6_tuning_word3_w;
wire litedramcore_csrbank6_tuning_word2_re;
wire [7:0] litedramcore_csrbank6_tuning_word2_r;
wire litedramcore_csrbank6_tuning_word2_we;
wire [7:0] litedramcore_csrbank6_tuning_word2_w;
wire litedramcore_csrbank6_tuning_word1_re;
wire [7:0] litedramcore_csrbank6_tuning_word1_r;
wire litedramcore_csrbank6_tuning_word1_we;
wire [7:0] litedramcore_csrbank6_tuning_word1_w;
wire litedramcore_csrbank6_tuning_word0_re;
wire [7:0] litedramcore_csrbank6_tuning_word0_r;
wire litedramcore_csrbank6_tuning_word0_we;
wire [7:0] litedramcore_csrbank6_tuning_word0_w;
wire litedramcore_csrbank6_sel;
wire [13:0] litedramcore_adr;
wire litedramcore_we;
wire [7:0] litedramcore_dat_w;
wire [7:0] litedramcore_dat_r;
reg rhs_array_muxed0 = 1'd0;
reg [13:0] rhs_array_muxed1 = 14'd0;
reg [2:0] rhs_array_muxed2 = 3'd0;
reg rhs_array_muxed3 = 1'd0;
reg rhs_array_muxed4 = 1'd0;
reg rhs_array_muxed5 = 1'd0;
reg t_array_muxed0 = 1'd0;
reg t_array_muxed1 = 1'd0;
reg t_array_muxed2 = 1'd0;
reg rhs_array_muxed6 = 1'd0;
reg [13:0] rhs_array_muxed7 = 14'd0;
reg [2:0] rhs_array_muxed8 = 3'd0;
reg rhs_array_muxed9 = 1'd0;
reg rhs_array_muxed10 = 1'd0;
reg rhs_array_muxed11 = 1'd0;
reg t_array_muxed3 = 1'd0;
reg t_array_muxed4 = 1'd0;
reg t_array_muxed5 = 1'd0;
reg [20:0] rhs_array_muxed12 = 21'd0;
reg rhs_array_muxed13 = 1'd0;
reg rhs_array_muxed14 = 1'd0;
reg [20:0] rhs_array_muxed15 = 21'd0;
reg rhs_array_muxed16 = 1'd0;
reg rhs_array_muxed17 = 1'd0;
reg [20:0] rhs_array_muxed18 = 21'd0;
reg rhs_array_muxed19 = 1'd0;
reg rhs_array_muxed20 = 1'd0;
reg [20:0] rhs_array_muxed21 = 21'd0;
reg rhs_array_muxed22 = 1'd0;
reg rhs_array_muxed23 = 1'd0;
reg [20:0] rhs_array_muxed24 = 21'd0;
reg rhs_array_muxed25 = 1'd0;
reg rhs_array_muxed26 = 1'd0;
reg [20:0] rhs_array_muxed27 = 21'd0;
reg rhs_array_muxed28 = 1'd0;
reg rhs_array_muxed29 = 1'd0;
reg [20:0] rhs_array_muxed30 = 21'd0;
reg rhs_array_muxed31 = 1'd0;
reg rhs_array_muxed32 = 1'd0;
reg [20:0] rhs_array_muxed33 = 21'd0;
reg rhs_array_muxed34 = 1'd0;
reg rhs_array_muxed35 = 1'd0;
reg [29:0] rhs_array_muxed36 = 30'd0;
reg [31:0] rhs_array_muxed37 = 32'd0;
reg [3:0] rhs_array_muxed38 = 4'd0;
reg rhs_array_muxed39 = 1'd0;
reg rhs_array_muxed40 = 1'd0;
reg rhs_array_muxed41 = 1'd0;
reg [2:0] rhs_array_muxed42 = 3'd0;
reg [1:0] rhs_array_muxed43 = 2'd0;
reg [29:0] rhs_array_muxed44 = 30'd0;
reg [31:0] rhs_array_muxed45 = 32'd0;
reg [3:0] rhs_array_muxed46 = 4'd0;
reg rhs_array_muxed47 = 1'd0;
reg rhs_array_muxed48 = 1'd0;
reg rhs_array_muxed49 = 1'd0;
reg [2:0] rhs_array_muxed50 = 3'd0;
reg [1:0] rhs_array_muxed51 = 2'd0;
reg [2:0] array_muxed0 = 3'd0;
reg [13:0] array_muxed1 = 14'd0;
reg array_muxed2 = 1'd0;
reg array_muxed3 = 1'd0;
reg array_muxed4 = 1'd0;
reg array_muxed5 = 1'd0;
reg array_muxed6 = 1'd0;
reg [2:0] array_muxed7 = 3'd0;
reg [13:0] array_muxed8 = 14'd0;
reg array_muxed9 = 1'd0;
reg array_muxed10 = 1'd0;
reg array_muxed11 = 1'd0;
reg array_muxed12 = 1'd0;
reg array_muxed13 = 1'd0;
reg [2:0] array_muxed14 = 3'd0;
reg [13:0] array_muxed15 = 14'd0;
reg array_muxed16 = 1'd0;
reg array_muxed17 = 1'd0;
reg array_muxed18 = 1'd0;
reg array_muxed19 = 1'd0;
reg array_muxed20 = 1'd0;
reg [2:0] array_muxed21 = 3'd0;
reg [13:0] array_muxed22 = 14'd0;
reg array_muxed23 = 1'd0;
reg array_muxed24 = 1'd0;
reg array_muxed25 = 1'd0;
reg array_muxed26 = 1'd0;
reg array_muxed27 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *) reg regs1 = 1'd0;
wire xilinxasyncresetsynchronizerimpl0;
wire xilinxasyncresetsynchronizerimpl0_rst_meta;
wire xilinxasyncresetsynchronizerimpl1;
wire xilinxasyncresetsynchronizerimpl1_rst_meta;
wire xilinxasyncresetsynchronizerimpl1_expr;
wire xilinxasyncresetsynchronizerimpl2;
wire xilinxasyncresetsynchronizerimpl2_rst_meta;
wire xilinxasyncresetsynchronizerimpl2_expr;
wire xilinxasyncresetsynchronizerimpl3;
wire xilinxasyncresetsynchronizerimpl3_rst_meta;

// synthesis translate_off
reg dummy_s;
initial dummy_s <= 1'd0;
// synthesis translate_on
assign litedramcore_interface0_bank_bus_adr = litedramcore_adr;

// synthesis translate_off
reg dummy_d;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed29 <= 1'd0;
	case (roundrobin5_grant)
		1'd0: begin
			rhs_array_muxed29 <= (((port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked10 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed29 <= (((cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked11 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d = dummy_s;
// synthesis translate_on
end
assign litedramcore_interface0_bank_bus_we = litedramcore_we;
assign litedramcore_interface0_bank_bus_dat_w = litedramcore_dat_w;
assign litedramcore_csrbank0_reset0_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd0));
assign litedramcore_ctrl_bus_errors_status = litedramcore_ctrl_bus_errors;
assign litedramcore_csrbank0_reset0_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd0));
assign litedramcore_ctrl_reset = litedramcore_ctrl_reset_re;
assign litedramcore_ctrl_bus_error = litedramcore_error;
assign litedramcore_csrbank3_dfii_pi0_rddata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank0_scratch3_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd1));
assign litedramcore_csrbank0_scratch3_r = litedramcore_interface0_bank_bus_dat_w[7:0];
assign litedramcore_csrbank0_scratch3_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd1));
assign litedramcore_cpu_reset = litedramcore_ctrl_reset;
assign litedramcore_csrbank0_scratch3_w = litedramcore_ctrl_scratch_storage[31:24];
assign sdram_bankmachine5_req_valid = sdram_interface_bank5_valid;
assign litedramcore_cpu_ibus_dat_r = litedramcore_interface0_soc_bus_dat_r;
assign sdram_bankmachine5_req_ready = sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
assign litedramcore_csrbank0_scratch2_r = litedramcore_interface0_bank_bus_dat_w[7:0];
assign sdram_bankmachine5_req_we = sdram_interface_bank5_we;
assign litedramcore_csrbank0_scratch2_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd2));
assign sdram_bankmachine5_req_addr = sdram_interface_bank5_addr;
assign litedramcore_csrbank0_scratch2_w = litedramcore_ctrl_scratch_storage[23:16];
assign sdram_bankmachine5_req_lock = (sdram_bankmachine5_cmd_buffer_lookahead_source_valid | sdram_bankmachine5_cmd_buffer_source_valid);
assign litedramcore_cpu_ibus_ack = litedramcore_interface0_soc_bus_ack;

// synthesis translate_off
reg dummy_d_1;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_req_wdata_ready <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							if (sdram_bankmachine5_cmd_buffer_source_payload_we) begin
								sdram_bankmachine5_req_wdata_ready <= sdram_bankmachine5_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_1 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_bitslip18_i = v7ddrphy_dq_i_data18;

// synthesis translate_off
reg dummy_d_2;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_req_rdata_valid <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							if (sdram_bankmachine5_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine5_req_rdata_valid <= sdram_bankmachine5_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_2 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine5_refresh_req = sdram_cmd_valid;

// synthesis translate_off
reg dummy_d_3;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_refresh_gnt <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine5_twtpcon_ready) begin
				sdram_bankmachine5_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_3 = dummy_s;
// synthesis translate_on
end
assign litedramcore_cpu_ibus_err = litedramcore_interface0_soc_bus_err;

// synthesis translate_off
reg dummy_d_4;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_valid <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
			if ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin
				sdram_bankmachine5_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine5_trccon_ready) begin
				sdram_bankmachine5_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							sdram_bankmachine5_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_4 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_5;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd5))) begin
		sdram_bankmachine5_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd5))) begin
		sdram_bankmachine5_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_5 = dummy_s;
// synthesis translate_on
end
assign litedramcore_cpu_dbus_dat_r = litedramcore_interface1_soc_bus_dat_r;
assign litedramcore_csrbank0_scratch0_r = litedramcore_interface0_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_6;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine5_row_col_n_addr_sel) begin
		sdram_bankmachine5_cmd_payload_a <= sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine5_cmd_payload_a <= ((sdram_bankmachine5_auto_precharge <<< 4'd10) | {sdram_bankmachine5_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_6 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank0_scratch0_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd4));
assign sdram_bankmachine5_cmd_payload_ba = 3'd5;
assign litedramcore_csrbank0_scratch0_w = litedramcore_ctrl_scratch_storage[7:0];

// synthesis translate_off
reg dummy_d_7;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_payload_cas <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							sdram_bankmachine5_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_7 = dummy_s;
// synthesis translate_on
end
assign litedramcore_cpu_dbus_ack = litedramcore_interface1_soc_bus_ack;

// synthesis translate_off
reg dummy_d_8;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_payload_ras <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
			if ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin
				sdram_bankmachine5_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine5_trccon_ready) begin
				sdram_bankmachine5_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_8 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_9;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_payload_we <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
			if ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin
				sdram_bankmachine5_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							if (sdram_bankmachine5_cmd_buffer_source_payload_we) begin
								sdram_bankmachine5_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_9 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_10;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
			if ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin
				sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine5_trccon_ready) begin
				sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_10 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_11;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							if (sdram_bankmachine5_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_11 = dummy_s;
// synthesis translate_on
end
assign litedramcore_cpu_dbus_err = litedramcore_interface1_soc_bus_err;

// synthesis translate_off
reg dummy_d_12;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							if (sdram_bankmachine5_cmd_buffer_source_payload_we) begin
								sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_12 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_13;
// synthesis translate_on
always @(*) begin
	litedramcore_cpu_interrupt <= 32'd0;
	litedramcore_cpu_interrupt[1] <= litedramcore_timer0_irq;
	litedramcore_cpu_interrupt[0] <= litedramcore_uart_irq;
// synthesis translate_off
	dummy_d_13 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_14;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_auto_precharge <= 1'd0;
	if ((sdram_bankmachine5_cmd_buffer_lookahead_source_valid & sdram_bankmachine5_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine5_auto_precharge <= (sdram_bankmachine5_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_14 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = sdram_bankmachine5_req_valid;
assign litedramcore_interface0_soc_bus_adr = litedramcore_cpu_ibus_adr;
assign litedramcore_csrbank0_reset0_r = litedramcore_interface0_bank_bus_dat_w[0];
assign litedramcore_interface0_soc_bus_dat_w = litedramcore_cpu_ibus_dat_w;
assign litedramcore_interface0_soc_bus_dat_r = litedramcore_shared_dat_r;
assign litedramcore_interface0_soc_bus_sel = litedramcore_cpu_ibus_sel;
assign litedramcore_interface0_soc_bus_cyc = litedramcore_cpu_ibus_cyc;
assign litedramcore_interface0_soc_bus_stb = litedramcore_cpu_ibus_stb;
assign sdram_bankmachine5_cmd_buffer_lookahead_source_ready = sdram_bankmachine5_cmd_buffer_sink_ready;
assign litedramcore_ctrl_bus_errors_we = litedramcore_csrbank0_bus_errors0_we;
assign litedramcore_interface0_soc_bus_we = litedramcore_cpu_ibus_we;
assign litedramcore_interface0_soc_bus_cti = litedramcore_cpu_ibus_cti;
assign litedramcore_interface0_soc_bus_bte = litedramcore_cpu_ibus_bte;
assign sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
assign litedramcore_interface1_soc_bus_adr = litedramcore_cpu_dbus_adr;
assign litedramcore_interface1_soc_bus_dat_w = litedramcore_cpu_dbus_dat_w;
assign litedramcore_csrbank0_reset0_w = litedramcore_ctrl_reset_storage;
assign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
assign litedramcore_csrbank0_sel = (litedramcore_interface0_bank_bus_adr[13:9] == 1'd0);
assign litedramcore_interface1_soc_bus_sel = litedramcore_cpu_dbus_sel;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign litedramcore_interface1_soc_bus_cyc = litedramcore_cpu_dbus_cyc;
assign litedramcore_interface1_soc_bus_stb = litedramcore_cpu_dbus_stb;
assign litedramcore_interface1_soc_bus_ack = (litedramcore_shared_ack & (litedramcore_grant == 1'd1));
assign litedramcore_interface1_soc_bus_we = litedramcore_cpu_dbus_we;
assign litedramcore_csrbank3_dfii_pi2_wrdata1_w = sdram_phaseinjector2_wrdata_storage[15:8];
assign litedramcore_interface1_soc_bus_cti = litedramcore_cpu_dbus_cti;
assign litedramcore_interface1_soc_bus_bte = litedramcore_cpu_dbus_bte;

// synthesis translate_off
reg dummy_d_15;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed34 <= 1'd0;
	case (roundrobin7_grant)
		1'd0: begin
			rhs_array_muxed34 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed34 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_15 = dummy_s;
// synthesis translate_on
end
assign litedramcore_interface1_soc_bus_err = (litedramcore_shared_err & (litedramcore_grant == 1'd1));

// synthesis translate_off
reg dummy_d_16;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine5_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine5_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_16 = dummy_s;
// synthesis translate_on
end
assign litedramcore_rom_bus_adr = litedramcore_shared_adr;
assign litedramcore_rom_bus_dat_w = litedramcore_shared_dat_w;
assign sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | sdram_bankmachine5_cmd_buffer_lookahead_replace));
assign litedramcore_rom_bus_dat_r = litedramcore_rom_dat_r;
assign sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
assign litedramcore_rom_bus_sel = litedramcore_shared_sel;

// synthesis translate_off
reg dummy_d_17;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed32 <= 1'd0;
	case (roundrobin6_grant)
		1'd0: begin
			rhs_array_muxed32 <= (((port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked12 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed32 <= (((cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked13 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_17 = dummy_s;
// synthesis translate_on
end
assign litedramcore_rom_bus_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[0]);
assign litedramcore_rom_bus_stb = litedramcore_shared_stb;
assign litedramcore_rom_bus_we = litedramcore_shared_we;
assign litedramcore_rom_bus_cti = litedramcore_shared_cti;
assign sdram_bankmachine5_cmd_buffer_lookahead_do_read = (sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re);
assign litedramcore_timer0_eventmanager_pending_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd15));
assign sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine5_cmd_buffer_lookahead_consume;
assign litedramcore_rom_adr = litedramcore_rom_bus_adr[12:0];
assign litedramcore_timer0_eventmanager_pending_r = litedramcore_interface4_bank_bus_dat_w[0];
assign v7ddrphy_bitslip19_i = v7ddrphy_dq_i_data19;
assign litedramcore_sram_bus_adr = litedramcore_shared_adr;
assign litedramcore_sram_bus_dat_w = litedramcore_shared_dat_w;
assign litedramcore_sram_bus_dat_r = litedramcore_sram_dat_r;
assign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
assign litedramcore_sram_bus_stb = litedramcore_shared_stb;
assign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine5_cmd_buffer_lookahead_sink_last;
assign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign litedramcore_sram_adr = litedramcore_sram_bus_adr[9:0];
assign sdram_bankmachine5_cmd_buffer_sink_valid = sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine5_cmd_buffer_sink_ready = sdram_bankmachine5_cmd_buffer_pipe_ce;

// synthesis translate_off
reg dummy_d_18;
// synthesis translate_on
always @(*) begin
	litedramcore_sram_we <= 4'd0;
	litedramcore_sram_we[0] <= (((litedramcore_sram_bus_cyc & litedramcore_sram_bus_stb) & litedramcore_sram_bus_we) & litedramcore_sram_bus_sel[0]);
	litedramcore_sram_we[1] <= (((litedramcore_sram_bus_cyc & litedramcore_sram_bus_stb) & litedramcore_sram_bus_we) & litedramcore_sram_bus_sel[1]);
	litedramcore_sram_we[2] <= (((litedramcore_sram_bus_cyc & litedramcore_sram_bus_stb) & litedramcore_sram_bus_we) & litedramcore_sram_bus_sel[2]);
	litedramcore_sram_we[3] <= (((litedramcore_sram_bus_cyc & litedramcore_sram_bus_stb) & litedramcore_sram_bus_we) & litedramcore_sram_bus_sel[3]);
// synthesis translate_off
	dummy_d_18 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine5_cmd_buffer_sink_first = sdram_bankmachine5_cmd_buffer_lookahead_source_first;
assign litedramcore_sram_dat_w = litedramcore_sram_bus_dat_w;
assign sdram_bankmachine5_cmd_buffer_sink_last = sdram_bankmachine5_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine5_cmd_buffer_sink_payload_we = sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine5_cmd_buffer_sink_payload_addr = sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine5_cmd_buffer_source_valid = sdram_bankmachine5_cmd_buffer_valid_n;
assign sdram_bankmachine5_cmd_buffer_source_ready = (sdram_bankmachine5_req_wdata_ready | sdram_bankmachine5_req_rdata_valid);
assign sdram_bankmachine5_cmd_buffer_source_first = sdram_bankmachine5_cmd_buffer_first_n;
assign sdram_bankmachine5_cmd_buffer_source_last = sdram_bankmachine5_cmd_buffer_last_n;
assign litedramcore_interface6_bank_bus_dat_w = litedramcore_dat_w;
assign sdram_bankmachine5_cmd_buffer_pipe_ce = (sdram_bankmachine5_cmd_buffer_source_ready | (~sdram_bankmachine5_cmd_buffer_valid_n));
assign sdram_bankmachine5_cmd_buffer_busy = (1'd0 | sdram_bankmachine5_cmd_buffer_valid_n);
assign litedramcore_sink_valid = litedramcore_uart_tx_fifo_source_valid;
assign sdram_bankmachine5_row_hit = (sdram_bankmachine5_row == sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7]);
assign litedramcore_sink_first = litedramcore_uart_tx_fifo_source_first;
assign litedramcore_sink_last = litedramcore_uart_tx_fifo_source_last;
assign litedramcore_sink_payload_data = litedramcore_uart_tx_fifo_source_payload_data;

// synthesis translate_off
reg dummy_d_19;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine5_trccon_ready) begin
				sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_19 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_cmd_buffer_sink_first = sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign litedramcore_csrbank1_init_done0_r = litedramcore_interface1_bank_bus_dat_w[0];

// synthesis translate_off
reg dummy_d_20;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed33 <= 21'd0;
	case (roundrobin7_grant)
		1'd0: begin
			rhs_array_muxed33 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed33 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_20 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank1_init_done0_we = ((litedramcore_csrbank1_sel & (~litedramcore_interface1_bank_bus_we)) & (litedramcore_interface1_bank_bus_adr[0] == 1'd0));
assign litedramcore_csrbank1_init_done0_w = init_done_storage;
assign sdram_bankmachine5_twtpcon_valid = ((sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_ready) & sdram_bankmachine5_cmd_payload_is_write);
assign litedramcore_csrbank1_init_error0_r = litedramcore_interface1_bank_bus_dat_w[0];
assign litedramcore_csrbank1_init_error0_we = ((litedramcore_csrbank1_sel & (~litedramcore_interface1_bank_bus_we)) & (litedramcore_interface1_bank_bus_adr[0] == 1'd1));
assign litedramcore_csrbank1_init_error0_w = init_error_storage;

// synthesis translate_off
reg dummy_d_21;
// synthesis translate_on
always @(*) begin
	array_muxed24 <= 1'd0;
	case (sdram_steerer_sel3)
		1'd0: begin
			array_muxed24 <= 1'd0;
		end
		1'd1: begin
			array_muxed24 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed24 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed24 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_21 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank1_sel = (litedramcore_interface1_bank_bus_adr[13:9] == 5'd16);
assign litedramcore_csrbank0_scratch1_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd3));
assign sdram_bankmachine5_trccon_valid = ((sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_ready) & sdram_bankmachine5_row_open);
assign v7ddrphy_bitslip20_i = v7ddrphy_dq_i_data20;
assign sdram_bankmachine5_trascon_valid = ((sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_ready) & sdram_bankmachine5_row_open);
assign litedramcore_source_ready = litedramcore_uart_rx_fifo_sink_ready;
assign litedramcore_csrbank0_scratch1_r = litedramcore_interface0_bank_bus_dat_w[7:0];
assign sdram_bankmachine2_cmd_buffer_source_valid = sdram_bankmachine2_cmd_buffer_valid_n;
assign litedramcore_csrbank6_tuning_word2_r = litedramcore_interface6_bank_bus_dat_w[7:0];
assign litedramcore_csrbank0_scratch1_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd3));
assign litedramcore_interface2_bank_bus_adr = litedramcore_adr;
assign litedramcore_interface2_bank_bus_we = litedramcore_we;
assign litedramcore_interface2_bank_bus_dat_w = litedramcore_dat_w;
assign sdram_bankmachine2_cmd_buffer_source_ready = (sdram_bankmachine2_req_wdata_ready | sdram_bankmachine2_req_rdata_valid);
assign litedramcore_csrbank2_half_sys8x_taps0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd0));
assign litedramcore_csrbank2_half_sys8x_taps0_r = litedramcore_interface2_bank_bus_dat_w[4:0];
assign litedramcore_csrbank2_half_sys8x_taps0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd0));
assign litedramcore_csrbank2_half_sys8x_taps0_w = v7ddrphy_half_sys8x_taps_storage[4:0];
assign sdram_bankmachine6_req_valid = sdram_interface_bank6_valid;
assign sdram_bankmachine6_req_ready = sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;

// synthesis translate_off
reg dummy_d_22;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed13 <= 1'd0;
	case (roundrobin0_grant)
		1'd0: begin
			rhs_array_muxed13 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed13 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_22 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine6_req_we = sdram_interface_bank6_we;
assign sdram_bankmachine6_req_addr = sdram_interface_bank6_addr;
assign sdram_bankmachine7_cmd_buffer_sink_ready = sdram_bankmachine7_cmd_buffer_pipe_ce;
assign litedramcore_csrbank2_wlevel_en0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd1));

// synthesis translate_off
reg dummy_d_23;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_req_wdata_ready <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							if (sdram_bankmachine6_cmd_buffer_source_payload_we) begin
								sdram_bankmachine6_req_wdata_ready <= sdram_bankmachine6_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_23 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_24;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_req_rdata_valid <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							if (sdram_bankmachine6_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine6_req_rdata_valid <= sdram_bankmachine6_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_24 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine6_refresh_req = sdram_cmd_valid;
assign sdram_bankmachine2_cmd_buffer_source_last = sdram_bankmachine2_cmd_buffer_last_n;

// synthesis translate_off
reg dummy_d_25;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_refresh_gnt <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine6_twtpcon_ready) begin
				sdram_bankmachine6_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_25 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank2_dly_sel0_r = litedramcore_interface2_bank_bus_dat_w[3:0];
assign litedramcore_uart_rxtx_w = litedramcore_uart_rx_fifo_source_payload_data;

// synthesis translate_off
reg dummy_d_26;
// synthesis translate_on
always @(*) begin
	litedramcore_interface_we <= 1'd0;
	case (wb2csr_state)
		1'd1: begin
		end
		default: begin
			if ((litedramcore_bus_wishbone_cyc & litedramcore_bus_wishbone_stb)) begin
				litedramcore_interface_we <= litedramcore_bus_wishbone_we;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_26 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_27;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd6))) begin
		sdram_bankmachine6_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd6))) begin
		sdram_bankmachine6_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_27 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank2_dly_sel0_w = v7ddrphy_dly_sel_storage[3:0];
assign litedramcore_csrbank0_scratch0_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd4));
assign litedramcore_csrbank2_sel = (litedramcore_interface2_bank_bus_adr[13:9] == 5'd17);

// synthesis translate_off
reg dummy_d_28;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine6_row_col_n_addr_sel) begin
		sdram_bankmachine6_cmd_payload_a <= sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine6_cmd_payload_a <= ((sdram_bankmachine6_auto_precharge <<< 4'd10) | {sdram_bankmachine6_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_28 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_29;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed14 <= 1'd0;
	case (roundrobin0_grant)
		1'd0: begin
			rhs_array_muxed14 <= (((port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked0 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed14 <= (((cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked1 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_29 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine6_cmd_payload_ba = 3'd6;
assign litedramcore_uart_irq = ((litedramcore_uart_eventmanager_pending_w[0] & litedramcore_uart_eventmanager_storage[0]) | (litedramcore_uart_eventmanager_pending_w[1] & litedramcore_uart_eventmanager_storage[1]));
assign sdram_bankmachine7_cmd_buffer_sink_last = sdram_bankmachine7_cmd_buffer_lookahead_source_last;

// synthesis translate_off
reg dummy_d_30;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_payload_ras <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
			if ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin
				sdram_bankmachine6_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine6_trccon_ready) begin
				sdram_bankmachine6_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_30 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_tx_status = litedramcore_uart_tx_trigger;

// synthesis translate_off
reg dummy_d_31;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_payload_we <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
			if ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin
				sdram_bankmachine6_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							if (sdram_bankmachine6_cmd_buffer_source_payload_we) begin
								sdram_bankmachine6_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_31 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_32;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
			if ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin
				sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine6_trccon_ready) begin
				sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_32 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_tx_trigger = (~litedramcore_uart_tx_fifo_sink_ready);

// synthesis translate_off
reg dummy_d_33;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							if (sdram_bankmachine6_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_33 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_34;
// synthesis translate_on
always @(*) begin
	litedramcore_uart_tx_clear <= 1'd0;
	if ((litedramcore_uart_eventmanager_pending_re & litedramcore_uart_eventmanager_pending_r[0])) begin
		litedramcore_uart_tx_clear <= 1'd1;
	end
// synthesis translate_off
	dummy_d_34 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_35;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							if (sdram_bankmachine6_cmd_buffer_source_payload_we) begin
								sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_35 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_36;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_auto_precharge <= 1'd0;
	if ((sdram_bankmachine6_cmd_buffer_lookahead_source_valid & sdram_bankmachine6_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine6_auto_precharge <= (sdram_bankmachine6_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_36 = dummy_s;
// synthesis translate_on
end
assign litedramcore_interface_dat_r = litedramcore_dat_r;
assign sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = sdram_bankmachine6_req_valid;
assign sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
assign litedramcore_uart_rx_status = litedramcore_uart_rx_trigger;
assign sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine6_req_we;

// synthesis translate_off
reg dummy_d_37;
// synthesis translate_on
always @(*) begin
	litedramcore_uart_rx_clear <= 1'd0;
	if ((litedramcore_uart_eventmanager_pending_re & litedramcore_uart_eventmanager_pending_r[1])) begin
		litedramcore_uart_rx_clear <= 1'd1;
	end
// synthesis translate_off
	dummy_d_37 = dummy_s;
// synthesis translate_on
end
assign litedramcore_bus_wishbone_adr = litedramcore_shared_adr;
assign sdram_bankmachine6_cmd_buffer_lookahead_source_valid = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
assign sdram_bankmachine6_cmd_buffer_lookahead_source_ready = sdram_bankmachine6_cmd_buffer_sink_ready;
assign sdram_bankmachine6_cmd_buffer_lookahead_source_first = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine6_cmd_buffer_lookahead_source_last = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
assign litedramcore_uart_eventmanager_status_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd3));
assign sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
assign litedramcore_uart_eventmanager_status_r = litedramcore_interface5_bank_bus_dat_w[1:0];
assign sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
assign litedramcore_bus_wishbone_dat_w = litedramcore_shared_dat_w;
assign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;

// synthesis translate_off
reg dummy_d_38;
// synthesis translate_on
always @(*) begin
	litedramcore_uart_eventmanager_status_w <= 2'd0;
	litedramcore_uart_eventmanager_status_w[0] <= litedramcore_uart_tx_status;
	litedramcore_uart_eventmanager_status_w[1] <= litedramcore_uart_rx_status;
// synthesis translate_off
	dummy_d_38 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (sdram_bankmachine6_cmd_buffer_lookahead_level != 5'd16);
assign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
assign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we};

// synthesis translate_off
reg dummy_d_39;
// synthesis translate_on
always @(*) begin
	litedramcore_uart_eventmanager_pending_w <= 2'd0;
	litedramcore_uart_eventmanager_pending_w[0] <= litedramcore_uart_tx_pending;
	litedramcore_uart_eventmanager_pending_w[1] <= litedramcore_uart_rx_pending;
// synthesis translate_off
	dummy_d_39 = dummy_s;
// synthesis translate_on
end
assign litedramcore_bus_wishbone_dat_r = litedramcore_interface_dat_r;

// synthesis translate_off
reg dummy_d_40;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine6_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine6_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_40 = dummy_s;
// synthesis translate_on
end
assign litedramcore_bus_wishbone_sel = litedramcore_shared_sel;
assign sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | sdram_bankmachine6_cmd_buffer_lookahead_replace));
assign sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
assign litedramcore_csrbank0_bus_errors3_r = litedramcore_interface0_bank_bus_dat_w[7:0];
assign litedramcore_uart_tx_fifo_sink_valid = litedramcore_uart_rxtx_re;
assign sdram_bankmachine7_cmd_buffer_source_last = sdram_bankmachine7_cmd_buffer_last_n;
assign litedramcore_uart_tx_fifo_sink_ready = litedramcore_uart_tx_fifo_syncfifo_writable;
assign sdram_bankmachine6_cmd_buffer_lookahead_do_read = (sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re);
assign litedramcore_uart_tx_fifo_sink_payload_data = litedramcore_uart_rxtx_r;
assign sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine6_cmd_buffer_lookahead_consume;
assign litedramcore_uart_tx_fifo_source_valid = litedramcore_uart_tx_fifo_readable;
assign litedramcore_csrbank0_bus_errors3_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd5));
assign litedramcore_uart_tx_fifo_source_ready = litedramcore_sink_ready;
assign litedramcore_uart_tx_fifo_source_first = litedramcore_uart_tx_fifo_fifo_out_first;
assign litedramcore_uart_tx_fifo_source_last = litedramcore_uart_tx_fifo_fifo_out_last;
assign litedramcore_csrbank3_dfii_pi1_rddata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd42));
assign litedramcore_uart_tx_fifo_source_payload_data = litedramcore_uart_tx_fifo_fifo_out_payload_data;

// synthesis translate_off
reg dummy_d_41;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed31 <= 1'd0;
	case (roundrobin6_grant)
		1'd0: begin
			rhs_array_muxed31 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed31 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_41 = dummy_s;
// synthesis translate_on
end
assign litedramcore_rx = regs1;
assign litedramcore_csrbank0_bus_errors3_w = litedramcore_ctrl_bus_errors_status[31:24];
assign litedramcore_uart_tx_fifo_re = litedramcore_uart_tx_fifo_source_ready;
assign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
assign litedramcore_uart_tx_fifo_syncfifo_we = litedramcore_uart_tx_fifo_sink_valid;
assign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine6_cmd_buffer_lookahead_sink_first;
assign litedramcore_uart_tx_fifo_syncfifo_writable = (litedramcore_uart_tx_fifo_level0 != 5'd16);
assign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine6_cmd_buffer_lookahead_sink_last;
assign litedramcore_uart_tx_fifo_syncfifo_re = (litedramcore_uart_tx_fifo_syncfifo_readable & ((~litedramcore_uart_tx_fifo_readable) | litedramcore_uart_tx_fifo_re));
assign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign litedramcore_uart_tx_fifo_syncfifo_readable = (litedramcore_uart_tx_fifo_level0 != 1'd0);
assign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign litedramcore_uart_tx_fifo_syncfifo_din = {litedramcore_uart_tx_fifo_fifo_in_last, litedramcore_uart_tx_fifo_fifo_in_first, litedramcore_uart_tx_fifo_fifo_in_payload_data};
assign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign litedramcore_uart_tx_fifo_syncfifo_dout = litedramcore_uart_tx_fifo_rdport_dat_r;
assign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign sdram_bankmachine6_cmd_buffer_sink_valid = sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine6_cmd_buffer_sink_ready = sdram_bankmachine6_cmd_buffer_pipe_ce;
assign sdram_bankmachine6_cmd_buffer_sink_first = sdram_bankmachine6_cmd_buffer_lookahead_source_first;

// synthesis translate_off
reg dummy_d_42;
// synthesis translate_on
always @(*) begin
	litedramcore_uart_tx_fifo_wrport_adr <= 4'd0;
	if (litedramcore_uart_tx_fifo_replace) begin
		litedramcore_uart_tx_fifo_wrport_adr <= (litedramcore_uart_tx_fifo_produce - 1'd1);
	end else begin
		litedramcore_uart_tx_fifo_wrport_adr <= litedramcore_uart_tx_fifo_produce;
	end
// synthesis translate_off
	dummy_d_42 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine6_cmd_buffer_sink_payload_we = sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
assign litedramcore_uart_tx_fifo_wrport_we = (litedramcore_uart_tx_fifo_syncfifo_we & (litedramcore_uart_tx_fifo_syncfifo_writable | litedramcore_uart_tx_fifo_replace));
assign sdram_bankmachine6_cmd_buffer_source_valid = sdram_bankmachine6_cmd_buffer_valid_n;
assign sdram_bankmachine6_cmd_buffer_source_ready = (sdram_bankmachine6_req_wdata_ready | sdram_bankmachine6_req_rdata_valid);
assign sdram_bankmachine6_cmd_buffer_source_first = sdram_bankmachine6_cmd_buffer_first_n;
assign sdram_bankmachine6_cmd_buffer_source_last = sdram_bankmachine6_cmd_buffer_last_n;
assign litedramcore_csrbank0_bus_errors2_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd6));
assign litedramcore_uart_tx_fifo_do_read = (litedramcore_uart_tx_fifo_syncfifo_readable & litedramcore_uart_tx_fifo_syncfifo_re);
assign sdram_bankmachine6_cmd_buffer_busy = (1'd0 | sdram_bankmachine6_cmd_buffer_valid_n);
assign litedramcore_uart_tx_fifo_rdport_adr = litedramcore_uart_tx_fifo_consume;
assign litedramcore_uart_tx_fifo_rdport_re = litedramcore_uart_tx_fifo_do_read;
assign litedramcore_csrbank0_bus_errors2_w = litedramcore_ctrl_bus_errors_status[23:16];
assign v7ddrphy_bitslip22_i = v7ddrphy_dq_i_data22;

// synthesis translate_off
reg dummy_d_43;
// synthesis translate_on
always @(*) begin
	t_array_muxed0 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed0 <= sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed0 <= sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed0 <= sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			t_array_muxed0 <= sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			t_array_muxed0 <= sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			t_array_muxed0 <= sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			t_array_muxed0 <= sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			t_array_muxed0 <= sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
// synthesis translate_off
	dummy_d_43 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine6_row_hit = (sdram_bankmachine6_row == sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7]);
assign sdram_interface_bank2_ready = sdram_bankmachine2_req_ready;
assign sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine5_req_we;
assign litedramcore_uart_tx_fifo_level1 = (litedramcore_uart_tx_fifo_level0 + litedramcore_uart_tx_fifo_readable);

// synthesis translate_off
reg dummy_d_44;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine6_trccon_ready) begin
				sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_44 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_tx_fifo_fifo_in_payload_data = litedramcore_uart_tx_fifo_sink_payload_data;
assign litedramcore_uart_tx_fifo_fifo_in_first = litedramcore_uart_tx_fifo_sink_first;
assign litedramcore_uart_tx_fifo_fifo_in_last = litedramcore_uart_tx_fifo_sink_last;
assign {litedramcore_uart_tx_fifo_fifo_out_last, litedramcore_uart_tx_fifo_fifo_out_first, litedramcore_uart_tx_fifo_fifo_out_payload_data} = litedramcore_uart_tx_fifo_syncfifo_dout;
assign litedramcore_interface3_bank_bus_adr = litedramcore_adr;
assign {litedramcore_uart_tx_fifo_fifo_out_last, litedramcore_uart_tx_fifo_fifo_out_first, litedramcore_uart_tx_fifo_fifo_out_payload_data} = litedramcore_uart_tx_fifo_syncfifo_dout;
assign litedramcore_interface3_bank_bus_we = litedramcore_we;
assign {litedramcore_uart_tx_fifo_fifo_out_last, litedramcore_uart_tx_fifo_fifo_out_first, litedramcore_uart_tx_fifo_fifo_out_payload_data} = litedramcore_uart_tx_fifo_syncfifo_dout;
assign litedramcore_interface3_bank_bus_dat_w = litedramcore_dat_w;
assign litedramcore_csrbank0_bus_errors1_r = litedramcore_interface0_bank_bus_dat_w[7:0];
assign litedramcore_uart_rx_fifo_sink_valid = litedramcore_source_valid;
assign litedramcore_csrbank3_dfii_control0_r = litedramcore_interface3_bank_bus_dat_w[3:0];
assign litedramcore_csrbank3_dfii_control0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 1'd0));
assign litedramcore_uart_rx_fifo_sink_last = litedramcore_source_last;
assign litedramcore_uart_rx_fifo_sink_payload_data = litedramcore_source_payload_data;
assign litedramcore_uart_rx_fifo_source_valid = litedramcore_uart_rx_fifo_readable;
assign litedramcore_csrbank3_dfii_pi0_command0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 1'd1));
assign sdram_bankmachine6_trccon_valid = ((sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_ready) & sdram_bankmachine6_row_open);
assign litedramcore_csrbank3_dfii_pi0_command0_r = litedramcore_interface3_bank_bus_dat_w[5:0];
assign litedramcore_uart_rx_fifo_source_first = litedramcore_uart_rx_fifo_fifo_out_first;
assign litedramcore_csrbank3_dfii_pi0_command0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 1'd1));
assign litedramcore_uart_rx_fifo_source_last = litedramcore_uart_rx_fifo_fifo_out_last;
assign litedramcore_csrbank3_dfii_pi0_command0_w = sdram_phaseinjector0_command_storage[5:0];
assign sdram_bankmachine6_trascon_valid = ((sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_ready) & sdram_bankmachine6_row_open);
assign litedramcore_csrbank3_dfii_pi0_address1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 2'd3));
assign litedramcore_uart_rx_fifo_re = litedramcore_uart_rx_fifo_source_ready;
assign litedramcore_csrbank3_dfii_pi0_address1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 2'd3));
assign litedramcore_csrbank3_dfii_pi0_address1_w = sdram_phaseinjector0_address_storage[13:8];
assign litedramcore_uart_rx_fifo_syncfifo_we = litedramcore_uart_rx_fifo_sink_valid;
assign litedramcore_csrbank3_dfii_pi0_address0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd4));
assign litedramcore_uart_rx_fifo_syncfifo_writable = (litedramcore_uart_rx_fifo_level0 != 5'd16);
assign litedramcore_csrbank3_dfii_pi0_address0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_uart_rx_fifo_syncfifo_re = (litedramcore_uart_rx_fifo_syncfifo_readable & ((~litedramcore_uart_rx_fifo_readable) | litedramcore_uart_rx_fifo_re));
assign litedramcore_csrbank3_dfii_pi0_address0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd4));
assign litedramcore_uart_rx_fifo_syncfifo_readable = (litedramcore_uart_rx_fifo_level0 != 1'd0);
assign litedramcore_csrbank3_dfii_pi0_address0_w = sdram_phaseinjector0_address_storage[7:0];
assign litedramcore_uart_rx_fifo_syncfifo_din = {litedramcore_uart_rx_fifo_fifo_in_last, litedramcore_uart_rx_fifo_fifo_in_first, litedramcore_uart_rx_fifo_fifo_in_payload_data};
assign litedramcore_uart_rx_fifo_syncfifo_dout = litedramcore_uart_rx_fifo_rdport_dat_r;
assign litedramcore_csrbank3_dfii_pi0_baddress0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd5));
assign sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine7_row_hit = (sdram_bankmachine7_row == sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7]);
assign litedramcore_csrbank3_dfii_pi0_baddress0_w = sdram_phaseinjector0_baddress_storage[2:0];
assign sdram_bankmachine7_req_valid = sdram_interface_bank7_valid;
assign sdram_bankmachine7_req_ready = sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine7_req_we = sdram_interface_bank7_we;
assign litedramcore_interface0_soc_bus_err = (litedramcore_shared_err & (litedramcore_grant == 1'd0));
assign sdram_bankmachine7_req_addr = sdram_interface_bank7_addr;

// synthesis translate_off
reg dummy_d_45;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_row_open <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine7_trccon_ready) begin
				sdram_bankmachine7_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_45 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine7_req_lock = (sdram_bankmachine7_cmd_buffer_lookahead_source_valid | sdram_bankmachine7_cmd_buffer_source_valid);

// synthesis translate_off
reg dummy_d_46;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_req_wdata_ready <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							if (sdram_bankmachine7_cmd_buffer_source_payload_we) begin
								sdram_bankmachine7_req_wdata_ready <= sdram_bankmachine7_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_46 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_47;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_req_rdata_valid <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							if (sdram_bankmachine7_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine7_req_rdata_valid <= sdram_bankmachine7_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_47 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd7));
assign sdram_bankmachine7_refresh_req = sdram_cmd_valid;
assign litedramcore_csrbank3_dfii_pi0_wrdata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_48;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_refresh_gnt <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine7_twtpcon_ready) begin
				sdram_bankmachine7_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_48 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank0_bus_errors0_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 4'd8));

// synthesis translate_off
reg dummy_d_49;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_valid <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
			if ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin
				sdram_bankmachine7_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine7_trccon_ready) begin
				sdram_bankmachine7_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							sdram_bankmachine7_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_49 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_rx_fifo_do_read = (litedramcore_uart_rx_fifo_syncfifo_readable & litedramcore_uart_rx_fifo_syncfifo_re);

// synthesis translate_off
reg dummy_d_50;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd7))) begin
		sdram_bankmachine7_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd7))) begin
		sdram_bankmachine7_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_50 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_rx_fifo_rdport_adr = litedramcore_uart_rx_fifo_consume;
assign v7ddrphy_bitslip23_i = v7ddrphy_dq_i_data23;
assign litedramcore_uart_rx_fifo_rdport_re = litedramcore_uart_rx_fifo_do_read;
assign sdram_slave_p0_wrdata_en = sdram_dfi_p0_wrdata_en;
assign sdram_bankmachine7_cmd_payload_ba = 3'd7;
assign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (sdram_bankmachine5_cmd_buffer_lookahead_level != 5'd16);

// synthesis translate_off
reg dummy_d_51;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_payload_cas <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							sdram_bankmachine7_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_51 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_52;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_payload_ras <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
			if ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin
				sdram_bankmachine7_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine7_trccon_ready) begin
				sdram_bankmachine7_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_52 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_53;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_payload_we <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
			if ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin
				sdram_bankmachine7_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							if (sdram_bankmachine7_cmd_buffer_source_payload_we) begin
								sdram_bankmachine7_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_53 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd9));

// synthesis translate_off
reg dummy_d_54;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
			if ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin
				sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine7_trccon_ready) begin
				sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_54 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_55;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							if (sdram_bankmachine7_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_55 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd9));

// synthesis translate_off
reg dummy_d_56;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							if (sdram_bankmachine7_cmd_buffer_source_payload_we) begin
								sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_56 = dummy_s;
// synthesis translate_on
end
assign litedramcore_interface1_soc_bus_dat_r = litedramcore_shared_dat_r;

// synthesis translate_off
reg dummy_d_57;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_auto_precharge <= 1'd0;
	if ((sdram_bankmachine7_cmd_buffer_lookahead_source_valid & sdram_bankmachine7_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine7_auto_precharge <= (sdram_bankmachine7_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_57 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_rx_fifo_level1 = (litedramcore_uart_rx_fifo_level0 + litedramcore_uart_rx_fifo_readable);
assign sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
assign litedramcore_csrbank3_dfii_pi0_wrdata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi0_wrdata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd10));
assign sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine7_req_we;
assign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0);
assign litedramcore_uart_rx_fifo_fifo_in_first = litedramcore_uart_rx_fifo_sink_first;
assign litedramcore_csrbank3_dfii_pi1_baddress0_r = litedramcore_interface3_bank_bus_dat_w[2:0];
assign litedramcore_uart_rx_fifo_fifo_in_last = litedramcore_uart_rx_fifo_sink_last;
assign litedramcore_csrbank3_dfii_pi0_wrdata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd11));
assign {litedramcore_uart_rx_fifo_fifo_out_last, litedramcore_uart_rx_fifo_fifo_out_first, litedramcore_uart_rx_fifo_fifo_out_payload_data} = litedramcore_uart_rx_fifo_syncfifo_dout;
assign litedramcore_csrbank3_dfii_pi0_wrdata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign {litedramcore_uart_rx_fifo_fifo_out_last, litedramcore_uart_rx_fifo_fifo_out_first, litedramcore_uart_rx_fifo_fifo_out_payload_data} = litedramcore_uart_rx_fifo_syncfifo_dout;
assign litedramcore_csrbank3_dfii_pi0_wrdata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd11));
assign sdram_bankmachine7_cmd_buffer_lookahead_source_last = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
assign litedramcore_csrbank3_dfii_pi0_wrdata2_w = sdram_phaseinjector0_wrdata_storage[23:16];
assign sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we};
assign sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (sdram_bankmachine7_cmd_buffer_lookahead_level != 5'd16);
assign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
assign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we};
assign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
assign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
assign litedramcore_csrbank3_dfii_pi0_wrdata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd13));
assign litedramcore_csrbank3_dfii_pi0_wrdata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi0_wrdata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd13));
assign litedramcore_csrbank3_dfii_pi0_wrdata0_w = sdram_phaseinjector0_wrdata_storage[7:0];

// synthesis translate_off
reg dummy_d_58;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine7_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine7_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_58 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_rddata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd14));
assign litedramcore_csrbank3_dfii_pi0_rddata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | sdram_bankmachine7_cmd_buffer_lookahead_replace));
assign litedramcore_csrbank3_dfii_pi0_rddata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd14));
assign litedramcore_timer0_irq = (litedramcore_timer0_eventmanager_pending_w & litedramcore_timer0_eventmanager_storage);
assign litedramcore_csrbank3_dfii_pi0_rddata7_w = sdram_phaseinjector0_status[63:56];
assign litedramcore_timer0_zero_status = litedramcore_timer0_zero_trigger;
assign litedramcore_csrbank3_dfii_pi0_rddata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd15));
assign litedramcore_csrbank3_dfii_pi3_rddata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd80));
assign litedramcore_timer0_zero_trigger = (litedramcore_timer0_value != 1'd0);

// synthesis translate_off
reg dummy_d_59;
// synthesis translate_on
always @(*) begin
	litedramcore_timer0_zero_clear <= 1'd0;
	if ((litedramcore_timer0_eventmanager_pending_re & litedramcore_timer0_eventmanager_pending_r)) begin
		litedramcore_timer0_zero_clear <= 1'd1;
	end
// synthesis translate_off
	dummy_d_59 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_rddata6_w = sdram_phaseinjector0_status[55:48];

// synthesis translate_off
reg dummy_d_60;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed30 <= 21'd0;
	case (roundrobin6_grant)
		1'd0: begin
			rhs_array_muxed30 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed30 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_60 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine7_cmd_buffer_lookahead_do_read = (sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re);
assign litedramcore_csrbank3_dfii_pi0_rddata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd16));
assign sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine7_cmd_buffer_lookahead_consume;
assign litedramcore_csrbank3_dfii_pi0_rddata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_timer0_eventmanager_status_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd14));
assign litedramcore_csrbank3_dfii_pi0_rddata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd16));
assign litedramcore_timer0_eventmanager_status_r = litedramcore_interface4_bank_bus_dat_w[0];
assign litedramcore_csrbank3_dfii_pi0_rddata5_w = sdram_phaseinjector0_status[47:40];
assign litedramcore_timer0_eventmanager_status_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd14));
assign litedramcore_timer0_eventmanager_status_w = litedramcore_timer0_zero_status;
assign litedramcore_csrbank3_dfii_pi0_rddata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd17));
assign litedramcore_csrbank3_dfii_pi0_rddata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi0_rddata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd17));
assign litedramcore_csrbank3_dfii_pi0_rddata4_w = sdram_phaseinjector0_status[39:32];
assign litedramcore_timer0_eventmanager_pending_w = litedramcore_timer0_zero_pending;
assign litedramcore_csrbank3_dfii_pi0_rddata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd18));
assign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
assign litedramcore_csrbank3_dfii_pi0_rddata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
assign litedramcore_csrbank3_dfii_pi0_rddata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd18));
assign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine7_cmd_buffer_lookahead_sink_first;
assign litedramcore_csrbank3_dfii_pi0_rddata3_w = sdram_phaseinjector0_status[31:24];
assign v7ddrphy_bitslip24_i = v7ddrphy_dq_i_data24;
assign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign litedramcore_csrbank3_dfii_pi0_rddata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd19));
assign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign litedramcore_csrbank3_dfii_pi0_rddata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign litedramcore_csrbank3_dfii_pi0_rddata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd19));
assign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign litedramcore_csrbank3_dfii_pi0_rddata2_w = sdram_phaseinjector0_status[23:16];
assign sdram_bankmachine7_cmd_buffer_sink_valid = sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
assign litedramcore_csrbank3_dfii_pi0_rddata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd20));

// synthesis translate_off
reg dummy_d_61;
// synthesis translate_on
always @(*) begin
	litedramcore_interface_adr <= 14'd0;
	case (wb2csr_state)
		1'd1: begin
		end
		default: begin
			if ((litedramcore_bus_wishbone_cyc & litedramcore_bus_wishbone_stb)) begin
				litedramcore_interface_adr <= litedramcore_bus_wishbone_adr;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_61 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_rddata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine7_cmd_buffer_sink_first = sdram_bankmachine7_cmd_buffer_lookahead_source_first;
assign litedramcore_csrbank3_dfii_pi0_rddata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd20));
assign litedramcore_interface_dat_w = litedramcore_bus_wishbone_dat_w;
assign litedramcore_csrbank3_dfii_pi0_rddata1_w = sdram_phaseinjector0_status[15:8];
assign sdram_bankmachine7_cmd_buffer_sink_payload_we = sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine7_cmd_buffer_sink_payload_addr = sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
assign litedramcore_csrbank3_dfii_pi0_rddata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd21));
assign sdram_bankmachine7_cmd_buffer_source_valid = sdram_bankmachine7_cmd_buffer_valid_n;
assign litedramcore_csrbank3_dfii_pi0_rddata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine7_cmd_buffer_source_ready = (sdram_bankmachine7_req_wdata_ready | sdram_bankmachine7_req_rdata_valid);
assign litedramcore_csrbank3_dfii_pi0_rddata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd21));
assign sdram_bankmachine7_cmd_buffer_source_first = sdram_bankmachine7_cmd_buffer_first_n;
assign litedramcore_csrbank3_dfii_pi0_rddata0_w = sdram_phaseinjector0_status[7:0];
assign litedramcore_bus_wishbone_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[2]);
assign litedramcore_bus_wishbone_stb = litedramcore_shared_stb;
assign litedramcore_csrbank3_dfii_pi1_command0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd22));

// synthesis translate_off
reg dummy_d_62;
// synthesis translate_on
always @(*) begin
	litedramcore_bus_wishbone_ack <= 1'd0;
	case (wb2csr_state)
		1'd1: begin
			litedramcore_bus_wishbone_ack <= 1'd1;
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_62 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_command0_r = litedramcore_interface3_bank_bus_dat_w[5:0];
assign litedramcore_bus_wishbone_we = litedramcore_shared_we;
assign litedramcore_csrbank3_dfii_pi1_command0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd22));
assign sdram_bankmachine7_cmd_buffer_busy = (1'd0 | sdram_bankmachine7_cmd_buffer_valid_n);
assign litedramcore_csrbank3_dfii_pi1_command0_w = sdram_phaseinjector1_command_storage[5:0];
assign litedramcore_bus_wishbone_bte = litedramcore_shared_bte;
assign litedramcore_csrbank3_dfii_pi1_address1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd24));
assign interface0_wb_sdram_adr = rhs_array_muxed36;
assign interface0_wb_sdram_dat_w = rhs_array_muxed37;

// synthesis translate_off
reg dummy_d_63;
// synthesis translate_on
always @(*) begin
	interface0_wb_sdram_dat_r <= 32'd0;
	case (adr_offset_r)
		1'd0: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[255:224];
		end
		1'd1: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[223:192];
		end
		2'd2: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[191:160];
		end
		2'd3: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[159:128];
		end
		3'd4: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[127:96];
		end
		3'd5: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[95:64];
		end
		3'd6: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[63:32];
		end
		default: begin
			interface0_wb_sdram_dat_r <= data_port_dat_r[31:0];
		end
	endcase
// synthesis translate_off
	dummy_d_63 = dummy_s;
// synthesis translate_on
end
assign interface0_wb_sdram_sel = rhs_array_muxed38;
assign interface0_wb_sdram_cyc = rhs_array_muxed39;
assign litedramcore_csrbank3_dfii_pi1_address0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd25));
assign interface0_wb_sdram_stb = rhs_array_muxed40;
assign litedramcore_csrbank3_dfii_pi1_address0_r = litedramcore_interface3_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_64;
// synthesis translate_on
always @(*) begin
	interface0_wb_sdram_ack <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
			if ((tag_do_tag == interface0_wb_sdram_adr[29:4])) begin
				interface0_wb_sdram_ack <= 1'd1;
			end else begin
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_64 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_address0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd25));
assign interface0_wb_sdram_we = rhs_array_muxed41;
assign litedramcore_csrbank3_dfii_pi1_address0_w = sdram_phaseinjector1_address_storage[7:0];
assign interface0_wb_sdram_cti = rhs_array_muxed42;
assign interface0_wb_sdram_bte = rhs_array_muxed43;
assign litedramcore_csrbank3_dfii_pi1_baddress0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd26));
assign sys_clk = s7pll0_clkout_buf0;

// synthesis translate_off
reg dummy_d_65;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine7_trccon_ready) begin
				sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_65 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_baddress0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd26));
assign sys4x_clk = s7pll0_clkout_buf1;
assign sys4x_dqs_clk = s7pll0_clkout_buf2;
assign iodelay_clk = s7pll1_clkout_buf;
assign litedramcore_csrbank3_dfii_pi1_wrdata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd27));
assign litedramcore_csrbank3_dfii_pi1_wrdata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine7_twtpcon_valid = ((sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_ready) & sdram_bankmachine7_cmd_payload_is_write);
assign litedramcore_csrbank3_dfii_pi1_wrdata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd27));
assign litedramcore_csrbank3_dfii_pi1_wrdata7_w = sdram_phaseinjector1_wrdata_storage[63:56];
assign litedramcore_sram_bus_sel = litedramcore_shared_sel;
assign sys_pll_reset = ~cpu_reset_n;
assign litedramcore_csrbank3_dfii_pi1_wrdata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd28));
assign litedramcore_csrbank3_dfii_pi1_wrdata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_wrdata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd28));
assign litedramcore_csrbank3_dfii_pi1_wrdata6_w = sdram_phaseinjector1_wrdata_storage[55:48];
assign sdram_bankmachine7_trccon_valid = ((sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_ready) & sdram_bankmachine7_row_open);
assign litedramcore_csrbank3_dfii_pi1_wrdata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd29));
assign litedramcore_csrbank3_dfii_pi1_wrdata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_wrdata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd29));
assign sdram_bankmachine7_trascon_valid = ((sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_ready) & sdram_bankmachine7_row_open);
assign litedramcore_csrbank3_dfii_pi1_wrdata5_w = sdram_phaseinjector1_wrdata_storage[47:40];
assign litedramcore_csrbank3_dfii_pi1_wrdata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd30));
assign litedramcore_csrbank3_dfii_pi1_wrdata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_bitslip25_i = v7ddrphy_dq_i_data25;
assign litedramcore_csrbank3_dfii_pi1_wrdata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd30));
assign litedramcore_csrbank3_dfii_pi1_wrdata4_w = sdram_phaseinjector1_wrdata_storage[39:32];
assign pll_locked = sys_pll_locked;
assign iodelay_pll_reset = ~cpu_reset_n;
assign litedramcore_rom_bus_bte = litedramcore_shared_bte;
assign litedramcore_csrbank3_dfii_pi1_wrdata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd31));
assign litedramcore_csrbank3_dfii_pi1_wrdata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_wrdata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd31));

// synthesis translate_off
reg dummy_d_66;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed40 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed40 <= interface1_wb_sdram_stb;
		end
	endcase
// synthesis translate_off
	dummy_d_66 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_command0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd43));

// synthesis translate_off
reg dummy_d_67;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed41 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed41 <= interface1_wb_sdram_we;
		end
	endcase
// synthesis translate_off
	dummy_d_67 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_wrdata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd32));
assign litedramcore_csrbank3_dfii_pi1_wrdata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_68;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed43 <= 2'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed43 <= interface1_wb_sdram_bte;
		end
	endcase
// synthesis translate_off
	dummy_d_68 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_wrdata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd32));
assign litedramcore_csrbank3_dfii_pi1_wrdata2_w = sdram_phaseinjector1_wrdata_storage[23:16];
assign sdram_ras_allowed = (sdram_trrdcon_ready & sdram_tfawcon_ready);
assign sdram_cas_allowed = sdram_tccdcon_ready;
assign litedramcore_csrbank3_dfii_pi1_wrdata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd33));
assign litedramcore_csrbank3_dfii_pi1_wrdata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_wrdata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd33));

// synthesis translate_off
reg dummy_d_69;
// synthesis translate_on
always @(*) begin
	sdram_choose_cmd_want_activates <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
			if (1'd0) begin
			end else begin
				sdram_choose_cmd_want_activates <= sdram_ras_allowed;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			if (1'd0) begin
			end else begin
				sdram_choose_cmd_want_activates <= sdram_ras_allowed;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_69 = dummy_s;
// synthesis translate_on
end
assign sdram_choose_cmd_cmd_valid = rhs_array_muxed0;

// synthesis translate_off
reg dummy_d_70;
// synthesis translate_on
always @(*) begin
	sdram_choose_cmd_cmd_ready <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
			if (1'd0) begin
			end else begin
				sdram_choose_cmd_cmd_ready <= ((~((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we))) | sdram_ras_allowed);
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			if (1'd0) begin
			end else begin
				sdram_choose_cmd_cmd_ready <= ((~((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we))) | sdram_ras_allowed);
			end
		end
	endcase
// synthesis translate_off
	dummy_d_70 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_wrdata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd34));

// synthesis translate_off
reg dummy_d_71;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed47 <= 1'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed47 <= litedramcore_interface0_soc_bus_cyc;
		end
		default: begin
			rhs_array_muxed47 <= litedramcore_interface1_soc_bus_cyc;
		end
	endcase
// synthesis translate_off
	dummy_d_71 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_wrdata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_72;
// synthesis translate_on
always @(*) begin
	sdram_slave_p1_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p1_rddata_valid <= sdram_master_p1_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_72 = dummy_s;
// synthesis translate_on
end
assign sdram_choose_cmd_cmd_payload_a = rhs_array_muxed1;
assign litedramcore_csrbank3_dfii_pi1_wrdata0_w = sdram_phaseinjector1_wrdata_storage[7:0];
assign sdram_choose_cmd_cmd_payload_ba = rhs_array_muxed2;

// synthesis translate_off
reg dummy_d_73;
// synthesis translate_on
always @(*) begin
	sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (sdram_choose_cmd_cmd_valid) begin
		sdram_choose_cmd_cmd_payload_cas <= t_array_muxed0;
	end
// synthesis translate_off
	dummy_d_73 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_74;
// synthesis translate_on
always @(*) begin
	sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (sdram_choose_cmd_cmd_valid) begin
		sdram_choose_cmd_cmd_payload_ras <= t_array_muxed1;
	end
// synthesis translate_off
	dummy_d_74 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_75;
// synthesis translate_on
always @(*) begin
	sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (sdram_choose_cmd_cmd_valid) begin
		sdram_choose_cmd_cmd_payload_we <= t_array_muxed2;
	end
// synthesis translate_off
	dummy_d_75 = dummy_s;
// synthesis translate_on
end
assign sdram_choose_cmd_cmd_payload_is_cmd = rhs_array_muxed5;
assign sdram_choose_cmd_cmd_payload_is_read = rhs_array_muxed3;
assign sdram_choose_cmd_cmd_payload_is_write = rhs_array_muxed4;

// synthesis translate_off
reg dummy_d_76;
// synthesis translate_on
always @(*) begin
	sdram_choose_cmd_valids <= 8'd0;
	sdram_choose_cmd_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[4] <= (sdram_bankmachine4_cmd_valid & (((sdram_bankmachine4_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine4_cmd_payload_ras & (~sdram_bankmachine4_cmd_payload_cas)) & (~sdram_bankmachine4_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine4_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine4_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[5] <= (sdram_bankmachine5_cmd_valid & (((sdram_bankmachine5_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine5_cmd_payload_ras & (~sdram_bankmachine5_cmd_payload_cas)) & (~sdram_bankmachine5_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine5_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine5_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[6] <= (sdram_bankmachine6_cmd_valid & (((sdram_bankmachine6_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine6_cmd_payload_ras & (~sdram_bankmachine6_cmd_payload_cas)) & (~sdram_bankmachine6_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine6_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine6_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[7] <= (sdram_bankmachine7_cmd_valid & (((sdram_bankmachine7_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine7_cmd_payload_ras & (~sdram_bankmachine7_cmd_payload_cas)) & (~sdram_bankmachine7_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine7_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine7_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
// synthesis translate_off
	dummy_d_76 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_rddata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_rddata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd36));
assign litedramcore_csrbank3_dfii_pi1_rddata6_w = sdram_phaseinjector1_status[55:48];
assign litedramcore_csrbank3_dfii_pi1_rddata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd37));
assign litedramcore_csrbank3_dfii_pi1_rddata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_rddata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd37));
assign v7ddrphy_wlevel_strobe_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd2));
assign litedramcore_csrbank3_dfii_pi1_rddata5_w = sdram_phaseinjector1_status[47:40];
assign v7ddrphy_wlevel_strobe_r = litedramcore_interface2_bank_bus_dat_w[0];
assign v7ddrphy_wlevel_strobe_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd2));
assign litedramcore_csrbank3_dfii_pi1_rddata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd38));
assign litedramcore_csrbank3_dfii_pi1_rddata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_cdly_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd3));
assign v7ddrphy_cdly_rst_r = litedramcore_interface2_bank_bus_dat_w[0];
assign v7ddrphy_cdly_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd3));
assign litedramcore_csrbank3_dfii_pi1_rddata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd39));
assign litedramcore_csrbank3_dfii_pi1_rddata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_cdly_inc_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd4));
assign litedramcore_csrbank3_dfii_pi1_rddata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd39));
assign v7ddrphy_cdly_inc_r = litedramcore_interface2_bank_bus_dat_w[0];
assign litedramcore_csrbank3_dfii_pi1_rddata3_w = sdram_phaseinjector1_status[31:24];
assign v7ddrphy_cdly_inc_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd4));
assign litedramcore_csrbank3_dfii_pi1_rddata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd40));
assign litedramcore_csrbank3_dfii_pi1_rddata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign litedramcore_csrbank3_dfii_pi1_rddata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd40));
assign litedramcore_csrbank3_dfii_pi1_rddata2_w = sdram_phaseinjector1_status[23:16];
assign v7ddrphy_rdly_dq_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd6));
assign v7ddrphy_rdly_dq_rst_r = litedramcore_interface2_bank_bus_dat_w[0];
assign litedramcore_csrbank3_dfii_pi1_rddata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd41));
assign v7ddrphy_rdly_dq_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd6));
assign litedramcore_csrbank3_dfii_pi1_rddata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_rddata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd41));

// synthesis translate_off
reg dummy_d_77;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed38 <= 4'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed38 <= interface1_wb_sdram_sel;
		end
	endcase
// synthesis translate_off
	dummy_d_77 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_rdly_dq_inc_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd7));
assign v7ddrphy_rdly_dq_inc_r = litedramcore_interface2_bank_bus_dat_w[0];

// synthesis translate_off
reg dummy_d_78;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_wrdata_mask <= 8'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_wrdata_mask <= sdram_slave_p0_wrdata_mask;
	end else begin
		sdram_master_p0_wrdata_mask <= sdram_inti_p0_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_78 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_rdly_dq_inc_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd7));
assign litedramcore_csrbank3_dfii_pi1_rddata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign xilinxasyncresetsynchronizerimpl1 = ((~sys_pll_locked) | sys_pll_reset);
assign litedramcore_csrbank3_dfii_pi1_rddata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd42));
assign v7ddrphy_rdly_dq_bitslip_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd8));
assign litedramcore_csrbank3_dfii_pi1_rddata0_w = sdram_phaseinjector1_status[7:0];
assign v7ddrphy_rdly_dq_bitslip_rst_r = litedramcore_interface2_bank_bus_dat_w[0];
assign v7ddrphy_rdly_dq_bitslip_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd8));
assign litedramcore_csrbank3_dfii_pi2_command0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd43));
assign litedramcore_csrbank3_dfii_pi2_command0_r = litedramcore_interface3_bank_bus_dat_w[5:0];

// synthesis translate_off
reg dummy_d_79;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed39 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed39 <= interface1_wb_sdram_cyc;
		end
	endcase
// synthesis translate_off
	dummy_d_79 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_rdly_dq_bitslip_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd9));
assign v7ddrphy_rdly_dq_bitslip_r = litedramcore_interface2_bank_bus_dat_w[0];
assign v7ddrphy_rdly_dq_bitslip_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd9));
assign litedramcore_csrbank3_dfii_pi2_address1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd45));
assign v7ddrphy_wdly_dq_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd10));
assign v7ddrphy_wdly_dq_rst_r = litedramcore_interface2_bank_bus_dat_w[0];
assign v7ddrphy_wdly_dq_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd10));
assign litedramcore_csrbank3_dfii_pi2_baddress0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd47));
assign xilinxasyncresetsynchronizerimpl3 = ((~iodelay_pll_locked) | iodelay_pll_reset);
assign v7ddrphy_wdly_dq_inc_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd11));
assign v7ddrphy_wdly_dq_inc_r = litedramcore_interface2_bank_bus_dat_w[0];
assign litedramcore_sram_bus_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[1]);
assign v7ddrphy_wdly_dq_inc_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd11));
assign litedramcore_csrbank3_dfii_pi1_wrdata3_w = sdram_phaseinjector1_wrdata_storage[31:24];
assign litedramcore_csrbank3_dfii_pi2_address0_w = sdram_phaseinjector2_address_storage[7:0];
assign v7ddrphy_wdly_dqs_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd12));
assign v7ddrphy_wdly_dqs_rst_r = litedramcore_interface2_bank_bus_dat_w[0];
assign v7ddrphy_wdly_dqs_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd12));
assign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine5_cmd_buffer_lookahead_sink_first;
assign litedramcore_csrbank3_dfii_pi2_baddress0_w = sdram_phaseinjector2_baddress_storage[2:0];
assign v7ddrphy_wdly_dqs_inc_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd13));
assign v7ddrphy_wdly_dqs_inc_r = litedramcore_interface2_bank_bus_dat_w[0];
assign v7ddrphy_wdly_dqs_inc_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd13));
assign litedramcore_csrbank3_dfii_pi2_wrdata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_dfi_p0_address = sdram_master_p0_address;
assign v7ddrphy_dfi_p0_bank = sdram_master_p0_bank;
assign v7ddrphy_dfi_p0_cas_n = sdram_master_p0_cas_n;
assign v7ddrphy_dfi_p0_cs_n = sdram_master_p0_cs_n;
assign litedramcore_csrbank3_dfii_pi2_wrdata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd49));
assign v7ddrphy_dfi_p0_ras_n = sdram_master_p0_ras_n;
assign litedramcore_csrbank3_dfii_pi2_wrdata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_dfi_p0_we_n = sdram_master_p0_we_n;
assign litedramcore_csrbank3_dfii_pi2_wrdata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd49));
assign v7ddrphy_dfi_p0_cke = sdram_master_p0_cke;
assign litedramcore_sram_bus_we = litedramcore_shared_we;
assign v7ddrphy_dfi_p0_odt = sdram_master_p0_odt;
assign v7ddrphy_dfi_p0_reset_n = sdram_master_p0_reset_n;
assign v7ddrphy_dfi_p0_act_n = sdram_master_p0_act_n;
assign v7ddrphy_dfi_p0_wrdata = sdram_master_p0_wrdata;
assign v7ddrphy_dfi_p0_wrdata_en = sdram_master_p0_wrdata_en;
assign v7ddrphy_dfi_p0_wrdata_mask = sdram_master_p0_wrdata_mask;
assign litedramcore_sram_bus_cti = litedramcore_shared_cti;
assign v7ddrphy_dfi_p0_rddata_en = sdram_master_p0_rddata_en;

// synthesis translate_off
reg dummy_d_80;
// synthesis translate_on
always @(*) begin
	v7ddrphy_dfi_p0_rddata <= 64'd0;
	v7ddrphy_dfi_p0_rddata[0] <= v7ddrphy_bitslip0_o[0];
	v7ddrphy_dfi_p0_rddata[32] <= v7ddrphy_bitslip0_o[1];
	v7ddrphy_dfi_p0_rddata[1] <= v7ddrphy_bitslip1_o[0];
	v7ddrphy_dfi_p0_rddata[33] <= v7ddrphy_bitslip1_o[1];
	v7ddrphy_dfi_p0_rddata[2] <= v7ddrphy_bitslip2_o[0];
	v7ddrphy_dfi_p0_rddata[34] <= v7ddrphy_bitslip2_o[1];
	v7ddrphy_dfi_p0_rddata[3] <= v7ddrphy_bitslip3_o[0];
	v7ddrphy_dfi_p0_rddata[35] <= v7ddrphy_bitslip3_o[1];
	v7ddrphy_dfi_p0_rddata[4] <= v7ddrphy_bitslip4_o[0];
	v7ddrphy_dfi_p0_rddata[36] <= v7ddrphy_bitslip4_o[1];
	v7ddrphy_dfi_p0_rddata[5] <= v7ddrphy_bitslip5_o[0];
	v7ddrphy_dfi_p0_rddata[37] <= v7ddrphy_bitslip5_o[1];
	v7ddrphy_dfi_p0_rddata[6] <= v7ddrphy_bitslip6_o[0];
	v7ddrphy_dfi_p0_rddata[38] <= v7ddrphy_bitslip6_o[1];
	v7ddrphy_dfi_p0_rddata[7] <= v7ddrphy_bitslip7_o[0];
	v7ddrphy_dfi_p0_rddata[39] <= v7ddrphy_bitslip7_o[1];
	v7ddrphy_dfi_p0_rddata[8] <= v7ddrphy_bitslip8_o[0];
	v7ddrphy_dfi_p0_rddata[40] <= v7ddrphy_bitslip8_o[1];
	v7ddrphy_dfi_p0_rddata[9] <= v7ddrphy_bitslip9_o[0];
	v7ddrphy_dfi_p0_rddata[41] <= v7ddrphy_bitslip9_o[1];
	v7ddrphy_dfi_p0_rddata[10] <= v7ddrphy_bitslip10_o[0];
	v7ddrphy_dfi_p0_rddata[42] <= v7ddrphy_bitslip10_o[1];
	v7ddrphy_dfi_p0_rddata[11] <= v7ddrphy_bitslip11_o[0];
	v7ddrphy_dfi_p0_rddata[43] <= v7ddrphy_bitslip11_o[1];
	v7ddrphy_dfi_p0_rddata[12] <= v7ddrphy_bitslip12_o[0];
	v7ddrphy_dfi_p0_rddata[44] <= v7ddrphy_bitslip12_o[1];
	v7ddrphy_dfi_p0_rddata[13] <= v7ddrphy_bitslip13_o[0];
	v7ddrphy_dfi_p0_rddata[45] <= v7ddrphy_bitslip13_o[1];
	v7ddrphy_dfi_p0_rddata[14] <= v7ddrphy_bitslip14_o[0];
	v7ddrphy_dfi_p0_rddata[46] <= v7ddrphy_bitslip14_o[1];
	v7ddrphy_dfi_p0_rddata[15] <= v7ddrphy_bitslip15_o[0];
	v7ddrphy_dfi_p0_rddata[47] <= v7ddrphy_bitslip15_o[1];
	v7ddrphy_dfi_p0_rddata[16] <= v7ddrphy_bitslip16_o[0];
	v7ddrphy_dfi_p0_rddata[48] <= v7ddrphy_bitslip16_o[1];
	v7ddrphy_dfi_p0_rddata[17] <= v7ddrphy_bitslip17_o[0];
	v7ddrphy_dfi_p0_rddata[49] <= v7ddrphy_bitslip17_o[1];
	v7ddrphy_dfi_p0_rddata[18] <= v7ddrphy_bitslip18_o[0];
	v7ddrphy_dfi_p0_rddata[50] <= v7ddrphy_bitslip18_o[1];
	v7ddrphy_dfi_p0_rddata[19] <= v7ddrphy_bitslip19_o[0];
	v7ddrphy_dfi_p0_rddata[51] <= v7ddrphy_bitslip19_o[1];
	v7ddrphy_dfi_p0_rddata[20] <= v7ddrphy_bitslip20_o[0];
	v7ddrphy_dfi_p0_rddata[52] <= v7ddrphy_bitslip20_o[1];
	v7ddrphy_dfi_p0_rddata[21] <= v7ddrphy_bitslip21_o[0];
	v7ddrphy_dfi_p0_rddata[53] <= v7ddrphy_bitslip21_o[1];
	v7ddrphy_dfi_p0_rddata[22] <= v7ddrphy_bitslip22_o[0];
	v7ddrphy_dfi_p0_rddata[54] <= v7ddrphy_bitslip22_o[1];
	v7ddrphy_dfi_p0_rddata[23] <= v7ddrphy_bitslip23_o[0];
	v7ddrphy_dfi_p0_rddata[55] <= v7ddrphy_bitslip23_o[1];
	v7ddrphy_dfi_p0_rddata[24] <= v7ddrphy_bitslip24_o[0];
	v7ddrphy_dfi_p0_rddata[56] <= v7ddrphy_bitslip24_o[1];
	v7ddrphy_dfi_p0_rddata[25] <= v7ddrphy_bitslip25_o[0];
	v7ddrphy_dfi_p0_rddata[57] <= v7ddrphy_bitslip25_o[1];
	v7ddrphy_dfi_p0_rddata[26] <= v7ddrphy_bitslip26_o[0];
	v7ddrphy_dfi_p0_rddata[58] <= v7ddrphy_bitslip26_o[1];
	v7ddrphy_dfi_p0_rddata[27] <= v7ddrphy_bitslip27_o[0];
	v7ddrphy_dfi_p0_rddata[59] <= v7ddrphy_bitslip27_o[1];
	v7ddrphy_dfi_p0_rddata[28] <= v7ddrphy_bitslip28_o[0];
	v7ddrphy_dfi_p0_rddata[60] <= v7ddrphy_bitslip28_o[1];
	v7ddrphy_dfi_p0_rddata[29] <= v7ddrphy_bitslip29_o[0];
	v7ddrphy_dfi_p0_rddata[61] <= v7ddrphy_bitslip29_o[1];
	v7ddrphy_dfi_p0_rddata[30] <= v7ddrphy_bitslip30_o[0];
	v7ddrphy_dfi_p0_rddata[62] <= v7ddrphy_bitslip30_o[1];
	v7ddrphy_dfi_p0_rddata[31] <= v7ddrphy_bitslip31_o[0];
	v7ddrphy_dfi_p0_rddata[63] <= v7ddrphy_bitslip31_o[1];
// synthesis translate_off
	dummy_d_80 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_wrdata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd51));

// synthesis translate_off
reg dummy_d_81;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed12 <= 21'd0;
	case (roundrobin0_grant)
		1'd0: begin
			rhs_array_muxed12 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed12 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_81 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_wrdata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_dfi_p1_address = sdram_master_p1_address;
assign litedramcore_csrbank3_dfii_pi2_wrdata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd51));
assign v7ddrphy_dfi_p1_bank = sdram_master_p1_bank;
assign litedramcore_csrbank3_dfii_pi2_wrdata4_w = sdram_phaseinjector2_wrdata_storage[39:32];
assign v7ddrphy_dfi_p1_cas_n = sdram_master_p1_cas_n;
assign litedramcore_sram_bus_bte = litedramcore_shared_bte;
assign v7ddrphy_dfi_p1_cs_n = sdram_master_p1_cs_n;
assign v7ddrphy_dfi_p1_ras_n = sdram_master_p1_ras_n;
assign v7ddrphy_dfi_p1_we_n = sdram_master_p1_we_n;
assign v7ddrphy_dfi_p1_cke = sdram_master_p1_cke;
assign litedramcore_csrbank5_txfull_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd1));
assign v7ddrphy_bitslip27_i = v7ddrphy_dq_i_data27;
assign v7ddrphy_dfi_p1_reset_n = sdram_master_p1_reset_n;
assign v7ddrphy_dfi_p1_act_n = sdram_master_p1_act_n;
assign litedramcore_csrbank3_dfii_pi2_wrdata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd53));
assign v7ddrphy_dfi_p1_wrdata = sdram_master_p1_wrdata;
assign litedramcore_csrbank3_dfii_pi2_wrdata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_dfi_p1_wrdata_en = sdram_master_p1_wrdata_en;
assign litedramcore_csrbank3_dfii_pi2_wrdata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd53));
assign v7ddrphy_dfi_p1_wrdata_mask = sdram_master_p1_wrdata_mask;
assign litedramcore_csrbank3_dfii_pi2_wrdata2_w = sdram_phaseinjector2_wrdata_storage[23:16];
assign v7ddrphy_dfi_p1_rddata_en = sdram_master_p1_rddata_en;

// synthesis translate_off
reg dummy_d_82;
// synthesis translate_on
always @(*) begin
	v7ddrphy_dfi_p1_rddata <= 64'd0;
	v7ddrphy_dfi_p1_rddata[0] <= v7ddrphy_bitslip0_o[2];
	v7ddrphy_dfi_p1_rddata[32] <= v7ddrphy_bitslip0_o[3];
	v7ddrphy_dfi_p1_rddata[1] <= v7ddrphy_bitslip1_o[2];
	v7ddrphy_dfi_p1_rddata[33] <= v7ddrphy_bitslip1_o[3];
	v7ddrphy_dfi_p1_rddata[2] <= v7ddrphy_bitslip2_o[2];
	v7ddrphy_dfi_p1_rddata[34] <= v7ddrphy_bitslip2_o[3];
	v7ddrphy_dfi_p1_rddata[3] <= v7ddrphy_bitslip3_o[2];
	v7ddrphy_dfi_p1_rddata[35] <= v7ddrphy_bitslip3_o[3];
	v7ddrphy_dfi_p1_rddata[4] <= v7ddrphy_bitslip4_o[2];
	v7ddrphy_dfi_p1_rddata[36] <= v7ddrphy_bitslip4_o[3];
	v7ddrphy_dfi_p1_rddata[5] <= v7ddrphy_bitslip5_o[2];
	v7ddrphy_dfi_p1_rddata[37] <= v7ddrphy_bitslip5_o[3];
	v7ddrphy_dfi_p1_rddata[6] <= v7ddrphy_bitslip6_o[2];
	v7ddrphy_dfi_p1_rddata[38] <= v7ddrphy_bitslip6_o[3];
	v7ddrphy_dfi_p1_rddata[7] <= v7ddrphy_bitslip7_o[2];
	v7ddrphy_dfi_p1_rddata[39] <= v7ddrphy_bitslip7_o[3];
	v7ddrphy_dfi_p1_rddata[8] <= v7ddrphy_bitslip8_o[2];
	v7ddrphy_dfi_p1_rddata[40] <= v7ddrphy_bitslip8_o[3];
	v7ddrphy_dfi_p1_rddata[9] <= v7ddrphy_bitslip9_o[2];
	v7ddrphy_dfi_p1_rddata[41] <= v7ddrphy_bitslip9_o[3];
	v7ddrphy_dfi_p1_rddata[10] <= v7ddrphy_bitslip10_o[2];
	v7ddrphy_dfi_p1_rddata[42] <= v7ddrphy_bitslip10_o[3];
	v7ddrphy_dfi_p1_rddata[11] <= v7ddrphy_bitslip11_o[2];
	v7ddrphy_dfi_p1_rddata[43] <= v7ddrphy_bitslip11_o[3];
	v7ddrphy_dfi_p1_rddata[12] <= v7ddrphy_bitslip12_o[2];
	v7ddrphy_dfi_p1_rddata[44] <= v7ddrphy_bitslip12_o[3];
	v7ddrphy_dfi_p1_rddata[13] <= v7ddrphy_bitslip13_o[2];
	v7ddrphy_dfi_p1_rddata[45] <= v7ddrphy_bitslip13_o[3];
	v7ddrphy_dfi_p1_rddata[14] <= v7ddrphy_bitslip14_o[2];
	v7ddrphy_dfi_p1_rddata[46] <= v7ddrphy_bitslip14_o[3];
	v7ddrphy_dfi_p1_rddata[15] <= v7ddrphy_bitslip15_o[2];
	v7ddrphy_dfi_p1_rddata[47] <= v7ddrphy_bitslip15_o[3];
	v7ddrphy_dfi_p1_rddata[16] <= v7ddrphy_bitslip16_o[2];
	v7ddrphy_dfi_p1_rddata[48] <= v7ddrphy_bitslip16_o[3];
	v7ddrphy_dfi_p1_rddata[17] <= v7ddrphy_bitslip17_o[2];
	v7ddrphy_dfi_p1_rddata[49] <= v7ddrphy_bitslip17_o[3];
	v7ddrphy_dfi_p1_rddata[18] <= v7ddrphy_bitslip18_o[2];
	v7ddrphy_dfi_p1_rddata[50] <= v7ddrphy_bitslip18_o[3];
	v7ddrphy_dfi_p1_rddata[19] <= v7ddrphy_bitslip19_o[2];
	v7ddrphy_dfi_p1_rddata[51] <= v7ddrphy_bitslip19_o[3];
	v7ddrphy_dfi_p1_rddata[20] <= v7ddrphy_bitslip20_o[2];
	v7ddrphy_dfi_p1_rddata[52] <= v7ddrphy_bitslip20_o[3];
	v7ddrphy_dfi_p1_rddata[21] <= v7ddrphy_bitslip21_o[2];
	v7ddrphy_dfi_p1_rddata[53] <= v7ddrphy_bitslip21_o[3];
	v7ddrphy_dfi_p1_rddata[22] <= v7ddrphy_bitslip22_o[2];
	v7ddrphy_dfi_p1_rddata[54] <= v7ddrphy_bitslip22_o[3];
	v7ddrphy_dfi_p1_rddata[23] <= v7ddrphy_bitslip23_o[2];
	v7ddrphy_dfi_p1_rddata[55] <= v7ddrphy_bitslip23_o[3];
	v7ddrphy_dfi_p1_rddata[24] <= v7ddrphy_bitslip24_o[2];
	v7ddrphy_dfi_p1_rddata[56] <= v7ddrphy_bitslip24_o[3];
	v7ddrphy_dfi_p1_rddata[25] <= v7ddrphy_bitslip25_o[2];
	v7ddrphy_dfi_p1_rddata[57] <= v7ddrphy_bitslip25_o[3];
	v7ddrphy_dfi_p1_rddata[26] <= v7ddrphy_bitslip26_o[2];
	v7ddrphy_dfi_p1_rddata[58] <= v7ddrphy_bitslip26_o[3];
	v7ddrphy_dfi_p1_rddata[27] <= v7ddrphy_bitslip27_o[2];
	v7ddrphy_dfi_p1_rddata[59] <= v7ddrphy_bitslip27_o[3];
	v7ddrphy_dfi_p1_rddata[28] <= v7ddrphy_bitslip28_o[2];
	v7ddrphy_dfi_p1_rddata[60] <= v7ddrphy_bitslip28_o[3];
	v7ddrphy_dfi_p1_rddata[29] <= v7ddrphy_bitslip29_o[2];
	v7ddrphy_dfi_p1_rddata[61] <= v7ddrphy_bitslip29_o[3];
	v7ddrphy_dfi_p1_rddata[30] <= v7ddrphy_bitslip30_o[2];
	v7ddrphy_dfi_p1_rddata[62] <= v7ddrphy_bitslip30_o[3];
	v7ddrphy_dfi_p1_rddata[31] <= v7ddrphy_bitslip31_o[2];
	v7ddrphy_dfi_p1_rddata[63] <= v7ddrphy_bitslip31_o[3];
// synthesis translate_off
	dummy_d_82 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_wrdata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd54));
assign v7ddrphy_dfi_p2_address = sdram_master_p2_address;
assign v7ddrphy_dfi_p2_bank = sdram_master_p2_bank;
assign v7ddrphy_dfi_p2_cas_n = sdram_master_p2_cas_n;
assign litedramcore_csrbank5_txfull_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd1));
assign v7ddrphy_dfi_p2_cs_n = sdram_master_p2_cs_n;
assign v7ddrphy_dfi_p2_ras_n = sdram_master_p2_ras_n;
assign litedramcore_csrbank3_dfii_pi2_wrdata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd55));
assign v7ddrphy_dfi_p2_we_n = sdram_master_p2_we_n;
assign litedramcore_csrbank3_dfii_pi2_wrdata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign v7ddrphy_dfi_p2_cke = sdram_master_p2_cke;
assign litedramcore_csrbank3_dfii_pi2_wrdata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd55));
assign v7ddrphy_dfi_p2_odt = sdram_master_p2_odt;
assign litedramcore_csrbank3_dfii_pi2_wrdata0_w = sdram_phaseinjector2_wrdata_storage[7:0];
assign v7ddrphy_dfi_p2_reset_n = sdram_master_p2_reset_n;
assign litedramcore_csrbank5_txfull_w = litedramcore_uart_txfull_status;
assign v7ddrphy_dfi_p2_act_n = sdram_master_p2_act_n;
assign v7ddrphy_dfi_p2_wrdata = sdram_master_p2_wrdata;
assign v7ddrphy_dfi_p2_wrdata_en = sdram_master_p2_wrdata_en;
assign v7ddrphy_dfi_p2_wrdata_mask = sdram_master_p2_wrdata_mask;
assign v7ddrphy_dfi_p2_rddata_en = sdram_master_p2_rddata_en;

// synthesis translate_off
reg dummy_d_83;
// synthesis translate_on
always @(*) begin
	v7ddrphy_dfi_p2_rddata <= 64'd0;
	v7ddrphy_dfi_p2_rddata[0] <= v7ddrphy_bitslip0_o[4];
	v7ddrphy_dfi_p2_rddata[32] <= v7ddrphy_bitslip0_o[5];
	v7ddrphy_dfi_p2_rddata[1] <= v7ddrphy_bitslip1_o[4];
	v7ddrphy_dfi_p2_rddata[33] <= v7ddrphy_bitslip1_o[5];
	v7ddrphy_dfi_p2_rddata[2] <= v7ddrphy_bitslip2_o[4];
	v7ddrphy_dfi_p2_rddata[34] <= v7ddrphy_bitslip2_o[5];
	v7ddrphy_dfi_p2_rddata[3] <= v7ddrphy_bitslip3_o[4];
	v7ddrphy_dfi_p2_rddata[35] <= v7ddrphy_bitslip3_o[5];
	v7ddrphy_dfi_p2_rddata[4] <= v7ddrphy_bitslip4_o[4];
	v7ddrphy_dfi_p2_rddata[36] <= v7ddrphy_bitslip4_o[5];
	v7ddrphy_dfi_p2_rddata[5] <= v7ddrphy_bitslip5_o[4];
	v7ddrphy_dfi_p2_rddata[37] <= v7ddrphy_bitslip5_o[5];
	v7ddrphy_dfi_p2_rddata[6] <= v7ddrphy_bitslip6_o[4];
	v7ddrphy_dfi_p2_rddata[38] <= v7ddrphy_bitslip6_o[5];
	v7ddrphy_dfi_p2_rddata[7] <= v7ddrphy_bitslip7_o[4];
	v7ddrphy_dfi_p2_rddata[39] <= v7ddrphy_bitslip7_o[5];
	v7ddrphy_dfi_p2_rddata[8] <= v7ddrphy_bitslip8_o[4];
	v7ddrphy_dfi_p2_rddata[40] <= v7ddrphy_bitslip8_o[5];
	v7ddrphy_dfi_p2_rddata[9] <= v7ddrphy_bitslip9_o[4];
	v7ddrphy_dfi_p2_rddata[41] <= v7ddrphy_bitslip9_o[5];
	v7ddrphy_dfi_p2_rddata[10] <= v7ddrphy_bitslip10_o[4];
	v7ddrphy_dfi_p2_rddata[42] <= v7ddrphy_bitslip10_o[5];
	v7ddrphy_dfi_p2_rddata[11] <= v7ddrphy_bitslip11_o[4];
	v7ddrphy_dfi_p2_rddata[43] <= v7ddrphy_bitslip11_o[5];
	v7ddrphy_dfi_p2_rddata[12] <= v7ddrphy_bitslip12_o[4];
	v7ddrphy_dfi_p2_rddata[44] <= v7ddrphy_bitslip12_o[5];
	v7ddrphy_dfi_p2_rddata[13] <= v7ddrphy_bitslip13_o[4];
	v7ddrphy_dfi_p2_rddata[45] <= v7ddrphy_bitslip13_o[5];
	v7ddrphy_dfi_p2_rddata[14] <= v7ddrphy_bitslip14_o[4];
	v7ddrphy_dfi_p2_rddata[46] <= v7ddrphy_bitslip14_o[5];
	v7ddrphy_dfi_p2_rddata[15] <= v7ddrphy_bitslip15_o[4];
	v7ddrphy_dfi_p2_rddata[47] <= v7ddrphy_bitslip15_o[5];
	v7ddrphy_dfi_p2_rddata[16] <= v7ddrphy_bitslip16_o[4];
	v7ddrphy_dfi_p2_rddata[48] <= v7ddrphy_bitslip16_o[5];
	v7ddrphy_dfi_p2_rddata[17] <= v7ddrphy_bitslip17_o[4];
	v7ddrphy_dfi_p2_rddata[49] <= v7ddrphy_bitslip17_o[5];
	v7ddrphy_dfi_p2_rddata[18] <= v7ddrphy_bitslip18_o[4];
	v7ddrphy_dfi_p2_rddata[50] <= v7ddrphy_bitslip18_o[5];
	v7ddrphy_dfi_p2_rddata[19] <= v7ddrphy_bitslip19_o[4];
	v7ddrphy_dfi_p2_rddata[51] <= v7ddrphy_bitslip19_o[5];
	v7ddrphy_dfi_p2_rddata[20] <= v7ddrphy_bitslip20_o[4];
	v7ddrphy_dfi_p2_rddata[52] <= v7ddrphy_bitslip20_o[5];
	v7ddrphy_dfi_p2_rddata[21] <= v7ddrphy_bitslip21_o[4];
	v7ddrphy_dfi_p2_rddata[53] <= v7ddrphy_bitslip21_o[5];
	v7ddrphy_dfi_p2_rddata[22] <= v7ddrphy_bitslip22_o[4];
	v7ddrphy_dfi_p2_rddata[54] <= v7ddrphy_bitslip22_o[5];
	v7ddrphy_dfi_p2_rddata[23] <= v7ddrphy_bitslip23_o[4];
	v7ddrphy_dfi_p2_rddata[55] <= v7ddrphy_bitslip23_o[5];
	v7ddrphy_dfi_p2_rddata[24] <= v7ddrphy_bitslip24_o[4];
	v7ddrphy_dfi_p2_rddata[56] <= v7ddrphy_bitslip24_o[5];
	v7ddrphy_dfi_p2_rddata[25] <= v7ddrphy_bitslip25_o[4];
	v7ddrphy_dfi_p2_rddata[57] <= v7ddrphy_bitslip25_o[5];
	v7ddrphy_dfi_p2_rddata[26] <= v7ddrphy_bitslip26_o[4];
	v7ddrphy_dfi_p2_rddata[58] <= v7ddrphy_bitslip26_o[5];
	v7ddrphy_dfi_p2_rddata[27] <= v7ddrphy_bitslip27_o[4];
	v7ddrphy_dfi_p2_rddata[59] <= v7ddrphy_bitslip27_o[5];
	v7ddrphy_dfi_p2_rddata[28] <= v7ddrphy_bitslip28_o[4];
	v7ddrphy_dfi_p2_rddata[60] <= v7ddrphy_bitslip28_o[5];
	v7ddrphy_dfi_p2_rddata[29] <= v7ddrphy_bitslip29_o[4];
	v7ddrphy_dfi_p2_rddata[61] <= v7ddrphy_bitslip29_o[5];
	v7ddrphy_dfi_p2_rddata[30] <= v7ddrphy_bitslip30_o[4];
	v7ddrphy_dfi_p2_rddata[62] <= v7ddrphy_bitslip30_o[5];
	v7ddrphy_dfi_p2_rddata[31] <= v7ddrphy_bitslip31_o[4];
	v7ddrphy_dfi_p2_rddata[63] <= v7ddrphy_bitslip31_o[5];
// synthesis translate_off
	dummy_d_83 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_rddata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd57));
assign v7ddrphy_dfi_p3_address = sdram_master_p3_address;
assign v7ddrphy_dfi_p3_bank = sdram_master_p3_bank;

// synthesis translate_off
reg dummy_d_84;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed45 <= 32'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed45 <= litedramcore_interface0_soc_bus_dat_w;
		end
		default: begin
			rhs_array_muxed45 <= litedramcore_interface1_soc_bus_dat_w;
		end
	endcase
// synthesis translate_off
	dummy_d_84 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_dfi_p3_cas_n = sdram_master_p3_cas_n;
assign v7ddrphy_dfi_p3_cs_n = sdram_master_p3_cs_n;
assign v7ddrphy_dfi_p3_ras_n = sdram_master_p3_ras_n;
assign v7ddrphy_dfi_p3_we_n = sdram_master_p3_we_n;
assign v7ddrphy_dfi_p3_cke = sdram_master_p3_cke;
assign v7ddrphy_dfi_p3_odt = sdram_master_p3_odt;
assign litedramcore_csrbank3_dfii_pi1_wrdata1_w = sdram_phaseinjector1_wrdata_storage[15:8];
assign v7ddrphy_dfi_p3_reset_n = sdram_master_p3_reset_n;
assign v7ddrphy_dfi_p3_act_n = sdram_master_p3_act_n;
assign v7ddrphy_dfi_p3_wrdata = sdram_master_p3_wrdata;
assign v7ddrphy_dfi_p3_wrdata_en = sdram_master_p3_wrdata_en;
assign v7ddrphy_dfi_p3_wrdata_mask = sdram_master_p3_wrdata_mask;
assign v7ddrphy_dfi_p3_rddata_en = sdram_master_p3_rddata_en;

// synthesis translate_off
reg dummy_d_85;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed46 <= 4'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed46 <= litedramcore_interface0_soc_bus_sel;
		end
		default: begin
			rhs_array_muxed46 <= litedramcore_interface1_soc_bus_sel;
		end
	endcase
// synthesis translate_off
	dummy_d_85 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_86;
// synthesis translate_on
always @(*) begin
	v7ddrphy_dfi_p3_rddata <= 64'd0;
	v7ddrphy_dfi_p3_rddata[0] <= v7ddrphy_bitslip0_o[6];
	v7ddrphy_dfi_p3_rddata[32] <= v7ddrphy_bitslip0_o[7];
	v7ddrphy_dfi_p3_rddata[1] <= v7ddrphy_bitslip1_o[6];
	v7ddrphy_dfi_p3_rddata[33] <= v7ddrphy_bitslip1_o[7];
	v7ddrphy_dfi_p3_rddata[2] <= v7ddrphy_bitslip2_o[6];
	v7ddrphy_dfi_p3_rddata[34] <= v7ddrphy_bitslip2_o[7];
	v7ddrphy_dfi_p3_rddata[3] <= v7ddrphy_bitslip3_o[6];
	v7ddrphy_dfi_p3_rddata[35] <= v7ddrphy_bitslip3_o[7];
	v7ddrphy_dfi_p3_rddata[4] <= v7ddrphy_bitslip4_o[6];
	v7ddrphy_dfi_p3_rddata[36] <= v7ddrphy_bitslip4_o[7];
	v7ddrphy_dfi_p3_rddata[5] <= v7ddrphy_bitslip5_o[6];
	v7ddrphy_dfi_p3_rddata[37] <= v7ddrphy_bitslip5_o[7];
	v7ddrphy_dfi_p3_rddata[6] <= v7ddrphy_bitslip6_o[6];
	v7ddrphy_dfi_p3_rddata[38] <= v7ddrphy_bitslip6_o[7];
	v7ddrphy_dfi_p3_rddata[7] <= v7ddrphy_bitslip7_o[6];
	v7ddrphy_dfi_p3_rddata[39] <= v7ddrphy_bitslip7_o[7];
	v7ddrphy_dfi_p3_rddata[8] <= v7ddrphy_bitslip8_o[6];
	v7ddrphy_dfi_p3_rddata[40] <= v7ddrphy_bitslip8_o[7];
	v7ddrphy_dfi_p3_rddata[9] <= v7ddrphy_bitslip9_o[6];
	v7ddrphy_dfi_p3_rddata[41] <= v7ddrphy_bitslip9_o[7];
	v7ddrphy_dfi_p3_rddata[10] <= v7ddrphy_bitslip10_o[6];
	v7ddrphy_dfi_p3_rddata[42] <= v7ddrphy_bitslip10_o[7];
	v7ddrphy_dfi_p3_rddata[11] <= v7ddrphy_bitslip11_o[6];
	v7ddrphy_dfi_p3_rddata[43] <= v7ddrphy_bitslip11_o[7];
	v7ddrphy_dfi_p3_rddata[12] <= v7ddrphy_bitslip12_o[6];
	v7ddrphy_dfi_p3_rddata[44] <= v7ddrphy_bitslip12_o[7];
	v7ddrphy_dfi_p3_rddata[13] <= v7ddrphy_bitslip13_o[6];
	v7ddrphy_dfi_p3_rddata[45] <= v7ddrphy_bitslip13_o[7];
	v7ddrphy_dfi_p3_rddata[14] <= v7ddrphy_bitslip14_o[6];
	v7ddrphy_dfi_p3_rddata[46] <= v7ddrphy_bitslip14_o[7];
	v7ddrphy_dfi_p3_rddata[15] <= v7ddrphy_bitslip15_o[6];
	v7ddrphy_dfi_p3_rddata[47] <= v7ddrphy_bitslip15_o[7];
	v7ddrphy_dfi_p3_rddata[16] <= v7ddrphy_bitslip16_o[6];
	v7ddrphy_dfi_p3_rddata[48] <= v7ddrphy_bitslip16_o[7];
	v7ddrphy_dfi_p3_rddata[17] <= v7ddrphy_bitslip17_o[6];
	v7ddrphy_dfi_p3_rddata[49] <= v7ddrphy_bitslip17_o[7];
	v7ddrphy_dfi_p3_rddata[18] <= v7ddrphy_bitslip18_o[6];
	v7ddrphy_dfi_p3_rddata[50] <= v7ddrphy_bitslip18_o[7];
	v7ddrphy_dfi_p3_rddata[19] <= v7ddrphy_bitslip19_o[6];
	v7ddrphy_dfi_p3_rddata[51] <= v7ddrphy_bitslip19_o[7];
	v7ddrphy_dfi_p3_rddata[20] <= v7ddrphy_bitslip20_o[6];
	v7ddrphy_dfi_p3_rddata[52] <= v7ddrphy_bitslip20_o[7];
	v7ddrphy_dfi_p3_rddata[21] <= v7ddrphy_bitslip21_o[6];
	v7ddrphy_dfi_p3_rddata[53] <= v7ddrphy_bitslip21_o[7];
	v7ddrphy_dfi_p3_rddata[22] <= v7ddrphy_bitslip22_o[6];
	v7ddrphy_dfi_p3_rddata[54] <= v7ddrphy_bitslip22_o[7];
	v7ddrphy_dfi_p3_rddata[23] <= v7ddrphy_bitslip23_o[6];
	v7ddrphy_dfi_p3_rddata[55] <= v7ddrphy_bitslip23_o[7];
	v7ddrphy_dfi_p3_rddata[24] <= v7ddrphy_bitslip24_o[6];
	v7ddrphy_dfi_p3_rddata[56] <= v7ddrphy_bitslip24_o[7];
	v7ddrphy_dfi_p3_rddata[25] <= v7ddrphy_bitslip25_o[6];
	v7ddrphy_dfi_p3_rddata[57] <= v7ddrphy_bitslip25_o[7];
	v7ddrphy_dfi_p3_rddata[26] <= v7ddrphy_bitslip26_o[6];
	v7ddrphy_dfi_p3_rddata[58] <= v7ddrphy_bitslip26_o[7];
	v7ddrphy_dfi_p3_rddata[27] <= v7ddrphy_bitslip27_o[6];
	v7ddrphy_dfi_p3_rddata[59] <= v7ddrphy_bitslip27_o[7];
	v7ddrphy_dfi_p3_rddata[28] <= v7ddrphy_bitslip28_o[6];
	v7ddrphy_dfi_p3_rddata[60] <= v7ddrphy_bitslip28_o[7];
	v7ddrphy_dfi_p3_rddata[29] <= v7ddrphy_bitslip29_o[6];
	v7ddrphy_dfi_p3_rddata[61] <= v7ddrphy_bitslip29_o[7];
	v7ddrphy_dfi_p3_rddata[30] <= v7ddrphy_bitslip30_o[6];
	v7ddrphy_dfi_p3_rddata[62] <= v7ddrphy_bitslip30_o[7];
	v7ddrphy_dfi_p3_rddata[31] <= v7ddrphy_bitslip31_o[6];
	v7ddrphy_dfi_p3_rddata[63] <= v7ddrphy_bitslip31_o[7];
// synthesis translate_off
	dummy_d_86 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_rddata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi2_rddata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd60));
assign litedramcore_csrbank5_rxempty_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd2));
assign litedramcore_csrbank3_dfii_pi2_rddata3_w = sdram_phaseinjector2_status[31:24];
assign litedramcore_csrbank3_dfii_pi2_rddata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd61));
assign litedramcore_csrbank3_dfii_pi2_rddata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi2_rddata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd61));
assign litedramcore_csrbank3_dfii_pi2_rddata2_w = sdram_phaseinjector2_status[23:16];
assign litedramcore_csrbank5_rxempty_w = litedramcore_uart_rxempty_status;
assign litedramcore_csrbank3_dfii_pi2_rddata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd62));
assign litedramcore_csrbank3_dfii_pi2_rddata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi2_rddata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd62));
assign litedramcore_csrbank3_dfii_pi2_rddata1_w = sdram_phaseinjector2_status[15:8];
assign litedramcore_csrbank3_dfii_pi2_rddata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd63));
assign litedramcore_csrbank3_dfii_pi2_rddata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi2_rddata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd63));
assign v7ddrphy_bitslip28_i = v7ddrphy_dq_i_data28;
assign litedramcore_csrbank3_dfii_pi2_rddata0_w = sdram_phaseinjector2_status[7:0];
assign litedramcore_csrbank3_dfii_pi2_address1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd45));
assign litedramcore_csrbank3_dfii_pi1_wrdata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd34));
assign litedramcore_csrbank3_dfii_pi3_command0_r = litedramcore_interface3_bank_bus_dat_w[5:0];
assign litedramcore_csrbank3_dfii_pi3_command0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd64));
assign litedramcore_csrbank3_dfii_pi3_command0_w = sdram_phaseinjector3_command_storage[5:0];

// synthesis translate_off
reg dummy_d_87;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed48 <= 1'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed48 <= litedramcore_interface0_soc_bus_stb;
		end
		default: begin
			rhs_array_muxed48 <= litedramcore_interface1_soc_bus_stb;
		end
	endcase
// synthesis translate_off
	dummy_d_87 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi3_address1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd66));
assign litedramcore_csrbank3_dfii_pi3_address1_r = litedramcore_interface3_bank_bus_dat_w[5:0];
assign litedramcore_csrbank3_dfii_pi3_address1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd66));

// synthesis translate_off
reg dummy_d_88;
// synthesis translate_on
always @(*) begin
	sdram_choose_req_want_reads <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			sdram_choose_req_want_reads <= 1'd1;
		end
	endcase
// synthesis translate_off
	dummy_d_88 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_89;
// synthesis translate_on
always @(*) begin
	sdram_choose_req_want_writes <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
			sdram_choose_req_want_writes <= 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_89 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi3_address0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd67));
assign litedramcore_csrbank3_dfii_pi3_address0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_choose_req_cmd_valid = rhs_array_muxed6;
assign litedramcore_csrbank3_dfii_pi3_address0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd67));

// synthesis translate_off
reg dummy_d_90;
// synthesis translate_on
always @(*) begin
	sdram_choose_req_cmd_ready <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
			if (1'd0) begin
				sdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));
			end else begin
				sdram_choose_req_cmd_ready <= sdram_cas_allowed;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			if (1'd0) begin
				sdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));
			end else begin
				sdram_choose_req_cmd_ready <= sdram_cas_allowed;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_90 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi3_address0_w = sdram_phaseinjector3_address_storage[7:0];

// synthesis translate_off
reg dummy_d_91;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed49 <= 1'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed49 <= litedramcore_interface0_soc_bus_we;
		end
		default: begin
			rhs_array_muxed49 <= litedramcore_interface1_soc_bus_we;
		end
	endcase
// synthesis translate_off
	dummy_d_91 = dummy_s;
// synthesis translate_on
end
assign sdram_choose_req_cmd_payload_a = rhs_array_muxed7;
assign sdram_choose_req_cmd_payload_ba = rhs_array_muxed8;

// synthesis translate_off
reg dummy_d_92;
// synthesis translate_on
always @(*) begin
	sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (sdram_choose_req_cmd_valid) begin
		sdram_choose_req_cmd_payload_cas <= t_array_muxed3;
	end
// synthesis translate_off
	dummy_d_92 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_93;
// synthesis translate_on
always @(*) begin
	sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (sdram_choose_req_cmd_valid) begin
		sdram_choose_req_cmd_payload_ras <= t_array_muxed4;
	end
// synthesis translate_off
	dummy_d_93 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_94;
// synthesis translate_on
always @(*) begin
	sdram_choose_req_cmd_payload_we <= 1'd0;
	if (sdram_choose_req_cmd_valid) begin
		sdram_choose_req_cmd_payload_we <= t_array_muxed5;
	end
// synthesis translate_off
	dummy_d_94 = dummy_s;
// synthesis translate_on
end
assign sdram_choose_req_cmd_payload_is_cmd = rhs_array_muxed11;
assign litedramcore_csrbank3_dfii_pi3_wrdata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd69));
assign sdram_choose_req_cmd_payload_is_read = rhs_array_muxed9;
assign litedramcore_csrbank3_dfii_pi3_wrdata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_choose_req_cmd_payload_is_write = rhs_array_muxed10;
assign litedramcore_csrbank3_dfii_pi3_wrdata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd69));

// synthesis translate_off
reg dummy_d_95;
// synthesis translate_on
always @(*) begin
	sdram_choose_req_valids <= 8'd0;
	sdram_choose_req_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[4] <= (sdram_bankmachine4_cmd_valid & (((sdram_bankmachine4_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine4_cmd_payload_ras & (~sdram_bankmachine4_cmd_payload_cas)) & (~sdram_bankmachine4_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine4_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine4_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[5] <= (sdram_bankmachine5_cmd_valid & (((sdram_bankmachine5_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine5_cmd_payload_ras & (~sdram_bankmachine5_cmd_payload_cas)) & (~sdram_bankmachine5_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine5_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine5_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[6] <= (sdram_bankmachine6_cmd_valid & (((sdram_bankmachine6_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine6_cmd_payload_ras & (~sdram_bankmachine6_cmd_payload_cas)) & (~sdram_bankmachine6_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine6_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine6_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[7] <= (sdram_bankmachine7_cmd_valid & (((sdram_bankmachine7_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine7_cmd_payload_ras & (~sdram_bankmachine7_cmd_payload_cas)) & (~sdram_bankmachine7_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine7_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine7_cmd_payload_is_write == sdram_choose_req_want_writes))));
// synthesis translate_off
	dummy_d_95 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi3_wrdata7_w = sdram_phaseinjector3_wrdata_storage[63:56];
assign litedramcore_csrbank3_dfii_pi1_rddata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_wrdata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_wrdata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd70));
assign litedramcore_csrbank3_dfii_pi2_address1_w = sdram_phaseinjector2_address_storage[13:8];
assign litedramcore_csrbank3_dfii_pi3_wrdata6_w = sdram_phaseinjector3_wrdata_storage[55:48];
assign litedramcore_csrbank3_dfii_pi3_wrdata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd71));
assign litedramcore_csrbank3_dfii_pi1_rddata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd35));
assign litedramcore_csrbank3_dfii_pi3_wrdata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_wrdata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd71));
assign litedramcore_csrbank3_dfii_pi3_wrdata5_w = sdram_phaseinjector3_wrdata_storage[47:40];
assign litedramcore_csrbank3_dfii_pi3_wrdata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd72));
assign litedramcore_csrbank3_dfii_pi3_wrdata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_wrdata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd72));
assign litedramcore_csrbank3_dfii_pi3_wrdata4_w = sdram_phaseinjector3_wrdata_storage[39:32];
assign litedramcore_csrbank3_dfii_pi3_wrdata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd73));
assign litedramcore_csrbank3_dfii_pi3_wrdata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_wrdata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd73));
assign litedramcore_shared_cti = rhs_array_muxed50;

// synthesis translate_off
reg dummy_d_96;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed36 <= 30'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed36 <= interface1_wb_sdram_adr;
		end
	endcase
// synthesis translate_off
	dummy_d_96 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi3_wrdata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd74));
assign litedramcore_csrbank3_dfii_pi3_wrdata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi1_rddata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd36));
assign litedramcore_csrbank3_dfii_pi3_wrdata2_w = sdram_phaseinjector3_wrdata_storage[23:16];
assign v7ddrphy_bitslip29_i = v7ddrphy_dq_i_data29;
assign litedramcore_csrbank3_dfii_pi3_wrdata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd75));
assign litedramcore_csrbank3_dfii_pi3_wrdata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_wrdata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd75));
assign litedramcore_csrbank3_dfii_pi3_wrdata1_w = sdram_phaseinjector3_wrdata_storage[15:8];
assign litedramcore_csrbank3_dfii_pi3_wrdata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd76));
assign litedramcore_csrbank3_dfii_pi3_wrdata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank6_tuning_word3_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd0));
assign litedramcore_csrbank3_dfii_pi3_wrdata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd76));
assign litedramcore_csrbank3_dfii_pi3_wrdata0_w = sdram_phaseinjector3_wrdata_storage[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd77));
assign litedramcore_csrbank3_dfii_pi3_rddata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd77));
assign litedramcore_csrbank3_dfii_pi3_rddata7_w = sdram_phaseinjector3_status[63:56];
assign litedramcore_csrbank3_dfii_pi3_rddata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd78));
assign litedramcore_csrbank3_dfii_pi3_rddata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd78));
assign litedramcore_csrbank3_dfii_pi3_rddata6_w = sdram_phaseinjector3_status[55:48];
assign litedramcore_csrbank3_dfii_pi3_rddata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd79));
assign litedramcore_csrbank3_dfii_pi3_rddata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd79));
assign litedramcore_csrbank3_dfii_pi3_rddata5_w = sdram_phaseinjector3_status[47:40];
assign litedramcore_uart_rx_fifo_wrport_dat_w = litedramcore_uart_rx_fifo_syncfifo_din;
assign sdram_choose_req_request = sdram_choose_req_valids;
assign litedramcore_csrbank3_dfii_pi3_rddata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd80));
assign sdram_choose_req_ce = (sdram_choose_req_cmd_ready | (~sdram_choose_req_cmd_valid));
assign litedramcore_csrbank3_dfii_pi3_rddata4_w = sdram_phaseinjector3_status[39:32];
assign litedramcore_csrbank3_dfii_pi3_rddata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd81));
assign litedramcore_csrbank3_dfii_pi3_rddata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd81));
assign litedramcore_csrbank3_dfii_pi3_rddata3_w = sdram_phaseinjector3_status[31:24];
assign litedramcore_csrbank3_dfii_pi3_rddata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd82));
assign litedramcore_csrbank3_dfii_pi3_rddata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd82));
assign litedramcore_csrbank3_dfii_pi3_rddata2_w = sdram_phaseinjector3_status[23:16];
assign litedramcore_csrbank4_value3_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd10));
assign litedramcore_csrbank3_dfii_pi3_rddata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd83));
assign litedramcore_csrbank3_dfii_pi3_rddata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd83));

// synthesis translate_off
reg dummy_d_97;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_row_open <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine5_trccon_ready) begin
				sdram_bankmachine5_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_97 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi3_rddata1_w = sdram_phaseinjector3_status[15:8];
assign litedramcore_csrbank3_dfii_pi3_rddata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd84));
assign litedramcore_csrbank0_scratch2_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd2));
assign litedramcore_csrbank3_dfii_pi3_rddata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi3_rddata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd84));
assign litedramcore_csrbank3_dfii_pi2_wrdata3_w = sdram_phaseinjector2_wrdata_storage[31:24];
assign litedramcore_csrbank3_dfii_pi3_rddata0_w = sdram_phaseinjector3_status[7:0];

// synthesis translate_off
reg dummy_d_98;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine5_row_close <= 1'd0;
	case (bankmachine5_state)
		1'd1: begin
			sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine5_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_98 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_address0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd46));
assign litedramcore_csrbank3_sel = (litedramcore_interface3_bank_bus_adr[13:9] == 4'd8);
assign litedramcore_csrbank3_dfii_pi0_baddress0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd5));
assign v7ddrphy_bitslip30_i = v7ddrphy_dq_i_data30;

// synthesis translate_off
reg dummy_d_99;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed3 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed3 <= sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed3 <= sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed3 <= sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			rhs_array_muxed3 <= sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			rhs_array_muxed3 <= sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			rhs_array_muxed3 <= sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			rhs_array_muxed3 <= sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed3 <= sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
// synthesis translate_off
	dummy_d_99 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi3_baddress0_w = sdram_phaseinjector3_baddress_storage[2:0];
assign xilinxasyncresetsynchronizerimpl2 = ((~sys_pll_locked) | sys_pll_reset);
assign litedramcore_uart_rxtx_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd0));
assign litedramcore_csrbank3_dfii_pi1_rddata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd38));
assign litedramcore_csrbank1_init_done0_re = ((litedramcore_csrbank1_sel & litedramcore_interface1_bank_bus_we) & (litedramcore_interface1_bank_bus_adr[0] == 1'd0));
assign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine7_cmd_buffer_lookahead_sink_last;
assign litedramcore_csrbank3_dfii_pi1_rddata4_w = sdram_phaseinjector1_status[39:32];
assign litedramcore_csrbank3_dfii_pi2_wrdata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd54));
assign litedramcore_csrbank3_dfii_pi2_address0_r = litedramcore_interface3_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_100;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed37 <= 32'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed37 <= interface1_wb_sdram_dat_w;
		end
	endcase
// synthesis translate_off
	dummy_d_100 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank6_tuning_word3_w = litedramcore_storage[31:24];
assign litedramcore_uart_rxtx_r = litedramcore_interface5_bank_bus_dat_w[7:0];
assign litedramcore_csrbank1_init_error0_re = ((litedramcore_csrbank1_sel & litedramcore_interface1_bank_bus_we) & (litedramcore_interface1_bank_bus_adr[0] == 1'd1));
assign litedramcore_csrbank3_dfii_pi2_address1_r = litedramcore_interface3_bank_bus_dat_w[5:0];
assign litedramcore_csrbank3_dfii_pi2_address0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd46));
assign v7ddrphy_bitslip31_i = v7ddrphy_dq_i_data31;
assign litedramcore_interface1_bank_bus_adr = litedramcore_adr;

// synthesis translate_off
reg dummy_d_101;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed35 <= 1'd0;
	case (roundrobin7_grant)
		1'd0: begin
			rhs_array_muxed35 <= (((port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked14 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed35 <= (((cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked15 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_101 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_102;
// synthesis translate_on
always @(*) begin
	sdram_steerer_sel0 <= 2'd0;
	case (multiplexer_state)
		1'd1: begin
			sdram_steerer_sel0 <= 1'd0;
		end
		2'd2: begin
			sdram_steerer_sel0 <= 2'd3;
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			sdram_steerer_sel0 <= 1'd1;
		end
	endcase
// synthesis translate_off
	dummy_d_102 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_103;
// synthesis translate_on
always @(*) begin
	sdram_steerer_sel1 <= 2'd0;
	case (multiplexer_state)
		1'd1: begin
			sdram_steerer_sel1 <= 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			sdram_steerer_sel1 <= 2'd2;
		end
	endcase
// synthesis translate_off
	dummy_d_103 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_104;
// synthesis translate_on
always @(*) begin
	sdram_steerer_sel2 <= 2'd0;
	case (multiplexer_state)
		1'd1: begin
			sdram_steerer_sel2 <= 2'd2;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			sdram_steerer_sel2 <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_104 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_105;
// synthesis translate_on
always @(*) begin
	sdram_steerer_sel3 <= 2'd0;
	case (multiplexer_state)
		1'd1: begin
			sdram_steerer_sel3 <= 1'd0;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			sdram_steerer_sel3 <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_105 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_rxtx_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd0));
assign litedramcore_csrbank3_dfii_pi2_rddata4_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi0_wrdata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd12));
assign v7ddrphy_bitslip26_i = v7ddrphy_dq_i_data26;

// synthesis translate_off
reg dummy_d_106;
// synthesis translate_on
always @(*) begin
	array_muxed22 <= 14'd0;
	case (sdram_steerer_sel3)
		1'd0: begin
			array_muxed22 <= sdram_nop_a;
		end
		1'd1: begin
			array_muxed22 <= sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed22 <= sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed22 <= sdram_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_106 = dummy_s;
// synthesis translate_on
end
assign xilinxasyncresetsynchronizerimpl0 = ((~sys_pll_locked) | sys_pll_reset);
assign v7ddrphy_oe = ((v7ddrphy_last_wrdata_en[1] | v7ddrphy_last_wrdata_en[2]) | v7ddrphy_last_wrdata_en[3]);
assign litedramcore_csrbank3_dfii_pi0_wrdata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd6));
assign sdram_interface_bank1_ready = sdram_bankmachine1_req_ready;
assign litedramcore_csrbank3_dfii_pi1_rddata1_w = sdram_phaseinjector1_status[15:8];
assign sdram_inti_p0_address = sdram_phaseinjector0_address_storage;
assign sdram_inti_p0_bank = sdram_phaseinjector0_baddress_storage;

// synthesis translate_off
reg dummy_d_107;
// synthesis translate_on
always @(*) begin
	sdram_inti_p0_cas_n <= 1'd1;
	if (sdram_phaseinjector0_command_issue_re) begin
		sdram_inti_p0_cas_n <= (~sdram_phaseinjector0_command_storage[2]);
	end else begin
		sdram_inti_p0_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_107 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_108;
// synthesis translate_on
always @(*) begin
	sdram_inti_p0_cs_n <= 1'd1;
	if (sdram_phaseinjector0_command_issue_re) begin
		sdram_inti_p0_cs_n <= {1{(~sdram_phaseinjector0_command_storage[0])}};
	end else begin
		sdram_inti_p0_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_108 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_109;
// synthesis translate_on
always @(*) begin
	sdram_inti_p0_ras_n <= 1'd1;
	if (sdram_phaseinjector0_command_issue_re) begin
		sdram_inti_p0_ras_n <= (~sdram_phaseinjector0_command_storage[3]);
	end else begin
		sdram_inti_p0_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_109 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_110;
// synthesis translate_on
always @(*) begin
	sdram_inti_p0_we_n <= 1'd1;
	if (sdram_phaseinjector0_command_issue_re) begin
		sdram_inti_p0_we_n <= (~sdram_phaseinjector0_command_storage[1]);
	end else begin
		sdram_inti_p0_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_110 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p0_cke = sdram_storage[1];
assign sdram_inti_p0_odt = sdram_storage[2];
assign sdram_inti_p0_reset_n = sdram_storage[3];
assign sdram_inti_p0_wrdata = sdram_phaseinjector0_wrdata_storage;
assign sdram_inti_p0_wrdata_en = (sdram_phaseinjector0_command_issue_re & sdram_phaseinjector0_command_storage[4]);
assign v7ddrphy_bitslip14_i = v7ddrphy_dq_i_data14;
assign sdram_inti_p0_rddata_en = (sdram_phaseinjector0_command_issue_re & sdram_phaseinjector0_command_storage[5]);

// synthesis translate_off
reg dummy_d_111;
// synthesis translate_on
always @(*) begin
	sdram_inti_p0_rddata <= 64'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p0_rddata <= sdram_master_p0_rddata;
	end
// synthesis translate_off
	dummy_d_111 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_112;
// synthesis translate_on
always @(*) begin
	sdram_inti_p0_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p0_rddata_valid <= sdram_master_p0_rddata_valid;
	end
// synthesis translate_off
	dummy_d_112 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p1_address = sdram_phaseinjector1_address_storage;
assign sdram_inti_p1_bank = sdram_phaseinjector1_baddress_storage;

// synthesis translate_off
reg dummy_d_113;
// synthesis translate_on
always @(*) begin
	sdram_inti_p1_cas_n <= 1'd1;
	if (sdram_phaseinjector1_command_issue_re) begin
		sdram_inti_p1_cas_n <= (~sdram_phaseinjector1_command_storage[2]);
	end else begin
		sdram_inti_p1_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_113 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_114;
// synthesis translate_on
always @(*) begin
	sdram_inti_p1_cs_n <= 1'd1;
	if (sdram_phaseinjector1_command_issue_re) begin
		sdram_inti_p1_cs_n <= {1{(~sdram_phaseinjector1_command_storage[0])}};
	end else begin
		sdram_inti_p1_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_114 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_115;
// synthesis translate_on
always @(*) begin
	sdram_inti_p1_ras_n <= 1'd1;
	if (sdram_phaseinjector1_command_issue_re) begin
		sdram_inti_p1_ras_n <= (~sdram_phaseinjector1_command_storage[3]);
	end else begin
		sdram_inti_p1_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_115 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_116;
// synthesis translate_on
always @(*) begin
	sdram_inti_p1_we_n <= 1'd1;
	if (sdram_phaseinjector1_command_issue_re) begin
		sdram_inti_p1_we_n <= (~sdram_phaseinjector1_command_storage[1]);
	end else begin
		sdram_inti_p1_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_116 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p1_cke = sdram_storage[1];
assign litedramcore_csrbank3_dfii_pi0_wrdata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_inti_p1_odt = sdram_storage[2];
assign sdram_inti_p0_wrdata_mask = 1'd0;
assign sdram_inti_p1_wrdata = sdram_phaseinjector1_wrdata_storage;
assign sdram_inti_p1_wrdata_en = (sdram_phaseinjector1_command_issue_re & sdram_phaseinjector1_command_storage[4]);
assign sdram_inti_p1_wrdata_mask = 1'd0;
assign sdram_inti_p1_rddata_en = (sdram_phaseinjector1_command_issue_re & sdram_phaseinjector1_command_storage[5]);

// synthesis translate_off
reg dummy_d_117;
// synthesis translate_on
always @(*) begin
	sdram_inti_p1_rddata <= 64'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p1_rddata <= sdram_master_p1_rddata;
	end
// synthesis translate_off
	dummy_d_117 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_118;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed19 <= 1'd0;
	case (roundrobin2_grant)
		1'd0: begin
			rhs_array_muxed19 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed19 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_118 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_119;
// synthesis translate_on
always @(*) begin
	sdram_inti_p1_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p1_rddata_valid <= sdram_master_p1_rddata_valid;
	end
// synthesis translate_off
	dummy_d_119 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p2_address = sdram_phaseinjector2_address_storage;
assign sdram_inti_p2_bank = sdram_phaseinjector2_baddress_storage;

// synthesis translate_off
reg dummy_d_120;
// synthesis translate_on
always @(*) begin
	sdram_inti_p2_cas_n <= 1'd1;
	if (sdram_phaseinjector2_command_issue_re) begin
		sdram_inti_p2_cas_n <= (~sdram_phaseinjector2_command_storage[2]);
	end else begin
		sdram_inti_p2_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_120 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_121;
// synthesis translate_on
always @(*) begin
	sdram_inti_p2_cs_n <= 1'd1;
	if (sdram_phaseinjector2_command_issue_re) begin
		sdram_inti_p2_cs_n <= {1{(~sdram_phaseinjector2_command_storage[0])}};
	end else begin
		sdram_inti_p2_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_121 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_122;
// synthesis translate_on
always @(*) begin
	sdram_inti_p2_ras_n <= 1'd1;
	if (sdram_phaseinjector2_command_issue_re) begin
		sdram_inti_p2_ras_n <= (~sdram_phaseinjector2_command_storage[3]);
	end else begin
		sdram_inti_p2_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_122 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_123;
// synthesis translate_on
always @(*) begin
	sdram_inti_p2_we_n <= 1'd1;
	if (sdram_phaseinjector2_command_issue_re) begin
		sdram_inti_p2_we_n <= (~sdram_phaseinjector2_command_storage[1]);
	end else begin
		sdram_inti_p2_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_123 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p2_cke = sdram_storage[1];
assign sdram_inti_p2_odt = sdram_storage[2];
assign sdram_inti_p2_reset_n = sdram_storage[3];
assign sdram_inti_p2_wrdata = sdram_phaseinjector2_wrdata_storage;
assign sdram_inti_p2_wrdata_en = (sdram_phaseinjector2_command_issue_re & sdram_phaseinjector2_command_storage[4]);
assign sdram_inti_p2_wrdata_mask = 1'd0;

// synthesis translate_off
reg dummy_d_124;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed4 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed4 <= sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed4 <= sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed4 <= sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			rhs_array_muxed4 <= sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			rhs_array_muxed4 <= sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			rhs_array_muxed4 <= sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			rhs_array_muxed4 <= sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed4 <= sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
// synthesis translate_off
	dummy_d_124 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p2_rddata_en = (sdram_phaseinjector2_command_issue_re & sdram_phaseinjector2_command_storage[5]);

// synthesis translate_off
reg dummy_d_125;
// synthesis translate_on
always @(*) begin
	sdram_inti_p2_rddata <= 64'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p2_rddata <= sdram_master_p2_rddata;
	end
// synthesis translate_off
	dummy_d_125 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_126;
// synthesis translate_on
always @(*) begin
	sdram_inti_p2_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p2_rddata_valid <= sdram_master_p2_rddata_valid;
	end
// synthesis translate_off
	dummy_d_126 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p3_address = sdram_phaseinjector3_address_storage;
assign sdram_inti_p3_bank = sdram_phaseinjector3_baddress_storage;

// synthesis translate_off
reg dummy_d_127;
// synthesis translate_on
always @(*) begin
	sdram_inti_p3_cas_n <= 1'd1;
	if (sdram_phaseinjector3_command_issue_re) begin
		sdram_inti_p3_cas_n <= (~sdram_phaseinjector3_command_storage[2]);
	end else begin
		sdram_inti_p3_cas_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_127 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_128;
// synthesis translate_on
always @(*) begin
	sdram_inti_p3_cs_n <= 1'd1;
	if (sdram_phaseinjector3_command_issue_re) begin
		sdram_inti_p3_cs_n <= {1{(~sdram_phaseinjector3_command_storage[0])}};
	end else begin
		sdram_inti_p3_cs_n <= {1{1'd1}};
	end
// synthesis translate_off
	dummy_d_128 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_129;
// synthesis translate_on
always @(*) begin
	sdram_inti_p3_ras_n <= 1'd1;
	if (sdram_phaseinjector3_command_issue_re) begin
		sdram_inti_p3_ras_n <= (~sdram_phaseinjector3_command_storage[3]);
	end else begin
		sdram_inti_p3_ras_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_129 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd6));

// synthesis translate_off
reg dummy_d_130;
// synthesis translate_on
always @(*) begin
	sdram_inti_p3_we_n <= 1'd1;
	if (sdram_phaseinjector3_command_issue_re) begin
		sdram_inti_p3_we_n <= (~sdram_phaseinjector3_command_storage[1]);
	end else begin
		sdram_inti_p3_we_n <= 1'd1;
	end
// synthesis translate_off
	dummy_d_130 = dummy_s;
// synthesis translate_on
end
assign sdram_inti_p3_cke = sdram_storage[1];
assign sdram_inti_p3_odt = sdram_storage[2];
assign sdram_inti_p3_reset_n = sdram_storage[3];
assign litedramcore_csrbank5_txfull_r = litedramcore_interface5_bank_bus_dat_w[0];
assign sdram_inti_p3_wrdata = sdram_phaseinjector3_wrdata_storage;
assign litedramcore_uart_eventmanager_pending_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd4));
assign sdram_inti_p3_wrdata_en = (sdram_phaseinjector3_command_issue_re & sdram_phaseinjector3_command_storage[4]);
assign sdram_inti_p3_wrdata_mask = 1'd0;
assign sdram_inti_p3_rddata_en = (sdram_phaseinjector3_command_issue_re & sdram_phaseinjector3_command_storage[5]);

// synthesis translate_off
reg dummy_d_131;
// synthesis translate_on
always @(*) begin
	sdram_inti_p3_rddata <= 64'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p3_rddata <= sdram_master_p3_rddata;
	end
// synthesis translate_off
	dummy_d_131 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_132;
// synthesis translate_on
always @(*) begin
	sdram_inti_p3_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
	end else begin
		sdram_inti_p3_rddata_valid <= sdram_master_p3_rddata_valid;
	end
// synthesis translate_off
	dummy_d_132 = dummy_s;
// synthesis translate_on
end
assign litedramcore_interface6_bank_bus_adr = litedramcore_adr;
assign litedramcore_uart_txfull_we = litedramcore_csrbank5_txfull_we;
assign litedramcore_interface6_bank_bus_we = litedramcore_we;

// synthesis translate_off
reg dummy_d_133;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed18 <= 21'd0;
	case (roundrobin2_grant)
		1'd0: begin
			rhs_array_muxed18 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed18 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_133 = dummy_s;
// synthesis translate_on
end
assign sdram_slave_p0_address = sdram_dfi_p0_address;
assign sdram_slave_p0_bank = sdram_dfi_p0_bank;
assign sdram_slave_p0_cas_n = sdram_dfi_p0_cas_n;
assign sdram_trrdcon_valid = ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & ((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we)));
assign sdram_slave_p0_cs_n = sdram_dfi_p0_cs_n;
assign sdram_slave_p0_ras_n = sdram_dfi_p0_ras_n;
assign sdram_slave_p0_we_n = sdram_dfi_p0_we_n;
assign sdram_slave_p0_cke = sdram_dfi_p0_cke;
assign sdram_slave_p0_odt = sdram_dfi_p0_odt;
assign sdram_slave_p0_reset_n = sdram_dfi_p0_reset_n;
assign sdram_slave_p0_act_n = sdram_dfi_p0_act_n;
assign sdram_slave_p0_wrdata = sdram_dfi_p0_wrdata;
assign v7ddrphy_dqs_preamble = (v7ddrphy_last_wrdata_en[0] & (~v7ddrphy_last_wrdata_en[1]));
assign v7ddrphy_dqs_postamble = (v7ddrphy_last_wrdata_en[2] & (~v7ddrphy_last_wrdata_en[1]));
assign sdram_slave_p0_rddata_en = sdram_dfi_p0_rddata_en;
assign sdram_tfawcon_valid = ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & ((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we)));

// synthesis translate_off
reg dummy_d_134;
// synthesis translate_on
always @(*) begin
	sdram_slave_p0_rddata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p0_rddata <= sdram_master_p0_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_134 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_135;
// synthesis translate_on
always @(*) begin
	sdram_slave_p0_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p0_rddata_valid <= sdram_master_p0_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_135 = dummy_s;
// synthesis translate_on
end
assign sdram_tfawcon_count = ((((((sdram_tfawcon_window[0] + sdram_tfawcon_window[1]) + sdram_tfawcon_window[2]) + sdram_tfawcon_window[3]) + sdram_tfawcon_window[4]) + sdram_tfawcon_window[5]) + sdram_tfawcon_window[6]);
assign sdram_slave_p1_address = sdram_dfi_p1_address;

// synthesis translate_off
reg dummy_d_136;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed20 <= 1'd0;
	case (roundrobin2_grant)
		1'd0: begin
			rhs_array_muxed20 <= (((port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked4 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed20 <= (((cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked5 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_136 = dummy_s;
// synthesis translate_on
end
assign sdram_slave_p1_bank = sdram_dfi_p1_bank;
assign sdram_slave_p1_cas_n = sdram_dfi_p1_cas_n;
assign sdram_slave_p1_cs_n = sdram_dfi_p1_cs_n;
assign sdram_slave_p1_ras_n = sdram_dfi_p1_ras_n;
assign sdram_slave_p1_we_n = sdram_dfi_p1_we_n;
assign sdram_inti_p1_reset_n = sdram_storage[3];
assign sdram_slave_p1_odt = sdram_dfi_p1_odt;

// synthesis translate_off
reg dummy_d_137;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed42 <= 3'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed42 <= interface1_wb_sdram_cti;
		end
	endcase
// synthesis translate_off
	dummy_d_137 = dummy_s;
// synthesis translate_on
end
assign sdram_slave_p1_reset_n = sdram_dfi_p1_reset_n;
assign sdram_slave_p1_act_n = sdram_dfi_p1_act_n;
assign sdram_slave_p1_wrdata = sdram_dfi_p1_wrdata;
assign sdram_slave_p1_wrdata_en = sdram_dfi_p1_wrdata_en;
assign sdram_slave_p1_wrdata_mask = sdram_dfi_p1_wrdata_mask;
assign sdram_slave_p1_rddata_en = sdram_dfi_p1_rddata_en;

// synthesis translate_off
reg dummy_d_138;
// synthesis translate_on
always @(*) begin
	sdram_slave_p1_rddata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p1_rddata <= sdram_master_p1_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_138 = dummy_s;
// synthesis translate_on
end
assign sdram_tccdcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_cmd_payload_is_write | sdram_choose_req_cmd_payload_is_read));
assign litedramcore_interface4_bank_bus_we = litedramcore_we;
assign sdram_slave_p2_address = sdram_dfi_p2_address;
assign sdram_slave_p2_bank = sdram_dfi_p2_bank;
assign sdram_slave_p2_cas_n = sdram_dfi_p2_cas_n;
assign sdram_slave_p2_cs_n = sdram_dfi_p2_cs_n;
assign sdram_slave_p2_ras_n = sdram_dfi_p2_ras_n;
assign sdram_slave_p2_we_n = sdram_dfi_p2_we_n;
assign sdram_slave_p2_cke = sdram_dfi_p2_cke;
assign sdram_slave_p2_odt = sdram_dfi_p2_odt;
assign sdram_slave_p2_reset_n = sdram_dfi_p2_reset_n;
assign sdram_twtrcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
assign sdram_slave_p2_act_n = sdram_dfi_p2_act_n;
assign sdram_slave_p2_wrdata = sdram_dfi_p2_wrdata;
assign sdram_slave_p2_wrdata_en = sdram_dfi_p2_wrdata_en;
assign sdram_slave_p2_wrdata_mask = sdram_dfi_p2_wrdata_mask;
assign sdram_slave_p2_rddata_en = sdram_dfi_p2_rddata_en;

// synthesis translate_off
reg dummy_d_139;
// synthesis translate_on
always @(*) begin
	sdram_slave_p2_rddata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p2_rddata <= sdram_master_p2_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_139 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_140;
// synthesis translate_on
always @(*) begin
	sdram_slave_p2_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p2_rddata_valid <= sdram_master_p2_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_140 = dummy_s;
// synthesis translate_on
end
assign sdram_slave_p3_address = sdram_dfi_p3_address;
assign sdram_slave_p3_bank = sdram_dfi_p3_bank;
assign sdram_read_available = ((((((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_read) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_read)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_read)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_read)) | (sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_payload_is_read)) | (sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_payload_is_read)) | (sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_payload_is_read)) | (sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_payload_is_read));
assign sdram_slave_p3_cas_n = sdram_dfi_p3_cas_n;
assign sdram_write_available = ((((((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_write) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_write)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_write)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_write)) | (sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_payload_is_write)) | (sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_payload_is_write)) | (sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_payload_is_write)) | (sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_payload_is_write));
assign sdram_slave_p3_cs_n = sdram_dfi_p3_cs_n;
assign sdram_slave_p3_ras_n = sdram_dfi_p3_ras_n;
assign litedramcore_csrbank2_wlevel_en0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd1));
assign sdram_slave_p3_cke = sdram_dfi_p3_cke;

// synthesis translate_off
reg dummy_d_141;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed5 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed5 <= sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed5 <= sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed5 <= sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			rhs_array_muxed5 <= sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			rhs_array_muxed5 <= sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			rhs_array_muxed5 <= sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			rhs_array_muxed5 <= sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed5 <= sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
// synthesis translate_off
	dummy_d_141 = dummy_s;
// synthesis translate_on
end
assign sdram_slave_p3_odt = sdram_dfi_p3_odt;
assign sdram_slave_p3_reset_n = sdram_dfi_p3_reset_n;
assign sdram_slave_p3_act_n = sdram_dfi_p3_act_n;
assign sdram_slave_p3_wrdata = sdram_dfi_p3_wrdata;
assign sdram_slave_p3_wrdata_en = sdram_dfi_p3_wrdata_en;
assign sdram_slave_p3_wrdata_mask = sdram_dfi_p3_wrdata_mask;
assign sdram_slave_p3_rddata_en = sdram_dfi_p3_rddata_en;
assign litedramcore_interface4_bank_bus_dat_w = litedramcore_dat_w;
assign litedramcore_csrbank0_scratch1_w = litedramcore_ctrl_scratch_storage[15:8];

// synthesis translate_off
reg dummy_d_142;
// synthesis translate_on
always @(*) begin
	sdram_slave_p3_rddata_valid <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p3_rddata_valid <= sdram_master_p3_rddata_valid;
	end else begin
	end
// synthesis translate_off
	dummy_d_142 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd7));
assign sdram_bankmachine6_req_lock = (sdram_bankmachine6_cmd_buffer_lookahead_source_valid | sdram_bankmachine6_cmd_buffer_source_valid);
assign litedramcore_csrbank3_dfii_pi2_baddress0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd47));

// synthesis translate_off
reg dummy_d_143;
// synthesis translate_on
always @(*) begin
	sdram_en0 <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
			sdram_en0 <= 1'd1;
		end
	endcase
// synthesis translate_off
	dummy_d_143 = dummy_s;
// synthesis translate_on
end
assign sdram_max_time0 = (sdram_time0 == 1'd0);
assign litedramcore_uart_rxempty_we = litedramcore_csrbank5_rxempty_we;
assign litedramcore_csrbank2_wlevel_en0_w = v7ddrphy_wlevel_en_storage;
assign litedramcore_csrbank3_dfii_pi2_baddress0_r = litedramcore_interface3_bank_bus_dat_w[2:0];

// synthesis translate_off
reg dummy_d_144;
// synthesis translate_on
always @(*) begin
	sdram_en1 <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
			sdram_en1 <= 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_144 = dummy_s;
// synthesis translate_on
end
assign sdram_max_time1 = (sdram_time1 == 1'd0);

// synthesis translate_off
reg dummy_d_145;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_bank <= 3'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_bank <= sdram_slave_p0_bank;
	end else begin
		sdram_master_p0_bank <= sdram_inti_p0_bank;
	end
// synthesis translate_off
	dummy_d_145 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine5_cmd_buffer_lookahead_source_first = sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;

// synthesis translate_off
reg dummy_d_146;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_cas_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p0_cas_n <= sdram_slave_p0_cas_n;
	end else begin
		sdram_master_p0_cas_n <= sdram_inti_p0_cas_n;
	end
// synthesis translate_off
	dummy_d_146 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_147;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_cs_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p0_cs_n <= sdram_slave_p0_cs_n;
	end else begin
		sdram_master_p0_cs_n <= sdram_inti_p0_cs_n;
	end
// synthesis translate_off
	dummy_d_147 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_148;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_ras_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p0_ras_n <= sdram_slave_p0_ras_n;
	end else begin
		sdram_master_p0_ras_n <= sdram_inti_p0_ras_n;
	end
// synthesis translate_off
	dummy_d_148 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_149;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_we_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p0_we_n <= sdram_slave_p0_we_n;
	end else begin
		sdram_master_p0_we_n <= sdram_inti_p0_we_n;
	end
// synthesis translate_off
	dummy_d_149 = dummy_s;
// synthesis translate_on
end
assign sdram_go_to_refresh = (((((((sdram_bankmachine0_refresh_gnt & sdram_bankmachine1_refresh_gnt) & sdram_bankmachine2_refresh_gnt) & sdram_bankmachine3_refresh_gnt) & sdram_bankmachine4_refresh_gnt) & sdram_bankmachine5_refresh_gnt) & sdram_bankmachine6_refresh_gnt) & sdram_bankmachine7_refresh_gnt);

// synthesis translate_off
reg dummy_d_150;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_cke <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_cke <= sdram_slave_p0_cke;
	end else begin
		sdram_master_p0_cke <= sdram_inti_p0_cke;
	end
// synthesis translate_off
	dummy_d_150 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_151;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_odt <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_odt <= sdram_slave_p0_odt;
	end else begin
		sdram_master_p0_odt <= sdram_inti_p0_odt;
	end
// synthesis translate_off
	dummy_d_151 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_152;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_reset_n <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_reset_n <= sdram_slave_p0_reset_n;
	end else begin
		sdram_master_p0_reset_n <= sdram_inti_p0_reset_n;
	end
// synthesis translate_off
	dummy_d_152 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_153;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_act_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p0_act_n <= sdram_slave_p0_act_n;
	end else begin
		sdram_master_p0_act_n <= sdram_inti_p0_act_n;
	end
// synthesis translate_off
	dummy_d_153 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_154;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_wrdata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_wrdata <= sdram_slave_p0_wrdata;
	end else begin
		sdram_master_p0_wrdata <= sdram_inti_p0_wrdata;
	end
// synthesis translate_off
	dummy_d_154 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_155;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_wrdata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_wrdata_en <= sdram_slave_p0_wrdata_en;
	end else begin
		sdram_master_p0_wrdata_en <= sdram_inti_p0_wrdata_en;
	end
// synthesis translate_off
	dummy_d_155 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank2_dly_sel0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd5));

// synthesis translate_off
reg dummy_d_156;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_rddata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_rddata_en <= sdram_slave_p0_rddata_en;
	end else begin
		sdram_master_p0_rddata_en <= sdram_inti_p0_rddata_en;
	end
// synthesis translate_off
	dummy_d_156 = dummy_s;
// synthesis translate_on
end
assign sdram_master_p0_rddata = v7ddrphy_dfi_p0_rddata;
assign sdram_master_p0_rddata_valid = v7ddrphy_dfi_p0_rddata_valid;

// synthesis translate_off
reg dummy_d_157;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_address <= 14'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_address <= sdram_slave_p1_address;
	end else begin
		sdram_master_p1_address <= sdram_inti_p1_address;
	end
// synthesis translate_off
	dummy_d_157 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_158;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_bank <= 3'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_bank <= sdram_slave_p1_bank;
	end else begin
		sdram_master_p1_bank <= sdram_inti_p1_bank;
	end
// synthesis translate_off
	dummy_d_158 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_159;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_cas_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p1_cas_n <= sdram_slave_p1_cas_n;
	end else begin
		sdram_master_p1_cas_n <= sdram_inti_p1_cas_n;
	end
// synthesis translate_off
	dummy_d_159 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_160;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_cs_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p1_cs_n <= sdram_slave_p1_cs_n;
	end else begin
		sdram_master_p1_cs_n <= sdram_inti_p1_cs_n;
	end
// synthesis translate_off
	dummy_d_160 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_161;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_ras_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p1_ras_n <= sdram_slave_p1_ras_n;
	end else begin
		sdram_master_p1_ras_n <= sdram_inti_p1_ras_n;
	end
// synthesis translate_off
	dummy_d_161 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_162;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_valid <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
			if ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin
				sdram_bankmachine6_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine6_trccon_ready) begin
				sdram_bankmachine6_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							sdram_bankmachine6_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_162 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_163;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_cke <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_cke <= sdram_slave_p1_cke;
	end else begin
		sdram_master_p1_cke <= sdram_inti_p1_cke;
	end
// synthesis translate_off
	dummy_d_163 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_164;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_odt <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_odt <= sdram_slave_p1_odt;
	end else begin
		sdram_master_p1_odt <= sdram_inti_p1_odt;
	end
// synthesis translate_off
	dummy_d_164 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_165;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_reset_n <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_reset_n <= sdram_slave_p1_reset_n;
	end else begin
		sdram_master_p1_reset_n <= sdram_inti_p1_reset_n;
	end
// synthesis translate_off
	dummy_d_165 = dummy_s;
// synthesis translate_on
end
assign sdram_choose_cmd_request = sdram_choose_cmd_valids;

// synthesis translate_off
reg dummy_d_166;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_wrdata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_wrdata <= sdram_slave_p1_wrdata;
	end else begin
		sdram_master_p1_wrdata <= sdram_inti_p1_wrdata;
	end
// synthesis translate_off
	dummy_d_166 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_167;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_wrdata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_wrdata_en <= sdram_slave_p1_wrdata_en;
	end else begin
		sdram_master_p1_wrdata_en <= sdram_inti_p1_wrdata_en;
	end
// synthesis translate_off
	dummy_d_167 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_168;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_wrdata_mask <= 8'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_wrdata_mask <= sdram_slave_p1_wrdata_mask;
	end else begin
		sdram_master_p1_wrdata_mask <= sdram_inti_p1_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_168 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_169;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_rddata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p1_rddata_en <= sdram_slave_p1_rddata_en;
	end else begin
		sdram_master_p1_rddata_en <= sdram_inti_p1_rddata_en;
	end
// synthesis translate_off
	dummy_d_169 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_txfull_status = (~litedramcore_uart_tx_fifo_sink_ready);
assign sdram_master_p1_rddata_valid = v7ddrphy_dfi_p1_rddata_valid;

// synthesis translate_off
reg dummy_d_170;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_address <= 14'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_address <= sdram_slave_p2_address;
	end else begin
		sdram_master_p2_address <= sdram_inti_p2_address;
	end
// synthesis translate_off
	dummy_d_170 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_171;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_bank <= 3'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_bank <= sdram_slave_p2_bank;
	end else begin
		sdram_master_p2_bank <= sdram_inti_p2_bank;
	end
// synthesis translate_off
	dummy_d_171 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_172;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_cas_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p2_cas_n <= sdram_slave_p2_cas_n;
	end else begin
		sdram_master_p2_cas_n <= sdram_inti_p2_cas_n;
	end
// synthesis translate_off
	dummy_d_172 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_173;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_cs_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p2_cs_n <= sdram_slave_p2_cs_n;
	end else begin
		sdram_master_p2_cs_n <= sdram_inti_p2_cs_n;
	end
// synthesis translate_off
	dummy_d_173 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_174;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_ras_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p2_ras_n <= sdram_slave_p2_ras_n;
	end else begin
		sdram_master_p2_ras_n <= sdram_inti_p2_ras_n;
	end
// synthesis translate_off
	dummy_d_174 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_175;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_we_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p2_we_n <= sdram_slave_p2_we_n;
	end else begin
		sdram_master_p2_we_n <= sdram_inti_p2_we_n;
	end
// synthesis translate_off
	dummy_d_175 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_176;
// synthesis translate_on
always @(*) begin
	port_cmd_valid <= 1'd0;
	case (litedramwishbone2native_state)
		1'd1: begin
		end
		2'd2: begin
		end
		default: begin
			port_cmd_valid <= (cyc & stb);
		end
	endcase
// synthesis translate_off
	dummy_d_176 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_177;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed16 <= 1'd0;
	case (roundrobin1_grant)
		1'd0: begin
			rhs_array_muxed16 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed16 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_177 = dummy_s;
// synthesis translate_on
end
assign port_cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked0 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked2 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked4 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked6 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & sdram_interface_bank3_ready)) | (((roundrobin4_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked8 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & sdram_interface_bank4_ready)) | (((roundrobin5_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked10 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & sdram_interface_bank5_ready)) | (((roundrobin6_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked12 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & sdram_interface_bank6_ready)) | (((roundrobin7_grant == 1'd0) & ((port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked14 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0)))))) & sdram_interface_bank7_ready));

// synthesis translate_off
reg dummy_d_178;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_reset_n <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_reset_n <= sdram_slave_p2_reset_n;
	end else begin
		sdram_master_p2_reset_n <= sdram_inti_p2_reset_n;
	end
// synthesis translate_off
	dummy_d_178 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_179;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_act_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p2_act_n <= sdram_slave_p2_act_n;
	end else begin
		sdram_master_p2_act_n <= sdram_inti_p2_act_n;
	end
// synthesis translate_off
	dummy_d_179 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_180;
// synthesis translate_on
always @(*) begin
	port_cmd_payload_we <= 1'd0;
	case (litedramwishbone2native_state)
		1'd1: begin
		end
		2'd2: begin
		end
		default: begin
			port_cmd_payload_we <= we;
		end
	endcase
// synthesis translate_off
	dummy_d_180 = dummy_s;
// synthesis translate_on
end
assign port_cmd_payload_addr = (adr - 1'd0);

// synthesis translate_off
reg dummy_d_181;
// synthesis translate_on
always @(*) begin
	port_wdata_valid <= 1'd0;
	case (litedramwishbone2native_state)
		1'd1: begin
			port_wdata_valid <= 1'd1;
		end
		2'd2: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_181 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_rxempty_status = (~litedramcore_uart_rx_fifo_source_valid);
assign sdram_master_p2_rddata = v7ddrphy_dfi_p2_rddata;
assign sdram_master_p2_rddata_valid = v7ddrphy_dfi_p2_rddata_valid;
assign port_wdata_payload_data = dat_w;
assign port_wdata_payload_we = sel;
assign port_rdata_valid = new_master_rdata_valid9;

// synthesis translate_off
reg dummy_d_182;
// synthesis translate_on
always @(*) begin
	port_rdata_ready <= 1'd0;
	case (litedramwishbone2native_state)
		1'd1: begin
		end
		2'd2: begin
			port_rdata_ready <= 1'd1;
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_182 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank2_dly_sel0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd5));

// synthesis translate_off
reg dummy_d_183;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_ras_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p3_ras_n <= sdram_slave_p3_ras_n;
	end else begin
		sdram_master_p3_ras_n <= sdram_inti_p3_ras_n;
	end
// synthesis translate_off
	dummy_d_183 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_184;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_we_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p3_we_n <= sdram_slave_p3_we_n;
	end else begin
		sdram_master_p3_we_n <= sdram_inti_p3_we_n;
	end
// synthesis translate_off
	dummy_d_184 = dummy_s;
// synthesis translate_on
end
assign sdram_choose_cmd_ce = (sdram_choose_cmd_cmd_ready | (~sdram_choose_cmd_cmd_valid));
assign port_rdata_payload_data = sdram_interface_rdata;

// synthesis translate_off
reg dummy_d_185;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_odt <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_odt <= sdram_slave_p3_odt;
	end else begin
		sdram_master_p3_odt <= sdram_inti_p3_odt;
	end
// synthesis translate_off
	dummy_d_185 = dummy_s;
// synthesis translate_on
end
assign interface1_wb_sdram_adr = litedramcore_shared_adr;

// synthesis translate_off
reg dummy_d_186;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_cmd_payload_cas <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							sdram_bankmachine6_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_186 = dummy_s;
// synthesis translate_on
end
assign interface1_wb_sdram_dat_r = interface0_wb_sdram_dat_r;
assign interface1_wb_sdram_sel = litedramcore_shared_sel;
assign interface1_wb_sdram_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[3]);
assign interface1_wb_sdram_stb = litedramcore_shared_stb;
assign interface1_wb_sdram_ack = (interface0_wb_sdram_ack & (wb_sdram_con_grant == 1'd0));
assign interface1_wb_sdram_we = litedramcore_shared_we;
assign interface1_wb_sdram_cti = litedramcore_shared_cti;
assign interface1_wb_sdram_bte = litedramcore_shared_bte;
assign interface1_wb_sdram_err = (interface0_wb_sdram_err & (wb_sdram_con_grant == 1'd0));
assign adr = {tag_do_tag, interface0_wb_sdram_adr[3]};
assign dat_w = data_port_dat_r;
assign dat_r = port_rdata_payload_data;
assign sel = 32'd4294967295;

// synthesis translate_off
reg dummy_d_187;
// synthesis translate_on
always @(*) begin
	cyc <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
		end
		2'd2: begin
			cyc <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			cyc <= 1'd1;
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_187 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_188;
// synthesis translate_on
always @(*) begin
	stb <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
		end
		2'd2: begin
			stb <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			stb <= 1'd1;
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_188 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_189;
// synthesis translate_on
always @(*) begin
	ack <= 1'd0;
	case (litedramwishbone2native_state)
		1'd1: begin
			if (port_wdata_ready) begin
				ack <= 1'd1;
			end
		end
		2'd2: begin
			if (port_rdata_valid) begin
				ack <= 1'd1;
			end
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_189 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_190;
// synthesis translate_on
always @(*) begin
	we <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
		end
		2'd2: begin
			we <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			we <= 1'd0;
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_190 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_wrdata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd48));
assign litedramcore_csrbank3_dfii_pi2_wrdata6_w = sdram_phaseinjector2_wrdata_storage[55:48];

// synthesis translate_off
reg dummy_d_191;
// synthesis translate_on
always @(*) begin
	t_array_muxed2 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed2 <= sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed2 <= sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed2 <= sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			t_array_muxed2 <= sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			t_array_muxed2 <= sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			t_array_muxed2 <= sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			t_array_muxed2 <= sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			t_array_muxed2 <= sdram_bankmachine7_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_191 = dummy_s;
// synthesis translate_on
end
assign sdram_phaseinjector0_command_issue_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 2'd2));
assign data_port_adr = interface0_wb_sdram_adr[3];
assign sdram_phaseinjector0_command_issue_r = litedramcore_interface3_bank_bus_dat_w[0];
assign sdram_phaseinjector0_command_issue_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 2'd2));

// synthesis translate_off
reg dummy_d_192;
// synthesis translate_on
always @(*) begin
	data_port_we <= 32'd0;
	if (write_from_slave) begin
		data_port_we <= {32{1'd1}};
	end else begin
		if ((((interface0_wb_sdram_cyc & interface0_wb_sdram_stb) & interface0_wb_sdram_we) & interface0_wb_sdram_ack)) begin
			data_port_we <= {({4{(interface0_wb_sdram_adr[2:0] == 1'd0)}} & interface0_wb_sdram_sel), ({4{(interface0_wb_sdram_adr[2:0] == 1'd1)}} & interface0_wb_sdram_sel), ({4{(interface0_wb_sdram_adr[2:0] == 2'd2)}} & interface0_wb_sdram_sel), ({4{(interface0_wb_sdram_adr[2:0] == 2'd3)}} & interface0_wb_sdram_sel), ({4{(interface0_wb_sdram_adr[2:0] == 3'd4)}} & interface0_wb_sdram_sel), ({4{(interface0_wb_sdram_adr[2:0] == 3'd5)}} & interface0_wb_sdram_sel), ({4{(interface0_wb_sdram_adr[2:0] == 3'd6)}} & interface0_wb_sdram_sel), ({4{(interface0_wb_sdram_adr[2:0] == 3'd7)}} & interface0_wb_sdram_sel)};
		end
	end
// synthesis translate_off
	dummy_d_192 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_193;
// synthesis translate_on
always @(*) begin
	data_port_dat_w <= 256'd0;
	if (write_from_slave) begin
		data_port_dat_w <= dat_r;
	end else begin
		data_port_dat_w <= {8{interface0_wb_sdram_dat_w}};
	end
// synthesis translate_off
	dummy_d_193 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_194;
// synthesis translate_on
always @(*) begin
	write_from_slave <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (ack) begin
				write_from_slave <= 1'd1;
			end
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_194 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_wrdata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd50));
assign sdram_phaseinjector0_we = litedramcore_csrbank3_dfii_pi0_rddata0_we;
assign v7ddrphy_bitslip0_i = v7ddrphy_dq_i_data0;
assign litedramcore_csrbank3_dfii_pi2_wrdata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi2_wrdata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd50));
assign sdram_phaseinjector1_command_issue_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd23));
assign sdram_phaseinjector1_command_issue_r = litedramcore_interface3_bank_bus_dat_w[0];
assign sdram_phaseinjector1_command_issue_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd23));
assign litedramcore_csrbank3_dfii_pi2_wrdata5_w = sdram_phaseinjector2_wrdata_storage[47:40];

// synthesis translate_off
reg dummy_d_195;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed44 <= 30'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed44 <= litedramcore_interface0_soc_bus_adr;
		end
		default: begin
			rhs_array_muxed44 <= litedramcore_interface1_soc_bus_adr;
		end
	endcase
// synthesis translate_off
	dummy_d_195 = dummy_s;
// synthesis translate_on
end
assign tag_port_adr = interface0_wb_sdram_adr[3];

// synthesis translate_off
reg dummy_d_196;
// synthesis translate_on
always @(*) begin
	tag_port_we <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
			if ((tag_do_tag == interface0_wb_sdram_adr[29:4])) begin
				if (interface0_wb_sdram_we) begin
					tag_port_we <= 1'd1;
				end
			end else begin
			end
		end
		2'd2: begin
		end
		2'd3: begin
			tag_port_we <= 1'd1;
		end
		3'd4: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_196 = dummy_s;
// synthesis translate_on
end
assign tag_port_dat_w = {tag_di_dirty, tag_di_tag};
assign sdram_phaseinjector1_we = litedramcore_csrbank3_dfii_pi1_rddata0_we;
assign {tag_do_dirty, tag_do_tag} = tag_port_dat_r;
assign {tag_do_dirty, tag_do_tag} = tag_port_dat_r;
assign tag_di_tag = interface0_wb_sdram_adr[29:4];
assign litedramcore_uart_rx_trigger = (~litedramcore_uart_rx_fifo_source_valid);

// synthesis translate_off
reg dummy_d_197;
// synthesis translate_on
always @(*) begin
	tag_di_dirty <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
			if ((tag_do_tag == interface0_wb_sdram_adr[29:4])) begin
				if (interface0_wb_sdram_we) begin
					tag_di_dirty <= 1'd1;
				end
			end else begin
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_197 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_198;
// synthesis translate_on
always @(*) begin
	word_clr <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
			word_clr <= 1'd1;
		end
		2'd2: begin
		end
		2'd3: begin
			word_clr <= 1'd1;
		end
		3'd4: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_198 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine6_req_addr;
assign sdram_phaseinjector2_command_issue_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd44));
assign sdram_phaseinjector2_command_issue_r = litedramcore_interface3_bank_bus_dat_w[0];
assign sdram_phaseinjector2_command_issue_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd44));
assign sdram_phaseinjector2_we = litedramcore_csrbank3_dfii_pi2_rddata0_we;
assign init_done = init_done_storage;
assign init_error = init_error_storage;
assign user_clk = sys_clk;
assign user_rst = sys_rst;
assign v7ddrphy_bitslip1_i = v7ddrphy_dq_i_data1;
assign cmd_valid = user_port0_cmd_valid;
assign cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 1'd1) & ((cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked1 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd1) & ((cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked3 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd1) & ((cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked5 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd1) & ((cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked7 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & sdram_interface_bank3_ready)) | (((roundrobin4_grant == 1'd1) & ((cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked9 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & sdram_interface_bank4_ready)) | (((roundrobin5_grant == 1'd1) & ((cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked11 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & sdram_interface_bank5_ready)) | (((roundrobin6_grant == 1'd1) & ((cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked13 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & sdram_interface_bank6_ready)) | (((roundrobin7_grant == 1'd1) & ((cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked15 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1)))))) & sdram_interface_bank7_ready));
assign cmd_payload_we = user_port0_cmd_we;
assign litedramcore_csrbank3_dfii_pi2_wrdata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd52));
assign cmd_payload_addr = user_port0_cmd_addr;
assign wdata_valid = user_port0_wdata_valid;
assign sdram_phaseinjector3_command_issue_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd65));
assign wdata_ready = new_master_wdata_ready5;
assign sdram_phaseinjector3_command_issue_r = litedramcore_interface3_bank_bus_dat_w[0];
assign litedramcore_csrbank3_dfii_control0_w = sdram_storage[3:0];
assign sdram_phaseinjector3_command_issue_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd65));
assign wdata_payload_data = user_port0_wdata_data;
assign litedramcore_csrbank3_dfii_pi2_wrdata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign wdata_payload_we = user_port0_wdata_we;
assign rdata_valid = new_master_rdata_valid19;
assign rdata_ready = user_port0_rdata_ready;
assign litedramcore_csrbank3_dfii_pi1_baddress0_w = sdram_phaseinjector1_baddress_storage[2:0];
assign litedramcore_uart_eventmanager_status_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd3));
assign rdata_payload_data = sdram_interface_rdata;
assign litedramcore_csrbank3_dfii_pi2_wrdata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd52));
assign user_port0_cmd_ready = cmd_ready;
assign sdram_phaseinjector3_we = litedramcore_csrbank3_dfii_pi3_rddata0_we;
assign v7ddrphy_dfi_p1_odt = sdram_master_p1_odt;
assign user_port0_wdata_ready = wdata_ready;
assign user_port0_rdata_valid = rdata_valid;
assign user_port0_rdata_data = rdata_payload_data;
assign litedramcore_uart_eventmanager_pending_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd4));

// synthesis translate_off
reg dummy_d_199;
// synthesis translate_on
always @(*) begin
	wb2csr_next_state <= 1'd0;
	wb2csr_next_state <= wb2csr_state;
	case (wb2csr_state)
		1'd1: begin
			wb2csr_next_state <= 1'd0;
		end
		default: begin
			if ((litedramcore_bus_wishbone_cyc & litedramcore_bus_wishbone_stb)) begin
				wb2csr_next_state <= 1'd1;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_199 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_command0_w = sdram_phaseinjector2_command_storage[5:0];
assign v7ddrphy_bitslip21_i = v7ddrphy_dq_i_data21;
assign sdram_interface_bank0_valid = rhs_array_muxed14;
assign sdram_interface_bank0_ready = sdram_bankmachine0_req_ready;
assign sdram_interface_bank0_we = rhs_array_muxed13;
assign sdram_interface_bank0_addr = rhs_array_muxed12;
assign sdram_interface_bank0_lock = sdram_bankmachine0_req_lock;
assign sdram_interface_bank0_wdata_ready = sdram_bankmachine0_req_wdata_ready;
assign sdram_interface_bank0_rdata_valid = sdram_bankmachine0_req_rdata_valid;

// synthesis translate_off
reg dummy_d_200;
// synthesis translate_on
always @(*) begin
	refresher_next_state <= 2'd0;
	refresher_next_state <= refresher_state;
	case (refresher_state)
		1'd1: begin
			if (sdram_cmd_ready) begin
				refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (sdram_sequencer_done0) begin
				if (sdram_wants_zqcs) begin
					refresher_next_state <= 2'd3;
				end else begin
					refresher_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			if (sdram_zqcs_executer_done) begin
				refresher_next_state <= 1'd0;
			end
		end
		default: begin
			if (1'd1) begin
				if (sdram_wants_refresh) begin
					refresher_next_state <= 1'd1;
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_200 = dummy_s;
// synthesis translate_on
end
assign sdram_interface_bank1_valid = rhs_array_muxed17;
assign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
assign sdram_interface_bank1_we = rhs_array_muxed16;
assign sdram_interface_bank1_addr = rhs_array_muxed15;
assign sdram_interface_bank1_lock = sdram_bankmachine1_req_lock;
assign sdram_interface_bank1_wdata_ready = sdram_bankmachine1_req_wdata_ready;
assign sdram_interface_bank1_rdata_valid = sdram_bankmachine1_req_rdata_valid;
assign sdram_interface_bank2_valid = rhs_array_muxed20;

// synthesis translate_off
reg dummy_d_201;
// synthesis translate_on
always @(*) begin
	bankmachine0_next_state <= 4'd0;
	bankmachine0_next_state <= bankmachine0_state;
	case (bankmachine0_state)
		1'd1: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				if (sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				bankmachine0_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine0_trccon_ready) begin
				if (sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine0_refresh_req)) begin
				bankmachine0_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine0_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine0_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine0_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine0_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
				bankmachine0_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							if ((sdram_bankmachine0_cmd_ready & sdram_bankmachine0_auto_precharge)) begin
								bankmachine0_next_state <= 2'd2;
							end
						end else begin
							bankmachine0_next_state <= 1'd1;
						end
					end else begin
						bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_201 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_bitslip2_i = v7ddrphy_dq_i_data2;
assign sdram_interface_bank2_we = rhs_array_muxed19;
assign sdram_interface_bank2_addr = rhs_array_muxed18;
assign sdram_interface_bank2_lock = sdram_bankmachine2_req_lock;
assign sdram_interface_bank2_wdata_ready = sdram_bankmachine2_req_wdata_ready;
assign sdram_interface_bank2_rdata_valid = sdram_bankmachine2_req_rdata_valid;
assign sdram_interface_bank3_valid = rhs_array_muxed23;
assign sdram_interface_bank3_ready = sdram_bankmachine3_req_ready;
assign sdram_interface_bank3_we = rhs_array_muxed22;
assign sdram_interface_bank3_addr = rhs_array_muxed21;
assign sdram_interface_bank3_lock = sdram_bankmachine3_req_lock;
assign sdram_interface_bank3_wdata_ready = sdram_bankmachine3_req_wdata_ready;
assign sdram_interface_bank3_rdata_valid = sdram_bankmachine3_req_rdata_valid;
assign sdram_interface_bank4_valid = rhs_array_muxed26;
assign sdram_interface_bank4_ready = sdram_bankmachine4_req_ready;
assign sdram_interface_bank4_we = rhs_array_muxed25;

// synthesis translate_off
reg dummy_d_202;
// synthesis translate_on
always @(*) begin
	bankmachine1_next_state <= 4'd0;
	bankmachine1_next_state <= bankmachine1_state;
	case (bankmachine1_state)
		1'd1: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				if (sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				bankmachine1_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine1_trccon_ready) begin
				if (sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine1_refresh_req)) begin
				bankmachine1_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine1_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine1_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine1_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine1_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
				bankmachine1_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							if ((sdram_bankmachine1_cmd_ready & sdram_bankmachine1_auto_precharge)) begin
								bankmachine1_next_state <= 2'd2;
							end
						end else begin
							bankmachine1_next_state <= 1'd1;
						end
					end else begin
						bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_202 = dummy_s;
// synthesis translate_on
end
assign sdram_interface_bank4_addr = rhs_array_muxed24;
assign sdram_interface_bank4_lock = sdram_bankmachine4_req_lock;
assign sdram_interface_bank4_wdata_ready = sdram_bankmachine4_req_wdata_ready;
assign sdram_interface_bank4_rdata_valid = sdram_bankmachine4_req_rdata_valid;
assign sdram_interface_bank5_valid = rhs_array_muxed29;
assign litedramcore_csrbank0_bus_errors3_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd5));
assign sdram_interface_bank5_ready = sdram_bankmachine5_req_ready;
assign sdram_interface_bank5_we = rhs_array_muxed28;
assign sdram_interface_bank5_addr = rhs_array_muxed27;
assign sdram_interface_bank5_lock = sdram_bankmachine5_req_lock;
assign sdram_interface_bank5_wdata_ready = sdram_bankmachine5_req_wdata_ready;
assign sdram_interface_bank5_rdata_valid = sdram_bankmachine5_req_rdata_valid;
assign sdram_interface_bank6_valid = rhs_array_muxed32;
assign sdram_interface_bank6_ready = sdram_bankmachine6_req_ready;
assign sdram_interface_bank6_we = rhs_array_muxed31;
assign sdram_interface_bank6_addr = rhs_array_muxed30;
assign sdram_interface_bank6_lock = sdram_bankmachine6_req_lock;

// synthesis translate_off
reg dummy_d_203;
// synthesis translate_on
always @(*) begin
	bankmachine2_next_state <= 4'd0;
	bankmachine2_next_state <= bankmachine2_state;
	case (bankmachine2_state)
		1'd1: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				if (sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				bankmachine2_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine2_trccon_ready) begin
				if (sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine2_refresh_req)) begin
				bankmachine2_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine2_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine2_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine2_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine2_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
				bankmachine2_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							if ((sdram_bankmachine2_cmd_ready & sdram_bankmachine2_auto_precharge)) begin
								bankmachine2_next_state <= 2'd2;
							end
						end else begin
							bankmachine2_next_state <= 1'd1;
						end
					end else begin
						bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_203 = dummy_s;
// synthesis translate_on
end
assign sdram_interface_bank6_wdata_ready = sdram_bankmachine6_req_wdata_ready;
assign sdram_interface_bank6_rdata_valid = sdram_bankmachine6_req_rdata_valid;
assign sdram_interface_bank7_valid = rhs_array_muxed35;
assign sdram_interface_bank7_ready = sdram_bankmachine7_req_ready;
assign sdram_interface_bank7_we = rhs_array_muxed34;
assign sdram_interface_bank7_addr = rhs_array_muxed33;
assign sdram_interface_bank7_lock = sdram_bankmachine7_req_lock;
assign sdram_interface_bank7_wdata_ready = sdram_bankmachine7_req_wdata_ready;
assign sdram_interface_bank7_rdata_valid = sdram_bankmachine7_req_rdata_valid;

// synthesis translate_off
reg dummy_d_204;
// synthesis translate_on
always @(*) begin
	sdram_interface_wdata <= 256'd0;
	case ({new_master_wdata_ready5, new_master_wdata_ready2})
		1'd1: begin
			sdram_interface_wdata <= port_wdata_payload_data;
		end
		2'd2: begin
			sdram_interface_wdata <= wdata_payload_data;
		end
		default: begin
			sdram_interface_wdata <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_204 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_205;
// synthesis translate_on
always @(*) begin
	sdram_interface_wdata_we <= 32'd0;
	case ({new_master_wdata_ready5, new_master_wdata_ready2})
		1'd1: begin
			sdram_interface_wdata_we <= port_wdata_payload_we;
		end
		2'd2: begin
			sdram_interface_wdata_we <= wdata_payload_we;
		end
		default: begin
			sdram_interface_wdata_we <= 1'd0;
		end
	endcase
// synthesis translate_off
	dummy_d_205 = dummy_s;
// synthesis translate_on
end
assign sdram_interface_rdata = {sdram_dfi_p3_rddata, sdram_dfi_p2_rddata, sdram_dfi_p1_rddata, sdram_dfi_p0_rddata};
assign litedramcore_csrbank3_dfii_pi1_rddata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd35));

// synthesis translate_off
reg dummy_d_206;
// synthesis translate_on
always @(*) begin
	bankmachine3_next_state <= 4'd0;
	bankmachine3_next_state <= bankmachine3_state;
	case (bankmachine3_state)
		1'd1: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				if (sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				bankmachine3_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine3_trccon_ready) begin
				if (sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine3_refresh_req)) begin
				bankmachine3_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine3_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine3_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine3_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine3_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
				bankmachine3_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							if ((sdram_bankmachine3_cmd_ready & sdram_bankmachine3_auto_precharge)) begin
								bankmachine3_next_state <= 2'd2;
							end
						end else begin
							bankmachine3_next_state <= 1'd1;
						end
					end else begin
						bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_206 = dummy_s;
// synthesis translate_on
end
assign litedramcore_we = litedramcore_interface_we;
assign sdram_dfi_p0_cke = {1{sdram_steerer0}};
assign sdram_dfi_p0_odt = {1{sdram_steerer1}};
assign sdram_dfi_p0_reset_n = 1'd1;
assign {sdram_dfi_p3_wrdata, sdram_dfi_p2_wrdata, sdram_dfi_p1_wrdata, sdram_dfi_p0_wrdata} = sdram_interface_wdata;
assign litedramcore_csrbank3_dfii_pi1_address1_r = litedramcore_interface3_bank_bus_dat_w[5:0];
assign {sdram_dfi_p3_wrdata_mask, sdram_dfi_p2_wrdata_mask, sdram_dfi_p1_wrdata_mask, sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);
assign v7ddrphy_bitslip3_i = v7ddrphy_dq_i_data3;
assign sdram_dfi_p0_rddata = sdram_slave_p0_rddata;
assign sdram_dfi_p0_rddata_valid = sdram_slave_p0_rddata_valid;

// synthesis translate_off
reg dummy_d_207;
// synthesis translate_on
always @(*) begin
	bankmachine4_next_state <= 4'd0;
	bankmachine4_next_state <= bankmachine4_state;
	case (bankmachine4_state)
		1'd1: begin
			if ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin
				if (sdram_bankmachine4_cmd_ready) begin
					bankmachine4_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin
				bankmachine4_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine4_trccon_ready) begin
				if (sdram_bankmachine4_cmd_ready) begin
					bankmachine4_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine4_refresh_req)) begin
				bankmachine4_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine4_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine4_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine4_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine4_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
				bankmachine4_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							if ((sdram_bankmachine4_cmd_ready & sdram_bankmachine4_auto_precharge)) begin
								bankmachine4_next_state <= 2'd2;
							end
						end else begin
							bankmachine4_next_state <= 1'd1;
						end
					end else begin
						bankmachine4_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_207 = dummy_s;
// synthesis translate_on
end
assign sdram_dfi_p1_cke = {1{sdram_steerer2}};
assign sdram_dfi_p1_odt = {1{sdram_steerer3}};
assign sdram_dfi_p1_reset_n = 1'd1;
assign {sdram_dfi_p3_wrdata, sdram_dfi_p2_wrdata, sdram_dfi_p1_wrdata, sdram_dfi_p0_wrdata} = sdram_interface_wdata;
assign litedramcore_csrbank6_tuning_word0_w = litedramcore_storage[7:0];
assign {sdram_dfi_p3_wrdata_mask, sdram_dfi_p2_wrdata_mask, sdram_dfi_p1_wrdata_mask, sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);
assign sdram_dfi_p1_rddata = sdram_slave_p1_rddata;
assign sdram_dfi_p1_rddata_valid = sdram_slave_p1_rddata_valid;

// synthesis translate_off
reg dummy_d_208;
// synthesis translate_on
always @(*) begin
	bankmachine5_next_state <= 4'd0;
	bankmachine5_next_state <= bankmachine5_state;
	case (bankmachine5_state)
		1'd1: begin
			if ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin
				if (sdram_bankmachine5_cmd_ready) begin
					bankmachine5_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin
				bankmachine5_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine5_trccon_ready) begin
				if (sdram_bankmachine5_cmd_ready) begin
					bankmachine5_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine5_refresh_req)) begin
				bankmachine5_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine5_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine5_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine5_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine5_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine5_refresh_req) begin
				bankmachine5_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (sdram_bankmachine5_row_opened) begin
						if (sdram_bankmachine5_row_hit) begin
							if ((sdram_bankmachine5_cmd_ready & sdram_bankmachine5_auto_precharge)) begin
								bankmachine5_next_state <= 2'd2;
							end
						end else begin
							bankmachine5_next_state <= 1'd1;
						end
					end else begin
						bankmachine5_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_208 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_rddata7_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd56));
assign sdram_dfi_p2_cke = {1{sdram_steerer4}};
assign sdram_dfi_p2_odt = {1{sdram_steerer5}};
assign sdram_dfi_p2_reset_n = 1'd1;
assign litedramcore_interface4_bank_bus_adr = litedramcore_adr;
assign {sdram_dfi_p3_wrdata, sdram_dfi_p2_wrdata, sdram_dfi_p1_wrdata, sdram_dfi_p0_wrdata} = sdram_interface_wdata;
assign litedramcore_csrbank3_dfii_pi2_rddata7_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign {sdram_dfi_p3_wrdata_mask, sdram_dfi_p2_wrdata_mask, sdram_dfi_p1_wrdata_mask, sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);
assign litedramcore_csrbank4_load3_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd0));
assign sdram_dfi_p2_rddata = sdram_slave_p2_rddata;
assign litedramcore_csrbank4_load3_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign sdram_dfi_p2_rddata_valid = sdram_slave_p2_rddata_valid;
assign litedramcore_csrbank4_load3_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd0));
assign sdram_bankmachine7_cmd_buffer_pipe_ce = (sdram_bankmachine7_cmd_buffer_source_ready | (~sdram_bankmachine7_cmd_buffer_valid_n));
assign litedramcore_csrbank4_load3_w = litedramcore_timer0_load_storage[31:24];
assign litedramcore_csrbank3_dfii_pi2_rddata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd56));
assign litedramcore_csrbank4_load2_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd1));

// synthesis translate_off
reg dummy_d_209;
// synthesis translate_on
always @(*) begin
	bankmachine6_next_state <= 4'd0;
	bankmachine6_next_state <= bankmachine6_state;
	case (bankmachine6_state)
		1'd1: begin
			if ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin
				if (sdram_bankmachine6_cmd_ready) begin
					bankmachine6_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin
				bankmachine6_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine6_trccon_ready) begin
				if (sdram_bankmachine6_cmd_ready) begin
					bankmachine6_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine6_refresh_req)) begin
				bankmachine6_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine6_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine6_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine6_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine6_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine6_refresh_req) begin
				bankmachine6_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (sdram_bankmachine6_row_opened) begin
						if (sdram_bankmachine6_row_hit) begin
							if ((sdram_bankmachine6_cmd_ready & sdram_bankmachine6_auto_precharge)) begin
								bankmachine6_next_state <= 2'd2;
							end
						end else begin
							bankmachine6_next_state <= 1'd1;
						end
					end else begin
						bankmachine6_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_209 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_load2_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign litedramcore_csrbank4_load2_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd1));
assign sdram_dfi_p3_cke = {1{sdram_steerer6}};
assign sdram_dfi_p3_odt = {1{sdram_steerer7}};
assign sdram_dfi_p3_reset_n = 1'd1;
assign litedramcore_csrbank4_load1_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd2));
assign litedramcore_csrbank4_load1_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign {sdram_dfi_p3_wrdata, sdram_dfi_p2_wrdata, sdram_dfi_p1_wrdata, sdram_dfi_p0_wrdata} = sdram_interface_wdata;
assign litedramcore_csrbank4_load1_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd2));
assign litedramcore_csrbank4_load1_w = litedramcore_timer0_load_storage[15:8];
assign {sdram_dfi_p3_wrdata_mask, sdram_dfi_p2_wrdata_mask, sdram_dfi_p1_wrdata_mask, sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);
assign sdram_dfi_p3_rddata = sdram_slave_p3_rddata;
assign sdram_dfi_p3_rddata_valid = sdram_slave_p3_rddata_valid;
assign litedramcore_csrbank4_load0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd3));
assign litedramcore_csrbank4_load0_w = litedramcore_timer0_load_storage[7:0];

// synthesis translate_off
reg dummy_d_210;
// synthesis translate_on
always @(*) begin
	array_muxed25 <= 1'd0;
	case (sdram_steerer_sel3)
		1'd0: begin
			array_muxed25 <= 1'd0;
		end
		1'd1: begin
			array_muxed25 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed25 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed25 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_210 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_211;
// synthesis translate_on
always @(*) begin
	bankmachine7_next_state <= 4'd0;
	bankmachine7_next_state <= bankmachine7_state;
	case (bankmachine7_state)
		1'd1: begin
			if ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin
				if (sdram_bankmachine7_cmd_ready) begin
					bankmachine7_next_state <= 3'd5;
				end
			end
		end
		2'd2: begin
			if ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin
				bankmachine7_next_state <= 3'd5;
			end
		end
		2'd3: begin
			if (sdram_bankmachine7_trccon_ready) begin
				if (sdram_bankmachine7_cmd_ready) begin
					bankmachine7_next_state <= 3'd7;
				end
			end
		end
		3'd4: begin
			if ((~sdram_bankmachine7_refresh_req)) begin
				bankmachine7_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine7_next_state <= 3'd6;
		end
		3'd6: begin
			bankmachine7_next_state <= 2'd3;
		end
		3'd7: begin
			bankmachine7_next_state <= 4'd8;
		end
		4'd8: begin
			bankmachine7_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine7_refresh_req) begin
				bankmachine7_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (sdram_bankmachine7_row_opened) begin
						if (sdram_bankmachine7_row_hit) begin
							if ((sdram_bankmachine7_cmd_ready & sdram_bankmachine7_auto_precharge)) begin
								bankmachine7_next_state <= 2'd2;
							end
						end else begin
							bankmachine7_next_state <= 1'd1;
						end
					end else begin
						bankmachine7_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_211 = dummy_s;
// synthesis translate_on
end
assign sdram_slave_p0_wrdata_mask = sdram_dfi_p0_wrdata_mask;
assign litedramcore_csrbank4_reload3_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign v7ddrphy_bitslip4_i = v7ddrphy_dq_i_data4;
assign litedramcore_csrbank4_reload3_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd4));
assign litedramcore_csrbank4_reload3_w = litedramcore_timer0_reload_storage[31:24];
assign litedramcore_csrbank3_dfii_pi2_rddata6_r = litedramcore_interface3_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_212;
// synthesis translate_on
always @(*) begin
	sdram_cmd_valid <= 1'd0;
	case (refresher_state)
		1'd1: begin
			sdram_cmd_valid <= 1'd1;
		end
		2'd2: begin
			sdram_cmd_valid <= 1'd1;
			if (sdram_sequencer_done0) begin
				if (sdram_wants_zqcs) begin
				end else begin
					sdram_cmd_valid <= 1'd0;
				end
			end
		end
		2'd3: begin
			sdram_cmd_valid <= 1'd1;
			if (sdram_zqcs_executer_done) begin
				sdram_cmd_valid <= 1'd0;
			end
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_212 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_213;
// synthesis translate_on
always @(*) begin
	sdram_cmd_ready <= 1'd0;
	case (multiplexer_state)
		1'd1: begin
		end
		2'd2: begin
			sdram_cmd_ready <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		4'd9: begin
		end
		4'd10: begin
		end
		4'd11: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_213 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload2_w = litedramcore_timer0_reload_storage[23:16];

// synthesis translate_off
reg dummy_d_214;
// synthesis translate_on
always @(*) begin
	sdram_cmd_last <= 1'd0;
	case (refresher_state)
		1'd1: begin
		end
		2'd2: begin
			if (sdram_sequencer_done0) begin
				if (sdram_wants_zqcs) begin
				end else begin
					sdram_cmd_last <= 1'd1;
				end
			end
		end
		2'd3: begin
			if (sdram_zqcs_executer_done) begin
				sdram_cmd_last <= 1'd1;
			end
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_214 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload1_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd6));
assign litedramcore_csrbank3_dfii_pi2_rddata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd57));
assign litedramcore_csrbank4_reload1_r = litedramcore_interface4_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_215;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed22 <= 1'd0;
	case (roundrobin3_grant)
		1'd0: begin
			rhs_array_muxed22 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed22 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_215 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload1_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd6));
assign litedramcore_csrbank4_reload1_w = litedramcore_timer0_reload_storage[15:8];

// synthesis translate_off
reg dummy_d_216;
// synthesis translate_on
always @(*) begin
	multiplexer_next_state <= 4'd0;
	multiplexer_next_state <= multiplexer_state;
	case (multiplexer_state)
		1'd1: begin
			if (sdram_read_available) begin
				if (((~sdram_write_available) | sdram_max_time1)) begin
					multiplexer_next_state <= 2'd3;
				end
			end
			if (sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (sdram_cmd_last) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (sdram_twtrcon_ready) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			multiplexer_next_state <= 3'd7;
		end
		3'd7: begin
			multiplexer_next_state <= 4'd8;
		end
		4'd8: begin
			multiplexer_next_state <= 4'd9;
		end
		4'd9: begin
			multiplexer_next_state <= 4'd10;
		end
		4'd10: begin
			multiplexer_next_state <= 4'd11;
		end
		4'd11: begin
			multiplexer_next_state <= 1'd1;
		end
		default: begin
			if (sdram_write_available) begin
				if (((~sdram_read_available) | sdram_max_time0)) begin
					multiplexer_next_state <= 3'd4;
				end
			end
			if (sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_216 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd7));
assign litedramcore_csrbank3_dfii_pi2_rddata6_w = sdram_phaseinjector2_status[55:48];
assign sdram_wants_refresh = sdram_postponer_req_o;
assign sdram_wants_zqcs = sdram_zqcs_timer_done0;
assign sdram_timer_wait = (~sdram_timer_done0);
assign sdram_timer_done0 = sdram_timer_done1;
assign litedramcore_csrbank4_en0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd8));
assign sdram_timer_count0 = sdram_timer_count1;
assign litedramcore_csrbank4_en0_r = litedramcore_interface4_bank_bus_dat_w[0];
assign sdram_timer_done1 = (sdram_timer_count1 == 1'd0);
assign litedramcore_csrbank4_en0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd8));
assign sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
assign litedramcore_csrbank4_update_value0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd9));
assign litedramcore_csrbank4_update_value0_r = litedramcore_interface4_bank_bus_dat_w[0];
assign sdram_postponer_req_i = sdram_timer_done0;
assign litedramcore_csrbank3_dfii_pi2_rddata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd58));
assign litedramcore_csrbank4_update_value0_w = litedramcore_timer0_update_value_storage;
assign litedramcore_csrbank4_value3_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd10));
assign litedramcore_csrbank4_value3_r = litedramcore_interface4_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_217;
// synthesis translate_on
always @(*) begin
	sdram_sequencer_start0 <= 1'd0;
	case (refresher_state)
		1'd1: begin
			if (sdram_cmd_ready) begin
				sdram_sequencer_start0 <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_217 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi2_rddata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_sequencer_done0 = (sdram_sequencer_done1 & (sdram_sequencer_count == 1'd0));
assign sdram_sequencer_start1 = (sdram_sequencer_start0 | (sdram_sequencer_count != 1'd0));
assign litedramcore_csrbank4_ev_enable0_w = litedramcore_timer0_eventmanager_storage;
assign litedramcore_csrbank4_value2_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd11));
assign litedramcore_csrbank4_value2_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign litedramcore_csrbank4_value2_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd11));
assign litedramcore_csrbank4_value2_w = litedramcore_timer0_value_status[23:16];
assign litedramcore_csrbank3_dfii_pi2_rddata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd58));
assign litedramcore_csrbank4_value1_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd12));
assign litedramcore_csrbank4_value1_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign litedramcore_csrbank4_value1_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd12));
assign litedramcore_csrbank4_value1_w = litedramcore_timer0_value_status[15:8];
assign litedramcore_csrbank3_dfii_pi2_rddata5_w = sdram_phaseinjector2_status[47:40];
assign litedramcore_csrbank4_value0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd13));
assign litedramcore_csrbank4_value0_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign litedramcore_csrbank4_value0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd13));
assign roundrobin0_request = {(((cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked1 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((locked0 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid)};
assign litedramcore_csrbank4_value0_w = litedramcore_timer0_value_status[7:0];
assign roundrobin0_ce = ((~sdram_interface_bank0_valid) & (~sdram_interface_bank0_lock));
assign litedramcore_csrbank4_ev_enable0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 5'd16));
assign litedramcore_csrbank4_ev_enable0_r = litedramcore_interface4_bank_bus_dat_w[0];
assign litedramcore_csrbank4_ev_enable0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 5'd16));
assign litedramcore_csrbank3_dfii_pi2_wrdata7_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd48));
assign roundrobin1_request = {(((cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked3 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked2 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid)};
assign v7ddrphy_bitslip5_i = v7ddrphy_dq_i_data5;
assign roundrobin1_ce = ((~sdram_interface_bank1_valid) & (~sdram_interface_bank1_lock));
assign litedramcore_csrbank0_bus_errors2_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd6));
assign litedramcore_csrbank3_dfii_pi2_rddata4_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd59));
assign sdram_slave_p1_cke = sdram_dfi_p1_cke;
assign roundrobin2_request = {(((cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked5 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((locked4 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid)};
assign sdram_zqcs_timer_wait = (~sdram_zqcs_executer_done);
assign sdram_zqcs_timer_done0 = sdram_zqcs_timer_done1;
assign sdram_zqcs_timer_count0 = sdram_zqcs_timer_count1;
assign sdram_zqcs_timer_done1 = (sdram_zqcs_timer_count1 == 1'd0);
assign roundrobin3_request = {(((cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked7 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked6 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin3_ce = ((~sdram_interface_bank3_valid) & (~sdram_interface_bank3_lock));
assign litedramcore_csrbank3_dfii_pi2_rddata4_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd59));

// synthesis translate_off
reg dummy_d_218;
// synthesis translate_on
always @(*) begin
	sdram_zqcs_executer_start <= 1'd0;
	case (refresher_state)
		1'd1: begin
		end
		2'd2: begin
			if (sdram_sequencer_done0) begin
				if (sdram_wants_zqcs) begin
					sdram_zqcs_executer_start <= 1'd1;
				end else begin
				end
			end
		end
		2'd3: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_218 = dummy_s;
// synthesis translate_on
end
assign roundrobin4_request = {(((cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked9 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked8 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin4_ce = ((~sdram_interface_bank4_valid) & (~sdram_interface_bank4_lock));
assign litedramcore_interface0_soc_bus_ack = (litedramcore_shared_ack & (litedramcore_grant == 1'd0));
assign litedramcore_csrbank3_dfii_pi2_rddata4_w = sdram_phaseinjector2_status[39:32];
assign roundrobin5_request = {(((cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked11 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((locked10 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin5_ce = ((~sdram_interface_bank5_valid) & (~sdram_interface_bank5_lock));
assign litedramcore_uart_rx_fifo_fifo_in_payload_data = litedramcore_uart_rx_fifo_sink_payload_data;
assign roundrobin6_request = {(((cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked13 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((locked12 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin6_ce = ((~sdram_interface_bank6_valid) & (~sdram_interface_bank6_lock));
assign litedramcore_csrbank0_bus_errors2_r = litedramcore_interface0_bank_bus_dat_w[7:0];
assign litedramcore_csrbank3_dfii_pi2_rddata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 6'd60));
assign roundrobin7_request = {(((cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked15 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((locked14 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin7_ce = ((~sdram_interface_bank7_valid) & (~sdram_interface_bank7_lock));
assign sdram_bankmachine0_req_valid = sdram_interface_bank0_valid;
assign litedramcore_csrbank4_sel = (litedramcore_interface4_bank_bus_adr[13:9] == 3'd4);
assign sdram_bankmachine0_req_ready = sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine0_req_we = sdram_interface_bank0_we;
assign sdram_bankmachine0_req_addr = sdram_interface_bank0_addr;
assign sdram_bankmachine0_req_lock = (sdram_bankmachine0_cmd_buffer_lookahead_source_valid | sdram_bankmachine0_cmd_buffer_source_valid);

// synthesis translate_off
reg dummy_d_219;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_req_wdata_ready <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							if (sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								sdram_bankmachine0_req_wdata_ready <= sdram_bankmachine0_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_219 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_220;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_req_rdata_valid <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							if (sdram_bankmachine0_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine0_req_rdata_valid <= sdram_bankmachine0_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_220 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine0_refresh_req = sdram_cmd_valid;

// synthesis translate_off
reg dummy_d_221;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_refresh_gnt <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine0_twtpcon_ready) begin
				sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_221 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_222;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_valid <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				sdram_bankmachine0_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine0_trccon_ready) begin
				sdram_bankmachine0_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							sdram_bankmachine0_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_222 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_223;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd0))) begin
		sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd0))) begin
		sdram_bankmachine0_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_223 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_224;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine0_row_col_n_addr_sel) begin
		sdram_bankmachine0_cmd_payload_a <= sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine0_cmd_payload_a <= ((sdram_bankmachine0_auto_precharge <<< 4'd10) | {sdram_bankmachine0_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_224 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata4_w = sdram_phaseinjector0_wrdata_storage[39:32];
assign sdram_bankmachine0_cmd_payload_ba = 1'd0;

// synthesis translate_off
reg dummy_d_225;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							sdram_bankmachine0_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_225 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine6_cmd_buffer_sink_last = sdram_bankmachine6_cmd_buffer_lookahead_source_last;

// synthesis translate_off
reg dummy_d_226;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine0_trccon_ready) begin
				sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_226 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_227;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_payload_we <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				sdram_bankmachine0_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							if (sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_227 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_bitslip6_i = v7ddrphy_dq_i_data6;

// synthesis translate_off
reg dummy_d_228;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine0_trccon_ready) begin
				sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_228 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_229;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							if (sdram_bankmachine0_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_229 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_230;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							if (sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_230 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_231;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((sdram_bankmachine0_cmd_buffer_lookahead_source_valid & sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine0_auto_precharge <= (sdram_bankmachine0_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_231 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = sdram_bankmachine0_req_valid;
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine0_req_we;
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine0_req_addr;
assign sdram_bankmachine6_cmd_buffer_sink_payload_addr = sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_valid = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_ready = sdram_bankmachine0_cmd_buffer_sink_ready;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_first = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_last = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine1_cmd_buffer_busy = (1'd0 | sdram_bankmachine1_cmd_buffer_valid_n);
assign sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign litedramcore_uart_tx_fifo_wrport_dat_w = litedramcore_uart_tx_fifo_syncfifo_din;
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (sdram_bankmachine0_cmd_buffer_lookahead_level != 5'd16);
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;

// synthesis translate_off
reg dummy_d_232;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_232 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine5_req_addr;
assign sdram_bankmachine0_cmd_buffer_lookahead_do_read = (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine0_cmd_buffer_lookahead_consume;

// synthesis translate_off
reg dummy_d_233;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed50 <= 3'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed50 <= litedramcore_interface0_soc_bus_cti;
		end
		default: begin
			rhs_array_muxed50 <= litedramcore_interface1_soc_bus_cti;
		end
	endcase
// synthesis translate_off
	dummy_d_233 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_rddata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd15));
assign litedramcore_csrbank4_load2_w = litedramcore_timer0_load_storage[23:16];
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign sdram_bankmachine6_cmd_buffer_pipe_ce = (sdram_bankmachine6_cmd_buffer_source_ready | (~sdram_bankmachine6_cmd_buffer_valid_n));
assign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign v7ddrphy_bitslip7_i = v7ddrphy_dq_i_data7;
assign sdram_bankmachine0_cmd_buffer_sink_valid = sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign litedramcore_interface5_bank_bus_adr = litedramcore_adr;
assign sdram_bankmachine0_cmd_buffer_sink_ready = sdram_bankmachine0_cmd_buffer_pipe_ce;
assign litedramcore_interface5_bank_bus_we = litedramcore_we;
assign sdram_bankmachine0_cmd_buffer_sink_first = sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign litedramcore_interface5_bank_bus_dat_w = litedramcore_dat_w;
assign sdram_bankmachine0_cmd_buffer_sink_last = sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine5_cmd_buffer_lookahead_source_valid = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
assign sdram_bankmachine0_cmd_buffer_sink_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine0_cmd_buffer_sink_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine0_cmd_buffer_source_valid = sdram_bankmachine0_cmd_buffer_valid_n;
assign sdram_bankmachine0_cmd_buffer_source_ready = (sdram_bankmachine0_req_wdata_ready | sdram_bankmachine0_req_rdata_valid);
assign sdram_bankmachine0_cmd_buffer_source_first = sdram_bankmachine0_cmd_buffer_first_n;
assign sdram_bankmachine0_cmd_buffer_source_last = sdram_bankmachine0_cmd_buffer_last_n;
assign litedramcore_csrbank5_rxempty_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd2));
assign litedramcore_csrbank5_rxempty_r = litedramcore_interface5_bank_bus_dat_w[0];
assign sdram_bankmachine0_cmd_buffer_pipe_ce = (sdram_bankmachine0_cmd_buffer_source_ready | (~sdram_bankmachine0_cmd_buffer_valid_n));
assign sdram_bankmachine0_cmd_buffer_busy = (1'd0 | sdram_bankmachine0_cmd_buffer_valid_n);
assign litedramcore_csrbank5_ev_enable0_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd5));
assign litedramcore_csrbank5_ev_enable0_r = litedramcore_interface5_bank_bus_dat_w[1:0];
assign litedramcore_csrbank5_ev_enable0_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd5));
assign litedramcore_csrbank5_ev_enable0_w = litedramcore_uart_eventmanager_storage[1:0];
assign litedramcore_csrbank5_sel = (litedramcore_interface5_bank_bus_adr[13:9] == 2'd3);
assign sdram_bankmachine0_row_hit = (sdram_bankmachine0_row == sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7]);

// synthesis translate_off
reg dummy_d_234;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_row_open <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine0_trccon_ready) begin
				sdram_bankmachine0_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_234 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_235;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_row_close <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
			sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine0_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_235 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_236;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	case (bankmachine0_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine0_trccon_ready) begin
				sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_236 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine0_twtpcon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_cmd_payload_is_write);
assign litedramcore_csrbank3_dfii_pi2_wrdata7_w = sdram_phaseinjector2_wrdata_storage[63:56];
assign litedramcore_csrbank4_load0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd3));
assign litedramcore_csrbank0_bus_errors1_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd7));
assign litedramcore_csrbank3_dfii_pi3_command0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd64));
assign sdram_bankmachine0_trccon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);

// synthesis translate_off
reg dummy_d_237;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed51 <= 2'd0;
	case (litedramcore_grant)
		1'd0: begin
			rhs_array_muxed51 <= litedramcore_interface0_soc_bus_bte;
		end
		default: begin
			rhs_array_muxed51 <= litedramcore_interface1_soc_bus_bte;
		end
	endcase
// synthesis translate_off
	dummy_d_237 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_238;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed0 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[2];
		end
		2'd3: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[3];
		end
		3'd4: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[4];
		end
		3'd5: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[5];
		end
		3'd6: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[6];
		end
		default: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[7];
		end
	endcase
// synthesis translate_off
	dummy_d_238 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine0_trascon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);
assign litedramcore_csrbank3_dfii_pi3_baddress0_r = litedramcore_interface3_bank_bus_dat_w[2:0];
assign litedramcore_csrbank6_tuning_word0_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd3));

// synthesis translate_off
reg dummy_d_239;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_rddata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_rddata_en <= sdram_slave_p2_rddata_en;
	end else begin
		sdram_master_p2_rddata_en <= sdram_inti_p2_rddata_en;
	end
// synthesis translate_off
	dummy_d_239 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_address1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 5'd24));

// synthesis translate_off
reg dummy_d_240;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed1 <= 14'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed1 <= sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed1 <= sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed1 <= sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			rhs_array_muxed1 <= sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			rhs_array_muxed1 <= sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			rhs_array_muxed1 <= sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			rhs_array_muxed1 <= sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed1 <= sdram_bankmachine7_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_240 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_bitslip8_i = v7ddrphy_dq_i_data8;

// synthesis translate_off
reg dummy_d_241;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed2 <= 3'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed2 <= sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed2 <= sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed2 <= sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			rhs_array_muxed2 <= sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			rhs_array_muxed2 <= sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			rhs_array_muxed2 <= sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			rhs_array_muxed2 <= sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed2 <= sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
// synthesis translate_off
	dummy_d_241 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_242;
// synthesis translate_on
always @(*) begin
	v7ddrphy_dqs_serdes_pattern <= 8'd85;
	if (v7ddrphy_wlevel_en_storage) begin
		if (v7ddrphy_wlevel_strobe_re) begin
			v7ddrphy_dqs_serdes_pattern <= 1'd1;
		end else begin
			v7ddrphy_dqs_serdes_pattern <= 1'd0;
		end
	end else begin
		if ((v7ddrphy_dqs_preamble | v7ddrphy_dqs_postamble)) begin
			v7ddrphy_dqs_serdes_pattern <= 1'd0;
		end else begin
			v7ddrphy_dqs_serdes_pattern <= 7'd85;
		end
	end
// synthesis translate_off
	dummy_d_242 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_req_valid = sdram_interface_bank1_valid;
assign sdram_bankmachine1_req_ready = sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine1_req_we = sdram_interface_bank1_we;
assign sdram_bankmachine1_req_addr = sdram_interface_bank1_addr;

// synthesis translate_off
reg dummy_d_243;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_row_open <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine6_trccon_ready) begin
				sdram_bankmachine6_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_243 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_req_lock = (sdram_bankmachine1_cmd_buffer_lookahead_source_valid | sdram_bankmachine1_cmd_buffer_source_valid);
assign litedramcore_csrbank6_tuning_word3_r = litedramcore_interface6_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_244;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_req_wdata_ready <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							if (sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								sdram_bankmachine1_req_wdata_ready <= sdram_bankmachine1_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_244 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank6_tuning_word3_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd0));

// synthesis translate_off
reg dummy_d_245;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_req_rdata_valid <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							if (sdram_bankmachine1_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine1_req_rdata_valid <= sdram_bankmachine1_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_245 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload3_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd4));
assign sdram_bankmachine1_refresh_req = sdram_cmd_valid;

// synthesis translate_off
reg dummy_d_246;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_refresh_gnt <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine1_twtpcon_ready) begin
				sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_246 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_247;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_valid <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				sdram_bankmachine1_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine1_trccon_ready) begin
				sdram_bankmachine1_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							sdram_bankmachine1_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_247 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_248;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine6_row_close <= 1'd0;
	case (bankmachine6_state)
		1'd1: begin
			sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine6_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_248 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_249;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd1))) begin
		sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd1))) begin
		sdram_bankmachine1_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_249 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi1_address1_w = sdram_phaseinjector1_address_storage[13:8];
assign litedramcore_csrbank6_tuning_word2_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd1));
assign sdram_slave_p3_we_n = sdram_dfi_p3_we_n;
assign litedramcore_csrbank6_tuning_word2_w = litedramcore_storage[23:16];

// synthesis translate_off
reg dummy_d_250;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine1_row_col_n_addr_sel) begin
		sdram_bankmachine1_cmd_payload_a <= sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine1_cmd_payload_a <= ((sdram_bankmachine1_auto_precharge <<< 4'd10) | {sdram_bankmachine1_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_250 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_cmd_payload_ba = 1'd1;
assign litedramcore_csrbank6_tuning_word1_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd2));

// synthesis translate_off
reg dummy_d_251;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							sdram_bankmachine1_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_251 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank6_tuning_word1_r = litedramcore_interface6_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_252;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine1_trccon_ready) begin
				sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_252 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank6_tuning_word1_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd2));

// synthesis translate_off
reg dummy_d_253;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_payload_we <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				sdram_bankmachine1_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							if (sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_253 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank6_tuning_word1_w = litedramcore_storage[15:8];

// synthesis translate_off
reg dummy_d_254;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine1_trccon_ready) begin
				sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_254 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_255;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							if (sdram_bankmachine1_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_255 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_256;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							if (sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_256 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_257;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((sdram_bankmachine1_cmd_buffer_lookahead_source_valid & sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine1_auto_precharge <= (sdram_bankmachine1_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_257 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = sdram_bankmachine1_req_valid;
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign litedramcore_csrbank6_sel = (litedramcore_interface6_bank_bus_adr[13:9] == 2'd2);
assign litedramcore_csrbank3_dfii_pi3_address1_w = sdram_phaseinjector3_address_storage[13:8];
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine1_req_we;
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine1_req_addr;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_valid = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_ready = sdram_bankmachine1_cmd_buffer_sink_ready;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_first = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_last = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign litedramcore_csrbank3_dfii_pi2_rddata7_w = sdram_phaseinjector2_status[63:56];
assign sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign litedramcore_csrbank4_load0_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign litedramcore_csrbank0_bus_errors1_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd7));
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (sdram_bankmachine1_cmd_buffer_lookahead_level != 5'd16);
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign litedramcore_csrbank4_reload2_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd5));
assign litedramcore_csrbank3_dfii_pi0_wrdata3_w = sdram_phaseinjector0_wrdata_storage[31:24];

// synthesis translate_off
reg dummy_d_258;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_258 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload2_r = litedramcore_interface4_bank_bus_dat_w[7:0];
assign sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign v7ddrphy_bitslip9_i = v7ddrphy_dq_i_data9;
assign litedramcore_csrbank4_reload2_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd5));
assign sdram_bankmachine1_cmd_buffer_lookahead_do_read = (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign litedramcore_adr = litedramcore_interface_adr;
assign sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign litedramcore_dat_w = litedramcore_interface_dat_w;
assign litedramcore_dat_r = ((((((litedramcore_interface0_bank_bus_dat_r | litedramcore_interface1_bank_bus_dat_r) | litedramcore_interface2_bank_bus_dat_r) | litedramcore_interface3_bank_bus_dat_r) | litedramcore_interface4_bank_bus_dat_r) | litedramcore_interface5_bank_bus_dat_r) | litedramcore_interface6_bank_bus_dat_r);
assign sdram_bankmachine5_cmd_buffer_lookahead_source_last = sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine6_twtpcon_valid = ((sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_ready) & sdram_bankmachine6_cmd_payload_is_write);
assign litedramcore_csrbank0_bus_errors1_w = litedramcore_ctrl_bus_errors_status[15:8];
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign litedramcore_csrbank3_dfii_pi3_baddress0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd68));
assign sdram_bankmachine1_cmd_buffer_sink_valid = sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine1_cmd_buffer_sink_ready = sdram_bankmachine1_cmd_buffer_pipe_ce;
assign sdram_bankmachine1_cmd_buffer_sink_first = sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign sdram_bankmachine1_cmd_buffer_sink_last = sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine1_cmd_buffer_sink_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine1_cmd_buffer_sink_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine1_cmd_buffer_source_valid = sdram_bankmachine1_cmd_buffer_valid_n;
assign sdram_bankmachine1_cmd_buffer_source_ready = (sdram_bankmachine1_req_wdata_ready | sdram_bankmachine1_req_rdata_valid);
assign sdram_bankmachine1_cmd_buffer_source_first = sdram_bankmachine1_cmd_buffer_first_n;

// synthesis translate_off
reg dummy_d_259;
// synthesis translate_on
always @(*) begin
	array_muxed0 <= 3'd0;
	case (sdram_steerer_sel0)
		1'd0: begin
			array_muxed0 <= sdram_nop_ba[2:0];
		end
		1'd1: begin
			array_muxed0 <= sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			array_muxed0 <= sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			array_muxed0 <= sdram_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_259 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_cmd_buffer_source_last = sdram_bankmachine1_cmd_buffer_last_n;
assign litedramcore_csrbank3_dfii_pi3_baddress0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd68));
assign sdram_bankmachine1_cmd_buffer_pipe_ce = (sdram_bankmachine1_cmd_buffer_source_ready | (~sdram_bankmachine1_cmd_buffer_valid_n));
assign litedramcore_uart_rx_fifo_sink_ready = litedramcore_uart_rx_fifo_syncfifo_writable;

// synthesis translate_off
reg dummy_d_260;
// synthesis translate_on
always @(*) begin
	array_muxed1 <= 14'd0;
	case (sdram_steerer_sel0)
		1'd0: begin
			array_muxed1 <= sdram_nop_a;
		end
		1'd1: begin
			array_muxed1 <= sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed1 <= sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed1 <= sdram_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_260 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_261;
// synthesis translate_on
always @(*) begin
	array_muxed2 <= 1'd0;
	case (sdram_steerer_sel0)
		1'd0: begin
			array_muxed2 <= 1'd0;
		end
		1'd1: begin
			array_muxed2 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed2 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed2 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_261 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_trascon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);
assign litedramcore_uart_rx_fifo_sink_first = litedramcore_source_first;
assign sdram_bankmachine1_row_hit = (sdram_bankmachine1_row == sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7]);

// synthesis translate_off
reg dummy_d_262;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_row_open <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine1_trccon_ready) begin
				sdram_bankmachine1_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_262 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_263;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_row_close <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
			sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine1_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_263 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_264;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed6 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[0];
		end
		1'd1: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[1];
		end
		2'd2: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[2];
		end
		2'd3: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[3];
		end
		3'd4: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[4];
		end
		3'd5: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[5];
		end
		3'd6: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[6];
		end
		default: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[7];
		end
	endcase
// synthesis translate_off
	dummy_d_264 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_265;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	case (bankmachine1_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine1_trccon_ready) begin
				sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_265 = dummy_s;
// synthesis translate_on
end
assign litedramcore_interface1_bank_bus_we = litedramcore_we;

// synthesis translate_off
reg dummy_d_266;
// synthesis translate_on
always @(*) begin
	array_muxed4 <= 1'd0;
	case (sdram_steerer_sel0)
		1'd0: begin
			array_muxed4 <= 1'd0;
		end
		1'd1: begin
			array_muxed4 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed4 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed4 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_266 = dummy_s;
// synthesis translate_on
end
assign v7ddrphy_bitslip10_i = v7ddrphy_dq_i_data10;

// synthesis translate_off
reg dummy_d_267;
// synthesis translate_on
always @(*) begin
	array_muxed3 <= 1'd0;
	case (sdram_steerer_sel0)
		1'd0: begin
			array_muxed3 <= 1'd0;
		end
		1'd1: begin
			array_muxed3 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed3 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed3 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_267 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_twtpcon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_cmd_payload_is_write);

// synthesis translate_off
reg dummy_d_268;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed7 <= 14'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed7 <= sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed7 <= sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed7 <= sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			rhs_array_muxed7 <= sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			rhs_array_muxed7 <= sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			rhs_array_muxed7 <= sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			rhs_array_muxed7 <= sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed7 <= sdram_bankmachine7_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_268 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_269;
// synthesis translate_on
always @(*) begin
	array_muxed5 <= 1'd0;
	case (sdram_steerer_sel0)
		1'd0: begin
			array_muxed5 <= 1'd0;
		end
		1'd1: begin
			array_muxed5 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed5 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed5 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_269 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload0_r = litedramcore_interface4_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_270;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed8 <= 3'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed8 <= sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed8 <= sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed8 <= sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			rhs_array_muxed8 <= sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			rhs_array_muxed8 <= sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			rhs_array_muxed8 <= sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			rhs_array_muxed8 <= sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed8 <= sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
// synthesis translate_off
	dummy_d_270 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_271;
// synthesis translate_on
always @(*) begin
	array_muxed6 <= 1'd0;
	case (sdram_steerer_sel0)
		1'd0: begin
			array_muxed6 <= 1'd0;
		end
		1'd1: begin
			array_muxed6 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed6 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed6 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_271 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine1_trccon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);

// synthesis translate_off
reg dummy_d_272;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed9 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed9 <= sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed9 <= sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed9 <= sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			rhs_array_muxed9 <= sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			rhs_array_muxed9 <= sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			rhs_array_muxed9 <= sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			rhs_array_muxed9 <= sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed9 <= sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
// synthesis translate_off
	dummy_d_272 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;

// synthesis translate_off
reg dummy_d_273;
// synthesis translate_on
always @(*) begin
	array_muxed7 <= 3'd0;
	case (sdram_steerer_sel1)
		1'd0: begin
			array_muxed7 <= sdram_nop_ba[2:0];
		end
		1'd1: begin
			array_muxed7 <= sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			array_muxed7 <= sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			array_muxed7 <= sdram_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_273 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_reload0_w = litedramcore_timer0_reload_storage[7:0];

// synthesis translate_off
reg dummy_d_274;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed10 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed10 <= sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed10 <= sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed10 <= sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			rhs_array_muxed10 <= sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			rhs_array_muxed10 <= sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			rhs_array_muxed10 <= sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			rhs_array_muxed10 <= sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed10 <= sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
// synthesis translate_off
	dummy_d_274 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank0_bus_errors0_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 4'd8));

// synthesis translate_off
reg dummy_d_275;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed24 <= 21'd0;
	case (roundrobin4_grant)
		1'd0: begin
			rhs_array_muxed24 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed24 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_275 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_276;
// synthesis translate_on
always @(*) begin
	array_muxed8 <= 14'd0;
	case (sdram_steerer_sel1)
		1'd0: begin
			array_muxed8 <= sdram_nop_a;
		end
		1'd1: begin
			array_muxed8 <= sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed8 <= sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed8 <= sdram_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_276 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_277;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed11 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed11 <= sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed11 <= sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed11 <= sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			rhs_array_muxed11 <= sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			rhs_array_muxed11 <= sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			rhs_array_muxed11 <= sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			rhs_array_muxed11 <= sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed11 <= sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
// synthesis translate_off
	dummy_d_277 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_eventmanager_pending_r = litedramcore_interface5_bank_bus_dat_w[1:0];
assign litedramcore_csrbank6_tuning_word0_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd3));
assign litedramcore_interface1_bank_bus_dat_w = litedramcore_dat_w;

// synthesis translate_off
reg dummy_d_278;
// synthesis translate_on
always @(*) begin
	t_array_muxed3 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed3 <= sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed3 <= sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed3 <= sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			t_array_muxed3 <= sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			t_array_muxed3 <= sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			t_array_muxed3 <= sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			t_array_muxed3 <= sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			t_array_muxed3 <= sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
// synthesis translate_off
	dummy_d_278 = dummy_s;
// synthesis translate_on
end
assign litedramcore_uart_rx_fifo_source_payload_data = litedramcore_uart_rx_fifo_fifo_out_payload_data;

// synthesis translate_off
reg dummy_d_279;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_row_close <= 1'd0;
	case (bankmachine7_state)
		1'd1: begin
			sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine7_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_279 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_280;
// synthesis translate_on
always @(*) begin
	array_muxed10 <= 1'd0;
	case (sdram_steerer_sel1)
		1'd0: begin
			array_muxed10 <= 1'd0;
		end
		1'd1: begin
			array_muxed10 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed10 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed10 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_280 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_281;
// synthesis translate_on
always @(*) begin
	sdram_master_p0_address <= 14'd0;
	if (sdram_storage[0]) begin
		sdram_master_p0_address <= sdram_slave_p0_address;
	end else begin
		sdram_master_p0_address <= sdram_inti_p0_address;
	end
// synthesis translate_off
	dummy_d_281 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_req_valid = sdram_interface_bank2_valid;
assign sdram_bankmachine2_req_ready = sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign litedramcore_csrbank3_dfii_pi3_wrdata6_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd70));
assign sdram_bankmachine2_req_we = sdram_interface_bank2_we;
assign sdram_bankmachine2_req_addr = sdram_interface_bank2_addr;
assign sdram_bankmachine2_req_lock = (sdram_bankmachine2_cmd_buffer_lookahead_source_valid | sdram_bankmachine2_cmd_buffer_source_valid);

// synthesis translate_off
reg dummy_d_282;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_req_wdata_ready <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							if (sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								sdram_bankmachine2_req_wdata_ready <= sdram_bankmachine2_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_282 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_283;
// synthesis translate_on
always @(*) begin
	array_muxed11 <= 1'd0;
	case (sdram_steerer_sel1)
		1'd0: begin
			array_muxed11 <= 1'd0;
		end
		1'd1: begin
			array_muxed11 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed11 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed11 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_283 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_284;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_req_rdata_valid <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							if (sdram_bankmachine2_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine2_req_rdata_valid <= sdram_bankmachine2_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_284 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_refresh_req = sdram_cmd_valid;

// synthesis translate_off
reg dummy_d_285;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_refresh_gnt <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine2_twtpcon_ready) begin
				sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_285 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_286;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_valid <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				sdram_bankmachine2_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine2_trccon_ready) begin
				sdram_bankmachine2_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							sdram_bankmachine2_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_286 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_287;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd2))) begin
		sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd2))) begin
		sdram_bankmachine2_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_287 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_288;
// synthesis translate_on
always @(*) begin
	array_muxed12 <= 1'd0;
	case (sdram_steerer_sel1)
		1'd0: begin
			array_muxed12 <= 1'd0;
		end
		1'd1: begin
			array_muxed12 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed12 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed12 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_288 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_289;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine2_row_col_n_addr_sel) begin
		sdram_bankmachine2_cmd_payload_a <= sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine2_cmd_payload_a <= ((sdram_bankmachine2_auto_precharge <<< 4'd10) | {sdram_bankmachine2_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_289 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_290;
// synthesis translate_on
always @(*) begin
	array_muxed9 <= 1'd0;
	case (sdram_steerer_sel1)
		1'd0: begin
			array_muxed9 <= 1'd0;
		end
		1'd1: begin
			array_muxed9 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed9 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed9 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_290 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_cmd_payload_ba = 2'd2;

// synthesis translate_off
reg dummy_d_291;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							sdram_bankmachine2_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_291 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_address1_r = litedramcore_interface3_bank_bus_dat_w[5:0];

// synthesis translate_off
reg dummy_d_292;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine2_trccon_ready) begin
				sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_292 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank0_bus_errors0_r = litedramcore_interface0_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_293;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_payload_we <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				sdram_bankmachine2_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							if (sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_293 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_294;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine2_trccon_ready) begin
				sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_294 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_en0_w = litedramcore_timer0_en_storage;

// synthesis translate_off
reg dummy_d_295;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							if (sdram_bankmachine2_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_295 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_296;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							if (sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_296 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_297;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((sdram_bankmachine2_cmd_buffer_lookahead_source_valid & sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine2_auto_precharge <= (sdram_bankmachine2_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_297 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = sdram_bankmachine2_req_valid;
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign v7ddrphy_bitslip11_i = v7ddrphy_dq_i_data11;
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine2_req_we;
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine2_req_addr;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_valid = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_ready = sdram_bankmachine2_cmd_buffer_sink_ready;

// synthesis translate_off
reg dummy_d_298;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed26 <= 1'd0;
	case (roundrobin4_grant)
		1'd0: begin
			rhs_array_muxed26 <= (((port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked8 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed26 <= (((cmd_payload_addr[9:7] == 3'd4) & (~(((((((locked9 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_298 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_cmd_buffer_lookahead_source_first = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_last = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (sdram_bankmachine2_cmd_buffer_lookahead_level != 5'd16);
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};

// synthesis translate_off
reg dummy_d_299;
// synthesis translate_on
always @(*) begin
	array_muxed17 <= 1'd0;
	case (sdram_steerer_sel2)
		1'd0: begin
			array_muxed17 <= 1'd0;
		end
		1'd1: begin
			array_muxed17 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed17 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed17 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);
		end
	endcase
// synthesis translate_off
	dummy_d_299 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;

// synthesis translate_off
reg dummy_d_300;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_300 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_301;
// synthesis translate_on
always @(*) begin
	array_muxed18 <= 1'd0;
	case (sdram_steerer_sel2)
		1'd0: begin
			array_muxed18 <= 1'd0;
		end
		1'd1: begin
			array_muxed18 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			array_muxed18 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed18 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);
		end
	endcase
// synthesis translate_off
	dummy_d_301 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank4_update_value0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd9));
assign sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;

// synthesis translate_off
reg dummy_d_302;
// synthesis translate_on
always @(*) begin
	array_muxed19 <= 1'd0;
	case (sdram_steerer_sel2)
		1'd0: begin
			array_muxed19 <= 1'd0;
		end
		1'd1: begin
			array_muxed19 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed19 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed19 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_302 = dummy_s;
// synthesis translate_on
end
assign litedramcore_bus_wishbone_cti = litedramcore_shared_cti;
assign sdram_bankmachine2_cmd_buffer_lookahead_do_read = (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine2_cmd_buffer_lookahead_consume;

// synthesis translate_off
reg dummy_d_303;
// synthesis translate_on
always @(*) begin
	array_muxed20 <= 1'd0;
	case (sdram_steerer_sel2)
		1'd0: begin
			array_muxed20 <= 1'd0;
		end
		1'd1: begin
			array_muxed20 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed20 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed20 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_303 = dummy_s;
// synthesis translate_on
end
assign litedramcore_shared_stb = rhs_array_muxed48;

// synthesis translate_off
reg dummy_d_304;
// synthesis translate_on
always @(*) begin
	array_muxed21 <= 3'd0;
	case (sdram_steerer_sel3)
		1'd0: begin
			array_muxed21 <= sdram_nop_ba[2:0];
		end
		1'd1: begin
			array_muxed21 <= sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			array_muxed21 <= sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			array_muxed21 <= sdram_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_304 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_305;
// synthesis translate_on
always @(*) begin
	t_array_muxed4 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed4 <= sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed4 <= sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed4 <= sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			t_array_muxed4 <= sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			t_array_muxed4 <= sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			t_array_muxed4 <= sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			t_array_muxed4 <= sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			t_array_muxed4 <= sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
// synthesis translate_off
	dummy_d_305 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine4_cmd_buffer_lookahead_sink_first;
assign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign litedramcore_csrbank3_dfii_pi0_wrdata5_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine2_cmd_buffer_sink_valid = sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine2_cmd_buffer_sink_ready = sdram_bankmachine2_cmd_buffer_pipe_ce;
assign litedramcore_csrbank0_bus_errors0_w = litedramcore_ctrl_bus_errors_status[7:0];
assign sdram_bankmachine2_cmd_buffer_sink_last = sdram_bankmachine2_cmd_buffer_lookahead_source_last;

// synthesis translate_off
reg dummy_d_306;
// synthesis translate_on
always @(*) begin
	array_muxed23 <= 1'd0;
	case (sdram_steerer_sel3)
		1'd0: begin
			array_muxed23 <= 1'd0;
		end
		1'd1: begin
			array_muxed23 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed23 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed23 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_306 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_cmd_buffer_sink_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine2_cmd_buffer_sink_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign v7ddrphy_bitslip12_i = v7ddrphy_dq_i_data12;
assign litedramcore_csrbank3_dfii_pi0_baddress0_r = litedramcore_interface3_bank_bus_dat_w[2:0];
assign sdram_bankmachine2_cmd_buffer_source_first = sdram_bankmachine2_cmd_buffer_first_n;
assign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign litedramcore_csrbank4_value3_w = litedramcore_timer0_value_status[31:24];
assign sdram_bankmachine2_cmd_buffer_pipe_ce = (sdram_bankmachine2_cmd_buffer_source_ready | (~sdram_bankmachine2_cmd_buffer_valid_n));
assign sdram_bankmachine2_cmd_buffer_busy = (1'd0 | sdram_bankmachine2_cmd_buffer_valid_n);
assign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;

// synthesis translate_off
reg dummy_d_307;
// synthesis translate_on
always @(*) begin
	array_muxed26 <= 1'd0;
	case (sdram_steerer_sel3)
		1'd0: begin
			array_muxed26 <= 1'd0;
		end
		1'd1: begin
			array_muxed26 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed26 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed26 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);
		end
	endcase
// synthesis translate_off
	dummy_d_307 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_308;
// synthesis translate_on
always @(*) begin
	t_array_muxed5 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed5 <= sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed5 <= sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed5 <= sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			t_array_muxed5 <= sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			t_array_muxed5 <= sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			t_array_muxed5 <= sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			t_array_muxed5 <= sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			t_array_muxed5 <= sdram_bankmachine7_cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_308 = dummy_s;
// synthesis translate_on
end
assign litedramcore_request = {litedramcore_interface1_soc_bus_cyc, litedramcore_interface0_soc_bus_cyc};

// synthesis translate_off
reg dummy_d_309;
// synthesis translate_on
always @(*) begin
	array_muxed27 <= 1'd0;
	case (sdram_steerer_sel3)
		1'd0: begin
			array_muxed27 <= 1'd0;
		end
		1'd1: begin
			array_muxed27 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed27 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed27 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_309 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_row_hit = (sdram_bankmachine2_row == sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7]);

// synthesis translate_off
reg dummy_d_310;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_row_open <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine2_trccon_ready) begin
				sdram_bankmachine2_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_310 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_311;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_row_close <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
			sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine2_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_311 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_312;
// synthesis translate_on
always @(*) begin
	litedramcore_uart_rx_fifo_wrport_adr <= 4'd0;
	if (litedramcore_uart_rx_fifo_replace) begin
		litedramcore_uart_rx_fifo_wrport_adr <= (litedramcore_uart_rx_fifo_produce - 1'd1);
	end else begin
		litedramcore_uart_rx_fifo_wrport_adr <= litedramcore_uart_rx_fifo_produce;
	end
// synthesis translate_off
	dummy_d_312 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_313;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	case (bankmachine2_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine2_trccon_ready) begin
				sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_313 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine2_twtpcon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_cmd_payload_is_write);
assign litedramcore_uart_rx_fifo_wrport_we = (litedramcore_uart_rx_fifo_syncfifo_we & (litedramcore_uart_rx_fifo_syncfifo_writable | litedramcore_uart_rx_fifo_replace));
assign sdram_bankmachine2_trccon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_row_open);
assign litedramcore_csrbank3_dfii_pi3_wrdata3_w = sdram_phaseinjector3_wrdata_storage[31:24];
assign sdram_bankmachine2_trascon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_row_open);

// synthesis translate_off
reg dummy_d_314;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_cke <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_cke <= sdram_slave_p3_cke;
	end else begin
		sdram_master_p3_cke <= sdram_inti_p3_cke;
	end
// synthesis translate_off
	dummy_d_314 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_315;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_we_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p1_we_n <= sdram_slave_p1_we_n;
	end else begin
		sdram_master_p1_we_n <= sdram_inti_p1_we_n;
	end
// synthesis translate_off
	dummy_d_315 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata7_w = sdram_phaseinjector0_wrdata_storage[63:56];
assign v7ddrphy_bitslip13_i = v7ddrphy_dq_i_data13;
assign sdram_bankmachine3_req_valid = sdram_interface_bank3_valid;
assign sdram_bankmachine3_req_ready = sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine3_trccon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);
assign sdram_bankmachine3_req_we = sdram_interface_bank3_we;

// synthesis translate_off
reg dummy_d_316;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed15 <= 21'd0;
	case (roundrobin1_grant)
		1'd0: begin
			rhs_array_muxed15 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed15 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_316 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_req_addr = sdram_interface_bank3_addr;
assign sdram_bankmachine3_req_lock = (sdram_bankmachine3_cmd_buffer_lookahead_source_valid | sdram_bankmachine3_cmd_buffer_source_valid);

// synthesis translate_off
reg dummy_d_317;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_req_wdata_ready <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							if (sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								sdram_bankmachine3_req_wdata_ready <= sdram_bankmachine3_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_317 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_318;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_req_rdata_valid <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							if (sdram_bankmachine3_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine3_req_rdata_valid <= sdram_bankmachine3_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_318 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_refresh_req = sdram_cmd_valid;
assign litedramcore_csrbank3_dfii_pi3_wrdata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 7'd74));

// synthesis translate_off
reg dummy_d_319;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_refresh_gnt <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine3_twtpcon_ready) begin
				sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_319 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_320;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_valid <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				sdram_bankmachine3_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine3_trccon_ready) begin
				sdram_bankmachine3_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							sdram_bankmachine3_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_320 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_321;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed17 <= 1'd0;
	case (roundrobin1_grant)
		1'd0: begin
			rhs_array_muxed17 <= (((port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked2 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed17 <= (((cmd_payload_addr[9:7] == 1'd1) & (~(((((((locked3 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_321 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_322;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd3))) begin
		sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd3))) begin
		sdram_bankmachine3_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_322 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_323;
// synthesis translate_on
always @(*) begin
	sdram_master_p1_act_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p1_act_n <= sdram_slave_p1_act_n;
	end else begin
		sdram_master_p1_act_n <= sdram_inti_p1_act_n;
	end
// synthesis translate_off
	dummy_d_323 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_324;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine3_row_col_n_addr_sel) begin
		sdram_bankmachine3_cmd_payload_a <= sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine3_cmd_payload_a <= ((sdram_bankmachine3_auto_precharge <<< 4'd10) | {sdram_bankmachine3_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_324 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_cmd_payload_ba = 2'd3;

// synthesis translate_off
reg dummy_d_325;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							sdram_bankmachine3_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_325 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata6_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 3'd7));

// synthesis translate_off
reg dummy_d_326;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine3_trccon_ready) begin
				sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_326 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_327;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_payload_we <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				sdram_bankmachine3_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							if (sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_327 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_328;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine3_trccon_ready) begin
				sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_328 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_329;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							if (sdram_bankmachine3_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_329 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_330;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							if (sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_330 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_331;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((sdram_bankmachine3_cmd_buffer_lookahead_source_valid & sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine3_auto_precharge <= (sdram_bankmachine3_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_331 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata6_w = sdram_phaseinjector0_wrdata_storage[55:48];
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = sdram_bankmachine3_req_valid;
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine3_req_we;
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine3_req_addr;
assign litedramcore_timer0_eventmanager_pending_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd15));
assign sdram_bankmachine3_cmd_buffer_lookahead_source_valid = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;

// synthesis translate_off
reg dummy_d_332;
// synthesis translate_on
always @(*) begin
	array_muxed13 <= 1'd0;
	case (sdram_steerer_sel1)
		1'd0: begin
			array_muxed13 <= 1'd0;
		end
		1'd1: begin
			array_muxed13 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed13 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed13 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);
		end
	endcase
// synthesis translate_off
	dummy_d_332 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_cmd_buffer_lookahead_source_ready = sdram_bankmachine3_cmd_buffer_sink_ready;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_first = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_last = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (sdram_bankmachine3_cmd_buffer_lookahead_level != 5'd16);
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
assign litedramcore_csrbank3_dfii_pi0_wrdata5_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd8));
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign litedramcore_csrbank3_dfii_pi1_rddata7_w = sdram_phaseinjector1_status[63:56];
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign sdram_master_p1_rddata = v7ddrphy_dfi_p1_rddata;

// synthesis translate_off
reg dummy_d_333;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine7_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine7_row_col_n_addr_sel) begin
		sdram_bankmachine7_cmd_payload_a <= sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine7_cmd_payload_a <= ((sdram_bankmachine7_auto_precharge <<< 4'd10) | {sdram_bankmachine7_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_333 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_334;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_334 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign litedramcore_csrbank3_dfii_pi0_wrdata5_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd8));

// synthesis translate_off
reg dummy_d_335;
// synthesis translate_on
always @(*) begin
	sdram_slave_p3_rddata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_slave_p3_rddata <= sdram_master_p3_rddata;
	end else begin
	end
// synthesis translate_off
	dummy_d_335 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_cmd_buffer_lookahead_do_read = (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign litedramcore_csrbank3_dfii_pi0_wrdata5_w = sdram_phaseinjector0_wrdata_storage[47:40];
assign sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign litedramcore_csrbank6_tuning_word0_r = litedramcore_interface6_bank_bus_dat_w[7:0];

// synthesis translate_off
reg dummy_d_336;
// synthesis translate_on
always @(*) begin
	array_muxed14 <= 3'd0;
	case (sdram_steerer_sel2)
		1'd0: begin
			array_muxed14 <= sdram_nop_ba[2:0];
		end
		1'd1: begin
			array_muxed14 <= sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			array_muxed14 <= sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			array_muxed14 <= sdram_cmd_payload_ba[2:0];
		end
	endcase
// synthesis translate_off
	dummy_d_336 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;

// synthesis translate_off
reg dummy_d_337;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_act_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p3_act_n <= sdram_slave_p3_act_n;
	end else begin
		sdram_master_p3_act_n <= sdram_inti_p3_act_n;
	end
// synthesis translate_off
	dummy_d_337 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_338;
// synthesis translate_on
always @(*) begin
	fullmemorywe_next_state <= 3'd0;
	fullmemorywe_next_state <= fullmemorywe_state;
	case (fullmemorywe_state)
		1'd1: begin
			if ((tag_do_tag == interface0_wb_sdram_adr[29:4])) begin
				fullmemorywe_next_state <= 1'd0;
			end else begin
				if (tag_do_dirty) begin
					fullmemorywe_next_state <= 2'd2;
				end else begin
					fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			if (ack) begin
				if (1'd1) begin
					fullmemorywe_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			fullmemorywe_next_state <= 3'd4;
		end
		3'd4: begin
			if (ack) begin
				if (1'd1) begin
					fullmemorywe_next_state <= 1'd1;
				end else begin
					fullmemorywe_next_state <= 3'd4;
				end
			end
		end
		default: begin
			if ((interface0_wb_sdram_cyc & interface0_wb_sdram_stb)) begin
				fullmemorywe_next_state <= 1'd1;
			end
		end
	endcase
// synthesis translate_off
	dummy_d_338 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_cmd_buffer_sink_valid = sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine3_cmd_buffer_sink_ready = sdram_bankmachine3_cmd_buffer_pipe_ce;
assign sdram_bankmachine3_cmd_buffer_sink_first = sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign sdram_bankmachine3_cmd_buffer_sink_last = sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine3_cmd_buffer_sink_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine3_cmd_buffer_sink_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine3_cmd_buffer_source_valid = sdram_bankmachine3_cmd_buffer_valid_n;
assign sdram_bankmachine3_cmd_buffer_source_ready = (sdram_bankmachine3_req_wdata_ready | sdram_bankmachine3_req_rdata_valid);
assign sdram_bankmachine3_cmd_buffer_source_first = sdram_bankmachine3_cmd_buffer_first_n;
assign sdram_bankmachine3_cmd_buffer_source_last = sdram_bankmachine3_cmd_buffer_last_n;
assign sdram_bankmachine3_cmd_buffer_pipe_ce = (sdram_bankmachine3_cmd_buffer_source_ready | (~sdram_bankmachine3_cmd_buffer_valid_n));
assign sdram_bankmachine3_cmd_buffer_busy = (1'd0 | sdram_bankmachine3_cmd_buffer_valid_n);

// synthesis translate_off
reg dummy_d_339;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_cke <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_cke <= sdram_slave_p2_cke;
	end else begin
		sdram_master_p2_cke <= sdram_inti_p2_cke;
	end
// synthesis translate_off
	dummy_d_339 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_340;
// synthesis translate_on
always @(*) begin
	array_muxed15 <= 14'd0;
	case (sdram_steerer_sel2)
		1'd0: begin
			array_muxed15 <= sdram_nop_a;
		end
		1'd1: begin
			array_muxed15 <= sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			array_muxed15 <= sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed15 <= sdram_cmd_payload_a;
		end
	endcase
// synthesis translate_off
	dummy_d_340 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_341;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_odt <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_odt <= sdram_slave_p2_odt;
	end else begin
		sdram_master_p2_odt <= sdram_inti_p2_odt;
	end
// synthesis translate_off
	dummy_d_341 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = sdram_bankmachine7_req_valid;
assign sdram_bankmachine3_row_hit = (sdram_bankmachine3_row == sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7]);

// synthesis translate_off
reg dummy_d_342;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_row_open <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine3_trccon_ready) begin
				sdram_bankmachine3_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_342 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_343;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_row_close <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
			sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine3_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_343 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank3_dfii_pi0_wrdata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd10));

// synthesis translate_off
reg dummy_d_344;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	case (bankmachine3_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine3_trccon_ready) begin
				sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_344 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_345;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_wrdata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_wrdata <= sdram_slave_p3_wrdata;
	end else begin
		sdram_master_p3_wrdata <= sdram_inti_p3_wrdata;
	end
// synthesis translate_off
	dummy_d_345 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_twtpcon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_cmd_payload_is_write);
assign v7ddrphy_bitslip15_i = v7ddrphy_dq_i_data15;

// synthesis translate_off
reg dummy_d_346;
// synthesis translate_on
always @(*) begin
	array_muxed16 <= 1'd0;
	case (sdram_steerer_sel2)
		1'd0: begin
			array_muxed16 <= 1'd0;
		end
		1'd1: begin
			array_muxed16 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed16 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed16 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);
		end
	endcase
// synthesis translate_off
	dummy_d_346 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_347;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_wrdata <= 64'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_wrdata <= sdram_slave_p2_wrdata;
	end else begin
		sdram_master_p2_wrdata <= sdram_inti_p2_wrdata;
	end
// synthesis translate_off
	dummy_d_347 = dummy_s;
// synthesis translate_on
end
assign roundrobin2_ce = ((~sdram_interface_bank2_valid) & (~sdram_interface_bank2_lock));

// synthesis translate_off
reg dummy_d_348;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_wrdata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_wrdata_en <= sdram_slave_p2_wrdata_en;
	end else begin
		sdram_master_p2_wrdata_en <= sdram_inti_p2_wrdata_en;
	end
// synthesis translate_off
	dummy_d_348 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine3_trascon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);

// synthesis translate_off
reg dummy_d_349;
// synthesis translate_on
always @(*) begin
	sdram_master_p2_wrdata_mask <= 8'd0;
	if (sdram_storage[0]) begin
		sdram_master_p2_wrdata_mask <= sdram_slave_p2_wrdata_mask;
	end else begin
		sdram_master_p2_wrdata_mask <= sdram_inti_p2_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_349 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine7_req_addr;

// synthesis translate_off
reg dummy_d_350;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed21 <= 21'd0;
	case (roundrobin3_grant)
		1'd0: begin
			rhs_array_muxed21 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed21 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_350 = dummy_s;
// synthesis translate_on
end
assign port_wdata_ready = new_master_wdata_ready2;
assign sdram_bankmachine7_cmd_buffer_lookahead_source_valid = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;

// synthesis translate_off
reg dummy_d_351;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_wrdata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_wrdata_en <= sdram_slave_p3_wrdata_en;
	end else begin
		sdram_master_p3_wrdata_en <= sdram_inti_p3_wrdata_en;
	end
// synthesis translate_off
	dummy_d_351 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_352;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed23 <= 1'd0;
	case (roundrobin3_grant)
		1'd0: begin
			rhs_array_muxed23 <= (((port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked6 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & port_cmd_valid);
		end
		default: begin
			rhs_array_muxed23 <= (((cmd_payload_addr[9:7] == 2'd3) & (~(((((((locked7 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
		end
	endcase
// synthesis translate_off
	dummy_d_352 = dummy_s;
// synthesis translate_on
end
assign interface1_wb_sdram_dat_w = litedramcore_shared_dat_w;
assign sdram_bankmachine4_req_valid = sdram_interface_bank4_valid;
assign sdram_bankmachine7_cmd_buffer_lookahead_source_ready = sdram_bankmachine7_cmd_buffer_sink_ready;
assign sdram_bankmachine4_req_ready = sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine4_req_we = sdram_interface_bank4_we;
assign sdram_bankmachine4_req_addr = sdram_interface_bank4_addr;
assign sdram_bankmachine4_req_lock = (sdram_bankmachine4_cmd_buffer_lookahead_source_valid | sdram_bankmachine4_cmd_buffer_source_valid);

// synthesis translate_off
reg dummy_d_353;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_req_wdata_ready <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							if (sdram_bankmachine4_cmd_buffer_source_payload_we) begin
								sdram_bankmachine4_req_wdata_ready <= sdram_bankmachine4_cmd_ready;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_353 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_354;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_req_rdata_valid <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							if (sdram_bankmachine4_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine4_req_rdata_valid <= sdram_bankmachine4_cmd_ready;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_354 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine7_cmd_buffer_lookahead_source_first = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine4_refresh_req = sdram_cmd_valid;

// synthesis translate_off
reg dummy_d_355;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_refresh_gnt <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
			if (sdram_bankmachine4_twtpcon_ready) begin
				sdram_bankmachine4_refresh_gnt <= 1'd1;
			end
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_355 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_356;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_valid <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
			if ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin
				sdram_bankmachine4_cmd_valid <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine4_trccon_ready) begin
				sdram_bankmachine4_cmd_valid <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							sdram_bankmachine4_cmd_valid <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_356 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_357;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd4))) begin
		sdram_bankmachine4_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd4))) begin
		sdram_bankmachine4_cmd_ready <= 1'd1;
	end
// synthesis translate_off
	dummy_d_357 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_358;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_address <= 14'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_address <= sdram_slave_p3_address;
	end else begin
		sdram_master_p3_address <= sdram_inti_p3_address;
	end
// synthesis translate_off
	dummy_d_358 = dummy_s;
// synthesis translate_on
end
assign {litedramcore_uart_rx_fifo_fifo_out_last, litedramcore_uart_rx_fifo_fifo_out_first, litedramcore_uart_rx_fifo_fifo_out_payload_data} = litedramcore_uart_rx_fifo_syncfifo_dout;

// synthesis translate_off
reg dummy_d_359;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_payload_a <= 14'd0;
	if (sdram_bankmachine4_row_col_n_addr_sel) begin
		sdram_bankmachine4_cmd_payload_a <= sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7];
	end else begin
		sdram_bankmachine4_cmd_payload_a <= ((sdram_bankmachine4_auto_precharge <<< 4'd10) | {sdram_bankmachine4_cmd_buffer_source_payload_addr[6:0], {3{1'd0}}});
	end
// synthesis translate_off
	dummy_d_359 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_cmd_payload_ba = 3'd4;

// synthesis translate_off
reg dummy_d_360;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_payload_cas <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							sdram_bankmachine4_cmd_payload_cas <= 1'd1;
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_360 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_361;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_payload_ras <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
			if ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin
				sdram_bankmachine4_cmd_payload_ras <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine4_trccon_ready) begin
				sdram_bankmachine4_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_361 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_362;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_payload_we <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
			if ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin
				sdram_bankmachine4_cmd_payload_we <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							if (sdram_bankmachine4_cmd_buffer_source_payload_we) begin
								sdram_bankmachine4_cmd_payload_we <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_362 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_363;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_bank <= 3'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_bank <= sdram_slave_p3_bank;
	end else begin
		sdram_master_p3_bank <= sdram_inti_p3_bank;
	end
// synthesis translate_off
	dummy_d_363 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_364;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
			if ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin
				sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			end
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine4_trccon_ready) begin
				sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			end
		end
		3'd4: begin
			sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_364 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_365;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							if (sdram_bankmachine4_cmd_buffer_source_payload_we) begin
							end else begin
								sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_365 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_366;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
			if (sdram_bankmachine4_refresh_req) begin
			end else begin
				if (sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (sdram_bankmachine4_row_opened) begin
						if (sdram_bankmachine4_row_hit) begin
							if (sdram_bankmachine4_cmd_buffer_source_payload_we) begin
								sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
							end else begin
							end
						end else begin
						end
					end else begin
					end
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_366 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_367;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_auto_precharge <= 1'd0;
	if ((sdram_bankmachine4_cmd_buffer_lookahead_source_valid & sdram_bankmachine4_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20:7] != sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7])) begin
			sdram_bankmachine4_auto_precharge <= (sdram_bankmachine4_row_close == 1'd0);
		end
	end
// synthesis translate_off
	dummy_d_367 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = sdram_bankmachine4_req_valid;
assign sdram_bankmachine4_cmd_buffer_lookahead_sink_ready = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;

// synthesis translate_off
reg dummy_d_368;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_cas_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p3_cas_n <= sdram_slave_p3_cas_n;
	end else begin
		sdram_master_p3_cas_n <= sdram_inti_p3_cas_n;
	end
// synthesis translate_off
	dummy_d_368 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_369;
// synthesis translate_on
always @(*) begin
	t_array_muxed1 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed1 <= sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed1 <= sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed1 <= sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			t_array_muxed1 <= sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			t_array_muxed1 <= sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			t_array_muxed1 <= sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			t_array_muxed1 <= sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			t_array_muxed1 <= sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
// synthesis translate_off
	dummy_d_369 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_370;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_wrdata_mask <= 8'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_wrdata_mask <= sdram_slave_p3_wrdata_mask;
	end else begin
		sdram_master_p3_wrdata_mask <= sdram_inti_p3_wrdata_mask;
	end
// synthesis translate_off
	dummy_d_370 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine4_req_we;
assign sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine4_req_addr;
assign sdram_bankmachine4_cmd_buffer_lookahead_source_valid = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
assign sdram_bankmachine4_cmd_buffer_lookahead_source_ready = sdram_bankmachine4_cmd_buffer_sink_ready;

// synthesis translate_off
reg dummy_d_371;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_cs_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p3_cs_n <= sdram_slave_p3_cs_n;
	end else begin
		sdram_master_p3_cs_n <= sdram_inti_p3_cs_n;
	end
// synthesis translate_off
	dummy_d_371 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_cmd_buffer_lookahead_source_first = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
assign v7ddrphy_bitslip16_i = v7ddrphy_dq_i_data16;
assign sdram_bankmachine4_cmd_buffer_lookahead_source_last = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (sdram_bankmachine4_cmd_buffer_lookahead_level != 5'd16);
assign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
assign litedramcore_csrbank3_dfii_pi0_wrdata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we};
assign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
assign litedramcore_csrbank3_dfii_pi0_wrdata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[6:0] == 4'd12));

// synthesis translate_off
reg dummy_d_372;
// synthesis translate_on
always @(*) begin
	litedramwishbone2native_next_state <= 2'd0;
	litedramwishbone2native_next_state <= litedramwishbone2native_state;
	case (litedramwishbone2native_state)
		1'd1: begin
			if (port_wdata_ready) begin
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		2'd2: begin
			if (port_rdata_valid) begin
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		default: begin
			if ((port_cmd_valid & port_cmd_ready)) begin
				if (we) begin
					litedramwishbone2native_next_state <= 1'd1;
				end else begin
					litedramwishbone2native_next_state <= 2'd2;
				end
			end
		end
	endcase
// synthesis translate_off
	dummy_d_372 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_373;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 4'd0;
	if (sdram_bankmachine4_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine4_cmd_buffer_lookahead_produce;
	end
// synthesis translate_off
	dummy_d_373 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | sdram_bankmachine4_cmd_buffer_lookahead_replace));
assign sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
assign litedramcore_csrbank3_dfii_pi0_wrdata1_w = sdram_phaseinjector0_wrdata_storage[15:8];
assign wb_sdram_con_request = {interface1_wb_sdram_cyc};
assign wb_sdram_con_grant = 1'd0;

// synthesis translate_off
reg dummy_d_374;
// synthesis translate_on
always @(*) begin
	word_inc <= 1'd0;
	case (fullmemorywe_state)
		1'd1: begin
		end
		2'd2: begin
			if (ack) begin
				word_inc <= 1'd1;
			end
		end
		2'd3: begin
		end
		3'd4: begin
			if (ack) begin
				word_inc <= 1'd1;
			end
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_374 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_cmd_buffer_lookahead_do_read = (sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re);
assign sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine4_cmd_buffer_lookahead_consume;

// synthesis translate_off
reg dummy_d_375;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed25 <= 1'd0;
	case (roundrobin4_grant)
		1'd0: begin
			rhs_array_muxed25 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed25 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_375 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_376;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_reset_n <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_reset_n <= sdram_slave_p3_reset_n;
	end else begin
		sdram_master_p3_reset_n <= sdram_inti_p3_reset_n;
	end
// synthesis translate_off
	dummy_d_376 = dummy_s;
// synthesis translate_on
end
assign litedramcore_shared_adr = rhs_array_muxed44;
assign litedramcore_shared_dat_w = rhs_array_muxed45;

// synthesis translate_off
reg dummy_d_377;
// synthesis translate_on
always @(*) begin
	litedramcore_shared_dat_r <= 32'd0;
	litedramcore_shared_dat_r <= (((({32{litedramcore_slave_sel_r[0]}} & litedramcore_rom_bus_dat_r) | ({32{litedramcore_slave_sel_r[1]}} & litedramcore_sram_bus_dat_r)) | ({32{litedramcore_slave_sel_r[2]}} & litedramcore_bus_wishbone_dat_r)) | ({32{litedramcore_slave_sel_r[3]}} & interface1_wb_sdram_dat_r));
	if (litedramcore_done) begin
		litedramcore_shared_dat_r <= 32'd4294967295;
	end
// synthesis translate_off
	dummy_d_377 = dummy_s;
// synthesis translate_on
end
assign litedramcore_shared_sel = rhs_array_muxed46;
assign litedramcore_shared_cyc = rhs_array_muxed47;
assign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;

// synthesis translate_off
reg dummy_d_378;
// synthesis translate_on
always @(*) begin
	litedramcore_shared_ack <= 1'd0;
	litedramcore_shared_ack <= (((litedramcore_rom_bus_ack | litedramcore_sram_bus_ack) | litedramcore_bus_wishbone_ack) | interface1_wb_sdram_ack);
	if (litedramcore_done) begin
		litedramcore_shared_ack <= 1'd1;
	end
// synthesis translate_off
	dummy_d_378 = dummy_s;
// synthesis translate_on
end
assign litedramcore_shared_we = rhs_array_muxed49;
assign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine4_cmd_buffer_lookahead_sink_last;
assign litedramcore_shared_bte = rhs_array_muxed51;
assign litedramcore_shared_err = (((litedramcore_rom_bus_err | litedramcore_sram_bus_err) | litedramcore_bus_wishbone_err) | interface1_wb_sdram_err);
assign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign sdram_bankmachine4_cmd_buffer_sink_valid = sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine4_cmd_buffer_sink_ready = sdram_bankmachine4_cmd_buffer_pipe_ce;
assign sdram_bankmachine4_cmd_buffer_sink_first = sdram_bankmachine4_cmd_buffer_lookahead_source_first;
assign sdram_bankmachine4_cmd_buffer_sink_last = sdram_bankmachine4_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine4_cmd_buffer_sink_payload_we = sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine4_cmd_buffer_sink_payload_addr = sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine4_cmd_buffer_source_valid = sdram_bankmachine4_cmd_buffer_valid_n;
assign sdram_bankmachine4_cmd_buffer_source_ready = (sdram_bankmachine4_req_wdata_ready | sdram_bankmachine4_req_rdata_valid);
assign sdram_bankmachine4_cmd_buffer_source_first = sdram_bankmachine4_cmd_buffer_first_n;
assign sdram_bankmachine4_cmd_buffer_source_last = sdram_bankmachine4_cmd_buffer_last_n;
assign litedramcore_uart_rx_fifo_source_ready = litedramcore_uart_rx_clear;
assign sdram_bankmachine4_cmd_buffer_pipe_ce = (sdram_bankmachine4_cmd_buffer_source_ready | (~sdram_bankmachine4_cmd_buffer_valid_n));
assign v7ddrphy_bitslip17_i = v7ddrphy_dq_i_data17;
assign sdram_bankmachine4_cmd_buffer_busy = (1'd0 | sdram_bankmachine4_cmd_buffer_valid_n);

// synthesis translate_off
reg dummy_d_379;
// synthesis translate_on
always @(*) begin
	litedramcore_slave_sel <= 4'd0;
	litedramcore_slave_sel[0] <= (litedramcore_shared_adr[28:13] == 1'd0);
	litedramcore_slave_sel[1] <= (litedramcore_shared_adr[28:10] == 13'd4096);
	litedramcore_slave_sel[2] <= (litedramcore_shared_adr[28:14] == 10'd512);
	litedramcore_slave_sel[3] <= (litedramcore_shared_adr[28:27] == 2'd2);
// synthesis translate_off
	dummy_d_379 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_380;
// synthesis translate_on
always @(*) begin
	sdram_master_p3_rddata_en <= 1'd0;
	if (sdram_storage[0]) begin
		sdram_master_p3_rddata_en <= sdram_slave_p3_rddata_en;
	end else begin
		sdram_master_p3_rddata_en <= sdram_inti_p3_rddata_en;
	end
// synthesis translate_off
	dummy_d_380 = dummy_s;
// synthesis translate_on
end
assign sdram_master_p3_rddata = v7ddrphy_dfi_p3_rddata;
assign sdram_bankmachine4_row_hit = (sdram_bankmachine4_row == sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7]);
assign litedramcore_csrbank3_dfii_control0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[6:0] == 1'd0));

// synthesis translate_off
reg dummy_d_381;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_row_open <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine4_trccon_ready) begin
				sdram_bankmachine4_row_open <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_381 = dummy_s;
// synthesis translate_on
end

// synthesis translate_off
reg dummy_d_382;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_row_close <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
			sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd2: begin
			sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd3: begin
		end
		3'd4: begin
			sdram_bankmachine4_row_close <= 1'd1;
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_382 = dummy_s;
// synthesis translate_on
end
assign litedramcore_csrbank2_wlevel_en0_r = litedramcore_interface2_bank_bus_dat_w[0];
assign sdram_master_p3_rddata_valid = v7ddrphy_dfi_p3_rddata_valid;

// synthesis translate_off
reg dummy_d_383;
// synthesis translate_on
always @(*) begin
	sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
	case (bankmachine4_state)
		1'd1: begin
		end
		2'd2: begin
		end
		2'd3: begin
			if (sdram_bankmachine4_trccon_ready) begin
				sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
			end
		end
		3'd4: begin
		end
		3'd5: begin
		end
		3'd6: begin
		end
		3'd7: begin
		end
		4'd8: begin
		end
		default: begin
		end
	endcase
// synthesis translate_off
	dummy_d_383 = dummy_s;
// synthesis translate_on
end
assign litedramcore_timer0_value_we = litedramcore_csrbank4_value0_we;
assign sdram_bankmachine4_twtpcon_valid = ((sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_ready) & sdram_bankmachine4_cmd_payload_is_write);
assign sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;

// synthesis translate_off
reg dummy_d_384;
// synthesis translate_on
always @(*) begin
	litedramcore_error <= 1'd0;
	if (litedramcore_done) begin
		litedramcore_error <= 1'd1;
	end
// synthesis translate_off
	dummy_d_384 = dummy_s;
// synthesis translate_on
end
assign litedramcore_wait = ((litedramcore_shared_stb & litedramcore_shared_cyc) & (~litedramcore_shared_ack));
assign litedramcore_done = (litedramcore_count == 1'd0);
assign litedramcore_csrbank6_tuning_word2_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd1));

// synthesis translate_off
reg dummy_d_385;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed27 <= 21'd0;
	case (roundrobin5_grant)
		1'd0: begin
			rhs_array_muxed27 <= {port_cmd_payload_addr[23:10], port_cmd_payload_addr[6:0]};
		end
		default: begin
			rhs_array_muxed27 <= {cmd_payload_addr[23:10], cmd_payload_addr[6:0]};
		end
	endcase
// synthesis translate_off
	dummy_d_385 = dummy_s;
// synthesis translate_on
end
assign sdram_bankmachine4_trccon_valid = ((sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_ready) & sdram_bankmachine4_row_open);
assign litedramcore_csrbank3_dfii_pi2_wrdata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];
assign sdram_bankmachine4_trascon_valid = ((sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_ready) & sdram_bankmachine4_row_open);

// synthesis translate_off
reg dummy_d_386;
// synthesis translate_on
always @(*) begin
	rhs_array_muxed28 <= 1'd0;
	case (roundrobin5_grant)
		1'd0: begin
			rhs_array_muxed28 <= port_cmd_payload_we;
		end
		default: begin
			rhs_array_muxed28 <= cmd_payload_we;
		end
	endcase
// synthesis translate_off
	dummy_d_386 = dummy_s;
// synthesis translate_on
end

always @(posedge iodelay_clk) begin
	if ((reset_counter != 1'd0)) begin
		reset_counter <= (reset_counter - 1'd1);
	end else begin
		ic_reset <= 1'd0;
	end
	if (iodelay_rst) begin
		reset_counter <= 4'd15;
		ic_reset <= 1'd1;
	end
end

always @(posedge sys_clk) begin
	if ((litedramcore_ctrl_bus_errors != 32'd4294967295)) begin
		if (litedramcore_ctrl_bus_error) begin
			litedramcore_ctrl_bus_errors <= (litedramcore_ctrl_bus_errors + 1'd1);
		end
	end
	litedramcore_rom_bus_ack <= 1'd0;
	if (((litedramcore_rom_bus_cyc & litedramcore_rom_bus_stb) & (~litedramcore_rom_bus_ack))) begin
		litedramcore_rom_bus_ack <= 1'd1;
	end
	litedramcore_sram_bus_ack <= 1'd0;
	if (((litedramcore_sram_bus_cyc & litedramcore_sram_bus_stb) & (~litedramcore_sram_bus_ack))) begin
		litedramcore_sram_bus_ack <= 1'd1;
	end
	litedramcore_sink_ready <= 1'd0;
	if (((litedramcore_sink_valid & (~litedramcore_tx_busy)) & (~litedramcore_sink_ready))) begin
		litedramcore_tx_reg <= litedramcore_sink_payload_data;
		litedramcore_tx_bitcount <= 1'd0;
		litedramcore_tx_busy <= 1'd1;
		serial_tx <= 1'd0;
	end else begin
		if ((litedramcore_uart_clk_txen & litedramcore_tx_busy)) begin
			litedramcore_tx_bitcount <= (litedramcore_tx_bitcount + 1'd1);
			if ((litedramcore_tx_bitcount == 4'd8)) begin
				serial_tx <= 1'd1;
			end else begin
				if ((litedramcore_tx_bitcount == 4'd9)) begin
					serial_tx <= 1'd1;
					litedramcore_tx_busy <= 1'd0;
					litedramcore_sink_ready <= 1'd1;
				end else begin
					serial_tx <= litedramcore_tx_reg[0];
					litedramcore_tx_reg <= {1'd0, litedramcore_tx_reg[7:1]};
				end
			end
		end
	end
	if (litedramcore_tx_busy) begin
		{litedramcore_uart_clk_txen, litedramcore_phase_accumulator_tx} <= (litedramcore_phase_accumulator_tx + litedramcore_storage);
	end else begin
		{litedramcore_uart_clk_txen, litedramcore_phase_accumulator_tx} <= 1'd0;
	end
	litedramcore_source_valid <= 1'd0;
	litedramcore_rx_r <= litedramcore_rx;
	if ((~litedramcore_rx_busy)) begin
		if (((~litedramcore_rx) & litedramcore_rx_r)) begin
			litedramcore_rx_busy <= 1'd1;
			litedramcore_rx_bitcount <= 1'd0;
		end
	end else begin
		if (litedramcore_uart_clk_rxen) begin
			litedramcore_rx_bitcount <= (litedramcore_rx_bitcount + 1'd1);
			if ((litedramcore_rx_bitcount == 1'd0)) begin
				if (litedramcore_rx) begin
					litedramcore_rx_busy <= 1'd0;
				end
			end else begin
				if ((litedramcore_rx_bitcount == 4'd9)) begin
					litedramcore_rx_busy <= 1'd0;
					if (litedramcore_rx) begin
						litedramcore_source_payload_data <= litedramcore_rx_reg;
						litedramcore_source_valid <= 1'd1;
					end
				end else begin
					litedramcore_rx_reg <= {litedramcore_rx, litedramcore_rx_reg[7:1]};
				end
			end
		end
	end
	if (litedramcore_rx_busy) begin
		{litedramcore_uart_clk_rxen, litedramcore_phase_accumulator_rx} <= (litedramcore_phase_accumulator_rx + litedramcore_storage);
	end else begin
		{litedramcore_uart_clk_rxen, litedramcore_phase_accumulator_rx} <= 32'd2147483648;
	end
	if (litedramcore_uart_tx_clear) begin
		litedramcore_uart_tx_pending <= 1'd0;
	end
	litedramcore_uart_tx_old_trigger <= litedramcore_uart_tx_trigger;
	if (((~litedramcore_uart_tx_trigger) & litedramcore_uart_tx_old_trigger)) begin
		litedramcore_uart_tx_pending <= 1'd1;
	end
	if (litedramcore_uart_rx_clear) begin
		litedramcore_uart_rx_pending <= 1'd0;
	end
	litedramcore_uart_rx_old_trigger <= litedramcore_uart_rx_trigger;
	if (((~litedramcore_uart_rx_trigger) & litedramcore_uart_rx_old_trigger)) begin
		litedramcore_uart_rx_pending <= 1'd1;
	end
	if (litedramcore_uart_tx_fifo_syncfifo_re) begin
		litedramcore_uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (litedramcore_uart_tx_fifo_re) begin
			litedramcore_uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((litedramcore_uart_tx_fifo_syncfifo_we & litedramcore_uart_tx_fifo_syncfifo_writable) & (~litedramcore_uart_tx_fifo_replace))) begin
		litedramcore_uart_tx_fifo_produce <= (litedramcore_uart_tx_fifo_produce + 1'd1);
	end
	if (litedramcore_uart_tx_fifo_do_read) begin
		litedramcore_uart_tx_fifo_consume <= (litedramcore_uart_tx_fifo_consume + 1'd1);
	end
	if (((litedramcore_uart_tx_fifo_syncfifo_we & litedramcore_uart_tx_fifo_syncfifo_writable) & (~litedramcore_uart_tx_fifo_replace))) begin
		if ((~litedramcore_uart_tx_fifo_do_read)) begin
			litedramcore_uart_tx_fifo_level0 <= (litedramcore_uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (litedramcore_uart_tx_fifo_do_read) begin
			litedramcore_uart_tx_fifo_level0 <= (litedramcore_uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (litedramcore_uart_rx_fifo_syncfifo_re) begin
		litedramcore_uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (litedramcore_uart_rx_fifo_re) begin
			litedramcore_uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((litedramcore_uart_rx_fifo_syncfifo_we & litedramcore_uart_rx_fifo_syncfifo_writable) & (~litedramcore_uart_rx_fifo_replace))) begin
		litedramcore_uart_rx_fifo_produce <= (litedramcore_uart_rx_fifo_produce + 1'd1);
	end
	if (litedramcore_uart_rx_fifo_do_read) begin
		litedramcore_uart_rx_fifo_consume <= (litedramcore_uart_rx_fifo_consume + 1'd1);
	end
	if (((litedramcore_uart_rx_fifo_syncfifo_we & litedramcore_uart_rx_fifo_syncfifo_writable) & (~litedramcore_uart_rx_fifo_replace))) begin
		if ((~litedramcore_uart_rx_fifo_do_read)) begin
			litedramcore_uart_rx_fifo_level0 <= (litedramcore_uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (litedramcore_uart_rx_fifo_do_read) begin
			litedramcore_uart_rx_fifo_level0 <= (litedramcore_uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (litedramcore_uart_reset) begin
		litedramcore_uart_tx_pending <= 1'd0;
		litedramcore_uart_tx_old_trigger <= 1'd0;
		litedramcore_uart_rx_pending <= 1'd0;
		litedramcore_uart_rx_old_trigger <= 1'd0;
		litedramcore_uart_tx_fifo_readable <= 1'd0;
		litedramcore_uart_tx_fifo_level0 <= 5'd0;
		litedramcore_uart_tx_fifo_produce <= 4'd0;
		litedramcore_uart_tx_fifo_consume <= 4'd0;
		litedramcore_uart_rx_fifo_readable <= 1'd0;
		litedramcore_uart_rx_fifo_level0 <= 5'd0;
		litedramcore_uart_rx_fifo_produce <= 4'd0;
		litedramcore_uart_rx_fifo_consume <= 4'd0;
	end
	if (litedramcore_timer0_en_storage) begin
		if ((litedramcore_timer0_value == 1'd0)) begin
			litedramcore_timer0_value <= litedramcore_timer0_reload_storage;
		end else begin
			litedramcore_timer0_value <= (litedramcore_timer0_value - 1'd1);
		end
	end else begin
		litedramcore_timer0_value <= litedramcore_timer0_load_storage;
	end
	if (litedramcore_timer0_update_value_re) begin
		litedramcore_timer0_value_status <= litedramcore_timer0_value;
	end
	if (litedramcore_timer0_zero_clear) begin
		litedramcore_timer0_zero_pending <= 1'd0;
	end
	litedramcore_timer0_zero_old_trigger <= litedramcore_timer0_zero_trigger;
	if (((~litedramcore_timer0_zero_trigger) & litedramcore_timer0_zero_old_trigger)) begin
		litedramcore_timer0_zero_pending <= 1'd1;
	end
	wb2csr_state <= wb2csr_next_state;
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip0_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip0_value <= (v7ddrphy_bitslip0_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip1_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip1_value <= (v7ddrphy_bitslip1_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip2_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip2_value <= (v7ddrphy_bitslip2_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip3_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip3_value <= (v7ddrphy_bitslip3_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip4_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip4_value <= (v7ddrphy_bitslip4_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip5_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip5_value <= (v7ddrphy_bitslip5_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip6_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip6_value <= (v7ddrphy_bitslip6_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[0]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip7_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip7_value <= (v7ddrphy_bitslip7_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip8_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip8_value <= (v7ddrphy_bitslip8_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip9_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip9_value <= (v7ddrphy_bitslip9_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip10_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip10_value <= (v7ddrphy_bitslip10_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip11_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip11_value <= (v7ddrphy_bitslip11_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip12_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip12_value <= (v7ddrphy_bitslip12_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip13_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip13_value <= (v7ddrphy_bitslip13_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip14_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip14_value <= (v7ddrphy_bitslip14_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[1]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip15_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip15_value <= (v7ddrphy_bitslip15_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip16_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip16_value <= (v7ddrphy_bitslip16_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip17_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip17_value <= (v7ddrphy_bitslip17_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip18_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip18_value <= (v7ddrphy_bitslip18_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip19_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip19_value <= (v7ddrphy_bitslip19_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip20_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip20_value <= (v7ddrphy_bitslip20_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip21_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip21_value <= (v7ddrphy_bitslip21_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip22_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip22_value <= (v7ddrphy_bitslip22_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[2]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip23_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip23_value <= (v7ddrphy_bitslip23_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip24_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip24_value <= (v7ddrphy_bitslip24_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip25_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip25_value <= (v7ddrphy_bitslip25_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip26_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip26_value <= (v7ddrphy_bitslip26_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip27_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip27_value <= (v7ddrphy_bitslip27_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip28_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip28_value <= (v7ddrphy_bitslip28_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip29_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip29_value <= (v7ddrphy_bitslip29_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip30_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip30_value <= (v7ddrphy_bitslip30_value + 1'd1);
			end
		end
	end
	if (v7ddrphy_dly_sel_storage[3]) begin
		if (v7ddrphy_rdly_dq_bitslip_rst_re) begin
			v7ddrphy_bitslip31_value <= 1'd0;
		end else begin
			if (v7ddrphy_rdly_dq_bitslip_re) begin
				v7ddrphy_bitslip31_value <= (v7ddrphy_bitslip31_value + 1'd1);
			end
		end
	end
	v7ddrphy_n_rddata_en0 <= v7ddrphy_dfi_p1_rddata_en;
	v7ddrphy_n_rddata_en1 <= v7ddrphy_n_rddata_en0;
	v7ddrphy_n_rddata_en2 <= v7ddrphy_n_rddata_en1;
	v7ddrphy_n_rddata_en3 <= v7ddrphy_n_rddata_en2;
	v7ddrphy_n_rddata_en4 <= v7ddrphy_n_rddata_en3;
	v7ddrphy_n_rddata_en5 <= v7ddrphy_n_rddata_en4;
	v7ddrphy_n_rddata_en6 <= v7ddrphy_n_rddata_en5;
	v7ddrphy_n_rddata_en7 <= v7ddrphy_n_rddata_en6;
	v7ddrphy_dfi_p0_rddata_valid <= (v7ddrphy_n_rddata_en7 | v7ddrphy_wlevel_en_storage);
	v7ddrphy_dfi_p1_rddata_valid <= (v7ddrphy_n_rddata_en7 | v7ddrphy_wlevel_en_storage);
	v7ddrphy_dfi_p2_rddata_valid <= (v7ddrphy_n_rddata_en7 | v7ddrphy_wlevel_en_storage);
	v7ddrphy_dfi_p3_rddata_valid <= (v7ddrphy_n_rddata_en7 | v7ddrphy_wlevel_en_storage);
	v7ddrphy_last_wrdata_en <= {v7ddrphy_last_wrdata_en[2:0], v7ddrphy_dfi_p2_wrdata_en};
	if (v7ddrphy_wlevel_en_storage) begin
		v7ddrphy_oe_dqs <= 1'd1;
		v7ddrphy_oe_dq <= 1'd0;
	end else begin
		v7ddrphy_oe_dqs <= v7ddrphy_oe;
		v7ddrphy_oe_dq <= v7ddrphy_oe;
	end
	v7ddrphy_bitslip0_r <= {v7ddrphy_bitslip0_i, v7ddrphy_bitslip0_r[15:8]};
	case (v7ddrphy_bitslip0_value)
		1'd0: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip0_o <= v7ddrphy_bitslip0_r[14:7];
		end
	endcase
	v7ddrphy_bitslip1_r <= {v7ddrphy_bitslip1_i, v7ddrphy_bitslip1_r[15:8]};
	case (v7ddrphy_bitslip1_value)
		1'd0: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip1_o <= v7ddrphy_bitslip1_r[14:7];
		end
	endcase
	v7ddrphy_bitslip2_r <= {v7ddrphy_bitslip2_i, v7ddrphy_bitslip2_r[15:8]};
	case (v7ddrphy_bitslip2_value)
		1'd0: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip2_o <= v7ddrphy_bitslip2_r[14:7];
		end
	endcase
	v7ddrphy_bitslip3_r <= {v7ddrphy_bitslip3_i, v7ddrphy_bitslip3_r[15:8]};
	case (v7ddrphy_bitslip3_value)
		1'd0: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip3_o <= v7ddrphy_bitslip3_r[14:7];
		end
	endcase
	v7ddrphy_bitslip4_r <= {v7ddrphy_bitslip4_i, v7ddrphy_bitslip4_r[15:8]};
	case (v7ddrphy_bitslip4_value)
		1'd0: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip4_o <= v7ddrphy_bitslip4_r[14:7];
		end
	endcase
	v7ddrphy_bitslip5_r <= {v7ddrphy_bitslip5_i, v7ddrphy_bitslip5_r[15:8]};
	case (v7ddrphy_bitslip5_value)
		1'd0: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip5_o <= v7ddrphy_bitslip5_r[14:7];
		end
	endcase
	v7ddrphy_bitslip6_r <= {v7ddrphy_bitslip6_i, v7ddrphy_bitslip6_r[15:8]};
	case (v7ddrphy_bitslip6_value)
		1'd0: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip6_o <= v7ddrphy_bitslip6_r[14:7];
		end
	endcase
	v7ddrphy_bitslip7_r <= {v7ddrphy_bitslip7_i, v7ddrphy_bitslip7_r[15:8]};
	case (v7ddrphy_bitslip7_value)
		1'd0: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip7_o <= v7ddrphy_bitslip7_r[14:7];
		end
	endcase
	v7ddrphy_bitslip8_r <= {v7ddrphy_bitslip8_i, v7ddrphy_bitslip8_r[15:8]};
	case (v7ddrphy_bitslip8_value)
		1'd0: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip8_o <= v7ddrphy_bitslip8_r[14:7];
		end
	endcase
	v7ddrphy_bitslip9_r <= {v7ddrphy_bitslip9_i, v7ddrphy_bitslip9_r[15:8]};
	case (v7ddrphy_bitslip9_value)
		1'd0: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip9_o <= v7ddrphy_bitslip9_r[14:7];
		end
	endcase
	v7ddrphy_bitslip10_r <= {v7ddrphy_bitslip10_i, v7ddrphy_bitslip10_r[15:8]};
	case (v7ddrphy_bitslip10_value)
		1'd0: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip10_o <= v7ddrphy_bitslip10_r[14:7];
		end
	endcase
	v7ddrphy_bitslip11_r <= {v7ddrphy_bitslip11_i, v7ddrphy_bitslip11_r[15:8]};
	case (v7ddrphy_bitslip11_value)
		1'd0: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip11_o <= v7ddrphy_bitslip11_r[14:7];
		end
	endcase
	v7ddrphy_bitslip12_r <= {v7ddrphy_bitslip12_i, v7ddrphy_bitslip12_r[15:8]};
	case (v7ddrphy_bitslip12_value)
		1'd0: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip12_o <= v7ddrphy_bitslip12_r[14:7];
		end
	endcase
	v7ddrphy_bitslip13_r <= {v7ddrphy_bitslip13_i, v7ddrphy_bitslip13_r[15:8]};
	case (v7ddrphy_bitslip13_value)
		1'd0: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip13_o <= v7ddrphy_bitslip13_r[14:7];
		end
	endcase
	v7ddrphy_bitslip14_r <= {v7ddrphy_bitslip14_i, v7ddrphy_bitslip14_r[15:8]};
	case (v7ddrphy_bitslip14_value)
		1'd0: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip14_o <= v7ddrphy_bitslip14_r[14:7];
		end
	endcase
	v7ddrphy_bitslip15_r <= {v7ddrphy_bitslip15_i, v7ddrphy_bitslip15_r[15:8]};
	case (v7ddrphy_bitslip15_value)
		1'd0: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip15_o <= v7ddrphy_bitslip15_r[14:7];
		end
	endcase
	v7ddrphy_bitslip16_r <= {v7ddrphy_bitslip16_i, v7ddrphy_bitslip16_r[15:8]};
	case (v7ddrphy_bitslip16_value)
		1'd0: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip16_o <= v7ddrphy_bitslip16_r[14:7];
		end
	endcase
	v7ddrphy_bitslip17_r <= {v7ddrphy_bitslip17_i, v7ddrphy_bitslip17_r[15:8]};
	case (v7ddrphy_bitslip17_value)
		1'd0: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip17_o <= v7ddrphy_bitslip17_r[14:7];
		end
	endcase
	v7ddrphy_bitslip18_r <= {v7ddrphy_bitslip18_i, v7ddrphy_bitslip18_r[15:8]};
	case (v7ddrphy_bitslip18_value)
		1'd0: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip18_o <= v7ddrphy_bitslip18_r[14:7];
		end
	endcase
	v7ddrphy_bitslip19_r <= {v7ddrphy_bitslip19_i, v7ddrphy_bitslip19_r[15:8]};
	case (v7ddrphy_bitslip19_value)
		1'd0: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip19_o <= v7ddrphy_bitslip19_r[14:7];
		end
	endcase
	v7ddrphy_bitslip20_r <= {v7ddrphy_bitslip20_i, v7ddrphy_bitslip20_r[15:8]};
	case (v7ddrphy_bitslip20_value)
		1'd0: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip20_o <= v7ddrphy_bitslip20_r[14:7];
		end
	endcase
	v7ddrphy_bitslip21_r <= {v7ddrphy_bitslip21_i, v7ddrphy_bitslip21_r[15:8]};
	case (v7ddrphy_bitslip21_value)
		1'd0: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip21_o <= v7ddrphy_bitslip21_r[14:7];
		end
	endcase
	v7ddrphy_bitslip22_r <= {v7ddrphy_bitslip22_i, v7ddrphy_bitslip22_r[15:8]};
	case (v7ddrphy_bitslip22_value)
		1'd0: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip22_o <= v7ddrphy_bitslip22_r[14:7];
		end
	endcase
	v7ddrphy_bitslip23_r <= {v7ddrphy_bitslip23_i, v7ddrphy_bitslip23_r[15:8]};
	case (v7ddrphy_bitslip23_value)
		1'd0: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip23_o <= v7ddrphy_bitslip23_r[14:7];
		end
	endcase
	v7ddrphy_bitslip24_r <= {v7ddrphy_bitslip24_i, v7ddrphy_bitslip24_r[15:8]};
	case (v7ddrphy_bitslip24_value)
		1'd0: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip24_o <= v7ddrphy_bitslip24_r[14:7];
		end
	endcase
	v7ddrphy_bitslip25_r <= {v7ddrphy_bitslip25_i, v7ddrphy_bitslip25_r[15:8]};
	case (v7ddrphy_bitslip25_value)
		1'd0: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip25_o <= v7ddrphy_bitslip25_r[14:7];
		end
	endcase
	v7ddrphy_bitslip26_r <= {v7ddrphy_bitslip26_i, v7ddrphy_bitslip26_r[15:8]};
	case (v7ddrphy_bitslip26_value)
		1'd0: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip26_o <= v7ddrphy_bitslip26_r[14:7];
		end
	endcase
	v7ddrphy_bitslip27_r <= {v7ddrphy_bitslip27_i, v7ddrphy_bitslip27_r[15:8]};
	case (v7ddrphy_bitslip27_value)
		1'd0: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip27_o <= v7ddrphy_bitslip27_r[14:7];
		end
	endcase
	v7ddrphy_bitslip28_r <= {v7ddrphy_bitslip28_i, v7ddrphy_bitslip28_r[15:8]};
	case (v7ddrphy_bitslip28_value)
		1'd0: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip28_o <= v7ddrphy_bitslip28_r[14:7];
		end
	endcase
	v7ddrphy_bitslip29_r <= {v7ddrphy_bitslip29_i, v7ddrphy_bitslip29_r[15:8]};
	case (v7ddrphy_bitslip29_value)
		1'd0: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip29_o <= v7ddrphy_bitslip29_r[14:7];
		end
	endcase
	v7ddrphy_bitslip30_r <= {v7ddrphy_bitslip30_i, v7ddrphy_bitslip30_r[15:8]};
	case (v7ddrphy_bitslip30_value)
		1'd0: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip30_o <= v7ddrphy_bitslip30_r[14:7];
		end
	endcase
	v7ddrphy_bitslip31_r <= {v7ddrphy_bitslip31_i, v7ddrphy_bitslip31_r[15:8]};
	case (v7ddrphy_bitslip31_value)
		1'd0: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[7:0];
		end
		1'd1: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[8:1];
		end
		2'd2: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[9:2];
		end
		2'd3: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[10:3];
		end
		3'd4: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[11:4];
		end
		3'd5: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[12:5];
		end
		3'd6: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[13:6];
		end
		3'd7: begin
			v7ddrphy_bitslip31_o <= v7ddrphy_bitslip31_r[14:7];
		end
	endcase
	if (sdram_inti_p0_rddata_valid) begin
		sdram_phaseinjector0_status <= sdram_inti_p0_rddata;
	end
	if (sdram_inti_p1_rddata_valid) begin
		sdram_phaseinjector1_status <= sdram_inti_p1_rddata;
	end
	if (sdram_inti_p2_rddata_valid) begin
		sdram_phaseinjector2_status <= sdram_inti_p2_rddata;
	end
	if (sdram_inti_p3_rddata_valid) begin
		sdram_phaseinjector3_status <= sdram_inti_p3_rddata;
	end
	if ((sdram_timer_wait & (~sdram_timer_done0))) begin
		sdram_timer_count1 <= (sdram_timer_count1 - 1'd1);
	end else begin
		sdram_timer_count1 <= 10'd976;
	end
	sdram_postponer_req_o <= 1'd0;
	if (sdram_postponer_req_i) begin
		sdram_postponer_count <= (sdram_postponer_count - 1'd1);
		if ((sdram_postponer_count == 1'd0)) begin
			sdram_postponer_count <= 1'd0;
			sdram_postponer_req_o <= 1'd1;
		end
	end
	if (sdram_sequencer_start0) begin
		sdram_sequencer_count <= 1'd0;
	end else begin
		if (sdram_sequencer_done1) begin
			if ((sdram_sequencer_count != 1'd0)) begin
				sdram_sequencer_count <= (sdram_sequencer_count - 1'd1);
			end
		end
	end
	sdram_cmd_payload_a <= 1'd0;
	sdram_cmd_payload_ba <= 1'd0;
	sdram_cmd_payload_cas <= 1'd0;
	sdram_cmd_payload_ras <= 1'd0;
	sdram_cmd_payload_we <= 1'd0;
	sdram_sequencer_done1 <= 1'd0;
	if ((sdram_sequencer_start1 & (sdram_sequencer_counter == 1'd0))) begin
		sdram_cmd_payload_a <= 11'd1024;
		sdram_cmd_payload_ba <= 1'd0;
		sdram_cmd_payload_cas <= 1'd0;
		sdram_cmd_payload_ras <= 1'd1;
		sdram_cmd_payload_we <= 1'd1;
	end
	if ((sdram_sequencer_counter == 2'd3)) begin
		sdram_cmd_payload_a <= 1'd0;
		sdram_cmd_payload_ba <= 1'd0;
		sdram_cmd_payload_cas <= 1'd1;
		sdram_cmd_payload_ras <= 1'd1;
		sdram_cmd_payload_we <= 1'd0;
	end
	if ((sdram_sequencer_counter == 5'd30)) begin
		sdram_cmd_payload_a <= 1'd0;
		sdram_cmd_payload_ba <= 1'd0;
		sdram_cmd_payload_cas <= 1'd0;
		sdram_cmd_payload_ras <= 1'd0;
		sdram_cmd_payload_we <= 1'd0;
		sdram_sequencer_done1 <= 1'd1;
	end
	if ((sdram_sequencer_counter == 5'd30)) begin
		sdram_sequencer_counter <= 1'd0;
	end else begin
		if ((sdram_sequencer_counter != 1'd0)) begin
			sdram_sequencer_counter <= (sdram_sequencer_counter + 1'd1);
		end else begin
			if (sdram_sequencer_start1) begin
				sdram_sequencer_counter <= 1'd1;
			end
		end
	end
	if ((sdram_zqcs_timer_wait & (~sdram_zqcs_timer_done0))) begin
		sdram_zqcs_timer_count1 <= (sdram_zqcs_timer_count1 - 1'd1);
	end else begin
		sdram_zqcs_timer_count1 <= 27'd124999999;
	end
	sdram_zqcs_executer_done <= 1'd0;
	if ((sdram_zqcs_executer_start & (sdram_zqcs_executer_counter == 1'd0))) begin
		sdram_cmd_payload_a <= 11'd1024;
		sdram_cmd_payload_ba <= 1'd0;
		sdram_cmd_payload_cas <= 1'd0;
		sdram_cmd_payload_ras <= 1'd1;
		sdram_cmd_payload_we <= 1'd1;
	end
	if ((sdram_zqcs_executer_counter == 2'd3)) begin
		sdram_cmd_payload_a <= 1'd0;
		sdram_cmd_payload_ba <= 1'd0;
		sdram_cmd_payload_cas <= 1'd0;
		sdram_cmd_payload_ras <= 1'd0;
		sdram_cmd_payload_we <= 1'd1;
	end
	if ((sdram_zqcs_executer_counter == 5'd19)) begin
		sdram_cmd_payload_a <= 1'd0;
		sdram_cmd_payload_ba <= 1'd0;
		sdram_cmd_payload_cas <= 1'd0;
		sdram_cmd_payload_ras <= 1'd0;
		sdram_cmd_payload_we <= 1'd0;
		sdram_zqcs_executer_done <= 1'd1;
	end
	if ((sdram_zqcs_executer_counter == 5'd19)) begin
		sdram_zqcs_executer_counter <= 1'd0;
	end else begin
		if ((sdram_zqcs_executer_counter != 1'd0)) begin
			sdram_zqcs_executer_counter <= (sdram_zqcs_executer_counter + 1'd1);
		end else begin
			if (sdram_zqcs_executer_start) begin
				sdram_zqcs_executer_counter <= 1'd1;
			end
		end
	end
	refresher_state <= refresher_next_state;
	if (sdram_bankmachine0_row_close) begin
		sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine0_row_open) begin
			sdram_bankmachine0_row_opened <= 1'd1;
			sdram_bankmachine0_row <= sdram_bankmachine0_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine0_cmd_buffer_lookahead_produce <= (sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine0_cmd_buffer_lookahead_consume <= (sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine0_cmd_buffer_lookahead_level <= (sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine0_cmd_buffer_lookahead_level <= (sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		sdram_bankmachine0_cmd_buffer_valid_n <= sdram_bankmachine0_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		sdram_bankmachine0_cmd_buffer_first_n <= (sdram_bankmachine0_cmd_buffer_sink_valid & sdram_bankmachine0_cmd_buffer_sink_first);
		sdram_bankmachine0_cmd_buffer_last_n <= (sdram_bankmachine0_cmd_buffer_sink_valid & sdram_bankmachine0_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		sdram_bankmachine0_cmd_buffer_source_payload_we <= sdram_bankmachine0_cmd_buffer_sink_payload_we;
		sdram_bankmachine0_cmd_buffer_source_payload_addr <= sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine0_twtpcon_valid) begin
		sdram_bankmachine0_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine0_twtpcon_ready)) begin
			sdram_bankmachine0_twtpcon_count <= (sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine0_state <= bankmachine0_next_state;
	if (sdram_bankmachine1_row_close) begin
		sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine1_row_open) begin
			sdram_bankmachine1_row_opened <= 1'd1;
			sdram_bankmachine1_row <= sdram_bankmachine1_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine1_cmd_buffer_lookahead_produce <= (sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine1_cmd_buffer_lookahead_consume <= (sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine1_cmd_buffer_lookahead_level <= (sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine1_cmd_buffer_lookahead_level <= (sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		sdram_bankmachine1_cmd_buffer_valid_n <= sdram_bankmachine1_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		sdram_bankmachine1_cmd_buffer_first_n <= (sdram_bankmachine1_cmd_buffer_sink_valid & sdram_bankmachine1_cmd_buffer_sink_first);
		sdram_bankmachine1_cmd_buffer_last_n <= (sdram_bankmachine1_cmd_buffer_sink_valid & sdram_bankmachine1_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		sdram_bankmachine1_cmd_buffer_source_payload_we <= sdram_bankmachine1_cmd_buffer_sink_payload_we;
		sdram_bankmachine1_cmd_buffer_source_payload_addr <= sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine1_twtpcon_valid) begin
		sdram_bankmachine1_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine1_twtpcon_ready)) begin
			sdram_bankmachine1_twtpcon_count <= (sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine1_state <= bankmachine1_next_state;
	if (sdram_bankmachine2_row_close) begin
		sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine2_row_open) begin
			sdram_bankmachine2_row_opened <= 1'd1;
			sdram_bankmachine2_row <= sdram_bankmachine2_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine2_cmd_buffer_lookahead_produce <= (sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine2_cmd_buffer_lookahead_consume <= (sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine2_cmd_buffer_lookahead_level <= (sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine2_cmd_buffer_lookahead_level <= (sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		sdram_bankmachine2_cmd_buffer_valid_n <= sdram_bankmachine2_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		sdram_bankmachine2_cmd_buffer_first_n <= (sdram_bankmachine2_cmd_buffer_sink_valid & sdram_bankmachine2_cmd_buffer_sink_first);
		sdram_bankmachine2_cmd_buffer_last_n <= (sdram_bankmachine2_cmd_buffer_sink_valid & sdram_bankmachine2_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		sdram_bankmachine2_cmd_buffer_source_payload_we <= sdram_bankmachine2_cmd_buffer_sink_payload_we;
		sdram_bankmachine2_cmd_buffer_source_payload_addr <= sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine2_twtpcon_valid) begin
		sdram_bankmachine2_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine2_twtpcon_ready)) begin
			sdram_bankmachine2_twtpcon_count <= (sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine2_state <= bankmachine2_next_state;
	if (sdram_bankmachine3_row_close) begin
		sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine3_row_open) begin
			sdram_bankmachine3_row_opened <= 1'd1;
			sdram_bankmachine3_row <= sdram_bankmachine3_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine3_cmd_buffer_lookahead_produce <= (sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine3_cmd_buffer_lookahead_consume <= (sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine3_cmd_buffer_lookahead_level <= (sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine3_cmd_buffer_lookahead_level <= (sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		sdram_bankmachine3_cmd_buffer_valid_n <= sdram_bankmachine3_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		sdram_bankmachine3_cmd_buffer_first_n <= (sdram_bankmachine3_cmd_buffer_sink_valid & sdram_bankmachine3_cmd_buffer_sink_first);
		sdram_bankmachine3_cmd_buffer_last_n <= (sdram_bankmachine3_cmd_buffer_sink_valid & sdram_bankmachine3_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		sdram_bankmachine3_cmd_buffer_source_payload_we <= sdram_bankmachine3_cmd_buffer_sink_payload_we;
		sdram_bankmachine3_cmd_buffer_source_payload_addr <= sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine3_twtpcon_valid) begin
		sdram_bankmachine3_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine3_twtpcon_ready)) begin
			sdram_bankmachine3_twtpcon_count <= (sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine3_state <= bankmachine3_next_state;
	if (sdram_bankmachine4_row_close) begin
		sdram_bankmachine4_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine4_row_open) begin
			sdram_bankmachine4_row_opened <= 1'd1;
			sdram_bankmachine4_row <= sdram_bankmachine4_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine4_cmd_buffer_lookahead_produce <= (sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine4_cmd_buffer_lookahead_consume <= (sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine4_cmd_buffer_lookahead_level <= (sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine4_cmd_buffer_lookahead_level <= (sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine4_cmd_buffer_pipe_ce) begin
		sdram_bankmachine4_cmd_buffer_valid_n <= sdram_bankmachine4_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine4_cmd_buffer_pipe_ce) begin
		sdram_bankmachine4_cmd_buffer_first_n <= (sdram_bankmachine4_cmd_buffer_sink_valid & sdram_bankmachine4_cmd_buffer_sink_first);
		sdram_bankmachine4_cmd_buffer_last_n <= (sdram_bankmachine4_cmd_buffer_sink_valid & sdram_bankmachine4_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine4_cmd_buffer_pipe_ce) begin
		sdram_bankmachine4_cmd_buffer_source_payload_we <= sdram_bankmachine4_cmd_buffer_sink_payload_we;
		sdram_bankmachine4_cmd_buffer_source_payload_addr <= sdram_bankmachine4_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine4_twtpcon_valid) begin
		sdram_bankmachine4_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine4_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine4_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine4_twtpcon_ready)) begin
			sdram_bankmachine4_twtpcon_count <= (sdram_bankmachine4_twtpcon_count - 1'd1);
			if ((sdram_bankmachine4_twtpcon_count == 1'd1)) begin
				sdram_bankmachine4_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine4_state <= bankmachine4_next_state;
	if (sdram_bankmachine5_row_close) begin
		sdram_bankmachine5_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine5_row_open) begin
			sdram_bankmachine5_row_opened <= 1'd1;
			sdram_bankmachine5_row <= sdram_bankmachine5_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine5_cmd_buffer_lookahead_produce <= (sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine5_cmd_buffer_lookahead_consume <= (sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine5_cmd_buffer_lookahead_level <= (sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine5_cmd_buffer_lookahead_level <= (sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine5_cmd_buffer_pipe_ce) begin
		sdram_bankmachine5_cmd_buffer_valid_n <= sdram_bankmachine5_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine5_cmd_buffer_pipe_ce) begin
		sdram_bankmachine5_cmd_buffer_first_n <= (sdram_bankmachine5_cmd_buffer_sink_valid & sdram_bankmachine5_cmd_buffer_sink_first);
		sdram_bankmachine5_cmd_buffer_last_n <= (sdram_bankmachine5_cmd_buffer_sink_valid & sdram_bankmachine5_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine5_cmd_buffer_pipe_ce) begin
		sdram_bankmachine5_cmd_buffer_source_payload_we <= sdram_bankmachine5_cmd_buffer_sink_payload_we;
		sdram_bankmachine5_cmd_buffer_source_payload_addr <= sdram_bankmachine5_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine5_twtpcon_valid) begin
		sdram_bankmachine5_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine5_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine5_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine5_twtpcon_ready)) begin
			sdram_bankmachine5_twtpcon_count <= (sdram_bankmachine5_twtpcon_count - 1'd1);
			if ((sdram_bankmachine5_twtpcon_count == 1'd1)) begin
				sdram_bankmachine5_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine5_state <= bankmachine5_next_state;
	if (sdram_bankmachine6_row_close) begin
		sdram_bankmachine6_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine6_row_open) begin
			sdram_bankmachine6_row_opened <= 1'd1;
			sdram_bankmachine6_row <= sdram_bankmachine6_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine6_cmd_buffer_lookahead_produce <= (sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine6_cmd_buffer_lookahead_consume <= (sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine6_cmd_buffer_lookahead_level <= (sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine6_cmd_buffer_lookahead_level <= (sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine6_cmd_buffer_pipe_ce) begin
		sdram_bankmachine6_cmd_buffer_valid_n <= sdram_bankmachine6_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine6_cmd_buffer_pipe_ce) begin
		sdram_bankmachine6_cmd_buffer_first_n <= (sdram_bankmachine6_cmd_buffer_sink_valid & sdram_bankmachine6_cmd_buffer_sink_first);
		sdram_bankmachine6_cmd_buffer_last_n <= (sdram_bankmachine6_cmd_buffer_sink_valid & sdram_bankmachine6_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine6_cmd_buffer_pipe_ce) begin
		sdram_bankmachine6_cmd_buffer_source_payload_we <= sdram_bankmachine6_cmd_buffer_sink_payload_we;
		sdram_bankmachine6_cmd_buffer_source_payload_addr <= sdram_bankmachine6_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine6_twtpcon_valid) begin
		sdram_bankmachine6_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine6_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine6_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine6_twtpcon_ready)) begin
			sdram_bankmachine6_twtpcon_count <= (sdram_bankmachine6_twtpcon_count - 1'd1);
			if ((sdram_bankmachine6_twtpcon_count == 1'd1)) begin
				sdram_bankmachine6_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine6_state <= bankmachine6_next_state;
	if (sdram_bankmachine7_row_close) begin
		sdram_bankmachine7_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine7_row_open) begin
			sdram_bankmachine7_row_opened <= 1'd1;
			sdram_bankmachine7_row <= sdram_bankmachine7_cmd_buffer_source_payload_addr[20:7];
		end
	end
	if (((sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine7_cmd_buffer_lookahead_produce <= (sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine7_cmd_buffer_lookahead_consume <= (sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine7_cmd_buffer_lookahead_level <= (sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine7_cmd_buffer_lookahead_level <= (sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine7_cmd_buffer_pipe_ce) begin
		sdram_bankmachine7_cmd_buffer_valid_n <= sdram_bankmachine7_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine7_cmd_buffer_pipe_ce) begin
		sdram_bankmachine7_cmd_buffer_first_n <= (sdram_bankmachine7_cmd_buffer_sink_valid & sdram_bankmachine7_cmd_buffer_sink_first);
		sdram_bankmachine7_cmd_buffer_last_n <= (sdram_bankmachine7_cmd_buffer_sink_valid & sdram_bankmachine7_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine7_cmd_buffer_pipe_ce) begin
		sdram_bankmachine7_cmd_buffer_source_payload_we <= sdram_bankmachine7_cmd_buffer_sink_payload_we;
		sdram_bankmachine7_cmd_buffer_source_payload_addr <= sdram_bankmachine7_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine7_twtpcon_valid) begin
		sdram_bankmachine7_twtpcon_count <= 3'd5;
		if (1'd0) begin
			sdram_bankmachine7_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine7_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine7_twtpcon_ready)) begin
			sdram_bankmachine7_twtpcon_count <= (sdram_bankmachine7_twtpcon_count - 1'd1);
			if ((sdram_bankmachine7_twtpcon_count == 1'd1)) begin
				sdram_bankmachine7_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine7_state <= bankmachine7_next_state;
	if ((~sdram_en0)) begin
		sdram_time0 <= 5'd31;
	end else begin
		if ((~sdram_max_time0)) begin
			sdram_time0 <= (sdram_time0 - 1'd1);
		end
	end
	if ((~sdram_en1)) begin
		sdram_time1 <= 4'd15;
	end else begin
		if ((~sdram_max_time1)) begin
			sdram_time1 <= (sdram_time1 - 1'd1);
		end
	end
	if (sdram_choose_cmd_ce) begin
		case (sdram_choose_cmd_grant)
			1'd0: begin
				if (sdram_choose_cmd_request[1]) begin
					sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (sdram_choose_cmd_request[2]) begin
						sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (sdram_choose_cmd_request[3]) begin
							sdram_choose_cmd_grant <= 2'd3;
						end else begin
							if (sdram_choose_cmd_request[4]) begin
								sdram_choose_cmd_grant <= 3'd4;
							end else begin
								if (sdram_choose_cmd_request[5]) begin
									sdram_choose_cmd_grant <= 3'd5;
								end else begin
									if (sdram_choose_cmd_request[6]) begin
										sdram_choose_cmd_grant <= 3'd6;
									end else begin
										if (sdram_choose_cmd_request[7]) begin
											sdram_choose_cmd_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (sdram_choose_cmd_request[2]) begin
					sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (sdram_choose_cmd_request[3]) begin
						sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (sdram_choose_cmd_request[4]) begin
							sdram_choose_cmd_grant <= 3'd4;
						end else begin
							if (sdram_choose_cmd_request[5]) begin
								sdram_choose_cmd_grant <= 3'd5;
							end else begin
								if (sdram_choose_cmd_request[6]) begin
									sdram_choose_cmd_grant <= 3'd6;
								end else begin
									if (sdram_choose_cmd_request[7]) begin
										sdram_choose_cmd_grant <= 3'd7;
									end else begin
										if (sdram_choose_cmd_request[0]) begin
											sdram_choose_cmd_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (sdram_choose_cmd_request[3]) begin
					sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (sdram_choose_cmd_request[4]) begin
						sdram_choose_cmd_grant <= 3'd4;
					end else begin
						if (sdram_choose_cmd_request[5]) begin
							sdram_choose_cmd_grant <= 3'd5;
						end else begin
							if (sdram_choose_cmd_request[6]) begin
								sdram_choose_cmd_grant <= 3'd6;
							end else begin
								if (sdram_choose_cmd_request[7]) begin
									sdram_choose_cmd_grant <= 3'd7;
								end else begin
									if (sdram_choose_cmd_request[0]) begin
										sdram_choose_cmd_grant <= 1'd0;
									end else begin
										if (sdram_choose_cmd_request[1]) begin
											sdram_choose_cmd_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (sdram_choose_cmd_request[4]) begin
					sdram_choose_cmd_grant <= 3'd4;
				end else begin
					if (sdram_choose_cmd_request[5]) begin
						sdram_choose_cmd_grant <= 3'd5;
					end else begin
						if (sdram_choose_cmd_request[6]) begin
							sdram_choose_cmd_grant <= 3'd6;
						end else begin
							if (sdram_choose_cmd_request[7]) begin
								sdram_choose_cmd_grant <= 3'd7;
							end else begin
								if (sdram_choose_cmd_request[0]) begin
									sdram_choose_cmd_grant <= 1'd0;
								end else begin
									if (sdram_choose_cmd_request[1]) begin
										sdram_choose_cmd_grant <= 1'd1;
									end else begin
										if (sdram_choose_cmd_request[2]) begin
											sdram_choose_cmd_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (sdram_choose_cmd_request[5]) begin
					sdram_choose_cmd_grant <= 3'd5;
				end else begin
					if (sdram_choose_cmd_request[6]) begin
						sdram_choose_cmd_grant <= 3'd6;
					end else begin
						if (sdram_choose_cmd_request[7]) begin
							sdram_choose_cmd_grant <= 3'd7;
						end else begin
							if (sdram_choose_cmd_request[0]) begin
								sdram_choose_cmd_grant <= 1'd0;
							end else begin
								if (sdram_choose_cmd_request[1]) begin
									sdram_choose_cmd_grant <= 1'd1;
								end else begin
									if (sdram_choose_cmd_request[2]) begin
										sdram_choose_cmd_grant <= 2'd2;
									end else begin
										if (sdram_choose_cmd_request[3]) begin
											sdram_choose_cmd_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (sdram_choose_cmd_request[6]) begin
					sdram_choose_cmd_grant <= 3'd6;
				end else begin
					if (sdram_choose_cmd_request[7]) begin
						sdram_choose_cmd_grant <= 3'd7;
					end else begin
						if (sdram_choose_cmd_request[0]) begin
							sdram_choose_cmd_grant <= 1'd0;
						end else begin
							if (sdram_choose_cmd_request[1]) begin
								sdram_choose_cmd_grant <= 1'd1;
							end else begin
								if (sdram_choose_cmd_request[2]) begin
									sdram_choose_cmd_grant <= 2'd2;
								end else begin
									if (sdram_choose_cmd_request[3]) begin
										sdram_choose_cmd_grant <= 2'd3;
									end else begin
										if (sdram_choose_cmd_request[4]) begin
											sdram_choose_cmd_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (sdram_choose_cmd_request[7]) begin
					sdram_choose_cmd_grant <= 3'd7;
				end else begin
					if (sdram_choose_cmd_request[0]) begin
						sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (sdram_choose_cmd_request[1]) begin
							sdram_choose_cmd_grant <= 1'd1;
						end else begin
							if (sdram_choose_cmd_request[2]) begin
								sdram_choose_cmd_grant <= 2'd2;
							end else begin
								if (sdram_choose_cmd_request[3]) begin
									sdram_choose_cmd_grant <= 2'd3;
								end else begin
									if (sdram_choose_cmd_request[4]) begin
										sdram_choose_cmd_grant <= 3'd4;
									end else begin
										if (sdram_choose_cmd_request[5]) begin
											sdram_choose_cmd_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (sdram_choose_cmd_request[0]) begin
					sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (sdram_choose_cmd_request[1]) begin
						sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (sdram_choose_cmd_request[2]) begin
							sdram_choose_cmd_grant <= 2'd2;
						end else begin
							if (sdram_choose_cmd_request[3]) begin
								sdram_choose_cmd_grant <= 2'd3;
							end else begin
								if (sdram_choose_cmd_request[4]) begin
									sdram_choose_cmd_grant <= 3'd4;
								end else begin
									if (sdram_choose_cmd_request[5]) begin
										sdram_choose_cmd_grant <= 3'd5;
									end else begin
										if (sdram_choose_cmd_request[6]) begin
											sdram_choose_cmd_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	if (sdram_choose_req_ce) begin
		case (sdram_choose_req_grant)
			1'd0: begin
				if (sdram_choose_req_request[1]) begin
					sdram_choose_req_grant <= 1'd1;
				end else begin
					if (sdram_choose_req_request[2]) begin
						sdram_choose_req_grant <= 2'd2;
					end else begin
						if (sdram_choose_req_request[3]) begin
							sdram_choose_req_grant <= 2'd3;
						end else begin
							if (sdram_choose_req_request[4]) begin
								sdram_choose_req_grant <= 3'd4;
							end else begin
								if (sdram_choose_req_request[5]) begin
									sdram_choose_req_grant <= 3'd5;
								end else begin
									if (sdram_choose_req_request[6]) begin
										sdram_choose_req_grant <= 3'd6;
									end else begin
										if (sdram_choose_req_request[7]) begin
											sdram_choose_req_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (sdram_choose_req_request[2]) begin
					sdram_choose_req_grant <= 2'd2;
				end else begin
					if (sdram_choose_req_request[3]) begin
						sdram_choose_req_grant <= 2'd3;
					end else begin
						if (sdram_choose_req_request[4]) begin
							sdram_choose_req_grant <= 3'd4;
						end else begin
							if (sdram_choose_req_request[5]) begin
								sdram_choose_req_grant <= 3'd5;
							end else begin
								if (sdram_choose_req_request[6]) begin
									sdram_choose_req_grant <= 3'd6;
								end else begin
									if (sdram_choose_req_request[7]) begin
										sdram_choose_req_grant <= 3'd7;
									end else begin
										if (sdram_choose_req_request[0]) begin
											sdram_choose_req_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (sdram_choose_req_request[3]) begin
					sdram_choose_req_grant <= 2'd3;
				end else begin
					if (sdram_choose_req_request[4]) begin
						sdram_choose_req_grant <= 3'd4;
					end else begin
						if (sdram_choose_req_request[5]) begin
							sdram_choose_req_grant <= 3'd5;
						end else begin
							if (sdram_choose_req_request[6]) begin
								sdram_choose_req_grant <= 3'd6;
							end else begin
								if (sdram_choose_req_request[7]) begin
									sdram_choose_req_grant <= 3'd7;
								end else begin
									if (sdram_choose_req_request[0]) begin
										sdram_choose_req_grant <= 1'd0;
									end else begin
										if (sdram_choose_req_request[1]) begin
											sdram_choose_req_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (sdram_choose_req_request[4]) begin
					sdram_choose_req_grant <= 3'd4;
				end else begin
					if (sdram_choose_req_request[5]) begin
						sdram_choose_req_grant <= 3'd5;
					end else begin
						if (sdram_choose_req_request[6]) begin
							sdram_choose_req_grant <= 3'd6;
						end else begin
							if (sdram_choose_req_request[7]) begin
								sdram_choose_req_grant <= 3'd7;
							end else begin
								if (sdram_choose_req_request[0]) begin
									sdram_choose_req_grant <= 1'd0;
								end else begin
									if (sdram_choose_req_request[1]) begin
										sdram_choose_req_grant <= 1'd1;
									end else begin
										if (sdram_choose_req_request[2]) begin
											sdram_choose_req_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (sdram_choose_req_request[5]) begin
					sdram_choose_req_grant <= 3'd5;
				end else begin
					if (sdram_choose_req_request[6]) begin
						sdram_choose_req_grant <= 3'd6;
					end else begin
						if (sdram_choose_req_request[7]) begin
							sdram_choose_req_grant <= 3'd7;
						end else begin
							if (sdram_choose_req_request[0]) begin
								sdram_choose_req_grant <= 1'd0;
							end else begin
								if (sdram_choose_req_request[1]) begin
									sdram_choose_req_grant <= 1'd1;
								end else begin
									if (sdram_choose_req_request[2]) begin
										sdram_choose_req_grant <= 2'd2;
									end else begin
										if (sdram_choose_req_request[3]) begin
											sdram_choose_req_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (sdram_choose_req_request[6]) begin
					sdram_choose_req_grant <= 3'd6;
				end else begin
					if (sdram_choose_req_request[7]) begin
						sdram_choose_req_grant <= 3'd7;
					end else begin
						if (sdram_choose_req_request[0]) begin
							sdram_choose_req_grant <= 1'd0;
						end else begin
							if (sdram_choose_req_request[1]) begin
								sdram_choose_req_grant <= 1'd1;
							end else begin
								if (sdram_choose_req_request[2]) begin
									sdram_choose_req_grant <= 2'd2;
								end else begin
									if (sdram_choose_req_request[3]) begin
										sdram_choose_req_grant <= 2'd3;
									end else begin
										if (sdram_choose_req_request[4]) begin
											sdram_choose_req_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (sdram_choose_req_request[7]) begin
					sdram_choose_req_grant <= 3'd7;
				end else begin
					if (sdram_choose_req_request[0]) begin
						sdram_choose_req_grant <= 1'd0;
					end else begin
						if (sdram_choose_req_request[1]) begin
							sdram_choose_req_grant <= 1'd1;
						end else begin
							if (sdram_choose_req_request[2]) begin
								sdram_choose_req_grant <= 2'd2;
							end else begin
								if (sdram_choose_req_request[3]) begin
									sdram_choose_req_grant <= 2'd3;
								end else begin
									if (sdram_choose_req_request[4]) begin
										sdram_choose_req_grant <= 3'd4;
									end else begin
										if (sdram_choose_req_request[5]) begin
											sdram_choose_req_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (sdram_choose_req_request[0]) begin
					sdram_choose_req_grant <= 1'd0;
				end else begin
					if (sdram_choose_req_request[1]) begin
						sdram_choose_req_grant <= 1'd1;
					end else begin
						if (sdram_choose_req_request[2]) begin
							sdram_choose_req_grant <= 2'd2;
						end else begin
							if (sdram_choose_req_request[3]) begin
								sdram_choose_req_grant <= 2'd3;
							end else begin
								if (sdram_choose_req_request[4]) begin
									sdram_choose_req_grant <= 3'd4;
								end else begin
									if (sdram_choose_req_request[5]) begin
										sdram_choose_req_grant <= 3'd5;
									end else begin
										if (sdram_choose_req_request[6]) begin
											sdram_choose_req_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	sdram_dfi_p0_cs_n <= 1'd0;
	sdram_dfi_p0_bank <= array_muxed0;
	sdram_dfi_p0_address <= array_muxed1;
	sdram_dfi_p0_cas_n <= (~array_muxed2);
	sdram_dfi_p0_ras_n <= (~array_muxed3);
	sdram_dfi_p0_we_n <= (~array_muxed4);
	sdram_dfi_p0_rddata_en <= array_muxed5;
	sdram_dfi_p0_wrdata_en <= array_muxed6;
	sdram_dfi_p1_cs_n <= 1'd0;
	sdram_dfi_p1_bank <= array_muxed7;
	sdram_dfi_p1_address <= array_muxed8;
	sdram_dfi_p1_cas_n <= (~array_muxed9);
	sdram_dfi_p1_ras_n <= (~array_muxed10);
	sdram_dfi_p1_we_n <= (~array_muxed11);
	sdram_dfi_p1_rddata_en <= array_muxed12;
	sdram_dfi_p1_wrdata_en <= array_muxed13;
	sdram_dfi_p2_cs_n <= 1'd0;
	sdram_dfi_p2_bank <= array_muxed14;
	sdram_dfi_p2_address <= array_muxed15;
	sdram_dfi_p2_cas_n <= (~array_muxed16);
	sdram_dfi_p2_ras_n <= (~array_muxed17);
	sdram_dfi_p2_we_n <= (~array_muxed18);
	sdram_dfi_p2_rddata_en <= array_muxed19;
	sdram_dfi_p2_wrdata_en <= array_muxed20;
	sdram_dfi_p3_cs_n <= 1'd0;
	sdram_dfi_p3_bank <= array_muxed21;
	sdram_dfi_p3_address <= array_muxed22;
	sdram_dfi_p3_cas_n <= (~array_muxed23);
	sdram_dfi_p3_ras_n <= (~array_muxed24);
	sdram_dfi_p3_we_n <= (~array_muxed25);
	sdram_dfi_p3_rddata_en <= array_muxed26;
	sdram_dfi_p3_wrdata_en <= array_muxed27;
	if (sdram_trrdcon_valid) begin
		sdram_trrdcon_count <= 1'd1;
		if (1'd0) begin
			sdram_trrdcon_ready <= 1'd1;
		end else begin
			sdram_trrdcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_trrdcon_ready)) begin
			sdram_trrdcon_count <= (sdram_trrdcon_count - 1'd1);
			if ((sdram_trrdcon_count == 1'd1)) begin
				sdram_trrdcon_ready <= 1'd1;
			end
		end
	end
	sdram_tfawcon_window <= {sdram_tfawcon_window, sdram_tfawcon_valid};
	if ((sdram_tfawcon_count < 3'd4)) begin
		if ((sdram_tfawcon_count == 2'd3)) begin
			sdram_tfawcon_ready <= (~sdram_tfawcon_valid);
		end else begin
			sdram_tfawcon_ready <= 1'd1;
		end
	end
	if (sdram_tccdcon_valid) begin
		sdram_tccdcon_count <= 1'd0;
		if (1'd1) begin
			sdram_tccdcon_ready <= 1'd1;
		end else begin
			sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_tccdcon_ready)) begin
			sdram_tccdcon_count <= (sdram_tccdcon_count - 1'd1);
			if ((sdram_tccdcon_count == 1'd1)) begin
				sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (sdram_twtrcon_valid) begin
		sdram_twtrcon_count <= 3'd4;
		if (1'd0) begin
			sdram_twtrcon_ready <= 1'd1;
		end else begin
			sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_twtrcon_ready)) begin
			sdram_twtrcon_count <= (sdram_twtrcon_count - 1'd1);
			if ((sdram_twtrcon_count == 1'd1)) begin
				sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	multiplexer_state <= multiplexer_next_state;
	if (((roundrobin0_grant == 1'd1) & sdram_interface_bank0_rdata_valid)) begin
		rbank <= 1'd0;
	end
	if (((roundrobin0_grant == 1'd1) & sdram_interface_bank0_wdata_ready)) begin
		wbank <= 1'd0;
	end
	if (((roundrobin1_grant == 1'd1) & sdram_interface_bank1_rdata_valid)) begin
		rbank <= 1'd1;
	end
	if (((roundrobin1_grant == 1'd1) & sdram_interface_bank1_wdata_ready)) begin
		wbank <= 1'd1;
	end
	if (((roundrobin2_grant == 1'd1) & sdram_interface_bank2_rdata_valid)) begin
		rbank <= 2'd2;
	end
	if (((roundrobin2_grant == 1'd1) & sdram_interface_bank2_wdata_ready)) begin
		wbank <= 2'd2;
	end
	if (((roundrobin3_grant == 1'd1) & sdram_interface_bank3_rdata_valid)) begin
		rbank <= 2'd3;
	end
	if (((roundrobin3_grant == 1'd1) & sdram_interface_bank3_wdata_ready)) begin
		wbank <= 2'd3;
	end
	if (((roundrobin4_grant == 1'd1) & sdram_interface_bank4_rdata_valid)) begin
		rbank <= 3'd4;
	end
	if (((roundrobin4_grant == 1'd1) & sdram_interface_bank4_wdata_ready)) begin
		wbank <= 3'd4;
	end
	if (((roundrobin5_grant == 1'd1) & sdram_interface_bank5_rdata_valid)) begin
		rbank <= 3'd5;
	end
	if (((roundrobin5_grant == 1'd1) & sdram_interface_bank5_wdata_ready)) begin
		wbank <= 3'd5;
	end
	if (((roundrobin6_grant == 1'd1) & sdram_interface_bank6_rdata_valid)) begin
		rbank <= 3'd6;
	end
	if (((roundrobin6_grant == 1'd1) & sdram_interface_bank6_wdata_ready)) begin
		wbank <= 3'd6;
	end
	if (((roundrobin7_grant == 1'd1) & sdram_interface_bank7_rdata_valid)) begin
		rbank <= 3'd7;
	end
	if (((roundrobin7_grant == 1'd1) & sdram_interface_bank7_wdata_ready)) begin
		wbank <= 3'd7;
	end
	new_master_wdata_ready0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd0) & sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd0) & sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd0) & sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 1'd0) & sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 1'd0) & sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 1'd0) & sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 1'd0) & sdram_interface_bank7_wdata_ready));
	new_master_wdata_ready1 <= new_master_wdata_ready0;
	new_master_wdata_ready2 <= new_master_wdata_ready1;
	new_master_wdata_ready3 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd1) & sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd1) & sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd1) & sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd1) & sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 1'd1) & sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 1'd1) & sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 1'd1) & sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 1'd1) & sdram_interface_bank7_wdata_ready));
	new_master_wdata_ready4 <= new_master_wdata_ready3;
	new_master_wdata_ready5 <= new_master_wdata_ready4;
	new_master_rdata_valid0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd0) & sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd0) & sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd0) & sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 1'd0) & sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 1'd0) & sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 1'd0) & sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 1'd0) & sdram_interface_bank7_rdata_valid));
	new_master_rdata_valid1 <= new_master_rdata_valid0;
	new_master_rdata_valid2 <= new_master_rdata_valid1;
	new_master_rdata_valid3 <= new_master_rdata_valid2;
	new_master_rdata_valid4 <= new_master_rdata_valid3;
	new_master_rdata_valid5 <= new_master_rdata_valid4;
	new_master_rdata_valid6 <= new_master_rdata_valid5;
	new_master_rdata_valid7 <= new_master_rdata_valid6;
	new_master_rdata_valid8 <= new_master_rdata_valid7;
	new_master_rdata_valid9 <= new_master_rdata_valid8;
	new_master_rdata_valid10 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd1) & sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd1) & sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd1) & sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd1) & sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 1'd1) & sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 1'd1) & sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 1'd1) & sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 1'd1) & sdram_interface_bank7_rdata_valid));
	new_master_rdata_valid11 <= new_master_rdata_valid10;
	new_master_rdata_valid12 <= new_master_rdata_valid11;
	new_master_rdata_valid13 <= new_master_rdata_valid12;
	new_master_rdata_valid14 <= new_master_rdata_valid13;
	new_master_rdata_valid15 <= new_master_rdata_valid14;
	new_master_rdata_valid16 <= new_master_rdata_valid15;
	new_master_rdata_valid17 <= new_master_rdata_valid16;
	new_master_rdata_valid18 <= new_master_rdata_valid17;
	new_master_rdata_valid19 <= new_master_rdata_valid18;
	if (roundrobin0_ce) begin
		case (roundrobin0_grant)
			1'd0: begin
				if (roundrobin0_request[1]) begin
					roundrobin0_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin0_request[0]) begin
					roundrobin0_grant <= 1'd0;
				end
			end
		endcase
	end
	if (roundrobin1_ce) begin
		case (roundrobin1_grant)
			1'd0: begin
				if (roundrobin1_request[1]) begin
					roundrobin1_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin1_request[0]) begin
					roundrobin1_grant <= 1'd0;
				end
			end
		endcase
	end
	if (roundrobin2_ce) begin
		case (roundrobin2_grant)
			1'd0: begin
				if (roundrobin2_request[1]) begin
					roundrobin2_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin2_request[0]) begin
					roundrobin2_grant <= 1'd0;
				end
			end
		endcase
	end
	if (roundrobin3_ce) begin
		case (roundrobin3_grant)
			1'd0: begin
				if (roundrobin3_request[1]) begin
					roundrobin3_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin3_request[0]) begin
					roundrobin3_grant <= 1'd0;
				end
			end
		endcase
	end
	if (roundrobin4_ce) begin
		case (roundrobin4_grant)
			1'd0: begin
				if (roundrobin4_request[1]) begin
					roundrobin4_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin4_request[0]) begin
					roundrobin4_grant <= 1'd0;
				end
			end
		endcase
	end
	if (roundrobin5_ce) begin
		case (roundrobin5_grant)
			1'd0: begin
				if (roundrobin5_request[1]) begin
					roundrobin5_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin5_request[0]) begin
					roundrobin5_grant <= 1'd0;
				end
			end
		endcase
	end
	if (roundrobin6_ce) begin
		case (roundrobin6_grant)
			1'd0: begin
				if (roundrobin6_request[1]) begin
					roundrobin6_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin6_request[0]) begin
					roundrobin6_grant <= 1'd0;
				end
			end
		endcase
	end
	if (roundrobin7_ce) begin
		case (roundrobin7_grant)
			1'd0: begin
				if (roundrobin7_request[1]) begin
					roundrobin7_grant <= 1'd1;
				end
			end
			1'd1: begin
				if (roundrobin7_request[0]) begin
					roundrobin7_grant <= 1'd0;
				end
			end
		endcase
	end
	adr_offset_r <= interface0_wb_sdram_adr[2:0];
	fullmemorywe_state <= fullmemorywe_next_state;
	litedramwishbone2native_state <= litedramwishbone2native_next_state;
	case (litedramcore_grant)
		1'd0: begin
			if ((~litedramcore_request[0])) begin
				if (litedramcore_request[1]) begin
					litedramcore_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~litedramcore_request[1])) begin
				if (litedramcore_request[0]) begin
					litedramcore_grant <= 1'd0;
				end
			end
		end
	endcase
	litedramcore_slave_sel_r <= litedramcore_slave_sel;
	if (litedramcore_wait) begin
		if ((~litedramcore_done)) begin
			litedramcore_count <= (litedramcore_count - 1'd1);
		end
	end else begin
		litedramcore_count <= 20'd1000000;
	end
	litedramcore_interface0_bank_bus_dat_r <= 1'd0;
	if (litedramcore_csrbank0_sel) begin
		case (litedramcore_interface0_bank_bus_adr[3:0])
			1'd0: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_reset0_w;
			end
			1'd1: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch3_w;
			end
			2'd2: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch2_w;
			end
			2'd3: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch1_w;
			end
			3'd4: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch0_w;
			end
			3'd5: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors3_w;
			end
			3'd6: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors2_w;
			end
			3'd7: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors1_w;
			end
			4'd8: begin
				litedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors0_w;
			end
		endcase
	end
	if (litedramcore_csrbank0_reset0_re) begin
		litedramcore_ctrl_reset_storage <= litedramcore_csrbank0_reset0_r;
	end
	litedramcore_ctrl_reset_re <= litedramcore_csrbank0_reset0_re;
	if (litedramcore_csrbank0_scratch3_re) begin
		litedramcore_ctrl_scratch_storage[31:24] <= litedramcore_csrbank0_scratch3_r;
	end
	if (litedramcore_csrbank0_scratch2_re) begin
		litedramcore_ctrl_scratch_storage[23:16] <= litedramcore_csrbank0_scratch2_r;
	end
	if (litedramcore_csrbank0_scratch1_re) begin
		litedramcore_ctrl_scratch_storage[15:8] <= litedramcore_csrbank0_scratch1_r;
	end
	if (litedramcore_csrbank0_scratch0_re) begin
		litedramcore_ctrl_scratch_storage[7:0] <= litedramcore_csrbank0_scratch0_r;
	end
	litedramcore_ctrl_scratch_re <= litedramcore_csrbank0_scratch0_re;
	litedramcore_interface1_bank_bus_dat_r <= 1'd0;
	if (litedramcore_csrbank1_sel) begin
		case (litedramcore_interface1_bank_bus_adr[0])
			1'd0: begin
				litedramcore_interface1_bank_bus_dat_r <= litedramcore_csrbank1_init_done0_w;
			end
			1'd1: begin
				litedramcore_interface1_bank_bus_dat_r <= litedramcore_csrbank1_init_error0_w;
			end
		endcase
	end
	if (litedramcore_csrbank1_init_done0_re) begin
		init_done_storage <= litedramcore_csrbank1_init_done0_r;
	end
	init_done_re <= litedramcore_csrbank1_init_done0_re;
	if (litedramcore_csrbank1_init_error0_re) begin
		init_error_storage <= litedramcore_csrbank1_init_error0_r;
	end
	init_error_re <= litedramcore_csrbank1_init_error0_re;
	litedramcore_interface2_bank_bus_dat_r <= 1'd0;
	if (litedramcore_csrbank2_sel) begin
		case (litedramcore_interface2_bank_bus_adr[3:0])
			1'd0: begin
				litedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_half_sys8x_taps0_w;
			end
			1'd1: begin
				litedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_wlevel_en0_w;
			end
			2'd2: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_wlevel_strobe_w;
			end
			2'd3: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_cdly_rst_w;
			end
			3'd4: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_cdly_inc_w;
			end
			3'd5: begin
				litedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_dly_sel0_w;
			end
			3'd6: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_rdly_dq_rst_w;
			end
			3'd7: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_rdly_dq_inc_w;
			end
			4'd8: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_rdly_dq_bitslip_rst_w;
			end
			4'd9: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_rdly_dq_bitslip_w;
			end
			4'd10: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_wdly_dq_rst_w;
			end
			4'd11: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_wdly_dq_inc_w;
			end
			4'd12: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_wdly_dqs_rst_w;
			end
			4'd13: begin
				litedramcore_interface2_bank_bus_dat_r <= v7ddrphy_wdly_dqs_inc_w;
			end
		endcase
	end
	if (litedramcore_csrbank2_half_sys8x_taps0_re) begin
		v7ddrphy_half_sys8x_taps_storage[4:0] <= litedramcore_csrbank2_half_sys8x_taps0_r;
	end
	v7ddrphy_half_sys8x_taps_re <= litedramcore_csrbank2_half_sys8x_taps0_re;
	if (litedramcore_csrbank2_wlevel_en0_re) begin
		v7ddrphy_wlevel_en_storage <= litedramcore_csrbank2_wlevel_en0_r;
	end
	v7ddrphy_wlevel_en_re <= litedramcore_csrbank2_wlevel_en0_re;
	if (litedramcore_csrbank2_dly_sel0_re) begin
		v7ddrphy_dly_sel_storage[3:0] <= litedramcore_csrbank2_dly_sel0_r;
	end
	v7ddrphy_dly_sel_re <= litedramcore_csrbank2_dly_sel0_re;
	litedramcore_interface3_bank_bus_dat_r <= 1'd0;
	if (litedramcore_csrbank3_sel) begin
		case (litedramcore_interface3_bank_bus_adr[6:0])
			1'd0: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_control0_w;
			end
			1'd1: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_command0_w;
			end
			2'd2: begin
				litedramcore_interface3_bank_bus_dat_r <= sdram_phaseinjector0_command_issue_w;
			end
			2'd3: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_address1_w;
			end
			3'd4: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_address0_w;
			end
			3'd5: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_baddress0_w;
			end
			3'd6: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata7_w;
			end
			3'd7: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata6_w;
			end
			4'd8: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata5_w;
			end
			4'd9: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata4_w;
			end
			4'd10: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata3_w;
			end
			4'd11: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata2_w;
			end
			4'd12: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata1_w;
			end
			4'd13: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata0_w;
			end
			4'd14: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata7_w;
			end
			4'd15: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata6_w;
			end
			5'd16: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata5_w;
			end
			5'd17: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata4_w;
			end
			5'd18: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata3_w;
			end
			5'd19: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata2_w;
			end
			5'd20: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata1_w;
			end
			5'd21: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata0_w;
			end
			5'd22: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_command0_w;
			end
			5'd23: begin
				litedramcore_interface3_bank_bus_dat_r <= sdram_phaseinjector1_command_issue_w;
			end
			5'd24: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_address1_w;
			end
			5'd25: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_address0_w;
			end
			5'd26: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_baddress0_w;
			end
			5'd27: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata7_w;
			end
			5'd28: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata6_w;
			end
			5'd29: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata5_w;
			end
			5'd30: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata4_w;
			end
			5'd31: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata3_w;
			end
			6'd32: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata2_w;
			end
			6'd33: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata1_w;
			end
			6'd34: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata0_w;
			end
			6'd35: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata7_w;
			end
			6'd36: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata6_w;
			end
			6'd37: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata5_w;
			end
			6'd38: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata4_w;
			end
			6'd39: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata3_w;
			end
			6'd40: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata2_w;
			end
			6'd41: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata1_w;
			end
			6'd42: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata0_w;
			end
			6'd43: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_command0_w;
			end
			6'd44: begin
				litedramcore_interface3_bank_bus_dat_r <= sdram_phaseinjector2_command_issue_w;
			end
			6'd45: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_address1_w;
			end
			6'd46: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_address0_w;
			end
			6'd47: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_baddress0_w;
			end
			6'd48: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata7_w;
			end
			6'd49: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata6_w;
			end
			6'd50: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata5_w;
			end
			6'd51: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata4_w;
			end
			6'd52: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata3_w;
			end
			6'd53: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata2_w;
			end
			6'd54: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata1_w;
			end
			6'd55: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_wrdata0_w;
			end
			6'd56: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata7_w;
			end
			6'd57: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata6_w;
			end
			6'd58: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata5_w;
			end
			6'd59: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata4_w;
			end
			6'd60: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata3_w;
			end
			6'd61: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata2_w;
			end
			6'd62: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata1_w;
			end
			6'd63: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi2_rddata0_w;
			end
			7'd64: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_command0_w;
			end
			7'd65: begin
				litedramcore_interface3_bank_bus_dat_r <= sdram_phaseinjector3_command_issue_w;
			end
			7'd66: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_address1_w;
			end
			7'd67: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_address0_w;
			end
			7'd68: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_baddress0_w;
			end
			7'd69: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata7_w;
			end
			7'd70: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata6_w;
			end
			7'd71: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata5_w;
			end
			7'd72: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata4_w;
			end
			7'd73: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata3_w;
			end
			7'd74: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata2_w;
			end
			7'd75: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata1_w;
			end
			7'd76: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_wrdata0_w;
			end
			7'd77: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata7_w;
			end
			7'd78: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata6_w;
			end
			7'd79: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata5_w;
			end
			7'd80: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata4_w;
			end
			7'd81: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata3_w;
			end
			7'd82: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata2_w;
			end
			7'd83: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata1_w;
			end
			7'd84: begin
				litedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi3_rddata0_w;
			end
		endcase
	end
	if (litedramcore_csrbank3_dfii_control0_re) begin
		sdram_storage[3:0] <= litedramcore_csrbank3_dfii_control0_r;
	end
	sdram_re <= litedramcore_csrbank3_dfii_control0_re;
	if (litedramcore_csrbank3_dfii_pi0_command0_re) begin
		sdram_phaseinjector0_command_storage[5:0] <= litedramcore_csrbank3_dfii_pi0_command0_r;
	end
	sdram_phaseinjector0_command_re <= litedramcore_csrbank3_dfii_pi0_command0_re;
	if (litedramcore_csrbank3_dfii_pi0_address1_re) begin
		sdram_phaseinjector0_address_storage[13:8] <= litedramcore_csrbank3_dfii_pi0_address1_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_address0_re) begin
		sdram_phaseinjector0_address_storage[7:0] <= litedramcore_csrbank3_dfii_pi0_address0_r;
	end
	sdram_phaseinjector0_address_re <= litedramcore_csrbank3_dfii_pi0_address0_re;
	if (litedramcore_csrbank3_dfii_pi0_baddress0_re) begin
		sdram_phaseinjector0_baddress_storage[2:0] <= litedramcore_csrbank3_dfii_pi0_baddress0_r;
	end
	sdram_phaseinjector0_baddress_re <= litedramcore_csrbank3_dfii_pi0_baddress0_re;
	if (litedramcore_csrbank3_dfii_pi0_wrdata7_re) begin
		sdram_phaseinjector0_wrdata_storage[63:56] <= litedramcore_csrbank3_dfii_pi0_wrdata7_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_wrdata6_re) begin
		sdram_phaseinjector0_wrdata_storage[55:48] <= litedramcore_csrbank3_dfii_pi0_wrdata6_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_wrdata5_re) begin
		sdram_phaseinjector0_wrdata_storage[47:40] <= litedramcore_csrbank3_dfii_pi0_wrdata5_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_wrdata4_re) begin
		sdram_phaseinjector0_wrdata_storage[39:32] <= litedramcore_csrbank3_dfii_pi0_wrdata4_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_wrdata3_re) begin
		sdram_phaseinjector0_wrdata_storage[31:24] <= litedramcore_csrbank3_dfii_pi0_wrdata3_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_wrdata2_re) begin
		sdram_phaseinjector0_wrdata_storage[23:16] <= litedramcore_csrbank3_dfii_pi0_wrdata2_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_wrdata1_re) begin
		sdram_phaseinjector0_wrdata_storage[15:8] <= litedramcore_csrbank3_dfii_pi0_wrdata1_r;
	end
	if (litedramcore_csrbank3_dfii_pi0_wrdata0_re) begin
		sdram_phaseinjector0_wrdata_storage[7:0] <= litedramcore_csrbank3_dfii_pi0_wrdata0_r;
	end
	sdram_phaseinjector0_wrdata_re <= litedramcore_csrbank3_dfii_pi0_wrdata0_re;
	if (litedramcore_csrbank3_dfii_pi1_command0_re) begin
		sdram_phaseinjector1_command_storage[5:0] <= litedramcore_csrbank3_dfii_pi1_command0_r;
	end
	sdram_phaseinjector1_command_re <= litedramcore_csrbank3_dfii_pi1_command0_re;
	if (litedramcore_csrbank3_dfii_pi1_address1_re) begin
		sdram_phaseinjector1_address_storage[13:8] <= litedramcore_csrbank3_dfii_pi1_address1_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_address0_re) begin
		sdram_phaseinjector1_address_storage[7:0] <= litedramcore_csrbank3_dfii_pi1_address0_r;
	end
	sdram_phaseinjector1_address_re <= litedramcore_csrbank3_dfii_pi1_address0_re;
	if (litedramcore_csrbank3_dfii_pi1_baddress0_re) begin
		sdram_phaseinjector1_baddress_storage[2:0] <= litedramcore_csrbank3_dfii_pi1_baddress0_r;
	end
	sdram_phaseinjector1_baddress_re <= litedramcore_csrbank3_dfii_pi1_baddress0_re;
	if (litedramcore_csrbank3_dfii_pi1_wrdata7_re) begin
		sdram_phaseinjector1_wrdata_storage[63:56] <= litedramcore_csrbank3_dfii_pi1_wrdata7_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_wrdata6_re) begin
		sdram_phaseinjector1_wrdata_storage[55:48] <= litedramcore_csrbank3_dfii_pi1_wrdata6_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_wrdata5_re) begin
		sdram_phaseinjector1_wrdata_storage[47:40] <= litedramcore_csrbank3_dfii_pi1_wrdata5_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_wrdata4_re) begin
		sdram_phaseinjector1_wrdata_storage[39:32] <= litedramcore_csrbank3_dfii_pi1_wrdata4_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_wrdata3_re) begin
		sdram_phaseinjector1_wrdata_storage[31:24] <= litedramcore_csrbank3_dfii_pi1_wrdata3_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_wrdata2_re) begin
		sdram_phaseinjector1_wrdata_storage[23:16] <= litedramcore_csrbank3_dfii_pi1_wrdata2_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_wrdata1_re) begin
		sdram_phaseinjector1_wrdata_storage[15:8] <= litedramcore_csrbank3_dfii_pi1_wrdata1_r;
	end
	if (litedramcore_csrbank3_dfii_pi1_wrdata0_re) begin
		sdram_phaseinjector1_wrdata_storage[7:0] <= litedramcore_csrbank3_dfii_pi1_wrdata0_r;
	end
	sdram_phaseinjector1_wrdata_re <= litedramcore_csrbank3_dfii_pi1_wrdata0_re;
	if (litedramcore_csrbank3_dfii_pi2_command0_re) begin
		sdram_phaseinjector2_command_storage[5:0] <= litedramcore_csrbank3_dfii_pi2_command0_r;
	end
	sdram_phaseinjector2_command_re <= litedramcore_csrbank3_dfii_pi2_command0_re;
	if (litedramcore_csrbank3_dfii_pi2_address1_re) begin
		sdram_phaseinjector2_address_storage[13:8] <= litedramcore_csrbank3_dfii_pi2_address1_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_address0_re) begin
		sdram_phaseinjector2_address_storage[7:0] <= litedramcore_csrbank3_dfii_pi2_address0_r;
	end
	sdram_phaseinjector2_address_re <= litedramcore_csrbank3_dfii_pi2_address0_re;
	if (litedramcore_csrbank3_dfii_pi2_baddress0_re) begin
		sdram_phaseinjector2_baddress_storage[2:0] <= litedramcore_csrbank3_dfii_pi2_baddress0_r;
	end
	sdram_phaseinjector2_baddress_re <= litedramcore_csrbank3_dfii_pi2_baddress0_re;
	if (litedramcore_csrbank3_dfii_pi2_wrdata7_re) begin
		sdram_phaseinjector2_wrdata_storage[63:56] <= litedramcore_csrbank3_dfii_pi2_wrdata7_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_wrdata6_re) begin
		sdram_phaseinjector2_wrdata_storage[55:48] <= litedramcore_csrbank3_dfii_pi2_wrdata6_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_wrdata5_re) begin
		sdram_phaseinjector2_wrdata_storage[47:40] <= litedramcore_csrbank3_dfii_pi2_wrdata5_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_wrdata4_re) begin
		sdram_phaseinjector2_wrdata_storage[39:32] <= litedramcore_csrbank3_dfii_pi2_wrdata4_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_wrdata3_re) begin
		sdram_phaseinjector2_wrdata_storage[31:24] <= litedramcore_csrbank3_dfii_pi2_wrdata3_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_wrdata2_re) begin
		sdram_phaseinjector2_wrdata_storage[23:16] <= litedramcore_csrbank3_dfii_pi2_wrdata2_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_wrdata1_re) begin
		sdram_phaseinjector2_wrdata_storage[15:8] <= litedramcore_csrbank3_dfii_pi2_wrdata1_r;
	end
	if (litedramcore_csrbank3_dfii_pi2_wrdata0_re) begin
		sdram_phaseinjector2_wrdata_storage[7:0] <= litedramcore_csrbank3_dfii_pi2_wrdata0_r;
	end
	sdram_phaseinjector2_wrdata_re <= litedramcore_csrbank3_dfii_pi2_wrdata0_re;
	if (litedramcore_csrbank3_dfii_pi3_command0_re) begin
		sdram_phaseinjector3_command_storage[5:0] <= litedramcore_csrbank3_dfii_pi3_command0_r;
	end
	sdram_phaseinjector3_command_re <= litedramcore_csrbank3_dfii_pi3_command0_re;
	if (litedramcore_csrbank3_dfii_pi3_address1_re) begin
		sdram_phaseinjector3_address_storage[13:8] <= litedramcore_csrbank3_dfii_pi3_address1_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_address0_re) begin
		sdram_phaseinjector3_address_storage[7:0] <= litedramcore_csrbank3_dfii_pi3_address0_r;
	end
	sdram_phaseinjector3_address_re <= litedramcore_csrbank3_dfii_pi3_address0_re;
	if (litedramcore_csrbank3_dfii_pi3_baddress0_re) begin
		sdram_phaseinjector3_baddress_storage[2:0] <= litedramcore_csrbank3_dfii_pi3_baddress0_r;
	end
	sdram_phaseinjector3_baddress_re <= litedramcore_csrbank3_dfii_pi3_baddress0_re;
	if (litedramcore_csrbank3_dfii_pi3_wrdata7_re) begin
		sdram_phaseinjector3_wrdata_storage[63:56] <= litedramcore_csrbank3_dfii_pi3_wrdata7_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_wrdata6_re) begin
		sdram_phaseinjector3_wrdata_storage[55:48] <= litedramcore_csrbank3_dfii_pi3_wrdata6_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_wrdata5_re) begin
		sdram_phaseinjector3_wrdata_storage[47:40] <= litedramcore_csrbank3_dfii_pi3_wrdata5_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_wrdata4_re) begin
		sdram_phaseinjector3_wrdata_storage[39:32] <= litedramcore_csrbank3_dfii_pi3_wrdata4_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_wrdata3_re) begin
		sdram_phaseinjector3_wrdata_storage[31:24] <= litedramcore_csrbank3_dfii_pi3_wrdata3_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_wrdata2_re) begin
		sdram_phaseinjector3_wrdata_storage[23:16] <= litedramcore_csrbank3_dfii_pi3_wrdata2_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_wrdata1_re) begin
		sdram_phaseinjector3_wrdata_storage[15:8] <= litedramcore_csrbank3_dfii_pi3_wrdata1_r;
	end
	if (litedramcore_csrbank3_dfii_pi3_wrdata0_re) begin
		sdram_phaseinjector3_wrdata_storage[7:0] <= litedramcore_csrbank3_dfii_pi3_wrdata0_r;
	end
	sdram_phaseinjector3_wrdata_re <= litedramcore_csrbank3_dfii_pi3_wrdata0_re;
	litedramcore_interface4_bank_bus_dat_r <= 1'd0;
	if (litedramcore_csrbank4_sel) begin
		case (litedramcore_interface4_bank_bus_adr[4:0])
			1'd0: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load3_w;
			end
			1'd1: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load2_w;
			end
			2'd2: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load1_w;
			end
			2'd3: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load0_w;
			end
			3'd4: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload3_w;
			end
			3'd5: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload2_w;
			end
			3'd6: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload1_w;
			end
			3'd7: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload0_w;
			end
			4'd8: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_en0_w;
			end
			4'd9: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_update_value0_w;
			end
			4'd10: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value3_w;
			end
			4'd11: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value2_w;
			end
			4'd12: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value1_w;
			end
			4'd13: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value0_w;
			end
			4'd14: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_timer0_eventmanager_status_w;
			end
			4'd15: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_timer0_eventmanager_pending_w;
			end
			5'd16: begin
				litedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_ev_enable0_w;
			end
		endcase
	end
	if (litedramcore_csrbank4_load3_re) begin
		litedramcore_timer0_load_storage[31:24] <= litedramcore_csrbank4_load3_r;
	end
	if (litedramcore_csrbank4_load2_re) begin
		litedramcore_timer0_load_storage[23:16] <= litedramcore_csrbank4_load2_r;
	end
	if (litedramcore_csrbank4_load1_re) begin
		litedramcore_timer0_load_storage[15:8] <= litedramcore_csrbank4_load1_r;
	end
	if (litedramcore_csrbank4_load0_re) begin
		litedramcore_timer0_load_storage[7:0] <= litedramcore_csrbank4_load0_r;
	end
	litedramcore_timer0_load_re <= litedramcore_csrbank4_load0_re;
	if (litedramcore_csrbank4_reload3_re) begin
		litedramcore_timer0_reload_storage[31:24] <= litedramcore_csrbank4_reload3_r;
	end
	if (litedramcore_csrbank4_reload2_re) begin
		litedramcore_timer0_reload_storage[23:16] <= litedramcore_csrbank4_reload2_r;
	end
	if (litedramcore_csrbank4_reload1_re) begin
		litedramcore_timer0_reload_storage[15:8] <= litedramcore_csrbank4_reload1_r;
	end
	if (litedramcore_csrbank4_reload0_re) begin
		litedramcore_timer0_reload_storage[7:0] <= litedramcore_csrbank4_reload0_r;
	end
	litedramcore_timer0_reload_re <= litedramcore_csrbank4_reload0_re;
	if (litedramcore_csrbank4_en0_re) begin
		litedramcore_timer0_en_storage <= litedramcore_csrbank4_en0_r;
	end
	litedramcore_timer0_en_re <= litedramcore_csrbank4_en0_re;
	if (litedramcore_csrbank4_update_value0_re) begin
		litedramcore_timer0_update_value_storage <= litedramcore_csrbank4_update_value0_r;
	end
	litedramcore_timer0_update_value_re <= litedramcore_csrbank4_update_value0_re;
	if (litedramcore_csrbank4_ev_enable0_re) begin
		litedramcore_timer0_eventmanager_storage <= litedramcore_csrbank4_ev_enable0_r;
	end
	litedramcore_timer0_eventmanager_re <= litedramcore_csrbank4_ev_enable0_re;
	litedramcore_interface5_bank_bus_dat_r <= 1'd0;
	if (litedramcore_csrbank5_sel) begin
		case (litedramcore_interface5_bank_bus_adr[2:0])
			1'd0: begin
				litedramcore_interface5_bank_bus_dat_r <= litedramcore_uart_rxtx_w;
			end
			1'd1: begin
				litedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_txfull_w;
			end
			2'd2: begin
				litedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_rxempty_w;
			end
			2'd3: begin
				litedramcore_interface5_bank_bus_dat_r <= litedramcore_uart_eventmanager_status_w;
			end
			3'd4: begin
				litedramcore_interface5_bank_bus_dat_r <= litedramcore_uart_eventmanager_pending_w;
			end
			3'd5: begin
				litedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_ev_enable0_w;
			end
		endcase
	end
	if (litedramcore_csrbank5_ev_enable0_re) begin
		litedramcore_uart_eventmanager_storage[1:0] <= litedramcore_csrbank5_ev_enable0_r;
	end
	litedramcore_uart_eventmanager_re <= litedramcore_csrbank5_ev_enable0_re;
	litedramcore_interface6_bank_bus_dat_r <= 1'd0;
	if (litedramcore_csrbank6_sel) begin
		case (litedramcore_interface6_bank_bus_adr[1:0])
			1'd0: begin
				litedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word3_w;
			end
			1'd1: begin
				litedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word2_w;
			end
			2'd2: begin
				litedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word1_w;
			end
			2'd3: begin
				litedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word0_w;
			end
		endcase
	end
	if (litedramcore_csrbank6_tuning_word3_re) begin
		litedramcore_storage[31:24] <= litedramcore_csrbank6_tuning_word3_r;
	end
	if (litedramcore_csrbank6_tuning_word2_re) begin
		litedramcore_storage[23:16] <= litedramcore_csrbank6_tuning_word2_r;
	end
	if (litedramcore_csrbank6_tuning_word1_re) begin
		litedramcore_storage[15:8] <= litedramcore_csrbank6_tuning_word1_r;
	end
	if (litedramcore_csrbank6_tuning_word0_re) begin
		litedramcore_storage[7:0] <= litedramcore_csrbank6_tuning_word0_r;
	end
	litedramcore_re <= litedramcore_csrbank6_tuning_word0_re;
	if (sys_rst) begin
		litedramcore_ctrl_reset_storage <= 1'd0;
		litedramcore_ctrl_reset_re <= 1'd0;
		litedramcore_ctrl_scratch_storage <= 32'd305419896;
		litedramcore_ctrl_scratch_re <= 1'd0;
		litedramcore_ctrl_bus_errors <= 32'd0;
		litedramcore_rom_bus_ack <= 1'd0;
		litedramcore_sram_bus_ack <= 1'd0;
		serial_tx <= 1'd1;
		litedramcore_storage <= 32'd3958241;
		litedramcore_re <= 1'd0;
		litedramcore_sink_ready <= 1'd0;
		litedramcore_uart_clk_txen <= 1'd0;
		litedramcore_phase_accumulator_tx <= 32'd0;
		litedramcore_tx_reg <= 8'd0;
		litedramcore_tx_bitcount <= 4'd0;
		litedramcore_tx_busy <= 1'd0;
		litedramcore_source_valid <= 1'd0;
		litedramcore_source_payload_data <= 8'd0;
		litedramcore_uart_clk_rxen <= 1'd0;
		litedramcore_phase_accumulator_rx <= 32'd0;
		litedramcore_rx_r <= 1'd0;
		litedramcore_rx_reg <= 8'd0;
		litedramcore_rx_bitcount <= 4'd0;
		litedramcore_rx_busy <= 1'd0;
		litedramcore_uart_tx_pending <= 1'd0;
		litedramcore_uart_tx_old_trigger <= 1'd0;
		litedramcore_uart_rx_pending <= 1'd0;
		litedramcore_uart_rx_old_trigger <= 1'd0;
		litedramcore_uart_eventmanager_storage <= 2'd0;
		litedramcore_uart_eventmanager_re <= 1'd0;
		litedramcore_uart_tx_fifo_readable <= 1'd0;
		litedramcore_uart_tx_fifo_level0 <= 5'd0;
		litedramcore_uart_tx_fifo_produce <= 4'd0;
		litedramcore_uart_tx_fifo_consume <= 4'd0;
		litedramcore_uart_rx_fifo_readable <= 1'd0;
		litedramcore_uart_rx_fifo_level0 <= 5'd0;
		litedramcore_uart_rx_fifo_produce <= 4'd0;
		litedramcore_uart_rx_fifo_consume <= 4'd0;
		litedramcore_timer0_load_storage <= 32'd0;
		litedramcore_timer0_load_re <= 1'd0;
		litedramcore_timer0_reload_storage <= 32'd0;
		litedramcore_timer0_reload_re <= 1'd0;
		litedramcore_timer0_en_storage <= 1'd0;
		litedramcore_timer0_en_re <= 1'd0;
		litedramcore_timer0_update_value_storage <= 1'd0;
		litedramcore_timer0_update_value_re <= 1'd0;
		litedramcore_timer0_value_status <= 32'd0;
		litedramcore_timer0_zero_pending <= 1'd0;
		litedramcore_timer0_zero_old_trigger <= 1'd0;
		litedramcore_timer0_eventmanager_storage <= 1'd0;
		litedramcore_timer0_eventmanager_re <= 1'd0;
		litedramcore_timer0_value <= 32'd0;
		v7ddrphy_half_sys8x_taps_storage <= 5'd6;
		v7ddrphy_half_sys8x_taps_re <= 1'd0;
		v7ddrphy_wlevel_en_storage <= 1'd0;
		v7ddrphy_wlevel_en_re <= 1'd0;
		v7ddrphy_dly_sel_storage <= 4'd0;
		v7ddrphy_dly_sel_re <= 1'd0;
		v7ddrphy_dfi_p0_rddata_valid <= 1'd0;
		v7ddrphy_dfi_p1_rddata_valid <= 1'd0;
		v7ddrphy_dfi_p2_rddata_valid <= 1'd0;
		v7ddrphy_dfi_p3_rddata_valid <= 1'd0;
		v7ddrphy_oe_dqs <= 1'd0;
		v7ddrphy_oe_dq <= 1'd0;
		v7ddrphy_bitslip0_o <= 8'd0;
		v7ddrphy_bitslip0_value <= 3'd0;
		v7ddrphy_bitslip0_r <= 16'd0;
		v7ddrphy_bitslip1_o <= 8'd0;
		v7ddrphy_bitslip1_value <= 3'd0;
		v7ddrphy_bitslip1_r <= 16'd0;
		v7ddrphy_bitslip2_o <= 8'd0;
		v7ddrphy_bitslip2_value <= 3'd0;
		v7ddrphy_bitslip2_r <= 16'd0;
		v7ddrphy_bitslip3_o <= 8'd0;
		v7ddrphy_bitslip3_value <= 3'd0;
		v7ddrphy_bitslip3_r <= 16'd0;
		v7ddrphy_bitslip4_o <= 8'd0;
		v7ddrphy_bitslip4_value <= 3'd0;
		v7ddrphy_bitslip4_r <= 16'd0;
		v7ddrphy_bitslip5_o <= 8'd0;
		v7ddrphy_bitslip5_value <= 3'd0;
		v7ddrphy_bitslip5_r <= 16'd0;
		v7ddrphy_bitslip6_o <= 8'd0;
		v7ddrphy_bitslip6_value <= 3'd0;
		v7ddrphy_bitslip6_r <= 16'd0;
		v7ddrphy_bitslip7_o <= 8'd0;
		v7ddrphy_bitslip7_value <= 3'd0;
		v7ddrphy_bitslip7_r <= 16'd0;
		v7ddrphy_bitslip8_o <= 8'd0;
		v7ddrphy_bitslip8_value <= 3'd0;
		v7ddrphy_bitslip8_r <= 16'd0;
		v7ddrphy_bitslip9_o <= 8'd0;
		v7ddrphy_bitslip9_value <= 3'd0;
		v7ddrphy_bitslip9_r <= 16'd0;
		v7ddrphy_bitslip10_o <= 8'd0;
		v7ddrphy_bitslip10_value <= 3'd0;
		v7ddrphy_bitslip10_r <= 16'd0;
		v7ddrphy_bitslip11_o <= 8'd0;
		v7ddrphy_bitslip11_value <= 3'd0;
		v7ddrphy_bitslip11_r <= 16'd0;
		v7ddrphy_bitslip12_o <= 8'd0;
		v7ddrphy_bitslip12_value <= 3'd0;
		v7ddrphy_bitslip12_r <= 16'd0;
		v7ddrphy_bitslip13_o <= 8'd0;
		v7ddrphy_bitslip13_value <= 3'd0;
		v7ddrphy_bitslip13_r <= 16'd0;
		v7ddrphy_bitslip14_o <= 8'd0;
		v7ddrphy_bitslip14_value <= 3'd0;
		v7ddrphy_bitslip14_r <= 16'd0;
		v7ddrphy_bitslip15_o <= 8'd0;
		v7ddrphy_bitslip15_value <= 3'd0;
		v7ddrphy_bitslip15_r <= 16'd0;
		v7ddrphy_bitslip16_o <= 8'd0;
		v7ddrphy_bitslip16_value <= 3'd0;
		v7ddrphy_bitslip16_r <= 16'd0;
		v7ddrphy_bitslip17_o <= 8'd0;
		v7ddrphy_bitslip17_value <= 3'd0;
		v7ddrphy_bitslip17_r <= 16'd0;
		v7ddrphy_bitslip18_o <= 8'd0;
		v7ddrphy_bitslip18_value <= 3'd0;
		v7ddrphy_bitslip18_r <= 16'd0;
		v7ddrphy_bitslip19_o <= 8'd0;
		v7ddrphy_bitslip19_value <= 3'd0;
		v7ddrphy_bitslip19_r <= 16'd0;
		v7ddrphy_bitslip20_o <= 8'd0;
		v7ddrphy_bitslip20_value <= 3'd0;
		v7ddrphy_bitslip20_r <= 16'd0;
		v7ddrphy_bitslip21_o <= 8'd0;
		v7ddrphy_bitslip21_value <= 3'd0;
		v7ddrphy_bitslip21_r <= 16'd0;
		v7ddrphy_bitslip22_o <= 8'd0;
		v7ddrphy_bitslip22_value <= 3'd0;
		v7ddrphy_bitslip22_r <= 16'd0;
		v7ddrphy_bitslip23_o <= 8'd0;
		v7ddrphy_bitslip23_value <= 3'd0;
		v7ddrphy_bitslip23_r <= 16'd0;
		v7ddrphy_bitslip24_o <= 8'd0;
		v7ddrphy_bitslip24_value <= 3'd0;
		v7ddrphy_bitslip24_r <= 16'd0;
		v7ddrphy_bitslip25_o <= 8'd0;
		v7ddrphy_bitslip25_value <= 3'd0;
		v7ddrphy_bitslip25_r <= 16'd0;
		v7ddrphy_bitslip26_o <= 8'd0;
		v7ddrphy_bitslip26_value <= 3'd0;
		v7ddrphy_bitslip26_r <= 16'd0;
		v7ddrphy_bitslip27_o <= 8'd0;
		v7ddrphy_bitslip27_value <= 3'd0;
		v7ddrphy_bitslip27_r <= 16'd0;
		v7ddrphy_bitslip28_o <= 8'd0;
		v7ddrphy_bitslip28_value <= 3'd0;
		v7ddrphy_bitslip28_r <= 16'd0;
		v7ddrphy_bitslip29_o <= 8'd0;
		v7ddrphy_bitslip29_value <= 3'd0;
		v7ddrphy_bitslip29_r <= 16'd0;
		v7ddrphy_bitslip30_o <= 8'd0;
		v7ddrphy_bitslip30_value <= 3'd0;
		v7ddrphy_bitslip30_r <= 16'd0;
		v7ddrphy_bitslip31_o <= 8'd0;
		v7ddrphy_bitslip31_value <= 3'd0;
		v7ddrphy_bitslip31_r <= 16'd0;
		v7ddrphy_n_rddata_en0 <= 1'd0;
		v7ddrphy_n_rddata_en1 <= 1'd0;
		v7ddrphy_n_rddata_en2 <= 1'd0;
		v7ddrphy_n_rddata_en3 <= 1'd0;
		v7ddrphy_n_rddata_en4 <= 1'd0;
		v7ddrphy_n_rddata_en5 <= 1'd0;
		v7ddrphy_n_rddata_en6 <= 1'd0;
		v7ddrphy_n_rddata_en7 <= 1'd0;
		v7ddrphy_last_wrdata_en <= 4'd0;
		sdram_storage <= 4'd0;
		sdram_re <= 1'd0;
		sdram_phaseinjector0_command_storage <= 6'd0;
		sdram_phaseinjector0_command_re <= 1'd0;
		sdram_phaseinjector0_address_storage <= 14'd0;
		sdram_phaseinjector0_address_re <= 1'd0;
		sdram_phaseinjector0_baddress_storage <= 3'd0;
		sdram_phaseinjector0_baddress_re <= 1'd0;
		sdram_phaseinjector0_wrdata_storage <= 64'd0;
		sdram_phaseinjector0_wrdata_re <= 1'd0;
		sdram_phaseinjector0_status <= 64'd0;
		sdram_phaseinjector1_command_storage <= 6'd0;
		sdram_phaseinjector1_command_re <= 1'd0;
		sdram_phaseinjector1_address_storage <= 14'd0;
		sdram_phaseinjector1_address_re <= 1'd0;
		sdram_phaseinjector1_baddress_storage <= 3'd0;
		sdram_phaseinjector1_baddress_re <= 1'd0;
		sdram_phaseinjector1_wrdata_storage <= 64'd0;
		sdram_phaseinjector1_wrdata_re <= 1'd0;
		sdram_phaseinjector1_status <= 64'd0;
		sdram_phaseinjector2_command_storage <= 6'd0;
		sdram_phaseinjector2_command_re <= 1'd0;
		sdram_phaseinjector2_address_storage <= 14'd0;
		sdram_phaseinjector2_address_re <= 1'd0;
		sdram_phaseinjector2_baddress_storage <= 3'd0;
		sdram_phaseinjector2_baddress_re <= 1'd0;
		sdram_phaseinjector2_wrdata_storage <= 64'd0;
		sdram_phaseinjector2_wrdata_re <= 1'd0;
		sdram_phaseinjector2_status <= 64'd0;
		sdram_phaseinjector3_command_storage <= 6'd0;
		sdram_phaseinjector3_command_re <= 1'd0;
		sdram_phaseinjector3_address_storage <= 14'd0;
		sdram_phaseinjector3_address_re <= 1'd0;
		sdram_phaseinjector3_baddress_storage <= 3'd0;
		sdram_phaseinjector3_baddress_re <= 1'd0;
		sdram_phaseinjector3_wrdata_storage <= 64'd0;
		sdram_phaseinjector3_wrdata_re <= 1'd0;
		sdram_phaseinjector3_status <= 64'd0;
		sdram_dfi_p0_address <= 14'd0;
		sdram_dfi_p0_bank <= 3'd0;
		sdram_dfi_p0_cas_n <= 1'd1;
		sdram_dfi_p0_cs_n <= 1'd1;
		sdram_dfi_p0_ras_n <= 1'd1;
		sdram_dfi_p0_we_n <= 1'd1;
		sdram_dfi_p0_wrdata_en <= 1'd0;
		sdram_dfi_p0_rddata_en <= 1'd0;
		sdram_dfi_p1_address <= 14'd0;
		sdram_dfi_p1_bank <= 3'd0;
		sdram_dfi_p1_cas_n <= 1'd1;
		sdram_dfi_p1_cs_n <= 1'd1;
		sdram_dfi_p1_ras_n <= 1'd1;
		sdram_dfi_p1_we_n <= 1'd1;
		sdram_dfi_p1_wrdata_en <= 1'd0;
		sdram_dfi_p1_rddata_en <= 1'd0;
		sdram_dfi_p2_address <= 14'd0;
		sdram_dfi_p2_bank <= 3'd0;
		sdram_dfi_p2_cas_n <= 1'd1;
		sdram_dfi_p2_cs_n <= 1'd1;
		sdram_dfi_p2_ras_n <= 1'd1;
		sdram_dfi_p2_we_n <= 1'd1;
		sdram_dfi_p2_wrdata_en <= 1'd0;
		sdram_dfi_p2_rddata_en <= 1'd0;
		sdram_dfi_p3_address <= 14'd0;
		sdram_dfi_p3_bank <= 3'd0;
		sdram_dfi_p3_cas_n <= 1'd1;
		sdram_dfi_p3_cs_n <= 1'd1;
		sdram_dfi_p3_ras_n <= 1'd1;
		sdram_dfi_p3_we_n <= 1'd1;
		sdram_dfi_p3_wrdata_en <= 1'd0;
		sdram_dfi_p3_rddata_en <= 1'd0;
		sdram_cmd_payload_a <= 14'd0;
		sdram_cmd_payload_ba <= 3'd0;
		sdram_cmd_payload_cas <= 1'd0;
		sdram_cmd_payload_ras <= 1'd0;
		sdram_cmd_payload_we <= 1'd0;
		sdram_timer_count1 <= 10'd976;
		sdram_postponer_req_o <= 1'd0;
		sdram_postponer_count <= 1'd0;
		sdram_sequencer_done1 <= 1'd0;
		sdram_sequencer_counter <= 5'd0;
		sdram_sequencer_count <= 1'd0;
		sdram_zqcs_timer_count1 <= 27'd124999999;
		sdram_zqcs_executer_done <= 1'd0;
		sdram_zqcs_executer_counter <= 5'd0;
		sdram_bankmachine0_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine0_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine0_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine0_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine0_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine0_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine0_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine0_row <= 14'd0;
		sdram_bankmachine0_row_opened <= 1'd0;
		sdram_bankmachine0_twtpcon_ready <= 1'd1;
		sdram_bankmachine0_twtpcon_count <= 3'd0;
		sdram_bankmachine1_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine1_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine1_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine1_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine1_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine1_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine1_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine1_row <= 14'd0;
		sdram_bankmachine1_row_opened <= 1'd0;
		sdram_bankmachine1_twtpcon_ready <= 1'd1;
		sdram_bankmachine1_twtpcon_count <= 3'd0;
		sdram_bankmachine2_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine2_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine2_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine2_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine2_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine2_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine2_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine2_row <= 14'd0;
		sdram_bankmachine2_row_opened <= 1'd0;
		sdram_bankmachine2_twtpcon_ready <= 1'd1;
		sdram_bankmachine2_twtpcon_count <= 3'd0;
		sdram_bankmachine3_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine3_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine3_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine3_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine3_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine3_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine3_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine3_row <= 14'd0;
		sdram_bankmachine3_row_opened <= 1'd0;
		sdram_bankmachine3_twtpcon_ready <= 1'd1;
		sdram_bankmachine3_twtpcon_count <= 3'd0;
		sdram_bankmachine4_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine4_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine4_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine4_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine4_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine4_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine4_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine4_row <= 14'd0;
		sdram_bankmachine4_row_opened <= 1'd0;
		sdram_bankmachine4_twtpcon_ready <= 1'd1;
		sdram_bankmachine4_twtpcon_count <= 3'd0;
		sdram_bankmachine5_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine5_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine5_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine5_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine5_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine5_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine5_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine5_row <= 14'd0;
		sdram_bankmachine5_row_opened <= 1'd0;
		sdram_bankmachine5_twtpcon_ready <= 1'd1;
		sdram_bankmachine5_twtpcon_count <= 3'd0;
		sdram_bankmachine6_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine6_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine6_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine6_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine6_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine6_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine6_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine6_row <= 14'd0;
		sdram_bankmachine6_row_opened <= 1'd0;
		sdram_bankmachine6_twtpcon_ready <= 1'd1;
		sdram_bankmachine6_twtpcon_count <= 3'd0;
		sdram_bankmachine7_cmd_buffer_lookahead_level <= 5'd0;
		sdram_bankmachine7_cmd_buffer_lookahead_produce <= 4'd0;
		sdram_bankmachine7_cmd_buffer_lookahead_consume <= 4'd0;
		sdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine7_cmd_buffer_source_payload_addr <= 21'd0;
		sdram_bankmachine7_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine7_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine7_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine7_row <= 14'd0;
		sdram_bankmachine7_row_opened <= 1'd0;
		sdram_bankmachine7_twtpcon_ready <= 1'd1;
		sdram_bankmachine7_twtpcon_count <= 3'd0;
		sdram_choose_cmd_grant <= 3'd0;
		sdram_choose_req_grant <= 3'd0;
		sdram_trrdcon_ready <= 1'd1;
		sdram_trrdcon_count <= 1'd0;
		sdram_tfawcon_ready <= 1'd1;
		sdram_tfawcon_window <= 7'd0;
		sdram_tccdcon_ready <= 1'd1;
		sdram_tccdcon_count <= 1'd0;
		sdram_twtrcon_ready <= 1'd1;
		sdram_twtrcon_count <= 3'd0;
		sdram_time0 <= 5'd0;
		sdram_time1 <= 4'd0;
		adr_offset_r <= 3'd0;
		init_done_storage <= 1'd0;
		init_done_re <= 1'd0;
		init_error_storage <= 1'd0;
		init_error_re <= 1'd0;
		wb2csr_state <= 1'd0;
		refresher_state <= 2'd0;
		bankmachine0_state <= 4'd0;
		bankmachine1_state <= 4'd0;
		bankmachine2_state <= 4'd0;
		bankmachine3_state <= 4'd0;
		bankmachine4_state <= 4'd0;
		bankmachine5_state <= 4'd0;
		bankmachine6_state <= 4'd0;
		bankmachine7_state <= 4'd0;
		multiplexer_state <= 4'd0;
		roundrobin0_grant <= 1'd0;
		roundrobin1_grant <= 1'd0;
		roundrobin2_grant <= 1'd0;
		roundrobin3_grant <= 1'd0;
		roundrobin4_grant <= 1'd0;
		roundrobin5_grant <= 1'd0;
		roundrobin6_grant <= 1'd0;
		roundrobin7_grant <= 1'd0;
		rbank <= 3'd0;
		wbank <= 3'd0;
		new_master_wdata_ready0 <= 1'd0;
		new_master_wdata_ready1 <= 1'd0;
		new_master_wdata_ready2 <= 1'd0;
		new_master_wdata_ready3 <= 1'd0;
		new_master_wdata_ready4 <= 1'd0;
		new_master_wdata_ready5 <= 1'd0;
		new_master_rdata_valid0 <= 1'd0;
		new_master_rdata_valid1 <= 1'd0;
		new_master_rdata_valid2 <= 1'd0;
		new_master_rdata_valid3 <= 1'd0;
		new_master_rdata_valid4 <= 1'd0;
		new_master_rdata_valid5 <= 1'd0;
		new_master_rdata_valid6 <= 1'd0;
		new_master_rdata_valid7 <= 1'd0;
		new_master_rdata_valid8 <= 1'd0;
		new_master_rdata_valid9 <= 1'd0;
		new_master_rdata_valid10 <= 1'd0;
		new_master_rdata_valid11 <= 1'd0;
		new_master_rdata_valid12 <= 1'd0;
		new_master_rdata_valid13 <= 1'd0;
		new_master_rdata_valid14 <= 1'd0;
		new_master_rdata_valid15 <= 1'd0;
		new_master_rdata_valid16 <= 1'd0;
		new_master_rdata_valid17 <= 1'd0;
		new_master_rdata_valid18 <= 1'd0;
		new_master_rdata_valid19 <= 1'd0;
		fullmemorywe_state <= 3'd0;
		litedramwishbone2native_state <= 2'd0;
		litedramcore_grant <= 1'd0;
		litedramcore_slave_sel_r <= 4'd0;
		litedramcore_count <= 20'd1000000;
		litedramcore_interface0_bank_bus_dat_r <= 8'd0;
		litedramcore_interface1_bank_bus_dat_r <= 8'd0;
		litedramcore_interface2_bank_bus_dat_r <= 8'd0;
		litedramcore_interface3_bank_bus_dat_r <= 8'd0;
		litedramcore_interface4_bank_bus_dat_r <= 8'd0;
		litedramcore_interface5_bank_bus_dat_r <= 8'd0;
		litedramcore_interface6_bank_bus_dat_r <= 8'd0;
	end
	regs0 <= serial_rx;
	regs1 <= regs0;
end

reg [31:0] mem[0:6143];
reg [31:0] memdat;
always @(posedge sys_clk) begin
	memdat <= mem[litedramcore_rom_adr];
end

assign litedramcore_rom_dat_r = memdat;

initial begin
	$readmemh("litedram_core_vc707.init", mem);
end

reg [31:0] mem_1[0:1023];
reg [9:0] memadr;
always @(posedge sys_clk) begin
	if (litedramcore_sram_we[0])
		mem_1[litedramcore_sram_adr][7:0] <= litedramcore_sram_dat_w[7:0];
	if (litedramcore_sram_we[1])
		mem_1[litedramcore_sram_adr][15:8] <= litedramcore_sram_dat_w[15:8];
	if (litedramcore_sram_we[2])
		mem_1[litedramcore_sram_adr][23:16] <= litedramcore_sram_dat_w[23:16];
	if (litedramcore_sram_we[3])
		mem_1[litedramcore_sram_adr][31:24] <= litedramcore_sram_dat_w[31:24];
	memadr <= litedramcore_sram_adr;
end

assign litedramcore_sram_dat_r = mem_1[memadr];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [9:0] storage[0:15];
reg [9:0] memdat_1;
reg [9:0] memdat_2;
always @(posedge sys_clk) begin
	if (litedramcore_uart_tx_fifo_wrport_we)
		storage[litedramcore_uart_tx_fifo_wrport_adr] <= litedramcore_uart_tx_fifo_wrport_dat_w;
	memdat_1 <= storage[litedramcore_uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (litedramcore_uart_tx_fifo_rdport_re)
		memdat_2 <= storage[litedramcore_uart_tx_fifo_rdport_adr];
end

assign litedramcore_uart_tx_fifo_wrport_dat_r = memdat_1;
assign litedramcore_uart_tx_fifo_rdport_dat_r = memdat_2;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_3;
reg [9:0] memdat_4;
always @(posedge sys_clk) begin
	if (litedramcore_uart_rx_fifo_wrport_we)
		storage_1[litedramcore_uart_rx_fifo_wrport_adr] <= litedramcore_uart_rx_fifo_wrport_dat_w;
	memdat_3 <= storage_1[litedramcore_uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (litedramcore_uart_rx_fifo_rdport_re)
		memdat_4 <= storage_1[litedramcore_uart_rx_fifo_rdport_adr];
end

assign litedramcore_uart_rx_fifo_wrport_dat_r = memdat_3;
assign litedramcore_uart_rx_fifo_rdport_dat_r = memdat_4;

BUFG BUFG(
	.I(s7pll0_clkout0),
	.O(s7pll0_clkout_buf0)
);

BUFG BUFG_1(
	.I(s7pll0_clkout1),
	.O(s7pll0_clkout_buf1)
);

BUFG BUFG_2(
	.I(s7pll0_clkout2),
	.O(s7pll0_clkout_buf2)
);

BUFG BUFG_3(
	.I(s7pll1_clkout),
	.O(s7pll1_clkout_buf)
);

IDELAYCTRL IDELAYCTRL(
	.REFCLK(iodelay_clk),
	.RST(ic_reset)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(1'd0),
	.D2(1'd1),
	.D3(1'd0),
	.D4(1'd1),
	.D5(1'd0),
	.D6(1'd1),
	.D7(1'd0),
	.D8(1'd1),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_sd_clk_se_nodelay)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_sd_clk_se_delayed),
	.ODATAIN(v7ddrphy_sd_clk_se_nodelay)
);

OBUFDS OBUFDS(
	.I(v7ddrphy_sd_clk_se_delayed),
	.O(ddram_clk_p),
	.OB(ddram_clk_n)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_1 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[0]),
	.D2(v7ddrphy_dfi_p0_address[0]),
	.D3(v7ddrphy_dfi_p1_address[0]),
	.D4(v7ddrphy_dfi_p1_address[0]),
	.D5(v7ddrphy_dfi_p2_address[0]),
	.D6(v7ddrphy_dfi_p2_address[0]),
	.D7(v7ddrphy_dfi_p3_address[0]),
	.D8(v7ddrphy_dfi_p3_address[0]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_1 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[0]),
	.ODATAIN(v7ddrphy_address0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[1]),
	.D2(v7ddrphy_dfi_p0_address[1]),
	.D3(v7ddrphy_dfi_p1_address[1]),
	.D4(v7ddrphy_dfi_p1_address[1]),
	.D5(v7ddrphy_dfi_p2_address[1]),
	.D6(v7ddrphy_dfi_p2_address[1]),
	.D7(v7ddrphy_dfi_p3_address[1]),
	.D8(v7ddrphy_dfi_p3_address[1]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_2 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[1]),
	.ODATAIN(v7ddrphy_address1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[2]),
	.D2(v7ddrphy_dfi_p0_address[2]),
	.D3(v7ddrphy_dfi_p1_address[2]),
	.D4(v7ddrphy_dfi_p1_address[2]),
	.D5(v7ddrphy_dfi_p2_address[2]),
	.D6(v7ddrphy_dfi_p2_address[2]),
	.D7(v7ddrphy_dfi_p3_address[2]),
	.D8(v7ddrphy_dfi_p3_address[2]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_3 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[2]),
	.ODATAIN(v7ddrphy_address2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_4 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[3]),
	.D2(v7ddrphy_dfi_p0_address[3]),
	.D3(v7ddrphy_dfi_p1_address[3]),
	.D4(v7ddrphy_dfi_p1_address[3]),
	.D5(v7ddrphy_dfi_p2_address[3]),
	.D6(v7ddrphy_dfi_p2_address[3]),
	.D7(v7ddrphy_dfi_p3_address[3]),
	.D8(v7ddrphy_dfi_p3_address[3]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_4 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[3]),
	.ODATAIN(v7ddrphy_address3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_5 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[4]),
	.D2(v7ddrphy_dfi_p0_address[4]),
	.D3(v7ddrphy_dfi_p1_address[4]),
	.D4(v7ddrphy_dfi_p1_address[4]),
	.D5(v7ddrphy_dfi_p2_address[4]),
	.D6(v7ddrphy_dfi_p2_address[4]),
	.D7(v7ddrphy_dfi_p3_address[4]),
	.D8(v7ddrphy_dfi_p3_address[4]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_5 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[4]),
	.ODATAIN(v7ddrphy_address4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_6 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[5]),
	.D2(v7ddrphy_dfi_p0_address[5]),
	.D3(v7ddrphy_dfi_p1_address[5]),
	.D4(v7ddrphy_dfi_p1_address[5]),
	.D5(v7ddrphy_dfi_p2_address[5]),
	.D6(v7ddrphy_dfi_p2_address[5]),
	.D7(v7ddrphy_dfi_p3_address[5]),
	.D8(v7ddrphy_dfi_p3_address[5]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_6 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[5]),
	.ODATAIN(v7ddrphy_address5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_7 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[6]),
	.D2(v7ddrphy_dfi_p0_address[6]),
	.D3(v7ddrphy_dfi_p1_address[6]),
	.D4(v7ddrphy_dfi_p1_address[6]),
	.D5(v7ddrphy_dfi_p2_address[6]),
	.D6(v7ddrphy_dfi_p2_address[6]),
	.D7(v7ddrphy_dfi_p3_address[6]),
	.D8(v7ddrphy_dfi_p3_address[6]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_7 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[6]),
	.ODATAIN(v7ddrphy_address6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_8 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[7]),
	.D2(v7ddrphy_dfi_p0_address[7]),
	.D3(v7ddrphy_dfi_p1_address[7]),
	.D4(v7ddrphy_dfi_p1_address[7]),
	.D5(v7ddrphy_dfi_p2_address[7]),
	.D6(v7ddrphy_dfi_p2_address[7]),
	.D7(v7ddrphy_dfi_p3_address[7]),
	.D8(v7ddrphy_dfi_p3_address[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address7)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_8 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[7]),
	.ODATAIN(v7ddrphy_address7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_9 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[8]),
	.D2(v7ddrphy_dfi_p0_address[8]),
	.D3(v7ddrphy_dfi_p1_address[8]),
	.D4(v7ddrphy_dfi_p1_address[8]),
	.D5(v7ddrphy_dfi_p2_address[8]),
	.D6(v7ddrphy_dfi_p2_address[8]),
	.D7(v7ddrphy_dfi_p3_address[8]),
	.D8(v7ddrphy_dfi_p3_address[8]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address8)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_9 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[8]),
	.ODATAIN(v7ddrphy_address8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_10 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[9]),
	.D2(v7ddrphy_dfi_p0_address[9]),
	.D3(v7ddrphy_dfi_p1_address[9]),
	.D4(v7ddrphy_dfi_p1_address[9]),
	.D5(v7ddrphy_dfi_p2_address[9]),
	.D6(v7ddrphy_dfi_p2_address[9]),
	.D7(v7ddrphy_dfi_p3_address[9]),
	.D8(v7ddrphy_dfi_p3_address[9]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address9)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_10 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[9]),
	.ODATAIN(v7ddrphy_address9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_11 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[10]),
	.D2(v7ddrphy_dfi_p0_address[10]),
	.D3(v7ddrphy_dfi_p1_address[10]),
	.D4(v7ddrphy_dfi_p1_address[10]),
	.D5(v7ddrphy_dfi_p2_address[10]),
	.D6(v7ddrphy_dfi_p2_address[10]),
	.D7(v7ddrphy_dfi_p3_address[10]),
	.D8(v7ddrphy_dfi_p3_address[10]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address10)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_11 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[10]),
	.ODATAIN(v7ddrphy_address10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_12 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[11]),
	.D2(v7ddrphy_dfi_p0_address[11]),
	.D3(v7ddrphy_dfi_p1_address[11]),
	.D4(v7ddrphy_dfi_p1_address[11]),
	.D5(v7ddrphy_dfi_p2_address[11]),
	.D6(v7ddrphy_dfi_p2_address[11]),
	.D7(v7ddrphy_dfi_p3_address[11]),
	.D8(v7ddrphy_dfi_p3_address[11]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address11)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_12 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[11]),
	.ODATAIN(v7ddrphy_address11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_13 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[12]),
	.D2(v7ddrphy_dfi_p0_address[12]),
	.D3(v7ddrphy_dfi_p1_address[12]),
	.D4(v7ddrphy_dfi_p1_address[12]),
	.D5(v7ddrphy_dfi_p2_address[12]),
	.D6(v7ddrphy_dfi_p2_address[12]),
	.D7(v7ddrphy_dfi_p3_address[12]),
	.D8(v7ddrphy_dfi_p3_address[12]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address12)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_13 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[12]),
	.ODATAIN(v7ddrphy_address12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_14 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[13]),
	.D2(v7ddrphy_dfi_p0_address[13]),
	.D3(v7ddrphy_dfi_p1_address[13]),
	.D4(v7ddrphy_dfi_p1_address[13]),
	.D5(v7ddrphy_dfi_p2_address[13]),
	.D6(v7ddrphy_dfi_p2_address[13]),
	.D7(v7ddrphy_dfi_p3_address[13]),
	.D8(v7ddrphy_dfi_p3_address[13]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address13)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_14 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[13]),
	.ODATAIN(v7ddrphy_address13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_15 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[14]),
	.D2(v7ddrphy_dfi_p0_address[14]),
	.D3(v7ddrphy_dfi_p1_address[14]),
	.D4(v7ddrphy_dfi_p1_address[14]),
	.D5(v7ddrphy_dfi_p2_address[14]),
	.D6(v7ddrphy_dfi_p2_address[14]),
	.D7(v7ddrphy_dfi_p3_address[14]),
	.D8(v7ddrphy_dfi_p3_address[14]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address14)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_15 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[14]),
	.ODATAIN(v7ddrphy_address14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_16 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_address[15]),
	.D2(v7ddrphy_dfi_p0_address[15]),
	.D3(v7ddrphy_dfi_p1_address[15]),
	.D4(v7ddrphy_dfi_p1_address[15]),
	.D5(v7ddrphy_dfi_p2_address[15]),
	.D6(v7ddrphy_dfi_p2_address[15]),
	.D7(v7ddrphy_dfi_p3_address[15]),
	.D8(v7ddrphy_dfi_p3_address[15]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_address15)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_16 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[15]),
	.ODATAIN(v7ddrphy_address15)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_17 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_bank[0]),
	.D2(v7ddrphy_dfi_p0_bank[0]),
	.D3(v7ddrphy_dfi_p1_bank[0]),
	.D4(v7ddrphy_dfi_p1_bank[0]),
	.D5(v7ddrphy_dfi_p2_bank[0]),
	.D6(v7ddrphy_dfi_p2_bank[0]),
	.D7(v7ddrphy_dfi_p3_bank[0]),
	.D8(v7ddrphy_dfi_p3_bank[0]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_bank0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_17 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ba[0]),
	.ODATAIN(v7ddrphy_bank0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_18 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_bank[1]),
	.D2(v7ddrphy_dfi_p0_bank[1]),
	.D3(v7ddrphy_dfi_p1_bank[1]),
	.D4(v7ddrphy_dfi_p1_bank[1]),
	.D5(v7ddrphy_dfi_p2_bank[1]),
	.D6(v7ddrphy_dfi_p2_bank[1]),
	.D7(v7ddrphy_dfi_p3_bank[1]),
	.D8(v7ddrphy_dfi_p3_bank[1]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_bank1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_18 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ba[1]),
	.ODATAIN(v7ddrphy_bank1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_19 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_bank[2]),
	.D2(v7ddrphy_dfi_p0_bank[2]),
	.D3(v7ddrphy_dfi_p1_bank[2]),
	.D4(v7ddrphy_dfi_p1_bank[2]),
	.D5(v7ddrphy_dfi_p2_bank[2]),
	.D6(v7ddrphy_dfi_p2_bank[2]),
	.D7(v7ddrphy_dfi_p3_bank[2]),
	.D8(v7ddrphy_dfi_p3_bank[2]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_bank2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_19 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ba[2]),
	.ODATAIN(v7ddrphy_bank2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_20 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_ras_n),
	.D2(v7ddrphy_dfi_p0_ras_n),
	.D3(v7ddrphy_dfi_p1_ras_n),
	.D4(v7ddrphy_dfi_p1_ras_n),
	.D5(v7ddrphy_dfi_p2_ras_n),
	.D6(v7ddrphy_dfi_p2_ras_n),
	.D7(v7ddrphy_dfi_p3_ras_n),
	.D8(v7ddrphy_dfi_p3_ras_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_cmd0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_20 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ras_n),
	.ODATAIN(v7ddrphy_cmd0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_21 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_cas_n),
	.D2(v7ddrphy_dfi_p0_cas_n),
	.D3(v7ddrphy_dfi_p1_cas_n),
	.D4(v7ddrphy_dfi_p1_cas_n),
	.D5(v7ddrphy_dfi_p2_cas_n),
	.D6(v7ddrphy_dfi_p2_cas_n),
	.D7(v7ddrphy_dfi_p3_cas_n),
	.D8(v7ddrphy_dfi_p3_cas_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_cmd1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_21 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cas_n),
	.ODATAIN(v7ddrphy_cmd1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_22 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_we_n),
	.D2(v7ddrphy_dfi_p0_we_n),
	.D3(v7ddrphy_dfi_p1_we_n),
	.D4(v7ddrphy_dfi_p1_we_n),
	.D5(v7ddrphy_dfi_p2_we_n),
	.D6(v7ddrphy_dfi_p2_we_n),
	.D7(v7ddrphy_dfi_p3_we_n),
	.D8(v7ddrphy_dfi_p3_we_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_cmd2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_22 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_we_n),
	.ODATAIN(v7ddrphy_cmd2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_23 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_cke),
	.D2(v7ddrphy_dfi_p0_cke),
	.D3(v7ddrphy_dfi_p1_cke),
	.D4(v7ddrphy_dfi_p1_cke),
	.D5(v7ddrphy_dfi_p2_cke),
	.D6(v7ddrphy_dfi_p2_cke),
	.D7(v7ddrphy_dfi_p3_cke),
	.D8(v7ddrphy_dfi_p3_cke),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_cmd3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_23 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cke),
	.ODATAIN(v7ddrphy_cmd3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_24 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_odt),
	.D2(v7ddrphy_dfi_p0_odt),
	.D3(v7ddrphy_dfi_p1_odt),
	.D4(v7ddrphy_dfi_p1_odt),
	.D5(v7ddrphy_dfi_p2_odt),
	.D6(v7ddrphy_dfi_p2_odt),
	.D7(v7ddrphy_dfi_p3_odt),
	.D8(v7ddrphy_dfi_p3_odt),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_cmd4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_24 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_odt),
	.ODATAIN(v7ddrphy_cmd4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_25 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_reset_n),
	.D2(v7ddrphy_dfi_p0_reset_n),
	.D3(v7ddrphy_dfi_p1_reset_n),
	.D4(v7ddrphy_dfi_p1_reset_n),
	.D5(v7ddrphy_dfi_p2_reset_n),
	.D6(v7ddrphy_dfi_p2_reset_n),
	.D7(v7ddrphy_dfi_p3_reset_n),
	.D8(v7ddrphy_dfi_p3_reset_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_cmd5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_25 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_reset_n),
	.ODATAIN(v7ddrphy_cmd5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_26 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_cs_n),
	.D2(v7ddrphy_dfi_p0_cs_n),
	.D3(v7ddrphy_dfi_p1_cs_n),
	.D4(v7ddrphy_dfi_p1_cs_n),
	.D5(v7ddrphy_dfi_p2_cs_n),
	.D6(v7ddrphy_dfi_p2_cs_n),
	.D7(v7ddrphy_dfi_p3_cs_n),
	.D8(v7ddrphy_dfi_p3_cs_n),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_cmd6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_26 (
	.C(sys_clk),
	.CE(v7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(v7ddrphy_cdly_rst_re),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cs_n),
	.ODATAIN(v7ddrphy_cmd6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_27 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata_mask[0]),
	.D2(v7ddrphy_dfi_p0_wrdata_mask[4]),
	.D3(v7ddrphy_dfi_p1_wrdata_mask[0]),
	.D4(v7ddrphy_dfi_p1_wrdata_mask[4]),
	.D5(v7ddrphy_dfi_p2_wrdata_mask[0]),
	.D6(v7ddrphy_dfi_p2_wrdata_mask[4]),
	.D7(v7ddrphy_dfi_p3_wrdata_mask[0]),
	.D8(v7ddrphy_dfi_p3_wrdata_mask[4]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_dm_o_nodelay0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_27 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[0]),
	.ODATAIN(v7ddrphy_dm_o_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_28 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dqs_serdes_pattern[0]),
	.D2(v7ddrphy_dqs_serdes_pattern[1]),
	.D3(v7ddrphy_dqs_serdes_pattern[2]),
	.D4(v7ddrphy_dqs_serdes_pattern[3]),
	.D5(v7ddrphy_dqs_serdes_pattern[4]),
	.D6(v7ddrphy_dqs_serdes_pattern[5]),
	.D7(v7ddrphy_dqs_serdes_pattern[6]),
	.D8(v7ddrphy_dqs_serdes_pattern[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dqs)),
	.TCE(1'd1),
	.OFB(v7ddrphy_dqs_nodelay0),
	.OQ(v7ddrphy0),
	.TQ(v7ddrphy_dqs_t0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_28 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dqs_delayed0),
	.ODATAIN(v7ddrphy_dqs_nodelay0)
);

OBUFTDS OBUFTDS(
	.I(v7ddrphy_dqs_delayed0),
	.T(v7ddrphy_dqs_t0),
	.O(ddram_dqs_p[0]),
	.OB(ddram_dqs_n[0])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_29 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata_mask[1]),
	.D2(v7ddrphy_dfi_p0_wrdata_mask[5]),
	.D3(v7ddrphy_dfi_p1_wrdata_mask[1]),
	.D4(v7ddrphy_dfi_p1_wrdata_mask[5]),
	.D5(v7ddrphy_dfi_p2_wrdata_mask[1]),
	.D6(v7ddrphy_dfi_p2_wrdata_mask[5]),
	.D7(v7ddrphy_dfi_p3_wrdata_mask[1]),
	.D8(v7ddrphy_dfi_p3_wrdata_mask[5]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_dm_o_nodelay1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_29 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[1]),
	.ODATAIN(v7ddrphy_dm_o_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_30 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dqs_serdes_pattern[0]),
	.D2(v7ddrphy_dqs_serdes_pattern[1]),
	.D3(v7ddrphy_dqs_serdes_pattern[2]),
	.D4(v7ddrphy_dqs_serdes_pattern[3]),
	.D5(v7ddrphy_dqs_serdes_pattern[4]),
	.D6(v7ddrphy_dqs_serdes_pattern[5]),
	.D7(v7ddrphy_dqs_serdes_pattern[6]),
	.D8(v7ddrphy_dqs_serdes_pattern[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dqs)),
	.TCE(1'd1),
	.OFB(v7ddrphy_dqs_nodelay1),
	.OQ(v7ddrphy1),
	.TQ(v7ddrphy_dqs_t1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_30 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dqs_delayed1),
	.ODATAIN(v7ddrphy_dqs_nodelay1)
);

OBUFTDS OBUFTDS_1(
	.I(v7ddrphy_dqs_delayed1),
	.T(v7ddrphy_dqs_t1),
	.O(ddram_dqs_p[1]),
	.OB(ddram_dqs_n[1])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_31 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata_mask[2]),
	.D2(v7ddrphy_dfi_p0_wrdata_mask[6]),
	.D3(v7ddrphy_dfi_p1_wrdata_mask[2]),
	.D4(v7ddrphy_dfi_p1_wrdata_mask[6]),
	.D5(v7ddrphy_dfi_p2_wrdata_mask[2]),
	.D6(v7ddrphy_dfi_p2_wrdata_mask[6]),
	.D7(v7ddrphy_dfi_p3_wrdata_mask[2]),
	.D8(v7ddrphy_dfi_p3_wrdata_mask[6]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_dm_o_nodelay2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_31 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[2]),
	.ODATAIN(v7ddrphy_dm_o_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_32 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dqs_serdes_pattern[0]),
	.D2(v7ddrphy_dqs_serdes_pattern[1]),
	.D3(v7ddrphy_dqs_serdes_pattern[2]),
	.D4(v7ddrphy_dqs_serdes_pattern[3]),
	.D5(v7ddrphy_dqs_serdes_pattern[4]),
	.D6(v7ddrphy_dqs_serdes_pattern[5]),
	.D7(v7ddrphy_dqs_serdes_pattern[6]),
	.D8(v7ddrphy_dqs_serdes_pattern[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dqs)),
	.TCE(1'd1),
	.OFB(v7ddrphy_dqs_nodelay2),
	.OQ(v7ddrphy2),
	.TQ(v7ddrphy_dqs_t2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_32 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dqs_delayed2),
	.ODATAIN(v7ddrphy_dqs_nodelay2)
);

OBUFTDS OBUFTDS_2(
	.I(v7ddrphy_dqs_delayed2),
	.T(v7ddrphy_dqs_t2),
	.O(ddram_dqs_p[2]),
	.OB(ddram_dqs_n[2])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_33 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata_mask[3]),
	.D2(v7ddrphy_dfi_p0_wrdata_mask[7]),
	.D3(v7ddrphy_dfi_p1_wrdata_mask[3]),
	.D4(v7ddrphy_dfi_p1_wrdata_mask[7]),
	.D5(v7ddrphy_dfi_p2_wrdata_mask[3]),
	.D6(v7ddrphy_dfi_p2_wrdata_mask[7]),
	.D7(v7ddrphy_dfi_p3_wrdata_mask[3]),
	.D8(v7ddrphy_dfi_p3_wrdata_mask[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.OQ(v7ddrphy_dm_o_nodelay3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_33 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[3]),
	.ODATAIN(v7ddrphy_dm_o_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_34 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dqs_serdes_pattern[0]),
	.D2(v7ddrphy_dqs_serdes_pattern[1]),
	.D3(v7ddrphy_dqs_serdes_pattern[2]),
	.D4(v7ddrphy_dqs_serdes_pattern[3]),
	.D5(v7ddrphy_dqs_serdes_pattern[4]),
	.D6(v7ddrphy_dqs_serdes_pattern[5]),
	.D7(v7ddrphy_dqs_serdes_pattern[6]),
	.D8(v7ddrphy_dqs_serdes_pattern[7]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dqs)),
	.TCE(1'd1),
	.OFB(v7ddrphy_dqs_nodelay3),
	.OQ(v7ddrphy3),
	.TQ(v7ddrphy_dqs_t3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_34 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dqs_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dqs_delayed3),
	.ODATAIN(v7ddrphy_dqs_nodelay3)
);

OBUFTDS OBUFTDS_3(
	.I(v7ddrphy_dqs_delayed3),
	.T(v7ddrphy_dqs_t3),
	.O(ddram_dqs_p[3]),
	.OB(ddram_dqs_n[3])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_35 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[0]),
	.D2(v7ddrphy_dfi_p0_wrdata[32]),
	.D3(v7ddrphy_dfi_p1_wrdata[0]),
	.D4(v7ddrphy_dfi_p1_wrdata[32]),
	.D5(v7ddrphy_dfi_p2_wrdata[0]),
	.D6(v7ddrphy_dfi_p2_wrdata[32]),
	.D7(v7ddrphy_dfi_p3_wrdata[0]),
	.D8(v7ddrphy_dfi_p3_wrdata[32]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay0),
	.TQ(v7ddrphy_dq_t0)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed0),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data0[7]),
	.Q2(v7ddrphy_dq_i_data0[6]),
	.Q3(v7ddrphy_dq_i_data0[5]),
	.Q4(v7ddrphy_dq_i_data0[4]),
	.Q5(v7ddrphy_dq_i_data0[3]),
	.Q6(v7ddrphy_dq_i_data0[2]),
	.Q7(v7ddrphy_dq_i_data0[1]),
	.Q8(v7ddrphy_dq_i_data0[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_35 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed0),
	.ODATAIN(v7ddrphy_dq_o_nodelay0)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay0),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed0)
);

IOBUF IOBUF(
	.I(v7ddrphy_dq_o_delayed0),
	.T(v7ddrphy_dq_t0),
	.IO(ddram_dq[0]),
	.O(v7ddrphy_dq_i_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_36 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[1]),
	.D2(v7ddrphy_dfi_p0_wrdata[33]),
	.D3(v7ddrphy_dfi_p1_wrdata[1]),
	.D4(v7ddrphy_dfi_p1_wrdata[33]),
	.D5(v7ddrphy_dfi_p2_wrdata[1]),
	.D6(v7ddrphy_dfi_p2_wrdata[33]),
	.D7(v7ddrphy_dfi_p3_wrdata[1]),
	.D8(v7ddrphy_dfi_p3_wrdata[33]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay1),
	.TQ(v7ddrphy_dq_t1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_1 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed1),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data1[7]),
	.Q2(v7ddrphy_dq_i_data1[6]),
	.Q3(v7ddrphy_dq_i_data1[5]),
	.Q4(v7ddrphy_dq_i_data1[4]),
	.Q5(v7ddrphy_dq_i_data1[3]),
	.Q6(v7ddrphy_dq_i_data1[2]),
	.Q7(v7ddrphy_dq_i_data1[1]),
	.Q8(v7ddrphy_dq_i_data1[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_36 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed1),
	.ODATAIN(v7ddrphy_dq_o_nodelay1)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_1 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay1),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed1)
);

IOBUF IOBUF_1(
	.I(v7ddrphy_dq_o_delayed1),
	.T(v7ddrphy_dq_t1),
	.IO(ddram_dq[1]),
	.O(v7ddrphy_dq_i_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_37 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[2]),
	.D2(v7ddrphy_dfi_p0_wrdata[34]),
	.D3(v7ddrphy_dfi_p1_wrdata[2]),
	.D4(v7ddrphy_dfi_p1_wrdata[34]),
	.D5(v7ddrphy_dfi_p2_wrdata[2]),
	.D6(v7ddrphy_dfi_p2_wrdata[34]),
	.D7(v7ddrphy_dfi_p3_wrdata[2]),
	.D8(v7ddrphy_dfi_p3_wrdata[34]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay2),
	.TQ(v7ddrphy_dq_t2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed2),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data2[7]),
	.Q2(v7ddrphy_dq_i_data2[6]),
	.Q3(v7ddrphy_dq_i_data2[5]),
	.Q4(v7ddrphy_dq_i_data2[4]),
	.Q5(v7ddrphy_dq_i_data2[3]),
	.Q6(v7ddrphy_dq_i_data2[2]),
	.Q7(v7ddrphy_dq_i_data2[1]),
	.Q8(v7ddrphy_dq_i_data2[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_37 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed2),
	.ODATAIN(v7ddrphy_dq_o_nodelay2)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_2 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay2),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed2)
);

IOBUF IOBUF_2(
	.I(v7ddrphy_dq_o_delayed2),
	.T(v7ddrphy_dq_t2),
	.IO(ddram_dq[2]),
	.O(v7ddrphy_dq_i_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_38 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[3]),
	.D2(v7ddrphy_dfi_p0_wrdata[35]),
	.D3(v7ddrphy_dfi_p1_wrdata[3]),
	.D4(v7ddrphy_dfi_p1_wrdata[35]),
	.D5(v7ddrphy_dfi_p2_wrdata[3]),
	.D6(v7ddrphy_dfi_p2_wrdata[35]),
	.D7(v7ddrphy_dfi_p3_wrdata[3]),
	.D8(v7ddrphy_dfi_p3_wrdata[35]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay3),
	.TQ(v7ddrphy_dq_t3)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_3 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed3),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data3[7]),
	.Q2(v7ddrphy_dq_i_data3[6]),
	.Q3(v7ddrphy_dq_i_data3[5]),
	.Q4(v7ddrphy_dq_i_data3[4]),
	.Q5(v7ddrphy_dq_i_data3[3]),
	.Q6(v7ddrphy_dq_i_data3[2]),
	.Q7(v7ddrphy_dq_i_data3[1]),
	.Q8(v7ddrphy_dq_i_data3[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_38 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed3),
	.ODATAIN(v7ddrphy_dq_o_nodelay3)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_3 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay3),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed3)
);

IOBUF IOBUF_3(
	.I(v7ddrphy_dq_o_delayed3),
	.T(v7ddrphy_dq_t3),
	.IO(ddram_dq[3]),
	.O(v7ddrphy_dq_i_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_39 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[4]),
	.D2(v7ddrphy_dfi_p0_wrdata[36]),
	.D3(v7ddrphy_dfi_p1_wrdata[4]),
	.D4(v7ddrphy_dfi_p1_wrdata[36]),
	.D5(v7ddrphy_dfi_p2_wrdata[4]),
	.D6(v7ddrphy_dfi_p2_wrdata[36]),
	.D7(v7ddrphy_dfi_p3_wrdata[4]),
	.D8(v7ddrphy_dfi_p3_wrdata[36]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay4),
	.TQ(v7ddrphy_dq_t4)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_4 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed4),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data4[7]),
	.Q2(v7ddrphy_dq_i_data4[6]),
	.Q3(v7ddrphy_dq_i_data4[5]),
	.Q4(v7ddrphy_dq_i_data4[4]),
	.Q5(v7ddrphy_dq_i_data4[3]),
	.Q6(v7ddrphy_dq_i_data4[2]),
	.Q7(v7ddrphy_dq_i_data4[1]),
	.Q8(v7ddrphy_dq_i_data4[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_39 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed4),
	.ODATAIN(v7ddrphy_dq_o_nodelay4)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_4 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay4),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed4)
);

IOBUF IOBUF_4(
	.I(v7ddrphy_dq_o_delayed4),
	.T(v7ddrphy_dq_t4),
	.IO(ddram_dq[4]),
	.O(v7ddrphy_dq_i_nodelay4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_40 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[5]),
	.D2(v7ddrphy_dfi_p0_wrdata[37]),
	.D3(v7ddrphy_dfi_p1_wrdata[5]),
	.D4(v7ddrphy_dfi_p1_wrdata[37]),
	.D5(v7ddrphy_dfi_p2_wrdata[5]),
	.D6(v7ddrphy_dfi_p2_wrdata[37]),
	.D7(v7ddrphy_dfi_p3_wrdata[5]),
	.D8(v7ddrphy_dfi_p3_wrdata[37]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay5),
	.TQ(v7ddrphy_dq_t5)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_5 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed5),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data5[7]),
	.Q2(v7ddrphy_dq_i_data5[6]),
	.Q3(v7ddrphy_dq_i_data5[5]),
	.Q4(v7ddrphy_dq_i_data5[4]),
	.Q5(v7ddrphy_dq_i_data5[3]),
	.Q6(v7ddrphy_dq_i_data5[2]),
	.Q7(v7ddrphy_dq_i_data5[1]),
	.Q8(v7ddrphy_dq_i_data5[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_40 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed5),
	.ODATAIN(v7ddrphy_dq_o_nodelay5)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_5 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay5),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed5)
);

IOBUF IOBUF_5(
	.I(v7ddrphy_dq_o_delayed5),
	.T(v7ddrphy_dq_t5),
	.IO(ddram_dq[5]),
	.O(v7ddrphy_dq_i_nodelay5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_41 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[6]),
	.D2(v7ddrphy_dfi_p0_wrdata[38]),
	.D3(v7ddrphy_dfi_p1_wrdata[6]),
	.D4(v7ddrphy_dfi_p1_wrdata[38]),
	.D5(v7ddrphy_dfi_p2_wrdata[6]),
	.D6(v7ddrphy_dfi_p2_wrdata[38]),
	.D7(v7ddrphy_dfi_p3_wrdata[6]),
	.D8(v7ddrphy_dfi_p3_wrdata[38]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay6),
	.TQ(v7ddrphy_dq_t6)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_6 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed6),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data6[7]),
	.Q2(v7ddrphy_dq_i_data6[6]),
	.Q3(v7ddrphy_dq_i_data6[5]),
	.Q4(v7ddrphy_dq_i_data6[4]),
	.Q5(v7ddrphy_dq_i_data6[3]),
	.Q6(v7ddrphy_dq_i_data6[2]),
	.Q7(v7ddrphy_dq_i_data6[1]),
	.Q8(v7ddrphy_dq_i_data6[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_41 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed6),
	.ODATAIN(v7ddrphy_dq_o_nodelay6)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_6 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay6),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed6)
);

IOBUF IOBUF_6(
	.I(v7ddrphy_dq_o_delayed6),
	.T(v7ddrphy_dq_t6),
	.IO(ddram_dq[6]),
	.O(v7ddrphy_dq_i_nodelay6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_42 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[7]),
	.D2(v7ddrphy_dfi_p0_wrdata[39]),
	.D3(v7ddrphy_dfi_p1_wrdata[7]),
	.D4(v7ddrphy_dfi_p1_wrdata[39]),
	.D5(v7ddrphy_dfi_p2_wrdata[7]),
	.D6(v7ddrphy_dfi_p2_wrdata[39]),
	.D7(v7ddrphy_dfi_p3_wrdata[7]),
	.D8(v7ddrphy_dfi_p3_wrdata[39]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay7),
	.TQ(v7ddrphy_dq_t7)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_7 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed7),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data7[7]),
	.Q2(v7ddrphy_dq_i_data7[6]),
	.Q3(v7ddrphy_dq_i_data7[5]),
	.Q4(v7ddrphy_dq_i_data7[4]),
	.Q5(v7ddrphy_dq_i_data7[3]),
	.Q6(v7ddrphy_dq_i_data7[2]),
	.Q7(v7ddrphy_dq_i_data7[1]),
	.Q8(v7ddrphy_dq_i_data7[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_42 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed7),
	.ODATAIN(v7ddrphy_dq_o_nodelay7)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_7 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay7),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[0] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed7)
);

IOBUF IOBUF_7(
	.I(v7ddrphy_dq_o_delayed7),
	.T(v7ddrphy_dq_t7),
	.IO(ddram_dq[7]),
	.O(v7ddrphy_dq_i_nodelay7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_43 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[8]),
	.D2(v7ddrphy_dfi_p0_wrdata[40]),
	.D3(v7ddrphy_dfi_p1_wrdata[8]),
	.D4(v7ddrphy_dfi_p1_wrdata[40]),
	.D5(v7ddrphy_dfi_p2_wrdata[8]),
	.D6(v7ddrphy_dfi_p2_wrdata[40]),
	.D7(v7ddrphy_dfi_p3_wrdata[8]),
	.D8(v7ddrphy_dfi_p3_wrdata[40]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay8),
	.TQ(v7ddrphy_dq_t8)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_8 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed8),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data8[7]),
	.Q2(v7ddrphy_dq_i_data8[6]),
	.Q3(v7ddrphy_dq_i_data8[5]),
	.Q4(v7ddrphy_dq_i_data8[4]),
	.Q5(v7ddrphy_dq_i_data8[3]),
	.Q6(v7ddrphy_dq_i_data8[2]),
	.Q7(v7ddrphy_dq_i_data8[1]),
	.Q8(v7ddrphy_dq_i_data8[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_43 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed8),
	.ODATAIN(v7ddrphy_dq_o_nodelay8)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_8 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay8),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed8)
);

IOBUF IOBUF_8(
	.I(v7ddrphy_dq_o_delayed8),
	.T(v7ddrphy_dq_t8),
	.IO(ddram_dq[8]),
	.O(v7ddrphy_dq_i_nodelay8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_44 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[9]),
	.D2(v7ddrphy_dfi_p0_wrdata[41]),
	.D3(v7ddrphy_dfi_p1_wrdata[9]),
	.D4(v7ddrphy_dfi_p1_wrdata[41]),
	.D5(v7ddrphy_dfi_p2_wrdata[9]),
	.D6(v7ddrphy_dfi_p2_wrdata[41]),
	.D7(v7ddrphy_dfi_p3_wrdata[9]),
	.D8(v7ddrphy_dfi_p3_wrdata[41]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay9),
	.TQ(v7ddrphy_dq_t9)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_9 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed9),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data9[7]),
	.Q2(v7ddrphy_dq_i_data9[6]),
	.Q3(v7ddrphy_dq_i_data9[5]),
	.Q4(v7ddrphy_dq_i_data9[4]),
	.Q5(v7ddrphy_dq_i_data9[3]),
	.Q6(v7ddrphy_dq_i_data9[2]),
	.Q7(v7ddrphy_dq_i_data9[1]),
	.Q8(v7ddrphy_dq_i_data9[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_44 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed9),
	.ODATAIN(v7ddrphy_dq_o_nodelay9)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_9 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay9),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed9)
);

IOBUF IOBUF_9(
	.I(v7ddrphy_dq_o_delayed9),
	.T(v7ddrphy_dq_t9),
	.IO(ddram_dq[9]),
	.O(v7ddrphy_dq_i_nodelay9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_45 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[10]),
	.D2(v7ddrphy_dfi_p0_wrdata[42]),
	.D3(v7ddrphy_dfi_p1_wrdata[10]),
	.D4(v7ddrphy_dfi_p1_wrdata[42]),
	.D5(v7ddrphy_dfi_p2_wrdata[10]),
	.D6(v7ddrphy_dfi_p2_wrdata[42]),
	.D7(v7ddrphy_dfi_p3_wrdata[10]),
	.D8(v7ddrphy_dfi_p3_wrdata[42]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay10),
	.TQ(v7ddrphy_dq_t10)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_10 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed10),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data10[7]),
	.Q2(v7ddrphy_dq_i_data10[6]),
	.Q3(v7ddrphy_dq_i_data10[5]),
	.Q4(v7ddrphy_dq_i_data10[4]),
	.Q5(v7ddrphy_dq_i_data10[3]),
	.Q6(v7ddrphy_dq_i_data10[2]),
	.Q7(v7ddrphy_dq_i_data10[1]),
	.Q8(v7ddrphy_dq_i_data10[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_45 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed10),
	.ODATAIN(v7ddrphy_dq_o_nodelay10)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_10 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay10),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed10)
);

IOBUF IOBUF_10(
	.I(v7ddrphy_dq_o_delayed10),
	.T(v7ddrphy_dq_t10),
	.IO(ddram_dq[10]),
	.O(v7ddrphy_dq_i_nodelay10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_46 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[11]),
	.D2(v7ddrphy_dfi_p0_wrdata[43]),
	.D3(v7ddrphy_dfi_p1_wrdata[11]),
	.D4(v7ddrphy_dfi_p1_wrdata[43]),
	.D5(v7ddrphy_dfi_p2_wrdata[11]),
	.D6(v7ddrphy_dfi_p2_wrdata[43]),
	.D7(v7ddrphy_dfi_p3_wrdata[11]),
	.D8(v7ddrphy_dfi_p3_wrdata[43]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay11),
	.TQ(v7ddrphy_dq_t11)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_11 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed11),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data11[7]),
	.Q2(v7ddrphy_dq_i_data11[6]),
	.Q3(v7ddrphy_dq_i_data11[5]),
	.Q4(v7ddrphy_dq_i_data11[4]),
	.Q5(v7ddrphy_dq_i_data11[3]),
	.Q6(v7ddrphy_dq_i_data11[2]),
	.Q7(v7ddrphy_dq_i_data11[1]),
	.Q8(v7ddrphy_dq_i_data11[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_46 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed11),
	.ODATAIN(v7ddrphy_dq_o_nodelay11)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_11 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay11),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed11)
);

IOBUF IOBUF_11(
	.I(v7ddrphy_dq_o_delayed11),
	.T(v7ddrphy_dq_t11),
	.IO(ddram_dq[11]),
	.O(v7ddrphy_dq_i_nodelay11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_47 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[12]),
	.D2(v7ddrphy_dfi_p0_wrdata[44]),
	.D3(v7ddrphy_dfi_p1_wrdata[12]),
	.D4(v7ddrphy_dfi_p1_wrdata[44]),
	.D5(v7ddrphy_dfi_p2_wrdata[12]),
	.D6(v7ddrphy_dfi_p2_wrdata[44]),
	.D7(v7ddrphy_dfi_p3_wrdata[12]),
	.D8(v7ddrphy_dfi_p3_wrdata[44]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay12),
	.TQ(v7ddrphy_dq_t12)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_12 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed12),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data12[7]),
	.Q2(v7ddrphy_dq_i_data12[6]),
	.Q3(v7ddrphy_dq_i_data12[5]),
	.Q4(v7ddrphy_dq_i_data12[4]),
	.Q5(v7ddrphy_dq_i_data12[3]),
	.Q6(v7ddrphy_dq_i_data12[2]),
	.Q7(v7ddrphy_dq_i_data12[1]),
	.Q8(v7ddrphy_dq_i_data12[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_47 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed12),
	.ODATAIN(v7ddrphy_dq_o_nodelay12)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_12 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay12),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed12)
);

IOBUF IOBUF_12(
	.I(v7ddrphy_dq_o_delayed12),
	.T(v7ddrphy_dq_t12),
	.IO(ddram_dq[12]),
	.O(v7ddrphy_dq_i_nodelay12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_48 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[13]),
	.D2(v7ddrphy_dfi_p0_wrdata[45]),
	.D3(v7ddrphy_dfi_p1_wrdata[13]),
	.D4(v7ddrphy_dfi_p1_wrdata[45]),
	.D5(v7ddrphy_dfi_p2_wrdata[13]),
	.D6(v7ddrphy_dfi_p2_wrdata[45]),
	.D7(v7ddrphy_dfi_p3_wrdata[13]),
	.D8(v7ddrphy_dfi_p3_wrdata[45]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay13),
	.TQ(v7ddrphy_dq_t13)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_13 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed13),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data13[7]),
	.Q2(v7ddrphy_dq_i_data13[6]),
	.Q3(v7ddrphy_dq_i_data13[5]),
	.Q4(v7ddrphy_dq_i_data13[4]),
	.Q5(v7ddrphy_dq_i_data13[3]),
	.Q6(v7ddrphy_dq_i_data13[2]),
	.Q7(v7ddrphy_dq_i_data13[1]),
	.Q8(v7ddrphy_dq_i_data13[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_48 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed13),
	.ODATAIN(v7ddrphy_dq_o_nodelay13)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_13 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay13),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed13)
);

IOBUF IOBUF_13(
	.I(v7ddrphy_dq_o_delayed13),
	.T(v7ddrphy_dq_t13),
	.IO(ddram_dq[13]),
	.O(v7ddrphy_dq_i_nodelay13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_49 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[14]),
	.D2(v7ddrphy_dfi_p0_wrdata[46]),
	.D3(v7ddrphy_dfi_p1_wrdata[14]),
	.D4(v7ddrphy_dfi_p1_wrdata[46]),
	.D5(v7ddrphy_dfi_p2_wrdata[14]),
	.D6(v7ddrphy_dfi_p2_wrdata[46]),
	.D7(v7ddrphy_dfi_p3_wrdata[14]),
	.D8(v7ddrphy_dfi_p3_wrdata[46]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay14),
	.TQ(v7ddrphy_dq_t14)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_14 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed14),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data14[7]),
	.Q2(v7ddrphy_dq_i_data14[6]),
	.Q3(v7ddrphy_dq_i_data14[5]),
	.Q4(v7ddrphy_dq_i_data14[4]),
	.Q5(v7ddrphy_dq_i_data14[3]),
	.Q6(v7ddrphy_dq_i_data14[2]),
	.Q7(v7ddrphy_dq_i_data14[1]),
	.Q8(v7ddrphy_dq_i_data14[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_49 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed14),
	.ODATAIN(v7ddrphy_dq_o_nodelay14)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_14 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay14),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed14)
);

IOBUF IOBUF_14(
	.I(v7ddrphy_dq_o_delayed14),
	.T(v7ddrphy_dq_t14),
	.IO(ddram_dq[14]),
	.O(v7ddrphy_dq_i_nodelay14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_50 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[15]),
	.D2(v7ddrphy_dfi_p0_wrdata[47]),
	.D3(v7ddrphy_dfi_p1_wrdata[15]),
	.D4(v7ddrphy_dfi_p1_wrdata[47]),
	.D5(v7ddrphy_dfi_p2_wrdata[15]),
	.D6(v7ddrphy_dfi_p2_wrdata[47]),
	.D7(v7ddrphy_dfi_p3_wrdata[15]),
	.D8(v7ddrphy_dfi_p3_wrdata[47]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay15),
	.TQ(v7ddrphy_dq_t15)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_15 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed15),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data15[7]),
	.Q2(v7ddrphy_dq_i_data15[6]),
	.Q3(v7ddrphy_dq_i_data15[5]),
	.Q4(v7ddrphy_dq_i_data15[4]),
	.Q5(v7ddrphy_dq_i_data15[3]),
	.Q6(v7ddrphy_dq_i_data15[2]),
	.Q7(v7ddrphy_dq_i_data15[1]),
	.Q8(v7ddrphy_dq_i_data15[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_50 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed15),
	.ODATAIN(v7ddrphy_dq_o_nodelay15)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_15 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay15),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[1] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed15)
);

IOBUF IOBUF_15(
	.I(v7ddrphy_dq_o_delayed15),
	.T(v7ddrphy_dq_t15),
	.IO(ddram_dq[15]),
	.O(v7ddrphy_dq_i_nodelay15)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_51 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[16]),
	.D2(v7ddrphy_dfi_p0_wrdata[48]),
	.D3(v7ddrphy_dfi_p1_wrdata[16]),
	.D4(v7ddrphy_dfi_p1_wrdata[48]),
	.D5(v7ddrphy_dfi_p2_wrdata[16]),
	.D6(v7ddrphy_dfi_p2_wrdata[48]),
	.D7(v7ddrphy_dfi_p3_wrdata[16]),
	.D8(v7ddrphy_dfi_p3_wrdata[48]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay16),
	.TQ(v7ddrphy_dq_t16)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_16 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed16),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data16[7]),
	.Q2(v7ddrphy_dq_i_data16[6]),
	.Q3(v7ddrphy_dq_i_data16[5]),
	.Q4(v7ddrphy_dq_i_data16[4]),
	.Q5(v7ddrphy_dq_i_data16[3]),
	.Q6(v7ddrphy_dq_i_data16[2]),
	.Q7(v7ddrphy_dq_i_data16[1]),
	.Q8(v7ddrphy_dq_i_data16[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_51 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed16),
	.ODATAIN(v7ddrphy_dq_o_nodelay16)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_16 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay16),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed16)
);

IOBUF IOBUF_16(
	.I(v7ddrphy_dq_o_delayed16),
	.T(v7ddrphy_dq_t16),
	.IO(ddram_dq[16]),
	.O(v7ddrphy_dq_i_nodelay16)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_52 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[17]),
	.D2(v7ddrphy_dfi_p0_wrdata[49]),
	.D3(v7ddrphy_dfi_p1_wrdata[17]),
	.D4(v7ddrphy_dfi_p1_wrdata[49]),
	.D5(v7ddrphy_dfi_p2_wrdata[17]),
	.D6(v7ddrphy_dfi_p2_wrdata[49]),
	.D7(v7ddrphy_dfi_p3_wrdata[17]),
	.D8(v7ddrphy_dfi_p3_wrdata[49]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay17),
	.TQ(v7ddrphy_dq_t17)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_17 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed17),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data17[7]),
	.Q2(v7ddrphy_dq_i_data17[6]),
	.Q3(v7ddrphy_dq_i_data17[5]),
	.Q4(v7ddrphy_dq_i_data17[4]),
	.Q5(v7ddrphy_dq_i_data17[3]),
	.Q6(v7ddrphy_dq_i_data17[2]),
	.Q7(v7ddrphy_dq_i_data17[1]),
	.Q8(v7ddrphy_dq_i_data17[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_52 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed17),
	.ODATAIN(v7ddrphy_dq_o_nodelay17)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_17 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay17),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed17)
);

IOBUF IOBUF_17(
	.I(v7ddrphy_dq_o_delayed17),
	.T(v7ddrphy_dq_t17),
	.IO(ddram_dq[17]),
	.O(v7ddrphy_dq_i_nodelay17)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_53 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[18]),
	.D2(v7ddrphy_dfi_p0_wrdata[50]),
	.D3(v7ddrphy_dfi_p1_wrdata[18]),
	.D4(v7ddrphy_dfi_p1_wrdata[50]),
	.D5(v7ddrphy_dfi_p2_wrdata[18]),
	.D6(v7ddrphy_dfi_p2_wrdata[50]),
	.D7(v7ddrphy_dfi_p3_wrdata[18]),
	.D8(v7ddrphy_dfi_p3_wrdata[50]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay18),
	.TQ(v7ddrphy_dq_t18)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_18 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed18),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data18[7]),
	.Q2(v7ddrphy_dq_i_data18[6]),
	.Q3(v7ddrphy_dq_i_data18[5]),
	.Q4(v7ddrphy_dq_i_data18[4]),
	.Q5(v7ddrphy_dq_i_data18[3]),
	.Q6(v7ddrphy_dq_i_data18[2]),
	.Q7(v7ddrphy_dq_i_data18[1]),
	.Q8(v7ddrphy_dq_i_data18[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_53 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed18),
	.ODATAIN(v7ddrphy_dq_o_nodelay18)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_18 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay18),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed18)
);

IOBUF IOBUF_18(
	.I(v7ddrphy_dq_o_delayed18),
	.T(v7ddrphy_dq_t18),
	.IO(ddram_dq[18]),
	.O(v7ddrphy_dq_i_nodelay18)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_54 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[19]),
	.D2(v7ddrphy_dfi_p0_wrdata[51]),
	.D3(v7ddrphy_dfi_p1_wrdata[19]),
	.D4(v7ddrphy_dfi_p1_wrdata[51]),
	.D5(v7ddrphy_dfi_p2_wrdata[19]),
	.D6(v7ddrphy_dfi_p2_wrdata[51]),
	.D7(v7ddrphy_dfi_p3_wrdata[19]),
	.D8(v7ddrphy_dfi_p3_wrdata[51]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay19),
	.TQ(v7ddrphy_dq_t19)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_19 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed19),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data19[7]),
	.Q2(v7ddrphy_dq_i_data19[6]),
	.Q3(v7ddrphy_dq_i_data19[5]),
	.Q4(v7ddrphy_dq_i_data19[4]),
	.Q5(v7ddrphy_dq_i_data19[3]),
	.Q6(v7ddrphy_dq_i_data19[2]),
	.Q7(v7ddrphy_dq_i_data19[1]),
	.Q8(v7ddrphy_dq_i_data19[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_54 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed19),
	.ODATAIN(v7ddrphy_dq_o_nodelay19)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_19 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay19),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed19)
);

IOBUF IOBUF_19(
	.I(v7ddrphy_dq_o_delayed19),
	.T(v7ddrphy_dq_t19),
	.IO(ddram_dq[19]),
	.O(v7ddrphy_dq_i_nodelay19)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_55 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[20]),
	.D2(v7ddrphy_dfi_p0_wrdata[52]),
	.D3(v7ddrphy_dfi_p1_wrdata[20]),
	.D4(v7ddrphy_dfi_p1_wrdata[52]),
	.D5(v7ddrphy_dfi_p2_wrdata[20]),
	.D6(v7ddrphy_dfi_p2_wrdata[52]),
	.D7(v7ddrphy_dfi_p3_wrdata[20]),
	.D8(v7ddrphy_dfi_p3_wrdata[52]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay20),
	.TQ(v7ddrphy_dq_t20)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_20 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed20),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data20[7]),
	.Q2(v7ddrphy_dq_i_data20[6]),
	.Q3(v7ddrphy_dq_i_data20[5]),
	.Q4(v7ddrphy_dq_i_data20[4]),
	.Q5(v7ddrphy_dq_i_data20[3]),
	.Q6(v7ddrphy_dq_i_data20[2]),
	.Q7(v7ddrphy_dq_i_data20[1]),
	.Q8(v7ddrphy_dq_i_data20[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_55 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed20),
	.ODATAIN(v7ddrphy_dq_o_nodelay20)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_20 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay20),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed20)
);

IOBUF IOBUF_20(
	.I(v7ddrphy_dq_o_delayed20),
	.T(v7ddrphy_dq_t20),
	.IO(ddram_dq[20]),
	.O(v7ddrphy_dq_i_nodelay20)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_56 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[21]),
	.D2(v7ddrphy_dfi_p0_wrdata[53]),
	.D3(v7ddrphy_dfi_p1_wrdata[21]),
	.D4(v7ddrphy_dfi_p1_wrdata[53]),
	.D5(v7ddrphy_dfi_p2_wrdata[21]),
	.D6(v7ddrphy_dfi_p2_wrdata[53]),
	.D7(v7ddrphy_dfi_p3_wrdata[21]),
	.D8(v7ddrphy_dfi_p3_wrdata[53]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay21),
	.TQ(v7ddrphy_dq_t21)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_21 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed21),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data21[7]),
	.Q2(v7ddrphy_dq_i_data21[6]),
	.Q3(v7ddrphy_dq_i_data21[5]),
	.Q4(v7ddrphy_dq_i_data21[4]),
	.Q5(v7ddrphy_dq_i_data21[3]),
	.Q6(v7ddrphy_dq_i_data21[2]),
	.Q7(v7ddrphy_dq_i_data21[1]),
	.Q8(v7ddrphy_dq_i_data21[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_56 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed21),
	.ODATAIN(v7ddrphy_dq_o_nodelay21)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_21 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay21),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed21)
);

IOBUF IOBUF_21(
	.I(v7ddrphy_dq_o_delayed21),
	.T(v7ddrphy_dq_t21),
	.IO(ddram_dq[21]),
	.O(v7ddrphy_dq_i_nodelay21)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_57 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[22]),
	.D2(v7ddrphy_dfi_p0_wrdata[54]),
	.D3(v7ddrphy_dfi_p1_wrdata[22]),
	.D4(v7ddrphy_dfi_p1_wrdata[54]),
	.D5(v7ddrphy_dfi_p2_wrdata[22]),
	.D6(v7ddrphy_dfi_p2_wrdata[54]),
	.D7(v7ddrphy_dfi_p3_wrdata[22]),
	.D8(v7ddrphy_dfi_p3_wrdata[54]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay22),
	.TQ(v7ddrphy_dq_t22)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_22 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed22),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data22[7]),
	.Q2(v7ddrphy_dq_i_data22[6]),
	.Q3(v7ddrphy_dq_i_data22[5]),
	.Q4(v7ddrphy_dq_i_data22[4]),
	.Q5(v7ddrphy_dq_i_data22[3]),
	.Q6(v7ddrphy_dq_i_data22[2]),
	.Q7(v7ddrphy_dq_i_data22[1]),
	.Q8(v7ddrphy_dq_i_data22[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_57 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed22),
	.ODATAIN(v7ddrphy_dq_o_nodelay22)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_22 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay22),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed22)
);

IOBUF IOBUF_22(
	.I(v7ddrphy_dq_o_delayed22),
	.T(v7ddrphy_dq_t22),
	.IO(ddram_dq[22]),
	.O(v7ddrphy_dq_i_nodelay22)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_58 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[23]),
	.D2(v7ddrphy_dfi_p0_wrdata[55]),
	.D3(v7ddrphy_dfi_p1_wrdata[23]),
	.D4(v7ddrphy_dfi_p1_wrdata[55]),
	.D5(v7ddrphy_dfi_p2_wrdata[23]),
	.D6(v7ddrphy_dfi_p2_wrdata[55]),
	.D7(v7ddrphy_dfi_p3_wrdata[23]),
	.D8(v7ddrphy_dfi_p3_wrdata[55]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay23),
	.TQ(v7ddrphy_dq_t23)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_23 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed23),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data23[7]),
	.Q2(v7ddrphy_dq_i_data23[6]),
	.Q3(v7ddrphy_dq_i_data23[5]),
	.Q4(v7ddrphy_dq_i_data23[4]),
	.Q5(v7ddrphy_dq_i_data23[3]),
	.Q6(v7ddrphy_dq_i_data23[2]),
	.Q7(v7ddrphy_dq_i_data23[1]),
	.Q8(v7ddrphy_dq_i_data23[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_58 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed23),
	.ODATAIN(v7ddrphy_dq_o_nodelay23)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_23 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay23),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[2] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed23)
);

IOBUF IOBUF_23(
	.I(v7ddrphy_dq_o_delayed23),
	.T(v7ddrphy_dq_t23),
	.IO(ddram_dq[23]),
	.O(v7ddrphy_dq_i_nodelay23)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_59 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[24]),
	.D2(v7ddrphy_dfi_p0_wrdata[56]),
	.D3(v7ddrphy_dfi_p1_wrdata[24]),
	.D4(v7ddrphy_dfi_p1_wrdata[56]),
	.D5(v7ddrphy_dfi_p2_wrdata[24]),
	.D6(v7ddrphy_dfi_p2_wrdata[56]),
	.D7(v7ddrphy_dfi_p3_wrdata[24]),
	.D8(v7ddrphy_dfi_p3_wrdata[56]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay24),
	.TQ(v7ddrphy_dq_t24)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_24 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed24),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data24[7]),
	.Q2(v7ddrphy_dq_i_data24[6]),
	.Q3(v7ddrphy_dq_i_data24[5]),
	.Q4(v7ddrphy_dq_i_data24[4]),
	.Q5(v7ddrphy_dq_i_data24[3]),
	.Q6(v7ddrphy_dq_i_data24[2]),
	.Q7(v7ddrphy_dq_i_data24[1]),
	.Q8(v7ddrphy_dq_i_data24[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_59 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed24),
	.ODATAIN(v7ddrphy_dq_o_nodelay24)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_24 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay24),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed24)
);

IOBUF IOBUF_24(
	.I(v7ddrphy_dq_o_delayed24),
	.T(v7ddrphy_dq_t24),
	.IO(ddram_dq[24]),
	.O(v7ddrphy_dq_i_nodelay24)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_60 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[25]),
	.D2(v7ddrphy_dfi_p0_wrdata[57]),
	.D3(v7ddrphy_dfi_p1_wrdata[25]),
	.D4(v7ddrphy_dfi_p1_wrdata[57]),
	.D5(v7ddrphy_dfi_p2_wrdata[25]),
	.D6(v7ddrphy_dfi_p2_wrdata[57]),
	.D7(v7ddrphy_dfi_p3_wrdata[25]),
	.D8(v7ddrphy_dfi_p3_wrdata[57]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay25),
	.TQ(v7ddrphy_dq_t25)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_25 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed25),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data25[7]),
	.Q2(v7ddrphy_dq_i_data25[6]),
	.Q3(v7ddrphy_dq_i_data25[5]),
	.Q4(v7ddrphy_dq_i_data25[4]),
	.Q5(v7ddrphy_dq_i_data25[3]),
	.Q6(v7ddrphy_dq_i_data25[2]),
	.Q7(v7ddrphy_dq_i_data25[1]),
	.Q8(v7ddrphy_dq_i_data25[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_60 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed25),
	.ODATAIN(v7ddrphy_dq_o_nodelay25)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_25 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay25),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed25)
);

IOBUF IOBUF_25(
	.I(v7ddrphy_dq_o_delayed25),
	.T(v7ddrphy_dq_t25),
	.IO(ddram_dq[25]),
	.O(v7ddrphy_dq_i_nodelay25)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_61 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[26]),
	.D2(v7ddrphy_dfi_p0_wrdata[58]),
	.D3(v7ddrphy_dfi_p1_wrdata[26]),
	.D4(v7ddrphy_dfi_p1_wrdata[58]),
	.D5(v7ddrphy_dfi_p2_wrdata[26]),
	.D6(v7ddrphy_dfi_p2_wrdata[58]),
	.D7(v7ddrphy_dfi_p3_wrdata[26]),
	.D8(v7ddrphy_dfi_p3_wrdata[58]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay26),
	.TQ(v7ddrphy_dq_t26)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_26 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed26),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data26[7]),
	.Q2(v7ddrphy_dq_i_data26[6]),
	.Q3(v7ddrphy_dq_i_data26[5]),
	.Q4(v7ddrphy_dq_i_data26[4]),
	.Q5(v7ddrphy_dq_i_data26[3]),
	.Q6(v7ddrphy_dq_i_data26[2]),
	.Q7(v7ddrphy_dq_i_data26[1]),
	.Q8(v7ddrphy_dq_i_data26[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_61 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed26),
	.ODATAIN(v7ddrphy_dq_o_nodelay26)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_26 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay26),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed26)
);

IOBUF IOBUF_26(
	.I(v7ddrphy_dq_o_delayed26),
	.T(v7ddrphy_dq_t26),
	.IO(ddram_dq[26]),
	.O(v7ddrphy_dq_i_nodelay26)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_62 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[27]),
	.D2(v7ddrphy_dfi_p0_wrdata[59]),
	.D3(v7ddrphy_dfi_p1_wrdata[27]),
	.D4(v7ddrphy_dfi_p1_wrdata[59]),
	.D5(v7ddrphy_dfi_p2_wrdata[27]),
	.D6(v7ddrphy_dfi_p2_wrdata[59]),
	.D7(v7ddrphy_dfi_p3_wrdata[27]),
	.D8(v7ddrphy_dfi_p3_wrdata[59]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay27),
	.TQ(v7ddrphy_dq_t27)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_27 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed27),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data27[7]),
	.Q2(v7ddrphy_dq_i_data27[6]),
	.Q3(v7ddrphy_dq_i_data27[5]),
	.Q4(v7ddrphy_dq_i_data27[4]),
	.Q5(v7ddrphy_dq_i_data27[3]),
	.Q6(v7ddrphy_dq_i_data27[2]),
	.Q7(v7ddrphy_dq_i_data27[1]),
	.Q8(v7ddrphy_dq_i_data27[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_62 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed27),
	.ODATAIN(v7ddrphy_dq_o_nodelay27)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_27 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay27),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed27)
);

IOBUF IOBUF_27(
	.I(v7ddrphy_dq_o_delayed27),
	.T(v7ddrphy_dq_t27),
	.IO(ddram_dq[27]),
	.O(v7ddrphy_dq_i_nodelay27)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_63 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[28]),
	.D2(v7ddrphy_dfi_p0_wrdata[60]),
	.D3(v7ddrphy_dfi_p1_wrdata[28]),
	.D4(v7ddrphy_dfi_p1_wrdata[60]),
	.D5(v7ddrphy_dfi_p2_wrdata[28]),
	.D6(v7ddrphy_dfi_p2_wrdata[60]),
	.D7(v7ddrphy_dfi_p3_wrdata[28]),
	.D8(v7ddrphy_dfi_p3_wrdata[60]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay28),
	.TQ(v7ddrphy_dq_t28)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_28 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed28),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data28[7]),
	.Q2(v7ddrphy_dq_i_data28[6]),
	.Q3(v7ddrphy_dq_i_data28[5]),
	.Q4(v7ddrphy_dq_i_data28[4]),
	.Q5(v7ddrphy_dq_i_data28[3]),
	.Q6(v7ddrphy_dq_i_data28[2]),
	.Q7(v7ddrphy_dq_i_data28[1]),
	.Q8(v7ddrphy_dq_i_data28[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_63 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed28),
	.ODATAIN(v7ddrphy_dq_o_nodelay28)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_28 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay28),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed28)
);

IOBUF IOBUF_28(
	.I(v7ddrphy_dq_o_delayed28),
	.T(v7ddrphy_dq_t28),
	.IO(ddram_dq[28]),
	.O(v7ddrphy_dq_i_nodelay28)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_64 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[29]),
	.D2(v7ddrphy_dfi_p0_wrdata[61]),
	.D3(v7ddrphy_dfi_p1_wrdata[29]),
	.D4(v7ddrphy_dfi_p1_wrdata[61]),
	.D5(v7ddrphy_dfi_p2_wrdata[29]),
	.D6(v7ddrphy_dfi_p2_wrdata[61]),
	.D7(v7ddrphy_dfi_p3_wrdata[29]),
	.D8(v7ddrphy_dfi_p3_wrdata[61]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay29),
	.TQ(v7ddrphy_dq_t29)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_29 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed29),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data29[7]),
	.Q2(v7ddrphy_dq_i_data29[6]),
	.Q3(v7ddrphy_dq_i_data29[5]),
	.Q4(v7ddrphy_dq_i_data29[4]),
	.Q5(v7ddrphy_dq_i_data29[3]),
	.Q6(v7ddrphy_dq_i_data29[2]),
	.Q7(v7ddrphy_dq_i_data29[1]),
	.Q8(v7ddrphy_dq_i_data29[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_64 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed29),
	.ODATAIN(v7ddrphy_dq_o_nodelay29)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_29 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay29),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed29)
);

IOBUF IOBUF_29(
	.I(v7ddrphy_dq_o_delayed29),
	.T(v7ddrphy_dq_t29),
	.IO(ddram_dq[29]),
	.O(v7ddrphy_dq_i_nodelay29)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_65 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[30]),
	.D2(v7ddrphy_dfi_p0_wrdata[62]),
	.D3(v7ddrphy_dfi_p1_wrdata[30]),
	.D4(v7ddrphy_dfi_p1_wrdata[62]),
	.D5(v7ddrphy_dfi_p2_wrdata[30]),
	.D6(v7ddrphy_dfi_p2_wrdata[62]),
	.D7(v7ddrphy_dfi_p3_wrdata[30]),
	.D8(v7ddrphy_dfi_p3_wrdata[62]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay30),
	.TQ(v7ddrphy_dq_t30)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_30 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed30),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data30[7]),
	.Q2(v7ddrphy_dq_i_data30[6]),
	.Q3(v7ddrphy_dq_i_data30[5]),
	.Q4(v7ddrphy_dq_i_data30[4]),
	.Q5(v7ddrphy_dq_i_data30[3]),
	.Q6(v7ddrphy_dq_i_data30[2]),
	.Q7(v7ddrphy_dq_i_data30[1]),
	.Q8(v7ddrphy_dq_i_data30[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_65 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed30),
	.ODATAIN(v7ddrphy_dq_o_nodelay30)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_30 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay30),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed30)
);

IOBUF IOBUF_30(
	.I(v7ddrphy_dq_o_delayed30),
	.T(v7ddrphy_dq_t30),
	.IO(ddram_dq[30]),
	.O(v7ddrphy_dq_i_nodelay30)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_66 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(v7ddrphy_dfi_p0_wrdata[31]),
	.D2(v7ddrphy_dfi_p0_wrdata[63]),
	.D3(v7ddrphy_dfi_p1_wrdata[31]),
	.D4(v7ddrphy_dfi_p1_wrdata[63]),
	.D5(v7ddrphy_dfi_p2_wrdata[31]),
	.D6(v7ddrphy_dfi_p2_wrdata[63]),
	.D7(v7ddrphy_dfi_p3_wrdata[31]),
	.D8(v7ddrphy_dfi_p3_wrdata[63]),
	.OCE(1'd1),
	.RST(sys_rst),
	.T1((~v7ddrphy_oe_dq)),
	.TCE(1'd1),
	.OQ(v7ddrphy_dq_o_nodelay31),
	.TQ(v7ddrphy_dq_t31)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_31 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(v7ddrphy_dq_i_delayed31),
	.RST(sys_rst),
	.Q1(v7ddrphy_dq_i_data31[7]),
	.Q2(v7ddrphy_dq_i_data31[6]),
	.Q3(v7ddrphy_dq_i_data31[5]),
	.Q4(v7ddrphy_dq_i_data31[4]),
	.Q5(v7ddrphy_dq_i_data31[3]),
	.Q6(v7ddrphy_dq_i_data31[2]),
	.Q7(v7ddrphy_dq_i_data31[1]),
	.Q8(v7ddrphy_dq_i_data31[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_66 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_wdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_o_delayed31),
	.ODATAIN(v7ddrphy_dq_o_nodelay31)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_31 (
	.C(sys_clk),
	.CE((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(v7ddrphy_dq_i_nodelay31),
	.INC(1'd1),
	.LD((v7ddrphy_dly_sel_storage[3] & v7ddrphy_rdly_dq_rst_re)),
	.LDPIPEEN(1'd0),
	.DATAOUT(v7ddrphy_dq_i_delayed31)
);

IOBUF IOBUF_31(
	.I(v7ddrphy_dq_o_delayed31),
	.T(v7ddrphy_dq_t31),
	.IO(ddram_dq[31]),
	.O(v7ddrphy_dq_i_nodelay31)
);

reg [23:0] storage_2[0:15];
reg [23:0] memdat_5;
always @(posedge sys_clk) begin
	if (sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage_2[sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat_5 <= storage_2[sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_5;
assign sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_3[0:15];
reg [23:0] memdat_6;
always @(posedge sys_clk) begin
	if (sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_3[sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_6 <= storage_3[sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
assign sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_4[0:15];
reg [23:0] memdat_7;
always @(posedge sys_clk) begin
	if (sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_4[sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_7 <= storage_4[sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
assign sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_5[0:15];
reg [23:0] memdat_8;
always @(posedge sys_clk) begin
	if (sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_5[sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_8 <= storage_5[sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_8;
assign sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_6[0:15];
reg [23:0] memdat_9;
always @(posedge sys_clk) begin
	if (sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
		storage_6[sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
	memdat_9 <= storage_6[sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_9;
assign sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_6[sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_7[0:15];
reg [23:0] memdat_10;
always @(posedge sys_clk) begin
	if (sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
		storage_7[sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
	memdat_10 <= storage_7[sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_10;
assign sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_7[sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_8[0:15];
reg [23:0] memdat_11;
always @(posedge sys_clk) begin
	if (sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
		storage_8[sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
	memdat_11 <= storage_8[sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_11;
assign sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_8[sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_9[0:15];
reg [23:0] memdat_12;
always @(posedge sys_clk) begin
	if (sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
		storage_9[sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
	memdat_12 <= storage_9[sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_12;
assign sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_9[sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr];

reg [32:0] tag_mem[0:1];
reg [0:0] memadr_1;
always @(posedge sys_clk) begin
	if (tag_port_we)
		tag_mem[tag_port_adr] <= tag_port_dat_w;
	memadr_1 <= tag_port_adr;
end

assign tag_port_dat_r = tag_mem[memadr_1];

VexRiscv VexRiscv(
	.clk(sys_clk),
	.dBusWishbone_ACK(litedramcore_cpu_dbus_ack),
	.dBusWishbone_DAT_MISO(litedramcore_cpu_dbus_dat_r),
	.dBusWishbone_ERR(litedramcore_cpu_dbus_err),
	.externalInterruptArray(litedramcore_cpu_interrupt),
	.externalResetVector(1'd0),
	.iBusWishbone_ACK(litedramcore_cpu_ibus_ack),
	.iBusWishbone_DAT_MISO(litedramcore_cpu_ibus_dat_r),
	.iBusWishbone_ERR(litedramcore_cpu_ibus_err),
	.reset((sys_rst | litedramcore_cpu_reset)),
	.softwareInterrupt(1'd0),
	.timerInterrupt(1'd0),
	.dBusWishbone_ADR(litedramcore_cpu_dbus_adr),
	.dBusWishbone_BTE(litedramcore_cpu_dbus_bte),
	.dBusWishbone_CTI(litedramcore_cpu_dbus_cti),
	.dBusWishbone_CYC(litedramcore_cpu_dbus_cyc),
	.dBusWishbone_DAT_MOSI(litedramcore_cpu_dbus_dat_w),
	.dBusWishbone_SEL(litedramcore_cpu_dbus_sel),
	.dBusWishbone_STB(litedramcore_cpu_dbus_stb),
	.dBusWishbone_WE(litedramcore_cpu_dbus_we),
	.iBusWishbone_ADR(litedramcore_cpu_ibus_adr),
	.iBusWishbone_BTE(litedramcore_cpu_ibus_bte),
	.iBusWishbone_CTI(litedramcore_cpu_ibus_cti),
	.iBusWishbone_CYC(litedramcore_cpu_ibus_cyc),
	.iBusWishbone_DAT_MOSI(litedramcore_cpu_ibus_dat_w),
	.iBusWishbone_SEL(litedramcore_cpu_ibus_sel),
	.iBusWishbone_STB(litedramcore_cpu_ibus_stb),
	.iBusWishbone_WE(litedramcore_cpu_ibus_we)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd5),
	.CLKIN1_PERIOD(5.0),
	.CLKOUT0_DIVIDE(4'd8),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(2'd2),
	.CLKOUT1_PHASE(1'd0),
	.CLKOUT2_DIVIDE(2'd2),
	.CLKOUT2_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV (
	.CLKFBIN(pll_fb0),
	.CLKIN1(s7pll0_clkin),
	.RST(sys_pll_reset),
	.CLKFBOUT(pll_fb0),
	.CLKOUT0(s7pll0_clkout0),
	.CLKOUT1(s7pll0_clkout1),
	.CLKOUT2(s7pll0_clkout2),
	.LOCKED(sys_pll_locked)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(4'd8),
	.CLKIN1_PERIOD(5.0),
	.CLKOUT0_DIVIDE(4'd8),
	.CLKOUT0_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_1 (
	.CLKFBIN(pll_fb1),
	.CLKIN1(s7pll0_clkin),
	.RST(iodelay_pll_reset),
	.CLKFBOUT(pll_fb1),
	.CLKOUT0(s7pll1_clkout),
	.LOCKED(iodelay_pll_locked)
);

reg [7:0] data_mem_grain0[0:1];
reg [0:0] memadr_2;
always @(posedge sys_clk) begin
	if (data_port_we[0])
		data_mem_grain0[data_port_adr] <= data_port_dat_w[7:0];
	memadr_2 <= data_port_adr;
end

assign data_port_dat_r[7:0] = data_mem_grain0[memadr_2];

reg [7:0] data_mem_grain1[0:1];
reg [0:0] memadr_3;
always @(posedge sys_clk) begin
	if (data_port_we[1])
		data_mem_grain1[data_port_adr] <= data_port_dat_w[15:8];
	memadr_3 <= data_port_adr;
end

assign data_port_dat_r[15:8] = data_mem_grain1[memadr_3];

reg [7:0] data_mem_grain2[0:1];
reg [0:0] memadr_4;
always @(posedge sys_clk) begin
	if (data_port_we[2])
		data_mem_grain2[data_port_adr] <= data_port_dat_w[23:16];
	memadr_4 <= data_port_adr;
end

assign data_port_dat_r[23:16] = data_mem_grain2[memadr_4];

reg [7:0] data_mem_grain3[0:1];
reg [0:0] memadr_5;
always @(posedge sys_clk) begin
	if (data_port_we[3])
		data_mem_grain3[data_port_adr] <= data_port_dat_w[31:24];
	memadr_5 <= data_port_adr;
end

assign data_port_dat_r[31:24] = data_mem_grain3[memadr_5];

reg [7:0] data_mem_grain4[0:1];
reg [0:0] memadr_6;
always @(posedge sys_clk) begin
	if (data_port_we[4])
		data_mem_grain4[data_port_adr] <= data_port_dat_w[39:32];
	memadr_6 <= data_port_adr;
end

assign data_port_dat_r[39:32] = data_mem_grain4[memadr_6];

reg [7:0] data_mem_grain5[0:1];
reg [0:0] memadr_7;
always @(posedge sys_clk) begin
	if (data_port_we[5])
		data_mem_grain5[data_port_adr] <= data_port_dat_w[47:40];
	memadr_7 <= data_port_adr;
end

assign data_port_dat_r[47:40] = data_mem_grain5[memadr_7];

reg [7:0] data_mem_grain6[0:1];
reg [0:0] memadr_8;
always @(posedge sys_clk) begin
	if (data_port_we[6])
		data_mem_grain6[data_port_adr] <= data_port_dat_w[55:48];
	memadr_8 <= data_port_adr;
end

assign data_port_dat_r[55:48] = data_mem_grain6[memadr_8];

reg [7:0] data_mem_grain7[0:1];
reg [0:0] memadr_9;
always @(posedge sys_clk) begin
	if (data_port_we[7])
		data_mem_grain7[data_port_adr] <= data_port_dat_w[63:56];
	memadr_9 <= data_port_adr;
end

assign data_port_dat_r[63:56] = data_mem_grain7[memadr_9];

reg [7:0] data_mem_grain8[0:1];
reg [0:0] memadr_10;
always @(posedge sys_clk) begin
	if (data_port_we[8])
		data_mem_grain8[data_port_adr] <= data_port_dat_w[71:64];
	memadr_10 <= data_port_adr;
end

assign data_port_dat_r[71:64] = data_mem_grain8[memadr_10];

reg [7:0] data_mem_grain9[0:1];
reg [0:0] memadr_11;
always @(posedge sys_clk) begin
	if (data_port_we[9])
		data_mem_grain9[data_port_adr] <= data_port_dat_w[79:72];
	memadr_11 <= data_port_adr;
end

assign data_port_dat_r[79:72] = data_mem_grain9[memadr_11];

reg [7:0] data_mem_grain10[0:1];
reg [0:0] memadr_12;
always @(posedge sys_clk) begin
	if (data_port_we[10])
		data_mem_grain10[data_port_adr] <= data_port_dat_w[87:80];
	memadr_12 <= data_port_adr;
end

assign data_port_dat_r[87:80] = data_mem_grain10[memadr_12];

reg [7:0] data_mem_grain11[0:1];
reg [0:0] memadr_13;
always @(posedge sys_clk) begin
	if (data_port_we[11])
		data_mem_grain11[data_port_adr] <= data_port_dat_w[95:88];
	memadr_13 <= data_port_adr;
end

assign data_port_dat_r[95:88] = data_mem_grain11[memadr_13];

reg [7:0] data_mem_grain12[0:1];
reg [0:0] memadr_14;
always @(posedge sys_clk) begin
	if (data_port_we[12])
		data_mem_grain12[data_port_adr] <= data_port_dat_w[103:96];
	memadr_14 <= data_port_adr;
end

assign data_port_dat_r[103:96] = data_mem_grain12[memadr_14];

reg [7:0] data_mem_grain13[0:1];
reg [0:0] memadr_15;
always @(posedge sys_clk) begin
	if (data_port_we[13])
		data_mem_grain13[data_port_adr] <= data_port_dat_w[111:104];
	memadr_15 <= data_port_adr;
end

assign data_port_dat_r[111:104] = data_mem_grain13[memadr_15];

reg [7:0] data_mem_grain14[0:1];
reg [0:0] memadr_16;
always @(posedge sys_clk) begin
	if (data_port_we[14])
		data_mem_grain14[data_port_adr] <= data_port_dat_w[119:112];
	memadr_16 <= data_port_adr;
end

assign data_port_dat_r[119:112] = data_mem_grain14[memadr_16];

reg [7:0] data_mem_grain15[0:1];
reg [0:0] memadr_17;
always @(posedge sys_clk) begin
	if (data_port_we[15])
		data_mem_grain15[data_port_adr] <= data_port_dat_w[127:120];
	memadr_17 <= data_port_adr;
end

assign data_port_dat_r[127:120] = data_mem_grain15[memadr_17];

reg [7:0] data_mem_grain16[0:1];
reg [0:0] memadr_18;
always @(posedge sys_clk) begin
	if (data_port_we[16])
		data_mem_grain16[data_port_adr] <= data_port_dat_w[135:128];
	memadr_18 <= data_port_adr;
end

assign data_port_dat_r[135:128] = data_mem_grain16[memadr_18];

reg [7:0] data_mem_grain17[0:1];
reg [0:0] memadr_19;
always @(posedge sys_clk) begin
	if (data_port_we[17])
		data_mem_grain17[data_port_adr] <= data_port_dat_w[143:136];
	memadr_19 <= data_port_adr;
end

assign data_port_dat_r[143:136] = data_mem_grain17[memadr_19];

reg [7:0] data_mem_grain18[0:1];
reg [0:0] memadr_20;
always @(posedge sys_clk) begin
	if (data_port_we[18])
		data_mem_grain18[data_port_adr] <= data_port_dat_w[151:144];
	memadr_20 <= data_port_adr;
end

assign data_port_dat_r[151:144] = data_mem_grain18[memadr_20];

reg [7:0] data_mem_grain19[0:1];
reg [0:0] memadr_21;
always @(posedge sys_clk) begin
	if (data_port_we[19])
		data_mem_grain19[data_port_adr] <= data_port_dat_w[159:152];
	memadr_21 <= data_port_adr;
end

assign data_port_dat_r[159:152] = data_mem_grain19[memadr_21];

reg [7:0] data_mem_grain20[0:1];
reg [0:0] memadr_22;
always @(posedge sys_clk) begin
	if (data_port_we[20])
		data_mem_grain20[data_port_adr] <= data_port_dat_w[167:160];
	memadr_22 <= data_port_adr;
end

assign data_port_dat_r[167:160] = data_mem_grain20[memadr_22];

reg [7:0] data_mem_grain21[0:1];
reg [0:0] memadr_23;
always @(posedge sys_clk) begin
	if (data_port_we[21])
		data_mem_grain21[data_port_adr] <= data_port_dat_w[175:168];
	memadr_23 <= data_port_adr;
end

assign data_port_dat_r[175:168] = data_mem_grain21[memadr_23];

reg [7:0] data_mem_grain22[0:1];
reg [0:0] memadr_24;
always @(posedge sys_clk) begin
	if (data_port_we[22])
		data_mem_grain22[data_port_adr] <= data_port_dat_w[183:176];
	memadr_24 <= data_port_adr;
end

assign data_port_dat_r[183:176] = data_mem_grain22[memadr_24];

reg [7:0] data_mem_grain23[0:1];
reg [0:0] memadr_25;
always @(posedge sys_clk) begin
	if (data_port_we[23])
		data_mem_grain23[data_port_adr] <= data_port_dat_w[191:184];
	memadr_25 <= data_port_adr;
end

assign data_port_dat_r[191:184] = data_mem_grain23[memadr_25];

reg [7:0] data_mem_grain24[0:1];
reg [0:0] memadr_26;
always @(posedge sys_clk) begin
	if (data_port_we[24])
		data_mem_grain24[data_port_adr] <= data_port_dat_w[199:192];
	memadr_26 <= data_port_adr;
end

assign data_port_dat_r[199:192] = data_mem_grain24[memadr_26];

reg [7:0] data_mem_grain25[0:1];
reg [0:0] memadr_27;
always @(posedge sys_clk) begin
	if (data_port_we[25])
		data_mem_grain25[data_port_adr] <= data_port_dat_w[207:200];
	memadr_27 <= data_port_adr;
end

assign data_port_dat_r[207:200] = data_mem_grain25[memadr_27];

reg [7:0] data_mem_grain26[0:1];
reg [0:0] memadr_28;
always @(posedge sys_clk) begin
	if (data_port_we[26])
		data_mem_grain26[data_port_adr] <= data_port_dat_w[215:208];
	memadr_28 <= data_port_adr;
end

assign data_port_dat_r[215:208] = data_mem_grain26[memadr_28];

reg [7:0] data_mem_grain27[0:1];
reg [0:0] memadr_29;
always @(posedge sys_clk) begin
	if (data_port_we[27])
		data_mem_grain27[data_port_adr] <= data_port_dat_w[223:216];
	memadr_29 <= data_port_adr;
end

assign data_port_dat_r[223:216] = data_mem_grain27[memadr_29];

reg [7:0] data_mem_grain28[0:1];
reg [0:0] memadr_30;
always @(posedge sys_clk) begin
	if (data_port_we[28])
		data_mem_grain28[data_port_adr] <= data_port_dat_w[231:224];
	memadr_30 <= data_port_adr;
end

assign data_port_dat_r[231:224] = data_mem_grain28[memadr_30];

reg [7:0] data_mem_grain29[0:1];
reg [0:0] memadr_31;
always @(posedge sys_clk) begin
	if (data_port_we[29])
		data_mem_grain29[data_port_adr] <= data_port_dat_w[239:232];
	memadr_31 <= data_port_adr;
end

assign data_port_dat_r[239:232] = data_mem_grain29[memadr_31];

reg [7:0] data_mem_grain30[0:1];
reg [0:0] memadr_32;
always @(posedge sys_clk) begin
	if (data_port_we[30])
		data_mem_grain30[data_port_adr] <= data_port_dat_w[247:240];
	memadr_32 <= data_port_adr;
end

assign data_port_dat_r[247:240] = data_mem_grain30[memadr_32];

reg [7:0] data_mem_grain31[0:1];
reg [0:0] memadr_33;
always @(posedge sys_clk) begin
	if (data_port_we[31])
		data_mem_grain31[data_port_adr] <= data_port_dat_w[255:248];
	memadr_33 <= data_port_adr;
end

assign data_port_dat_r[255:248] = data_mem_grain31[memadr_33];

/*IBUFDS IBUFDS(
	.I(clk200_p),
	.IB(clk200_n),
	.O(s7pll0_clkin)
);*/
assign s7pll0_clkin = clk200;

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl0),
	.Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(sys_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl0),
	.Q(sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl1),
	.Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl1),
	.Q(xilinxasyncresetsynchronizerimpl1_expr)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(sys4x_dqs_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl2),
	.Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(sys4x_dqs_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl2),
	.Q(xilinxasyncresetsynchronizerimpl2_expr)
);

/*IBUFDS IBUFDS_1(
	.I(clk200_p),
	.IB(clk200_n),
	.O(s7pll1_clkin)
);*/

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_6 (
	.C(iodelay_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl3),
	.Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_7 (
	.C(iodelay_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl3),
	.Q(iodelay_rst)
);

endmodule
