
---------- Begin Simulation Statistics ----------
final_tick                               190177580250000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39800                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828948                       # Number of bytes of host memory used
host_op_rate                                    69905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.26                       # Real time elapsed on the host
host_tick_rate                              107641468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17564244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027046                       # Number of seconds simulated
sim_ticks                                 27045981250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       776980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1562216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3043085                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       172182                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4170308                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1871761                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3043085                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1171324                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4229622                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31786                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       116234                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15603033                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9185757                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       172206                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713377                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1367894                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6382147                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564224                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53097094                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.330794                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.388817                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     48858231     92.02%     92.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1145719      2.16%     94.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       428114      0.81%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       921012      1.73%     96.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       160079      0.30%     97.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       119820      0.23%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        56902      0.11%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        39323      0.07%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1367894      2.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53097094                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541011                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353408     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564224                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.409193                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.409193                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      49175649                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26258474                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1198004                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1984636                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         172589                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1556732                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4570576                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391494                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              377725                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9413                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4229622                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            873059                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              52945648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16487317                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          345178                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078193                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       969123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1903547                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.304802                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54087617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.531110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.817787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         49139863     90.85%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           296254      0.55%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           307421      0.57%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           329576      0.61%     92.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552966      1.02%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           801928      1.48%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           227177      0.42%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217362      0.40%     95.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2215070      4.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54087617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       219985                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3086498                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.601704                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15987017                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             377716                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        18903607                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5063569                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        26848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       559843                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23940659                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15609301                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       382007                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32547330                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         265365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4904535                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         172589                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5384068                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1191811                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        44234                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          733                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1139562                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       293372                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          733                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       179450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21914009                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21158761                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.706531                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15482929                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.391163                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21217090                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49523219                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17633813                       # number of integer regfile writes
system.switch_cpus.ipc                       0.184870                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.184870                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99655      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16739892     50.84%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          523      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15690024     47.65%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       399245      1.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32929339                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2179409                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.066184                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           89125      4.09%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2073204     95.13%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17080      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35009093                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    122246528                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21158761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30317421                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23940659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32929339                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6376313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       120826                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9570909                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54087617                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.608815                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.451680                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     42922829     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3579358      6.62%     85.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1780105      3.29%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1363644      2.52%     91.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2142243      3.96%     95.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1185508      2.19%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       744874      1.38%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       219365      0.41%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       149691      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54087617                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.608766                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              873118                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    62                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       196425                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       178392                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5063569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       559843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22622731                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 54091940                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        28173854                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7130938                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1740414                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       18105065                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        118149                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67095385                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25373908                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     31938333                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2787246                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          51107                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         172589                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21211451                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9323638                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34260497                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2056                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2043                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9131700                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2033                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             75675571                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48893471                       # The number of ROB writes
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            250                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             782084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44412                       # Transaction distribution
system.membus.trans_dist::CleanEvict           732568                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3151                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        782085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2347451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2347451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2347451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     53097408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     53097408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53097408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            785236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  785236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              785236                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1882683000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4402934500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27045981250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       176665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2018140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7975                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4255167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4255291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99262848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99266816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          777100                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2842368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2195895                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2195645     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    250      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2195895                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1550501500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2128090500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       633557                       # number of demand (read+write) hits
system.l2.demand_hits::total                   633557                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       633557                       # number of overall hits
system.l2.overall_hits::total                  633557                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       785174                       # number of demand (read+write) misses
system.l2.demand_misses::total                 785238                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       785174                       # number of overall misses
system.l2.overall_misses::total                785238                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  79831429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      79836661500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5232500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  79831429000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     79836661500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.553434                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.553454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.553434                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.553454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85778.688525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101673.551340                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101671.928129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85778.688525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101673.551340                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101671.928129                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44412                       # number of writebacks
system.l2.writebacks::total                     44412                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       785174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            785235                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       785174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           785235                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  71979719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  71984341500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  71979719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  71984341500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.553434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.553452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.553434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.553452                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75778.688525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91673.589548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91672.354773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75778.688525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91673.589548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91672.354773                       # average overall mshr miss latency
system.l2.replacements                         777100                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       132253                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           132253                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       132253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       132253                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4824                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4824                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    271786500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     271786500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.395110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86254.046334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86254.046334                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    240276500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    240276500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.395110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76254.046334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76254.046334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5232500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5232500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85778.688525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84395.161290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75778.688525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75778.688525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       628733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            628733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       782023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          782025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  79559642500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79559642500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.554329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.554330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101735.681048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101735.420863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       782023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       782023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  71739442500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  71739442500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.554329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.554328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91735.719410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91735.719410                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8156.200502                       # Cycle average of tags in use
system.l2.tags.total_refs                     2699693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    777100                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.474061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.957668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.005631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.441323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.402880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8152.393000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995630                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          591                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23477292                       # Number of tag accesses
system.l2.tags.data_accesses                 23477292                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     50251008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50255104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2842368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2842368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       785172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              785236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44412                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       144347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1857984280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1858135726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       144347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           146713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105093913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105093913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105093913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       144347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1857984280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1963229639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    784453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019941930250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2763                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2763                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1495358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41666                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      785233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44412                       # Number of write requests accepted
system.mem_ctrls.readBursts                    785233                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    719                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             50574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             48298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            48793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            48708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24799140250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3922570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             39508777750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31610.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50360.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    45436                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                785233                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  197228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  312412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  218835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       771479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.761182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.678695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    28.255728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       735501     95.34%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30967      4.01%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3550      0.46%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          942      0.12%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          307      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          116      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       771479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     280.111473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.239643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6660.028124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2760     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2763                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.060080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.056168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.372880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2682     97.07%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.62%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49      1.77%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.40%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2763                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50208896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2839936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50254912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2842368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1856.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1858.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27045849000                       # Total gap between requests
system.mem_ctrls.avgGap                      32599.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     50204992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2839936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 144346.768708937132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1856282881.213636875153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105003992.044104516506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       785172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44412                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2111000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  39506666750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 552295067750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34606.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50315.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12435717.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2767314060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1470831945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2815123500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          116098020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2134644720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12159018270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        146423040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21609453555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        798.989445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    281879250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    902980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25861110750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2741160240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1456930860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2786306460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115534260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2134644720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12150960180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        153243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21538780080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        796.376359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    299930500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    902980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25843059500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27045970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       872936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           872947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       872936                       # number of overall hits
system.cpu.icache.overall_hits::total          872947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          123                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9937500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9937500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9937500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9937500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       873059                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       873071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       873059                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       873071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80792.682927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80141.129032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80792.682927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80141.129032                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5324500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5324500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87286.885246                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87286.885246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87286.885246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87286.885246                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       872936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          872947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9937500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9937500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       873059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       873071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80792.682927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80141.129032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5324500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5324500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87286.885246                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87286.885246                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005880                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005738                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1746204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1746204                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1693250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1693250                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1693250                       # number of overall hits
system.cpu.dcache.overall_hits::total         1693250                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3001995                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3001997                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3001995                       # number of overall misses
system.cpu.dcache.overall_misses::total       3001997                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 197512650646                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 197512650646                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 197512650646                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 197512650646                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4695245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4695247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4695245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4695247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.639369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.639369                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.639369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.639369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65793.797340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65793.753507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65793.797340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65793.753507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     36613765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1212563                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.195351                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       132253                       # number of writebacks
system.cpu.dcache.writebacks::total            132253                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1583264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1583264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1583264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1583264                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418731                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418731                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  88716413183                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  88716413183                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  88716413183                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  88716413183                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.302163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.302163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.302163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.302163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62532.229988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62532.229988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62532.229988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62532.229988                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417705                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1434809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1434809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2993965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2993967                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 197167522500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 197167522500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4428774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4428776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.676026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.676026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65854.985780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65854.941788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1583098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1583098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410867                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410867                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  88381837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88381837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62643.634730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62643.634730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    345128146                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    345128146                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030135                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42979.843836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42979.843836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    334576183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    334576183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42545.292854                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42545.292854                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190177580250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.145532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3110509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417705                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.194045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.145532                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          540                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10809223                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10809223                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190260863084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54211                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829216                       # Number of bytes of host memory used
host_op_rate                                    96238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   737.85                       # Real time elapsed on the host
host_tick_rate                              112872013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083283                       # Number of seconds simulated
sim_ticks                                 83282834000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2768996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5537992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5264015                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       108760                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9573876                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4625355                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5264015                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       638660                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9596616                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13759                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        61560                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45763156                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26350770                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       108760                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501737                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4578485                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4455577                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445403                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    165877902                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.322197                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.397600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    153727585     92.68%     92.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2791713      1.68%     94.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1448404      0.87%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2781626      1.68%     96.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       174922      0.11%     97.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       222197      0.13%     97.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        97339      0.06%     97.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55631      0.03%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4578485      2.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    165877902                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428656                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661126     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445403                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.552189                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.552189                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     156704961                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59264968                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2198553                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2581403                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         108807                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4971944                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13175737                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5120833                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              209450                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  7041                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9596616                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            482244                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             165918696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17383                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34580961                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          217614                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.057615                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       538165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4639114                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.207612                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    166565668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.368224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.515008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        155723960     93.49%     93.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           683685      0.41%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           690491      0.41%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           673104      0.40%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1209773      0.73%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2278161      1.37%     96.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           474642      0.28%     97.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           483025      0.29%     97.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4348827      2.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    166565668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       132828                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8754396                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.612823                       # Inst execution rate
system.switch_cpus.iew.exec_refs             59190450                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             209447                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        46871554                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13498622                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16706                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       312704                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57893239                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      58981003                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       217949                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     102075287                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         846428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      19413464                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         108807                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20985820                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4842338                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        22722                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       869936                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       172194                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          166                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       108807                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55988824                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55922401                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.734557                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41126956                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.335738                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55951263                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        163421794                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46914074                       # number of integer regfile writes
system.switch_cpus.ipc                       0.180109                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.180109                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        65656      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42971324     42.01%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          282      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     42.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59033253     57.71%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       222719      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      102293234                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8657141                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.084631                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58172      0.67%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8587370     99.19%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11599      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      110884719                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    379958481                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55922401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62341160                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57893239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         102293234                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4447832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       149202                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6979715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    166565668                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.614132                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.429928                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    131265172     78.81%     78.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11525965      6.92%     85.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5444817      3.27%     89.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3932168      2.36%     91.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7663113      4.60%     95.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3912372      2.35%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2158250      1.30%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       393169      0.24%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       270642      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    166565668                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.614132                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              482244                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        62276                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        80608                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13498622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       312704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77049466                       # number of misc regfile reads
system.switch_cpus.numCycles                166565668                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        75560430                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303539                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       26505238                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3712278                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       72013440                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        186873                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156966286                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58688291                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76735144                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5459533                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          42136                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         108807                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      81723791                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6431602                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76154216                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          829                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1061                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30266926                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1054                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            219200397                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116494469                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5156396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          402                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10312792                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            402                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83282834000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2768190                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20838                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2748158                       # Transaction distribution
system.membus.trans_dist::ReadExReq               805                       # Transaction distribution
system.membus.trans_dist::ReadExResp              805                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2768191                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8306987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8306987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8306987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    178549312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    178549312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               178549312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2768996                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2768996    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2768996                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6078781500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15607298250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  83282834000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83282834000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  83282834000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83282834000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5153461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       236794                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7688674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2935                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5153461                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15469188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15469188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    343830528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              343830528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2769072                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1333632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7925468                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7925066     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    402      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7925468                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5372352000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7734594000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83282834000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2387402                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2387402                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2387402                       # number of overall hits
system.l2.overall_hits::total                 2387402                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2768994                       # number of demand (read+write) misses
system.l2.demand_misses::total                2768994                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2768994                       # number of overall misses
system.l2.overall_misses::total               2768994                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 282347721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     282347721000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 282347721000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    282347721000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5156396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5156396                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5156396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5156396                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.537002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.537002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.537002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.537002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101967.617481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101967.617481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101967.617481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101967.617481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20838                       # number of writebacks
system.l2.writebacks::total                     20838                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2768994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2768994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2768994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2768994                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 254657771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 254657771000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 254657771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 254657771000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.537002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.537002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.537002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.537002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91967.613870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91967.613870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91967.613870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91967.613870                       # average overall mshr miss latency
system.l2.replacements                        2769072                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       215956                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           215956                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       215956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       215956                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          325                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           325                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2130                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          805                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 805                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     76025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      76025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.274276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94441.614907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94441.614907                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     67975500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     67975500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.274276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84441.614907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84441.614907                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2385272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2385272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2768189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2768189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 282271695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 282271695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5153461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5153461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.537151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.537151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101969.806072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101969.806072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2768189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2768189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 254589795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 254589795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.537151                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.537151                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91969.802459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91969.802459                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83282834000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    10449141                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2777264                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.762387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.680993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8184.319007                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85271408                       # Number of tag accesses
system.l2.tags.data_accesses                 85271408                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83282834000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    177215616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          177215616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1333632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1333632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2768994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2768994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        20838                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2127876868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2127876868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16013288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16013288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16013288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2127876868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2143890156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2767740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.051550682250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5193234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19566                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2768996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20838                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2768996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20838                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            177952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            174260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            171506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            170558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            169145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            169607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            169683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            172295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            173930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           172679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           173237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           176089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           179182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1274                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  88314741250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13838700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140209866250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31908.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50658.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  1.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2768996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  594162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1141012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  827232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  205334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2744508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.027285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.622193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.942110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2710674     98.77%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31779      1.16%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1329      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          399      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          174      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           67      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2744508                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2076.106317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.229996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18120.616818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         1273     98.07%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            5      0.39%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            5      0.39%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            4      0.31%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            2      0.15%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-114687            2      0.15%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071            1      0.08%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455            1      0.08%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-180223            1      0.08%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.305231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1272     98.00%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      1.08%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.39%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              177135360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   80384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1332544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               177215744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1333632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2126.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2127.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83282896500                       # Total gap between requests
system.mem_ctrls.avgGap                      29852.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    177135360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1332544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2126913212.391403436661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16000224.007746903226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2768996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        20838                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 140209866250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1972030746000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50635.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  94636277.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     1.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9864038520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5242864605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9948097740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           54950940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6574189440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      37657472940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        269052480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        69610666665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        835.834509                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    398337750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2780960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  80103536250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9731741460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5172543255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9813558720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           53734680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6574189440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37658195700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        268443840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        69272407095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        831.772933                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    396234000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2780960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80105640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   110328804000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1355180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1355191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1355180                       # number of overall hits
system.cpu.icache.overall_hits::total         1355191                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          123                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9937500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9937500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9937500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9937500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1355303                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1355315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1355303                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1355315                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80792.682927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80141.129032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80792.682927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80141.129032                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5324500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5324500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5324500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87286.885246                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87286.885246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87286.885246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87286.885246                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1355180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1355191                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9937500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9937500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1355303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1355315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80792.682927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80141.129032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5324500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5324500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87286.885246                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87286.885246                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.033017                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1355253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21858.919355                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.032437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2710692                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2710692                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4172048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4172048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4172048                       # number of overall hits
system.cpu.dcache.overall_hits::total         4172048                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13681504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13681506                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13681504                       # number of overall misses
system.cpu.dcache.overall_misses::total      13681506                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 899861215642                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 899861215642                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 899861215642                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 899861215642                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17853552                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17853554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17853552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17853554                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.766318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.766318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.766318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.766318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65772.097544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65772.087930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65772.097544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65772.087930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    180879357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6129785                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.508271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       348209                       # number of writebacks
system.cpu.dcache.writebacks::total            348209                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      7106377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7106377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      7106377                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7106377                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6575127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6575127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6575127                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6575127                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 404144206729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 404144206729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 404144206729                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 404144206729                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368281                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61465.612258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61465.612258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61465.612258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61465.612258                       # average overall mshr miss latency
system.cpu.dcache.replacements                6574101                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3776091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3776091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13670480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13670482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 899408655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 899408655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17446571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17446573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.783563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.783563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65792.031809                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65792.022183                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      7106111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7106111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6564369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6564369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 403706692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 403706692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61499.695096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61499.695096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    452560642                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    452560642                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41052.307874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41052.307874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          266                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    437514729                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    437514729                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 40668.779420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40668.779420                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190260863084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.593703                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10747173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6575125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.634520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.593703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42282233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42282233                       # Number of data accesses

---------- End Simulation Statistics   ----------
