|cpu
clk => clk.IN5
rst => rst.IN6


|cpu|Fetch_Cycle:Fetch
clk => clk.IN2
rst => rst.IN2
PCSrcE => PCSrcE.IN1
PCTargetE[0] => PCTargetE[0].IN1
PCTargetE[1] => PCTargetE[1].IN1
PCTargetE[2] => PCTargetE[2].IN1
PCTargetE[3] => PCTargetE[3].IN1
PCTargetE[4] => PCTargetE[4].IN1
PCTargetE[5] => PCTargetE[5].IN1
PCTargetE[6] => PCTargetE[6].IN1
PCTargetE[7] => PCTargetE[7].IN1
PCTargetE[8] => PCTargetE[8].IN1
PCTargetE[9] => PCTargetE[9].IN1
PCTargetE[10] => PCTargetE[10].IN1
PCTargetE[11] => PCTargetE[11].IN1
PCTargetE[12] => PCTargetE[12].IN1
PCTargetE[13] => PCTargetE[13].IN1
PCTargetE[14] => PCTargetE[14].IN1
PCTargetE[15] => PCTargetE[15].IN1
PCTargetE[16] => PCTargetE[16].IN1
PCTargetE[17] => PCTargetE[17].IN1
PCTargetE[18] => PCTargetE[18].IN1
PCTargetE[19] => PCTargetE[19].IN1
PCTargetE[20] => PCTargetE[20].IN1
PCTargetE[21] => PCTargetE[21].IN1
PCTargetE[22] => PCTargetE[22].IN1
PCTargetE[23] => PCTargetE[23].IN1
PCTargetE[24] => PCTargetE[24].IN1
PCTargetE[25] => PCTargetE[25].IN1
PCTargetE[26] => PCTargetE[26].IN1
PCTargetE[27] => PCTargetE[27].IN1
PCTargetE[28] => PCTargetE[28].IN1
PCTargetE[29] => PCTargetE[29].IN1
PCTargetE[30] => PCTargetE[30].IN1
PCTargetE[31] => PCTargetE[31].IN1
InstrD[0] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[26] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[27] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[28] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[29] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[30] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
InstrD[31] <= InstrD.DB_MAX_OUTPUT_PORT_TYPE
PCD[0] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[1] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[2] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[3] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[4] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[5] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[6] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[7] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[8] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[9] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[10] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[11] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[12] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[13] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[14] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[15] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[16] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[17] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[18] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[19] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[20] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[21] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[22] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[23] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[24] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[25] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[26] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[27] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[28] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[29] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[30] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCD[31] <= PCD.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[0] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[1] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[2] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[3] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[4] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[5] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[6] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[7] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[8] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[9] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[10] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[11] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[12] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[13] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[14] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[15] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[16] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[17] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[18] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[19] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[20] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[21] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[22] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[23] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[24] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[25] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[26] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[27] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[28] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[29] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[30] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4D[31] <= PCPlus4D.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Fetch_Cycle:Fetch|Mux:PC_MUX
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Fetch_Cycle:Fetch|PC_Module:Program_Counter
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
clk => PC[12]~reg0.CLK
clk => PC[13]~reg0.CLK
clk => PC[14]~reg0.CLK
clk => PC[15]~reg0.CLK
clk => PC[16]~reg0.CLK
clk => PC[17]~reg0.CLK
clk => PC[18]~reg0.CLK
clk => PC[19]~reg0.CLK
clk => PC[20]~reg0.CLK
clk => PC[21]~reg0.CLK
clk => PC[22]~reg0.CLK
clk => PC[23]~reg0.CLK
clk => PC[24]~reg0.CLK
clk => PC[25]~reg0.CLK
clk => PC[26]~reg0.CLK
clk => PC[27]~reg0.CLK
clk => PC[28]~reg0.CLK
clk => PC[29]~reg0.CLK
clk => PC[30]~reg0.CLK
clk => PC[31]~reg0.CLK
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
rst => PC.OUTPUTSELECT
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_Next[0] => PC.DATAA
PC_Next[1] => PC.DATAA
PC_Next[2] => PC.DATAA
PC_Next[3] => PC.DATAA
PC_Next[4] => PC.DATAA
PC_Next[5] => PC.DATAA
PC_Next[6] => PC.DATAA
PC_Next[7] => PC.DATAA
PC_Next[8] => PC.DATAA
PC_Next[9] => PC.DATAA
PC_Next[10] => PC.DATAA
PC_Next[11] => PC.DATAA
PC_Next[12] => PC.DATAA
PC_Next[13] => PC.DATAA
PC_Next[14] => PC.DATAA
PC_Next[15] => PC.DATAA
PC_Next[16] => PC.DATAA
PC_Next[17] => PC.DATAA
PC_Next[18] => PC.DATAA
PC_Next[19] => PC.DATAA
PC_Next[20] => PC.DATAA
PC_Next[21] => PC.DATAA
PC_Next[22] => PC.DATAA
PC_Next[23] => PC.DATAA
PC_Next[24] => PC.DATAA
PC_Next[25] => PC.DATAA
PC_Next[26] => PC.DATAA
PC_Next[27] => PC.DATAA
PC_Next[28] => PC.DATAA
PC_Next[29] => PC.DATAA
PC_Next[30] => PC.DATAA
PC_Next[31] => PC.DATAA


|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM
clk => clk.IN1
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => rom_address[0].IN1
A[3] => rom_address[1].IN1
A[4] => rom_address[2].IN1
A[5] => rom_address[3].IN1
A[6] => rom_address[4].IN1
A[7] => rom_address[5].IN1
A[8] => rom_address[6].IN1
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
RD[0] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[1] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[2] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[3] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[4] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[5] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[6] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[7] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[8] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[9] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[10] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[11] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[12] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[13] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[14] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[15] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[16] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[17] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[18] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[19] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[20] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[21] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[22] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[23] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[24] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[25] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[26] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[27] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[28] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[29] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[30] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[31] <= RD.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9nf1:auto_generated.address_a[0]
address_a[1] => altsyncram_9nf1:auto_generated.address_a[1]
address_a[2] => altsyncram_9nf1:auto_generated.address_a[2]
address_a[3] => altsyncram_9nf1:auto_generated.address_a[3]
address_a[4] => altsyncram_9nf1:auto_generated.address_a[4]
address_a[5] => altsyncram_9nf1:auto_generated.address_a[5]
address_a[6] => altsyncram_9nf1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9nf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9nf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9nf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9nf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9nf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9nf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9nf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9nf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9nf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9nf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_9nf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_9nf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_9nf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_9nf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_9nf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_9nf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_9nf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_9nf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_9nf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_9nf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_9nf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_9nf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_9nf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_9nf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_9nf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_9nf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_9nf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_9nf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_9nf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_9nf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_9nf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_9nf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_9nf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|Fetch_Cycle:Fetch|Instruction_Memory:IMEM|instrROM:rom_inst|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|cpu|Fetch_Cycle:Fetch|PC_Adder:PC_adder
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
c[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Decode_Cycle:Decode
clk => clk.IN1
rst => rst.IN1
RegWriteW => RegWriteW.IN1
RDW[0] => RDW[0].IN1
RDW[1] => RDW[1].IN1
RDW[2] => RDW[2].IN1
RDW[3] => RDW[3].IN1
RDW[4] => RDW[4].IN1
InstrD[0] => Operando2[0].IN1
InstrD[1] => Operando2[1].IN1
InstrD[2] => Operando2[2].IN1
InstrD[3] => Operando2[3].IN1
InstrD[4] => Operando2[4].IN1
InstrD[5] => Operando2[5].IN1
InstrD[6] => Operando2[6].IN1
InstrD[7] => Operando2[7].IN1
InstrD[8] => Operando2[8].IN1
InstrD[9] => Operando2[9].IN1
InstrD[10] => Operando2[10].IN1
InstrD[11] => Operando2[11].IN1
InstrD[12] => Operando2[12].IN1
InstrD[13] => Operando2[13].IN1
InstrD[14] => ~NO_FANOUT~
InstrD[15] => flag_mov_shift[0].IN1
InstrD[16] => flag_mov_shift[1].IN1
InstrD[17] => Rn[0].IN1
InstrD[18] => Rn[1].IN1
InstrD[19] => Rn[2].IN1
InstrD[20] => Rn[3].IN1
InstrD[21] => Rd[0].IN1
InstrD[22] => Rd[1].IN1
InstrD[23] => Rd[2].IN1
InstrD[24] => Rd[3].IN1
InstrD[25] => opcode[0].IN1
InstrD[26] => opcode[1].IN1
InstrD[27] => opcode[2].IN1
InstrD[28] => tipo[0].IN1
InstrD[29] => tipo[1].IN1
InstrD[30] => cond[0].IN1
InstrD[31] => cond[1].IN1
PCD[0] => PCD_r[0].DATAIN
PCD[1] => PCD_r[1].DATAIN
PCD[2] => PCD_r[2].DATAIN
PCD[3] => PCD_r[3].DATAIN
PCD[4] => PCD_r[4].DATAIN
PCD[5] => PCD_r[5].DATAIN
PCD[6] => PCD_r[6].DATAIN
PCD[7] => PCD_r[7].DATAIN
PCD[8] => PCD_r[8].DATAIN
PCD[9] => PCD_r[9].DATAIN
PCD[10] => PCD_r[10].DATAIN
PCD[11] => PCD_r[11].DATAIN
PCD[12] => PCD_r[12].DATAIN
PCD[13] => PCD_r[13].DATAIN
PCD[14] => PCD_r[14].DATAIN
PCD[15] => PCD_r[15].DATAIN
PCD[16] => PCD_r[16].DATAIN
PCD[17] => PCD_r[17].DATAIN
PCD[18] => PCD_r[18].DATAIN
PCD[19] => PCD_r[19].DATAIN
PCD[20] => PCD_r[20].DATAIN
PCD[21] => PCD_r[21].DATAIN
PCD[22] => PCD_r[22].DATAIN
PCD[23] => PCD_r[23].DATAIN
PCD[24] => PCD_r[24].DATAIN
PCD[25] => PCD_r[25].DATAIN
PCD[26] => PCD_r[26].DATAIN
PCD[27] => PCD_r[27].DATAIN
PCD[28] => PCD_r[28].DATAIN
PCD[29] => PCD_r[29].DATAIN
PCD[30] => PCD_r[30].DATAIN
PCD[31] => PCD_r[31].DATAIN
PCPlus4D[0] => PCPlus4D_r[0].DATAIN
PCPlus4D[1] => PCPlus4D_r[1].DATAIN
PCPlus4D[2] => PCPlus4D_r[2].DATAIN
PCPlus4D[3] => PCPlus4D_r[3].DATAIN
PCPlus4D[4] => PCPlus4D_r[4].DATAIN
PCPlus4D[5] => PCPlus4D_r[5].DATAIN
PCPlus4D[6] => PCPlus4D_r[6].DATAIN
PCPlus4D[7] => PCPlus4D_r[7].DATAIN
PCPlus4D[8] => PCPlus4D_r[8].DATAIN
PCPlus4D[9] => PCPlus4D_r[9].DATAIN
PCPlus4D[10] => PCPlus4D_r[10].DATAIN
PCPlus4D[11] => PCPlus4D_r[11].DATAIN
PCPlus4D[12] => PCPlus4D_r[12].DATAIN
PCPlus4D[13] => PCPlus4D_r[13].DATAIN
PCPlus4D[14] => PCPlus4D_r[14].DATAIN
PCPlus4D[15] => PCPlus4D_r[15].DATAIN
PCPlus4D[16] => PCPlus4D_r[16].DATAIN
PCPlus4D[17] => PCPlus4D_r[17].DATAIN
PCPlus4D[18] => PCPlus4D_r[18].DATAIN
PCPlus4D[19] => PCPlus4D_r[19].DATAIN
PCPlus4D[20] => PCPlus4D_r[20].DATAIN
PCPlus4D[21] => PCPlus4D_r[21].DATAIN
PCPlus4D[22] => PCPlus4D_r[22].DATAIN
PCPlus4D[23] => PCPlus4D_r[23].DATAIN
PCPlus4D[24] => PCPlus4D_r[24].DATAIN
PCPlus4D[25] => PCPlus4D_r[25].DATAIN
PCPlus4D[26] => PCPlus4D_r[26].DATAIN
PCPlus4D[27] => PCPlus4D_r[27].DATAIN
PCPlus4D[28] => PCPlus4D_r[28].DATAIN
PCPlus4D[29] => PCPlus4D_r[29].DATAIN
PCPlus4D[30] => PCPlus4D_r[30].DATAIN
PCPlus4D[31] => PCPlus4D_r[31].DATAIN
ResultW[0] => ResultW[0].IN1
ResultW[1] => ResultW[1].IN1
ResultW[2] => ResultW[2].IN1
ResultW[3] => ResultW[3].IN1
ResultW[4] => ResultW[4].IN1
ResultW[5] => ResultW[5].IN1
ResultW[6] => ResultW[6].IN1
ResultW[7] => ResultW[7].IN1
ResultW[8] => ResultW[8].IN1
ResultW[9] => ResultW[9].IN1
ResultW[10] => ResultW[10].IN1
ResultW[11] => ResultW[11].IN1
ResultW[12] => ResultW[12].IN1
ResultW[13] => ResultW[13].IN1
ResultW[14] => ResultW[14].IN1
ResultW[15] => ResultW[15].IN1
ResultW[16] => ResultW[16].IN1
ResultW[17] => ResultW[17].IN1
ResultW[18] => ResultW[18].IN1
ResultW[19] => ResultW[19].IN1
ResultW[20] => ResultW[20].IN1
ResultW[21] => ResultW[21].IN1
ResultW[22] => ResultW[22].IN1
ResultW[23] => ResultW[23].IN1
ResultW[24] => ResultW[24].IN1
ResultW[25] => ResultW[25].IN1
ResultW[26] => ResultW[26].IN1
ResultW[27] => ResultW[27].IN1
ResultW[28] => ResultW[28].IN1
ResultW[29] => ResultW[29].IN1
ResultW[30] => ResultW[30].IN1
ResultW[31] => ResultW[31].IN1
RegWriteE <= RegWriteD_r.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcE <= ALUSrcD_r.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE <= MemWriteD_r.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcE <= ResultSrcD_r.DB_MAX_OUTPUT_PORT_TYPE
BranchE <= BranchD_r.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[0] <= ALUControlD_r[0].DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[1] <= ALUControlD_r[1].DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[2] <= ALUControlD_r[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[0] <= RD1_D_r[0].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[1] <= RD1_D_r[1].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[2] <= RD1_D_r[2].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[3] <= RD1_D_r[3].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[4] <= RD1_D_r[4].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[5] <= RD1_D_r[5].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[6] <= RD1_D_r[6].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[7] <= RD1_D_r[7].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[8] <= RD1_D_r[8].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[9] <= RD1_D_r[9].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[10] <= RD1_D_r[10].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[11] <= RD1_D_r[11].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[12] <= RD1_D_r[12].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[13] <= RD1_D_r[13].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[14] <= RD1_D_r[14].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[15] <= RD1_D_r[15].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[16] <= RD1_D_r[16].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[17] <= RD1_D_r[17].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[18] <= RD1_D_r[18].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[19] <= RD1_D_r[19].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[20] <= RD1_D_r[20].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[21] <= RD1_D_r[21].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[22] <= RD1_D_r[22].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[23] <= RD1_D_r[23].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[24] <= RD1_D_r[24].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[25] <= RD1_D_r[25].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[26] <= RD1_D_r[26].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[27] <= RD1_D_r[27].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[28] <= RD1_D_r[28].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[29] <= RD1_D_r[29].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[30] <= RD1_D_r[30].DB_MAX_OUTPUT_PORT_TYPE
RD1_E[31] <= RD1_D_r[31].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[0] <= RD2_D_r[0].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[1] <= RD2_D_r[1].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[2] <= RD2_D_r[2].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[3] <= RD2_D_r[3].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[4] <= RD2_D_r[4].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[5] <= RD2_D_r[5].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[6] <= RD2_D_r[6].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[7] <= RD2_D_r[7].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[8] <= RD2_D_r[8].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[9] <= RD2_D_r[9].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[10] <= RD2_D_r[10].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[11] <= RD2_D_r[11].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[12] <= RD2_D_r[12].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[13] <= RD2_D_r[13].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[14] <= RD2_D_r[14].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[15] <= RD2_D_r[15].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[16] <= RD2_D_r[16].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[17] <= RD2_D_r[17].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[18] <= RD2_D_r[18].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[19] <= RD2_D_r[19].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[20] <= RD2_D_r[20].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[21] <= RD2_D_r[21].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[22] <= RD2_D_r[22].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[23] <= RD2_D_r[23].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[24] <= RD2_D_r[24].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[25] <= RD2_D_r[25].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[26] <= RD2_D_r[26].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[27] <= RD2_D_r[27].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[28] <= RD2_D_r[28].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[29] <= RD2_D_r[29].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[30] <= RD2_D_r[30].DB_MAX_OUTPUT_PORT_TYPE
RD2_E[31] <= RD2_D_r[31].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[0] <= Imm_Ext_D_r[0].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[1] <= Imm_Ext_D_r[1].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[2] <= Imm_Ext_D_r[2].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[3] <= Imm_Ext_D_r[3].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[4] <= Imm_Ext_D_r[4].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[5] <= Imm_Ext_D_r[5].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[6] <= Imm_Ext_D_r[6].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[7] <= Imm_Ext_D_r[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[8] <= Imm_Ext_D_r[8].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[9] <= Imm_Ext_D_r[9].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[10] <= Imm_Ext_D_r[10].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[11] <= Imm_Ext_D_r[11].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[12] <= Imm_Ext_D_r[12].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[13] <= Imm_Ext_D_r[13].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[14] <= Imm_Ext_D_r[14].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[15] <= Imm_Ext_D_r[15].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[16] <= Imm_Ext_D_r[16].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[17] <= Imm_Ext_D_r[17].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[18] <= Imm_Ext_D_r[18].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[19] <= Imm_Ext_D_r[19].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[20] <= Imm_Ext_D_r[20].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[21] <= Imm_Ext_D_r[21].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[22] <= Imm_Ext_D_r[22].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[23] <= Imm_Ext_D_r[23].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[24] <= Imm_Ext_D_r[24].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[25] <= Imm_Ext_D_r[25].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[26] <= Imm_Ext_D_r[26].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[27] <= Imm_Ext_D_r[27].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[28] <= Imm_Ext_D_r[28].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[29] <= Imm_Ext_D_r[29].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[30] <= Imm_Ext_D_r[30].DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext_E[31] <= Imm_Ext_D_r[31].DB_MAX_OUTPUT_PORT_TYPE
RS1_E[0] <= RS1_D_r[0].DB_MAX_OUTPUT_PORT_TYPE
RS1_E[1] <= RS1_D_r[1].DB_MAX_OUTPUT_PORT_TYPE
RS1_E[2] <= RS1_D_r[2].DB_MAX_OUTPUT_PORT_TYPE
RS1_E[3] <= RS1_D_r[3].DB_MAX_OUTPUT_PORT_TYPE
RS1_E[4] <= RS1_D_r[4].DB_MAX_OUTPUT_PORT_TYPE
RS2_E[0] <= RS2_D_r[0].DB_MAX_OUTPUT_PORT_TYPE
RS2_E[1] <= RS2_D_r[1].DB_MAX_OUTPUT_PORT_TYPE
RS2_E[2] <= RS2_D_r[2].DB_MAX_OUTPUT_PORT_TYPE
RS2_E[3] <= RS2_D_r[3].DB_MAX_OUTPUT_PORT_TYPE
RS2_E[4] <= RS2_D_r[4].DB_MAX_OUTPUT_PORT_TYPE
RD_E[0] <= RD_D_r[0].DB_MAX_OUTPUT_PORT_TYPE
RD_E[1] <= RD_D_r[1].DB_MAX_OUTPUT_PORT_TYPE
RD_E[2] <= RD_D_r[2].DB_MAX_OUTPUT_PORT_TYPE
RD_E[3] <= RD_D_r[3].DB_MAX_OUTPUT_PORT_TYPE
RD_E[4] <= RD_D_r[4].DB_MAX_OUTPUT_PORT_TYPE
PCE[0] <= PCD_r[0].DB_MAX_OUTPUT_PORT_TYPE
PCE[1] <= PCD_r[1].DB_MAX_OUTPUT_PORT_TYPE
PCE[2] <= PCD_r[2].DB_MAX_OUTPUT_PORT_TYPE
PCE[3] <= PCD_r[3].DB_MAX_OUTPUT_PORT_TYPE
PCE[4] <= PCD_r[4].DB_MAX_OUTPUT_PORT_TYPE
PCE[5] <= PCD_r[5].DB_MAX_OUTPUT_PORT_TYPE
PCE[6] <= PCD_r[6].DB_MAX_OUTPUT_PORT_TYPE
PCE[7] <= PCD_r[7].DB_MAX_OUTPUT_PORT_TYPE
PCE[8] <= PCD_r[8].DB_MAX_OUTPUT_PORT_TYPE
PCE[9] <= PCD_r[9].DB_MAX_OUTPUT_PORT_TYPE
PCE[10] <= PCD_r[10].DB_MAX_OUTPUT_PORT_TYPE
PCE[11] <= PCD_r[11].DB_MAX_OUTPUT_PORT_TYPE
PCE[12] <= PCD_r[12].DB_MAX_OUTPUT_PORT_TYPE
PCE[13] <= PCD_r[13].DB_MAX_OUTPUT_PORT_TYPE
PCE[14] <= PCD_r[14].DB_MAX_OUTPUT_PORT_TYPE
PCE[15] <= PCD_r[15].DB_MAX_OUTPUT_PORT_TYPE
PCE[16] <= PCD_r[16].DB_MAX_OUTPUT_PORT_TYPE
PCE[17] <= PCD_r[17].DB_MAX_OUTPUT_PORT_TYPE
PCE[18] <= PCD_r[18].DB_MAX_OUTPUT_PORT_TYPE
PCE[19] <= PCD_r[19].DB_MAX_OUTPUT_PORT_TYPE
PCE[20] <= PCD_r[20].DB_MAX_OUTPUT_PORT_TYPE
PCE[21] <= PCD_r[21].DB_MAX_OUTPUT_PORT_TYPE
PCE[22] <= PCD_r[22].DB_MAX_OUTPUT_PORT_TYPE
PCE[23] <= PCD_r[23].DB_MAX_OUTPUT_PORT_TYPE
PCE[24] <= PCD_r[24].DB_MAX_OUTPUT_PORT_TYPE
PCE[25] <= PCD_r[25].DB_MAX_OUTPUT_PORT_TYPE
PCE[26] <= PCD_r[26].DB_MAX_OUTPUT_PORT_TYPE
PCE[27] <= PCD_r[27].DB_MAX_OUTPUT_PORT_TYPE
PCE[28] <= PCD_r[28].DB_MAX_OUTPUT_PORT_TYPE
PCE[29] <= PCD_r[29].DB_MAX_OUTPUT_PORT_TYPE
PCE[30] <= PCD_r[30].DB_MAX_OUTPUT_PORT_TYPE
PCE[31] <= PCD_r[31].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[0] <= PCPlus4D_r[0].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[1] <= PCPlus4D_r[1].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[2] <= PCPlus4D_r[2].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[3] <= PCPlus4D_r[3].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[4] <= PCPlus4D_r[4].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[5] <= PCPlus4D_r[5].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[6] <= PCPlus4D_r[6].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[7] <= PCPlus4D_r[7].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[8] <= PCPlus4D_r[8].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[9] <= PCPlus4D_r[9].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[10] <= PCPlus4D_r[10].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[11] <= PCPlus4D_r[11].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[12] <= PCPlus4D_r[12].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[13] <= PCPlus4D_r[13].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[14] <= PCPlus4D_r[14].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[15] <= PCPlus4D_r[15].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[16] <= PCPlus4D_r[16].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[17] <= PCPlus4D_r[17].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[18] <= PCPlus4D_r[18].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[19] <= PCPlus4D_r[19].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[20] <= PCPlus4D_r[20].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[21] <= PCPlus4D_r[21].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[22] <= PCPlus4D_r[22].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[23] <= PCPlus4D_r[23].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[24] <= PCPlus4D_r[24].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[25] <= PCPlus4D_r[25].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[26] <= PCPlus4D_r[26].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[27] <= PCPlus4D_r[27].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[28] <= PCPlus4D_r[28].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[29] <= PCPlus4D_r[29].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[30] <= PCPlus4D_r[30].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4E[31] <= PCPlus4D_r[31].DB_MAX_OUTPUT_PORT_TYPE


|cpu|Decode_Cycle:Decode|Control_Unit:control
cond[0] => ~NO_FANOUT~
cond[1] => ~NO_FANOUT~
tipo[0] => tipo[0].IN1
tipo[1] => tipo[1].IN1
opcode[0] => opcode[0].IN2
opcode[1] => opcode[1].IN2
opcode[2] => opcode[2].IN2
flag_mov_shift[0] => flag_mov_shift[0].IN1
flag_mov_shift[1] => flag_mov_shift[1].IN1
RegWrite <= Main_Decoder:Main_Decoder.RegWrite
ALUSrc <= Main_Decoder:Main_Decoder.ALUSrc
MemWrite <= Main_Decoder:Main_Decoder.MemWrite
ResultSrc <= Main_Decoder:Main_Decoder.ResultSrc
Branch <= Main_Decoder:Main_Decoder.Branch
ImmSrc[0] <= Main_Decoder:Main_Decoder.ImmSrc
ImmSrc[1] <= Main_Decoder:Main_Decoder.ImmSrc
ALUControl[0] <= ALU_Decoder:ALU_Decoder.ALUControl
ALUControl[1] <= ALU_Decoder:ALU_Decoder.ALUControl
ALUControl[2] <= ALU_Decoder:ALU_Decoder.ALUControl


|cpu|Decode_Cycle:Decode|Control_Unit:control|Main_Decoder:Main_Decoder
tipo[0] => Equal0.IN1
tipo[0] => Equal1.IN0
tipo[0] => Equal2.IN1
tipo[0] => Equal7.IN1
tipo[1] => Equal0.IN0
tipo[1] => Equal1.IN1
tipo[1] => Equal2.IN0
tipo[1] => Equal7.IN0
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN1
opcode[0] => Equal5.IN2
opcode[0] => Equal6.IN0
opcode[1] => Equal3.IN0
opcode[1] => Equal4.IN0
opcode[1] => Equal5.IN1
opcode[1] => Equal6.IN2
opcode[2] => Equal3.IN1
opcode[2] => Equal4.IN2
opcode[2] => Equal5.IN0
opcode[2] => Equal6.IN1
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
ResultSrc <= ResultSrc.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= ImmSrc.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Decode_Cycle:Decode|Control_Unit:control|ALU_Decoder:ALU_Decoder
ALUOp[0] => Decoder0.IN1
ALUOp[0] => Mux3.IN5
ALUOp[1] => Decoder0.IN0
ALUOp[1] => Mux3.IN4
opcode[0] => Mux0.IN10
opcode[0] => Mux1.IN10
opcode[0] => Mux2.IN10
opcode[1] => Mux0.IN9
opcode[1] => Mux1.IN9
opcode[1] => Mux2.IN9
opcode[2] => Mux0.IN8
opcode[2] => Mux1.IN8
opcode[2] => Mux2.IN8
flag_mov_shift[0] => Equal0.IN1
flag_mov_shift[0] => Equal1.IN0
flag_mov_shift[0] => Equal2.IN1
flag_mov_shift[1] => Equal0.IN0
flag_mov_shift[1] => Equal1.IN1
flag_mov_shift[1] => Equal2.IN0
ALUControl[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Decode_Cycle:Decode|Register_File:rf
clk => Register.we_a.CLK
clk => Register.waddr_a[4].CLK
clk => Register.waddr_a[3].CLK
clk => Register.waddr_a[2].CLK
clk => Register.waddr_a[1].CLK
clk => Register.waddr_a[0].CLK
clk => Register.data_a[31].CLK
clk => Register.data_a[30].CLK
clk => Register.data_a[29].CLK
clk => Register.data_a[28].CLK
clk => Register.data_a[27].CLK
clk => Register.data_a[26].CLK
clk => Register.data_a[25].CLK
clk => Register.data_a[24].CLK
clk => Register.data_a[23].CLK
clk => Register.data_a[22].CLK
clk => Register.data_a[21].CLK
clk => Register.data_a[20].CLK
clk => Register.data_a[19].CLK
clk => Register.data_a[18].CLK
clk => Register.data_a[17].CLK
clk => Register.data_a[16].CLK
clk => Register.data_a[15].CLK
clk => Register.data_a[14].CLK
clk => Register.data_a[13].CLK
clk => Register.data_a[12].CLK
clk => Register.data_a[11].CLK
clk => Register.data_a[10].CLK
clk => Register.data_a[9].CLK
clk => Register.data_a[8].CLK
clk => Register.data_a[7].CLK
clk => Register.data_a[6].CLK
clk => Register.data_a[5].CLK
clk => Register.data_a[4].CLK
clk => Register.data_a[3].CLK
clk => Register.data_a[2].CLK
clk => Register.data_a[1].CLK
clk => Register.data_a[0].CLK
clk => Register.CLK0
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD1.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
rst => RD2.OUTPUTSELECT
WE3 => always0.IN1
WD3[0] => Register.data_a[0].DATAIN
WD3[0] => Register.DATAIN
WD3[1] => Register.data_a[1].DATAIN
WD3[1] => Register.DATAIN1
WD3[2] => Register.data_a[2].DATAIN
WD3[2] => Register.DATAIN2
WD3[3] => Register.data_a[3].DATAIN
WD3[3] => Register.DATAIN3
WD3[4] => Register.data_a[4].DATAIN
WD3[4] => Register.DATAIN4
WD3[5] => Register.data_a[5].DATAIN
WD3[5] => Register.DATAIN5
WD3[6] => Register.data_a[6].DATAIN
WD3[6] => Register.DATAIN6
WD3[7] => Register.data_a[7].DATAIN
WD3[7] => Register.DATAIN7
WD3[8] => Register.data_a[8].DATAIN
WD3[8] => Register.DATAIN8
WD3[9] => Register.data_a[9].DATAIN
WD3[9] => Register.DATAIN9
WD3[10] => Register.data_a[10].DATAIN
WD3[10] => Register.DATAIN10
WD3[11] => Register.data_a[11].DATAIN
WD3[11] => Register.DATAIN11
WD3[12] => Register.data_a[12].DATAIN
WD3[12] => Register.DATAIN12
WD3[13] => Register.data_a[13].DATAIN
WD3[13] => Register.DATAIN13
WD3[14] => Register.data_a[14].DATAIN
WD3[14] => Register.DATAIN14
WD3[15] => Register.data_a[15].DATAIN
WD3[15] => Register.DATAIN15
WD3[16] => Register.data_a[16].DATAIN
WD3[16] => Register.DATAIN16
WD3[17] => Register.data_a[17].DATAIN
WD3[17] => Register.DATAIN17
WD3[18] => Register.data_a[18].DATAIN
WD3[18] => Register.DATAIN18
WD3[19] => Register.data_a[19].DATAIN
WD3[19] => Register.DATAIN19
WD3[20] => Register.data_a[20].DATAIN
WD3[20] => Register.DATAIN20
WD3[21] => Register.data_a[21].DATAIN
WD3[21] => Register.DATAIN21
WD3[22] => Register.data_a[22].DATAIN
WD3[22] => Register.DATAIN22
WD3[23] => Register.data_a[23].DATAIN
WD3[23] => Register.DATAIN23
WD3[24] => Register.data_a[24].DATAIN
WD3[24] => Register.DATAIN24
WD3[25] => Register.data_a[25].DATAIN
WD3[25] => Register.DATAIN25
WD3[26] => Register.data_a[26].DATAIN
WD3[26] => Register.DATAIN26
WD3[27] => Register.data_a[27].DATAIN
WD3[27] => Register.DATAIN27
WD3[28] => Register.data_a[28].DATAIN
WD3[28] => Register.DATAIN28
WD3[29] => Register.data_a[29].DATAIN
WD3[29] => Register.DATAIN29
WD3[30] => Register.data_a[30].DATAIN
WD3[30] => Register.DATAIN30
WD3[31] => Register.data_a[31].DATAIN
WD3[31] => Register.DATAIN31
A1[0] => Register.RADDR
A1[1] => Register.RADDR1
A1[2] => Register.RADDR2
A1[3] => Register.RADDR3
A1[4] => Register.RADDR4
A2[0] => Register.PORTBRADDR
A2[1] => Register.PORTBRADDR1
A2[2] => Register.PORTBRADDR2
A2[3] => Register.PORTBRADDR3
A2[4] => Register.PORTBRADDR4
A3[0] => Register.waddr_a[0].DATAIN
A3[0] => Equal0.IN4
A3[0] => Register.WADDR
A3[1] => Register.waddr_a[1].DATAIN
A3[1] => Equal0.IN3
A3[1] => Register.WADDR1
A3[2] => Register.waddr_a[2].DATAIN
A3[2] => Equal0.IN2
A3[2] => Register.WADDR2
A3[3] => Register.waddr_a[3].DATAIN
A3[3] => Equal0.IN1
A3[3] => Register.WADDR3
A3[4] => Register.waddr_a[4].DATAIN
A3[4] => Equal0.IN0
A3[4] => Register.WADDR4
RD1[0] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= RD1.DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= RD2.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Decode_Cycle:Decode|Sign_Extend:extension
In[0] => Imm_Ext.DATAA
In[1] => Imm_Ext.DATAA
In[2] => Imm_Ext.DATAA
In[3] => Imm_Ext.DATAA
In[4] => Imm_Ext.DATAA
In[5] => Imm_Ext.DATAA
In[6] => Imm_Ext.DATAA
In[7] => Imm_Ext.DATAA
In[8] => Imm_Ext.DATAA
In[9] => Imm_Ext.DATAA
In[10] => Imm_Ext.DATAA
In[11] => Imm_Ext.DATAA
In[12] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[13] => Imm_Ext.DATAA
In[14] => ~NO_FANOUT~
In[15] => ~NO_FANOUT~
In[16] => ~NO_FANOUT~
In[17] => ~NO_FANOUT~
In[18] => ~NO_FANOUT~
In[19] => ~NO_FANOUT~
In[20] => ~NO_FANOUT~
In[21] => ~NO_FANOUT~
In[22] => ~NO_FANOUT~
In[23] => ~NO_FANOUT~
In[24] => ~NO_FANOUT~
In[25] => ~NO_FANOUT~
In[26] => ~NO_FANOUT~
In[27] => ~NO_FANOUT~
In[28] => ~NO_FANOUT~
In[29] => ~NO_FANOUT~
In[30] => ~NO_FANOUT~
In[31] => ~NO_FANOUT~
ImmSrc[0] => Decoder0.IN1
ImmSrc[1] => Decoder0.IN0
Imm_Ext[0] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[1] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[2] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[3] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[4] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[5] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[6] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[7] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[8] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[9] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[10] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[11] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[12] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[13] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[14] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[15] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[16] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[17] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[18] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[19] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[20] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[21] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[22] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[23] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[24] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[25] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[26] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[27] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[28] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[29] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[30] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE
Imm_Ext[31] <= Imm_Ext.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Execute_Cycle:Execute
clk => ALUFlagsE_r[0].CLK
clk => ALUFlagsE_r[1].CLK
clk => ALUFlagsE_r[2].CLK
clk => ALUFlagsE_r[3].CLK
clk => ALU_ResultE_r[0].CLK
clk => ALU_ResultE_r[1].CLK
clk => ALU_ResultE_r[2].CLK
clk => ALU_ResultE_r[3].CLK
clk => ALU_ResultE_r[4].CLK
clk => ALU_ResultE_r[5].CLK
clk => ALU_ResultE_r[6].CLK
clk => ALU_ResultE_r[7].CLK
clk => ALU_ResultE_r[8].CLK
clk => ALU_ResultE_r[9].CLK
clk => ALU_ResultE_r[10].CLK
clk => ALU_ResultE_r[11].CLK
clk => ALU_ResultE_r[12].CLK
clk => ALU_ResultE_r[13].CLK
clk => ALU_ResultE_r[14].CLK
clk => ALU_ResultE_r[15].CLK
clk => ALU_ResultE_r[16].CLK
clk => ALU_ResultE_r[17].CLK
clk => ALU_ResultE_r[18].CLK
clk => ALU_ResultE_r[19].CLK
clk => ALU_ResultE_r[20].CLK
clk => ALU_ResultE_r[21].CLK
clk => ALU_ResultE_r[22].CLK
clk => ALU_ResultE_r[23].CLK
clk => ALU_ResultE_r[24].CLK
clk => ALU_ResultE_r[25].CLK
clk => ALU_ResultE_r[26].CLK
clk => ALU_ResultE_r[27].CLK
clk => ALU_ResultE_r[28].CLK
clk => ALU_ResultE_r[29].CLK
clk => ALU_ResultE_r[30].CLK
clk => ALU_ResultE_r[31].CLK
clk => WriteDataE_r[0].CLK
clk => WriteDataE_r[1].CLK
clk => WriteDataE_r[2].CLK
clk => WriteDataE_r[3].CLK
clk => WriteDataE_r[4].CLK
clk => WriteDataE_r[5].CLK
clk => WriteDataE_r[6].CLK
clk => WriteDataE_r[7].CLK
clk => WriteDataE_r[8].CLK
clk => WriteDataE_r[9].CLK
clk => WriteDataE_r[10].CLK
clk => WriteDataE_r[11].CLK
clk => WriteDataE_r[12].CLK
clk => WriteDataE_r[13].CLK
clk => WriteDataE_r[14].CLK
clk => WriteDataE_r[15].CLK
clk => WriteDataE_r[16].CLK
clk => WriteDataE_r[17].CLK
clk => WriteDataE_r[18].CLK
clk => WriteDataE_r[19].CLK
clk => WriteDataE_r[20].CLK
clk => WriteDataE_r[21].CLK
clk => WriteDataE_r[22].CLK
clk => WriteDataE_r[23].CLK
clk => WriteDataE_r[24].CLK
clk => WriteDataE_r[25].CLK
clk => WriteDataE_r[26].CLK
clk => WriteDataE_r[27].CLK
clk => WriteDataE_r[28].CLK
clk => WriteDataE_r[29].CLK
clk => WriteDataE_r[30].CLK
clk => WriteDataE_r[31].CLK
clk => PCPlus4E_r[0].CLK
clk => PCPlus4E_r[1].CLK
clk => PCPlus4E_r[2].CLK
clk => PCPlus4E_r[3].CLK
clk => PCPlus4E_r[4].CLK
clk => PCPlus4E_r[5].CLK
clk => PCPlus4E_r[6].CLK
clk => PCPlus4E_r[7].CLK
clk => PCPlus4E_r[8].CLK
clk => PCPlus4E_r[9].CLK
clk => PCPlus4E_r[10].CLK
clk => PCPlus4E_r[11].CLK
clk => PCPlus4E_r[12].CLK
clk => PCPlus4E_r[13].CLK
clk => PCPlus4E_r[14].CLK
clk => PCPlus4E_r[15].CLK
clk => PCPlus4E_r[16].CLK
clk => PCPlus4E_r[17].CLK
clk => PCPlus4E_r[18].CLK
clk => PCPlus4E_r[19].CLK
clk => PCPlus4E_r[20].CLK
clk => PCPlus4E_r[21].CLK
clk => PCPlus4E_r[22].CLK
clk => PCPlus4E_r[23].CLK
clk => PCPlus4E_r[24].CLK
clk => PCPlus4E_r[25].CLK
clk => PCPlus4E_r[26].CLK
clk => PCPlus4E_r[27].CLK
clk => PCPlus4E_r[28].CLK
clk => PCPlus4E_r[29].CLK
clk => PCPlus4E_r[30].CLK
clk => PCPlus4E_r[31].CLK
clk => RD_E_r[0].CLK
clk => RD_E_r[1].CLK
clk => RD_E_r[2].CLK
clk => RD_E_r[3].CLK
clk => RD_E_r[4].CLK
clk => ResultSrcE_r.CLK
clk => MemWriteE_r.CLK
clk => RegWriteE_r.CLK
rst => ALUFlagsE_r[0].ACLR
rst => ALUFlagsE_r[1].ACLR
rst => ALUFlagsE_r[2].ACLR
rst => ALUFlagsE_r[3].ACLR
rst => ALU_ResultE_r[0].ACLR
rst => ALU_ResultE_r[1].ACLR
rst => ALU_ResultE_r[2].ACLR
rst => ALU_ResultE_r[3].ACLR
rst => ALU_ResultE_r[4].ACLR
rst => ALU_ResultE_r[5].ACLR
rst => ALU_ResultE_r[6].ACLR
rst => ALU_ResultE_r[7].ACLR
rst => ALU_ResultE_r[8].ACLR
rst => ALU_ResultE_r[9].ACLR
rst => ALU_ResultE_r[10].ACLR
rst => ALU_ResultE_r[11].ACLR
rst => ALU_ResultE_r[12].ACLR
rst => ALU_ResultE_r[13].ACLR
rst => ALU_ResultE_r[14].ACLR
rst => ALU_ResultE_r[15].ACLR
rst => ALU_ResultE_r[16].ACLR
rst => ALU_ResultE_r[17].ACLR
rst => ALU_ResultE_r[18].ACLR
rst => ALU_ResultE_r[19].ACLR
rst => ALU_ResultE_r[20].ACLR
rst => ALU_ResultE_r[21].ACLR
rst => ALU_ResultE_r[22].ACLR
rst => ALU_ResultE_r[23].ACLR
rst => ALU_ResultE_r[24].ACLR
rst => ALU_ResultE_r[25].ACLR
rst => ALU_ResultE_r[26].ACLR
rst => ALU_ResultE_r[27].ACLR
rst => ALU_ResultE_r[28].ACLR
rst => ALU_ResultE_r[29].ACLR
rst => ALU_ResultE_r[30].ACLR
rst => ALU_ResultE_r[31].ACLR
rst => WriteDataE_r[0].ACLR
rst => WriteDataE_r[1].ACLR
rst => WriteDataE_r[2].ACLR
rst => WriteDataE_r[3].ACLR
rst => WriteDataE_r[4].ACLR
rst => WriteDataE_r[5].ACLR
rst => WriteDataE_r[6].ACLR
rst => WriteDataE_r[7].ACLR
rst => WriteDataE_r[8].ACLR
rst => WriteDataE_r[9].ACLR
rst => WriteDataE_r[10].ACLR
rst => WriteDataE_r[11].ACLR
rst => WriteDataE_r[12].ACLR
rst => WriteDataE_r[13].ACLR
rst => WriteDataE_r[14].ACLR
rst => WriteDataE_r[15].ACLR
rst => WriteDataE_r[16].ACLR
rst => WriteDataE_r[17].ACLR
rst => WriteDataE_r[18].ACLR
rst => WriteDataE_r[19].ACLR
rst => WriteDataE_r[20].ACLR
rst => WriteDataE_r[21].ACLR
rst => WriteDataE_r[22].ACLR
rst => WriteDataE_r[23].ACLR
rst => WriteDataE_r[24].ACLR
rst => WriteDataE_r[25].ACLR
rst => WriteDataE_r[26].ACLR
rst => WriteDataE_r[27].ACLR
rst => WriteDataE_r[28].ACLR
rst => WriteDataE_r[29].ACLR
rst => WriteDataE_r[30].ACLR
rst => WriteDataE_r[31].ACLR
rst => PCPlus4E_r[0].ACLR
rst => PCPlus4E_r[1].ACLR
rst => PCPlus4E_r[2].ACLR
rst => PCPlus4E_r[3].ACLR
rst => PCPlus4E_r[4].ACLR
rst => PCPlus4E_r[5].ACLR
rst => PCPlus4E_r[6].ACLR
rst => PCPlus4E_r[7].ACLR
rst => PCPlus4E_r[8].ACLR
rst => PCPlus4E_r[9].ACLR
rst => PCPlus4E_r[10].ACLR
rst => PCPlus4E_r[11].ACLR
rst => PCPlus4E_r[12].ACLR
rst => PCPlus4E_r[13].ACLR
rst => PCPlus4E_r[14].ACLR
rst => PCPlus4E_r[15].ACLR
rst => PCPlus4E_r[16].ACLR
rst => PCPlus4E_r[17].ACLR
rst => PCPlus4E_r[18].ACLR
rst => PCPlus4E_r[19].ACLR
rst => PCPlus4E_r[20].ACLR
rst => PCPlus4E_r[21].ACLR
rst => PCPlus4E_r[22].ACLR
rst => PCPlus4E_r[23].ACLR
rst => PCPlus4E_r[24].ACLR
rst => PCPlus4E_r[25].ACLR
rst => PCPlus4E_r[26].ACLR
rst => PCPlus4E_r[27].ACLR
rst => PCPlus4E_r[28].ACLR
rst => PCPlus4E_r[29].ACLR
rst => PCPlus4E_r[30].ACLR
rst => PCPlus4E_r[31].ACLR
rst => RD_E_r[0].ACLR
rst => RD_E_r[1].ACLR
rst => RD_E_r[2].ACLR
rst => RD_E_r[3].ACLR
rst => RD_E_r[4].ACLR
rst => ResultSrcE_r.ACLR
rst => MemWriteE_r.ACLR
rst => RegWriteE_r.ACLR
RegWriteE => RegWriteE_r.DATAIN
ALUSrcE => ALUSrcE.IN1
MemWriteE => MemWriteE_r.DATAIN
ResultSrcE => ResultSrcE_r.DATAIN
BranchE => PCSrcE.IN1
ALUControlE[0] => ALUControlE[0].IN1
ALUControlE[1] => ALUControlE[1].IN1
ALUControlE[2] => ALUControlE[2].IN1
ShiftTypeE[0] => ShiftTypeE[0].IN1
ShiftTypeE[1] => ShiftTypeE[1].IN1
ShiftAmountE[0] => ShiftAmountE[0].IN1
ShiftAmountE[1] => ShiftAmountE[1].IN1
ShiftAmountE[2] => ShiftAmountE[2].IN1
ShiftAmountE[3] => ShiftAmountE[3].IN1
ShiftAmountE[4] => ShiftAmountE[4].IN1
RD1_E[0] => RD1_E[0].IN1
RD1_E[1] => RD1_E[1].IN1
RD1_E[2] => RD1_E[2].IN1
RD1_E[3] => RD1_E[3].IN1
RD1_E[4] => RD1_E[4].IN1
RD1_E[5] => RD1_E[5].IN1
RD1_E[6] => RD1_E[6].IN1
RD1_E[7] => RD1_E[7].IN1
RD1_E[8] => RD1_E[8].IN1
RD1_E[9] => RD1_E[9].IN1
RD1_E[10] => RD1_E[10].IN1
RD1_E[11] => RD1_E[11].IN1
RD1_E[12] => RD1_E[12].IN1
RD1_E[13] => RD1_E[13].IN1
RD1_E[14] => RD1_E[14].IN1
RD1_E[15] => RD1_E[15].IN1
RD1_E[16] => RD1_E[16].IN1
RD1_E[17] => RD1_E[17].IN1
RD1_E[18] => RD1_E[18].IN1
RD1_E[19] => RD1_E[19].IN1
RD1_E[20] => RD1_E[20].IN1
RD1_E[21] => RD1_E[21].IN1
RD1_E[22] => RD1_E[22].IN1
RD1_E[23] => RD1_E[23].IN1
RD1_E[24] => RD1_E[24].IN1
RD1_E[25] => RD1_E[25].IN1
RD1_E[26] => RD1_E[26].IN1
RD1_E[27] => RD1_E[27].IN1
RD1_E[28] => RD1_E[28].IN1
RD1_E[29] => RD1_E[29].IN1
RD1_E[30] => RD1_E[30].IN1
RD1_E[31] => RD1_E[31].IN1
RD2_E[0] => RD2_E[0].IN1
RD2_E[1] => RD2_E[1].IN1
RD2_E[2] => RD2_E[2].IN1
RD2_E[3] => RD2_E[3].IN1
RD2_E[4] => RD2_E[4].IN1
RD2_E[5] => RD2_E[5].IN1
RD2_E[6] => RD2_E[6].IN1
RD2_E[7] => RD2_E[7].IN1
RD2_E[8] => RD2_E[8].IN1
RD2_E[9] => RD2_E[9].IN1
RD2_E[10] => RD2_E[10].IN1
RD2_E[11] => RD2_E[11].IN1
RD2_E[12] => RD2_E[12].IN1
RD2_E[13] => RD2_E[13].IN1
RD2_E[14] => RD2_E[14].IN1
RD2_E[15] => RD2_E[15].IN1
RD2_E[16] => RD2_E[16].IN1
RD2_E[17] => RD2_E[17].IN1
RD2_E[18] => RD2_E[18].IN1
RD2_E[19] => RD2_E[19].IN1
RD2_E[20] => RD2_E[20].IN1
RD2_E[21] => RD2_E[21].IN1
RD2_E[22] => RD2_E[22].IN1
RD2_E[23] => RD2_E[23].IN1
RD2_E[24] => RD2_E[24].IN1
RD2_E[25] => RD2_E[25].IN1
RD2_E[26] => RD2_E[26].IN1
RD2_E[27] => RD2_E[27].IN1
RD2_E[28] => RD2_E[28].IN1
RD2_E[29] => RD2_E[29].IN1
RD2_E[30] => RD2_E[30].IN1
RD2_E[31] => RD2_E[31].IN1
Imm_Ext_E[0] => Imm_Ext_E[0].IN2
Imm_Ext_E[1] => Imm_Ext_E[1].IN2
Imm_Ext_E[2] => Imm_Ext_E[2].IN2
Imm_Ext_E[3] => Imm_Ext_E[3].IN2
Imm_Ext_E[4] => Imm_Ext_E[4].IN2
Imm_Ext_E[5] => Imm_Ext_E[5].IN2
Imm_Ext_E[6] => Imm_Ext_E[6].IN2
Imm_Ext_E[7] => Imm_Ext_E[7].IN2
Imm_Ext_E[8] => Imm_Ext_E[8].IN2
Imm_Ext_E[9] => Imm_Ext_E[9].IN2
Imm_Ext_E[10] => Imm_Ext_E[10].IN2
Imm_Ext_E[11] => Imm_Ext_E[11].IN2
Imm_Ext_E[12] => Imm_Ext_E[12].IN2
Imm_Ext_E[13] => Imm_Ext_E[13].IN2
Imm_Ext_E[14] => Imm_Ext_E[14].IN2
Imm_Ext_E[15] => Imm_Ext_E[15].IN2
Imm_Ext_E[16] => Imm_Ext_E[16].IN2
Imm_Ext_E[17] => Imm_Ext_E[17].IN2
Imm_Ext_E[18] => Imm_Ext_E[18].IN2
Imm_Ext_E[19] => Imm_Ext_E[19].IN2
Imm_Ext_E[20] => Imm_Ext_E[20].IN2
Imm_Ext_E[21] => Imm_Ext_E[21].IN2
Imm_Ext_E[22] => Imm_Ext_E[22].IN2
Imm_Ext_E[23] => Imm_Ext_E[23].IN2
Imm_Ext_E[24] => Imm_Ext_E[24].IN2
Imm_Ext_E[25] => Imm_Ext_E[25].IN2
Imm_Ext_E[26] => Imm_Ext_E[26].IN2
Imm_Ext_E[27] => Imm_Ext_E[27].IN2
Imm_Ext_E[28] => Imm_Ext_E[28].IN2
Imm_Ext_E[29] => Imm_Ext_E[29].IN2
Imm_Ext_E[30] => Imm_Ext_E[30].IN2
Imm_Ext_E[31] => Imm_Ext_E[31].IN2
RS1_E[0] => ~NO_FANOUT~
RS1_E[1] => ~NO_FANOUT~
RS1_E[2] => ~NO_FANOUT~
RS1_E[3] => ~NO_FANOUT~
RS1_E[4] => ~NO_FANOUT~
RS2_E[0] => ~NO_FANOUT~
RS2_E[1] => ~NO_FANOUT~
RS2_E[2] => ~NO_FANOUT~
RS2_E[3] => ~NO_FANOUT~
RS2_E[4] => ~NO_FANOUT~
RD_E[0] => RD_E_r[0].DATAIN
RD_E[1] => RD_E_r[1].DATAIN
RD_E[2] => RD_E_r[2].DATAIN
RD_E[3] => RD_E_r[3].DATAIN
RD_E[4] => RD_E_r[4].DATAIN
PCE[0] => PCE[0].IN1
PCE[1] => PCE[1].IN1
PCE[2] => PCE[2].IN1
PCE[3] => PCE[3].IN1
PCE[4] => PCE[4].IN1
PCE[5] => PCE[5].IN1
PCE[6] => PCE[6].IN1
PCE[7] => PCE[7].IN1
PCE[8] => PCE[8].IN1
PCE[9] => PCE[9].IN1
PCE[10] => PCE[10].IN1
PCE[11] => PCE[11].IN1
PCE[12] => PCE[12].IN1
PCE[13] => PCE[13].IN1
PCE[14] => PCE[14].IN1
PCE[15] => PCE[15].IN1
PCE[16] => PCE[16].IN1
PCE[17] => PCE[17].IN1
PCE[18] => PCE[18].IN1
PCE[19] => PCE[19].IN1
PCE[20] => PCE[20].IN1
PCE[21] => PCE[21].IN1
PCE[22] => PCE[22].IN1
PCE[23] => PCE[23].IN1
PCE[24] => PCE[24].IN1
PCE[25] => PCE[25].IN1
PCE[26] => PCE[26].IN1
PCE[27] => PCE[27].IN1
PCE[28] => PCE[28].IN1
PCE[29] => PCE[29].IN1
PCE[30] => PCE[30].IN1
PCE[31] => PCE[31].IN1
PCPlus4E[0] => PCPlus4E_r[0].DATAIN
PCPlus4E[1] => PCPlus4E_r[1].DATAIN
PCPlus4E[2] => PCPlus4E_r[2].DATAIN
PCPlus4E[3] => PCPlus4E_r[3].DATAIN
PCPlus4E[4] => PCPlus4E_r[4].DATAIN
PCPlus4E[5] => PCPlus4E_r[5].DATAIN
PCPlus4E[6] => PCPlus4E_r[6].DATAIN
PCPlus4E[7] => PCPlus4E_r[7].DATAIN
PCPlus4E[8] => PCPlus4E_r[8].DATAIN
PCPlus4E[9] => PCPlus4E_r[9].DATAIN
PCPlus4E[10] => PCPlus4E_r[10].DATAIN
PCPlus4E[11] => PCPlus4E_r[11].DATAIN
PCPlus4E[12] => PCPlus4E_r[12].DATAIN
PCPlus4E[13] => PCPlus4E_r[13].DATAIN
PCPlus4E[14] => PCPlus4E_r[14].DATAIN
PCPlus4E[15] => PCPlus4E_r[15].DATAIN
PCPlus4E[16] => PCPlus4E_r[16].DATAIN
PCPlus4E[17] => PCPlus4E_r[17].DATAIN
PCPlus4E[18] => PCPlus4E_r[18].DATAIN
PCPlus4E[19] => PCPlus4E_r[19].DATAIN
PCPlus4E[20] => PCPlus4E_r[20].DATAIN
PCPlus4E[21] => PCPlus4E_r[21].DATAIN
PCPlus4E[22] => PCPlus4E_r[22].DATAIN
PCPlus4E[23] => PCPlus4E_r[23].DATAIN
PCPlus4E[24] => PCPlus4E_r[24].DATAIN
PCPlus4E[25] => PCPlus4E_r[25].DATAIN
PCPlus4E[26] => PCPlus4E_r[26].DATAIN
PCPlus4E[27] => PCPlus4E_r[27].DATAIN
PCPlus4E[28] => PCPlus4E_r[28].DATAIN
PCPlus4E[29] => PCPlus4E_r[29].DATAIN
PCPlus4E[30] => PCPlus4E_r[30].DATAIN
PCPlus4E[31] => PCPlus4E_r[31].DATAIN
ResultW[0] => ResultW[0].IN2
ResultW[1] => ResultW[1].IN2
ResultW[2] => ResultW[2].IN2
ResultW[3] => ResultW[3].IN2
ResultW[4] => ResultW[4].IN2
ResultW[5] => ResultW[5].IN2
ResultW[6] => ResultW[6].IN2
ResultW[7] => ResultW[7].IN2
ResultW[8] => ResultW[8].IN2
ResultW[9] => ResultW[9].IN2
ResultW[10] => ResultW[10].IN2
ResultW[11] => ResultW[11].IN2
ResultW[12] => ResultW[12].IN2
ResultW[13] => ResultW[13].IN2
ResultW[14] => ResultW[14].IN2
ResultW[15] => ResultW[15].IN2
ResultW[16] => ResultW[16].IN2
ResultW[17] => ResultW[17].IN2
ResultW[18] => ResultW[18].IN2
ResultW[19] => ResultW[19].IN2
ResultW[20] => ResultW[20].IN2
ResultW[21] => ResultW[21].IN2
ResultW[22] => ResultW[22].IN2
ResultW[23] => ResultW[23].IN2
ResultW[24] => ResultW[24].IN2
ResultW[25] => ResultW[25].IN2
ResultW[26] => ResultW[26].IN2
ResultW[27] => ResultW[27].IN2
ResultW[28] => ResultW[28].IN2
ResultW[29] => ResultW[29].IN2
ResultW[30] => ResultW[30].IN2
ResultW[31] => ResultW[31].IN2
ForwardA_E[0] => ~NO_FANOUT~
ForwardA_E[1] => ~NO_FANOUT~
ForwardB_E[0] => ~NO_FANOUT~
ForwardB_E[1] => ~NO_FANOUT~
PCSrcE <= PCSrcE.DB_MAX_OUTPUT_PORT_TYPE
RegWriteM <= RegWriteE_r.DB_MAX_OUTPUT_PORT_TYPE
MemWriteM <= MemWriteE_r.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcM <= ResultSrcE_r.DB_MAX_OUTPUT_PORT_TYPE
RD_M[0] <= RD_E_r[0].DB_MAX_OUTPUT_PORT_TYPE
RD_M[1] <= RD_E_r[1].DB_MAX_OUTPUT_PORT_TYPE
RD_M[2] <= RD_E_r[2].DB_MAX_OUTPUT_PORT_TYPE
RD_M[3] <= RD_E_r[3].DB_MAX_OUTPUT_PORT_TYPE
RD_M[4] <= RD_E_r[4].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[0] <= PCPlus4E_r[0].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[1] <= PCPlus4E_r[1].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[2] <= PCPlus4E_r[2].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[3] <= PCPlus4E_r[3].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[4] <= PCPlus4E_r[4].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[5] <= PCPlus4E_r[5].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[6] <= PCPlus4E_r[6].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[7] <= PCPlus4E_r[7].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[8] <= PCPlus4E_r[8].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[9] <= PCPlus4E_r[9].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[10] <= PCPlus4E_r[10].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[11] <= PCPlus4E_r[11].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[12] <= PCPlus4E_r[12].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[13] <= PCPlus4E_r[13].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[14] <= PCPlus4E_r[14].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[15] <= PCPlus4E_r[15].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[16] <= PCPlus4E_r[16].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[17] <= PCPlus4E_r[17].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[18] <= PCPlus4E_r[18].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[19] <= PCPlus4E_r[19].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[20] <= PCPlus4E_r[20].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[21] <= PCPlus4E_r[21].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[22] <= PCPlus4E_r[22].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[23] <= PCPlus4E_r[23].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[24] <= PCPlus4E_r[24].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[25] <= PCPlus4E_r[25].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[26] <= PCPlus4E_r[26].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[27] <= PCPlus4E_r[27].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[28] <= PCPlus4E_r[28].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[29] <= PCPlus4E_r[29].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[30] <= PCPlus4E_r[30].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4M[31] <= PCPlus4E_r[31].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0] <= WriteDataE_r[0].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1] <= WriteDataE_r[1].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2] <= WriteDataE_r[2].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3] <= WriteDataE_r[3].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4] <= WriteDataE_r[4].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5] <= WriteDataE_r[5].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[6] <= WriteDataE_r[6].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[7] <= WriteDataE_r[7].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[8] <= WriteDataE_r[8].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[9] <= WriteDataE_r[9].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[10] <= WriteDataE_r[10].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[11] <= WriteDataE_r[11].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[12] <= WriteDataE_r[12].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[13] <= WriteDataE_r[13].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[14] <= WriteDataE_r[14].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[15] <= WriteDataE_r[15].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[16] <= WriteDataE_r[16].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[17] <= WriteDataE_r[17].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[18] <= WriteDataE_r[18].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[19] <= WriteDataE_r[19].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[20] <= WriteDataE_r[20].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[21] <= WriteDataE_r[21].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[22] <= WriteDataE_r[22].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[23] <= WriteDataE_r[23].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[24] <= WriteDataE_r[24].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[25] <= WriteDataE_r[25].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[26] <= WriteDataE_r[26].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[27] <= WriteDataE_r[27].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[28] <= WriteDataE_r[28].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[29] <= WriteDataE_r[29].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[30] <= WriteDataE_r[30].DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[31] <= WriteDataE_r[31].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[0] <= ALU_ResultM[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[1] <= ALU_ResultM[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[2] <= ALU_ResultM[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[3] <= ALU_ResultM[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[4] <= ALU_ResultM[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[5] <= ALU_ResultM[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[6] <= ALU_ResultM[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[7] <= ALU_ResultM[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[8] <= ALU_ResultM[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[9] <= ALU_ResultM[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[10] <= ALU_ResultM[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[11] <= ALU_ResultM[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[12] <= ALU_ResultM[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[13] <= ALU_ResultM[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[14] <= ALU_ResultM[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[15] <= ALU_ResultM[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[16] <= ALU_ResultM[16].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[17] <= ALU_ResultM[17].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[18] <= ALU_ResultM[18].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[19] <= ALU_ResultM[19].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[20] <= ALU_ResultM[20].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[21] <= ALU_ResultM[21].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[22] <= ALU_ResultM[22].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[23] <= ALU_ResultM[23].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[24] <= ALU_ResultM[24].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[25] <= ALU_ResultM[25].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[26] <= ALU_ResultM[26].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[27] <= ALU_ResultM[27].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[28] <= ALU_ResultM[28].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[29] <= ALU_ResultM[29].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[30] <= ALU_ResultM[30].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultM[31] <= ALU_ResultM[31].DB_MAX_OUTPUT_PORT_TYPE
PCTargetE[0] <= PC_Adder:branch_adder.c
PCTargetE[1] <= PC_Adder:branch_adder.c
PCTargetE[2] <= PC_Adder:branch_adder.c
PCTargetE[3] <= PC_Adder:branch_adder.c
PCTargetE[4] <= PC_Adder:branch_adder.c
PCTargetE[5] <= PC_Adder:branch_adder.c
PCTargetE[6] <= PC_Adder:branch_adder.c
PCTargetE[7] <= PC_Adder:branch_adder.c
PCTargetE[8] <= PC_Adder:branch_adder.c
PCTargetE[9] <= PC_Adder:branch_adder.c
PCTargetE[10] <= PC_Adder:branch_adder.c
PCTargetE[11] <= PC_Adder:branch_adder.c
PCTargetE[12] <= PC_Adder:branch_adder.c
PCTargetE[13] <= PC_Adder:branch_adder.c
PCTargetE[14] <= PC_Adder:branch_adder.c
PCTargetE[15] <= PC_Adder:branch_adder.c
PCTargetE[16] <= PC_Adder:branch_adder.c
PCTargetE[17] <= PC_Adder:branch_adder.c
PCTargetE[18] <= PC_Adder:branch_adder.c
PCTargetE[19] <= PC_Adder:branch_adder.c
PCTargetE[20] <= PC_Adder:branch_adder.c
PCTargetE[21] <= PC_Adder:branch_adder.c
PCTargetE[22] <= PC_Adder:branch_adder.c
PCTargetE[23] <= PC_Adder:branch_adder.c
PCTargetE[24] <= PC_Adder:branch_adder.c
PCTargetE[25] <= PC_Adder:branch_adder.c
PCTargetE[26] <= PC_Adder:branch_adder.c
PCTargetE[27] <= PC_Adder:branch_adder.c
PCTargetE[28] <= PC_Adder:branch_adder.c
PCTargetE[29] <= PC_Adder:branch_adder.c
PCTargetE[30] <= PC_Adder:branch_adder.c
PCTargetE[31] <= PC_Adder:branch_adder.c
ALUFlagsE[0] <= ALUFlagsE_r[0].DB_MAX_OUTPUT_PORT_TYPE
ALUFlagsE[1] <= ALUFlagsE_r[1].DB_MAX_OUTPUT_PORT_TYPE
ALUFlagsE[2] <= ALUFlagsE_r[2].DB_MAX_OUTPUT_PORT_TYPE
ALUFlagsE[3] <= ALUFlagsE_r[3].DB_MAX_OUTPUT_PORT_TYPE


|cpu|Execute_Cycle:Execute|Mux_3_by_1:srca_mux
a[0] => d.DATAB
a[1] => d.DATAB
a[2] => d.DATAB
a[3] => d.DATAB
a[4] => d.DATAB
a[5] => d.DATAB
a[6] => d.DATAB
a[7] => d.DATAB
a[8] => d.DATAB
a[9] => d.DATAB
a[10] => d.DATAB
a[11] => d.DATAB
a[12] => d.DATAB
a[13] => d.DATAB
a[14] => d.DATAB
a[15] => d.DATAB
a[16] => d.DATAB
a[17] => d.DATAB
a[18] => d.DATAB
a[19] => d.DATAB
a[20] => d.DATAB
a[21] => d.DATAB
a[22] => d.DATAB
a[23] => d.DATAB
a[24] => d.DATAB
a[25] => d.DATAB
a[26] => d.DATAB
a[27] => d.DATAB
a[28] => d.DATAB
a[29] => d.DATAB
a[30] => d.DATAB
a[31] => d.DATAB
b[0] => d.DATAB
b[1] => d.DATAB
b[2] => d.DATAB
b[3] => d.DATAB
b[4] => d.DATAB
b[5] => d.DATAB
b[6] => d.DATAB
b[7] => d.DATAB
b[8] => d.DATAB
b[9] => d.DATAB
b[10] => d.DATAB
b[11] => d.DATAB
b[12] => d.DATAB
b[13] => d.DATAB
b[14] => d.DATAB
b[15] => d.DATAB
b[16] => d.DATAB
b[17] => d.DATAB
b[18] => d.DATAB
b[19] => d.DATAB
b[20] => d.DATAB
b[21] => d.DATAB
b[22] => d.DATAB
b[23] => d.DATAB
b[24] => d.DATAB
b[25] => d.DATAB
b[26] => d.DATAB
b[27] => d.DATAB
b[28] => d.DATAB
b[29] => d.DATAB
b[30] => d.DATAB
b[31] => d.DATAB
c[0] => d.DATAB
c[1] => d.DATAB
c[2] => d.DATAB
c[3] => d.DATAB
c[4] => d.DATAB
c[5] => d.DATAB
c[6] => d.DATAB
c[7] => d.DATAB
c[8] => d.DATAB
c[9] => d.DATAB
c[10] => d.DATAB
c[11] => d.DATAB
c[12] => d.DATAB
c[13] => d.DATAB
c[14] => d.DATAB
c[15] => d.DATAB
c[16] => d.DATAB
c[17] => d.DATAB
c[18] => d.DATAB
c[19] => d.DATAB
c[20] => d.DATAB
c[21] => d.DATAB
c[22] => d.DATAB
c[23] => d.DATAB
c[24] => d.DATAB
c[25] => d.DATAB
c[26] => d.DATAB
c[27] => d.DATAB
c[28] => d.DATAB
c[29] => d.DATAB
c[30] => d.DATAB
c[31] => d.DATAB
s[0] => Equal0.IN1
s[0] => Equal1.IN0
s[0] => Equal2.IN1
s[1] => Equal0.IN0
s[1] => Equal1.IN1
s[1] => Equal2.IN0
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Execute_Cycle:Execute|Mux_3_by_1:srcb_mux
a[0] => d.DATAB
a[1] => d.DATAB
a[2] => d.DATAB
a[3] => d.DATAB
a[4] => d.DATAB
a[5] => d.DATAB
a[6] => d.DATAB
a[7] => d.DATAB
a[8] => d.DATAB
a[9] => d.DATAB
a[10] => d.DATAB
a[11] => d.DATAB
a[12] => d.DATAB
a[13] => d.DATAB
a[14] => d.DATAB
a[15] => d.DATAB
a[16] => d.DATAB
a[17] => d.DATAB
a[18] => d.DATAB
a[19] => d.DATAB
a[20] => d.DATAB
a[21] => d.DATAB
a[22] => d.DATAB
a[23] => d.DATAB
a[24] => d.DATAB
a[25] => d.DATAB
a[26] => d.DATAB
a[27] => d.DATAB
a[28] => d.DATAB
a[29] => d.DATAB
a[30] => d.DATAB
a[31] => d.DATAB
b[0] => d.DATAB
b[1] => d.DATAB
b[2] => d.DATAB
b[3] => d.DATAB
b[4] => d.DATAB
b[5] => d.DATAB
b[6] => d.DATAB
b[7] => d.DATAB
b[8] => d.DATAB
b[9] => d.DATAB
b[10] => d.DATAB
b[11] => d.DATAB
b[12] => d.DATAB
b[13] => d.DATAB
b[14] => d.DATAB
b[15] => d.DATAB
b[16] => d.DATAB
b[17] => d.DATAB
b[18] => d.DATAB
b[19] => d.DATAB
b[20] => d.DATAB
b[21] => d.DATAB
b[22] => d.DATAB
b[23] => d.DATAB
b[24] => d.DATAB
b[25] => d.DATAB
b[26] => d.DATAB
b[27] => d.DATAB
b[28] => d.DATAB
b[29] => d.DATAB
b[30] => d.DATAB
b[31] => d.DATAB
c[0] => d.DATAB
c[1] => d.DATAB
c[2] => d.DATAB
c[3] => d.DATAB
c[4] => d.DATAB
c[5] => d.DATAB
c[6] => d.DATAB
c[7] => d.DATAB
c[8] => d.DATAB
c[9] => d.DATAB
c[10] => d.DATAB
c[11] => d.DATAB
c[12] => d.DATAB
c[13] => d.DATAB
c[14] => d.DATAB
c[15] => d.DATAB
c[16] => d.DATAB
c[17] => d.DATAB
c[18] => d.DATAB
c[19] => d.DATAB
c[20] => d.DATAB
c[21] => d.DATAB
c[22] => d.DATAB
c[23] => d.DATAB
c[24] => d.DATAB
c[25] => d.DATAB
c[26] => d.DATAB
c[27] => d.DATAB
c[28] => d.DATAB
c[29] => d.DATAB
c[30] => d.DATAB
c[31] => d.DATAB
s[0] => Equal0.IN1
s[0] => Equal1.IN0
s[0] => Equal2.IN1
s[1] => Equal0.IN0
s[1] => Equal1.IN1
s[1] => Equal2.IN0
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Execute_Cycle:Execute|Mux:alu_src_mux
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Execute_Cycle:Execute|ALU:alu
A[0] => Add0.IN32
A[0] => Mult0.IN31
A[0] => Result.IN0
A[0] => Add1.IN64
A[0] => Div0.IN31
A[1] => Add0.IN31
A[1] => Mult0.IN30
A[1] => Result.IN0
A[1] => Add1.IN63
A[1] => Div0.IN30
A[2] => Add0.IN30
A[2] => Mult0.IN29
A[2] => Result.IN0
A[2] => Add1.IN62
A[2] => Div0.IN29
A[3] => Add0.IN29
A[3] => Mult0.IN28
A[3] => Result.IN0
A[3] => Add1.IN61
A[3] => Div0.IN28
A[4] => Add0.IN28
A[4] => Mult0.IN27
A[4] => Result.IN0
A[4] => Add1.IN60
A[4] => Div0.IN27
A[5] => Add0.IN27
A[5] => Mult0.IN26
A[5] => Result.IN0
A[5] => Add1.IN59
A[5] => Div0.IN26
A[6] => Add0.IN26
A[6] => Mult0.IN25
A[6] => Result.IN0
A[6] => Add1.IN58
A[6] => Div0.IN25
A[7] => Add0.IN25
A[7] => Mult0.IN24
A[7] => Result.IN0
A[7] => Add1.IN57
A[7] => Div0.IN24
A[8] => Add0.IN24
A[8] => Mult0.IN23
A[8] => Result.IN0
A[8] => Add1.IN56
A[8] => Div0.IN23
A[9] => Add0.IN23
A[9] => Mult0.IN22
A[9] => Result.IN0
A[9] => Add1.IN55
A[9] => Div0.IN22
A[10] => Add0.IN22
A[10] => Mult0.IN21
A[10] => Result.IN0
A[10] => Add1.IN54
A[10] => Div0.IN21
A[11] => Add0.IN21
A[11] => Mult0.IN20
A[11] => Result.IN0
A[11] => Add1.IN53
A[11] => Div0.IN20
A[12] => Add0.IN20
A[12] => Mult0.IN19
A[12] => Result.IN0
A[12] => Add1.IN52
A[12] => Div0.IN19
A[13] => Add0.IN19
A[13] => Mult0.IN18
A[13] => Result.IN0
A[13] => Add1.IN51
A[13] => Div0.IN18
A[14] => Add0.IN18
A[14] => Mult0.IN17
A[14] => Result.IN0
A[14] => Add1.IN50
A[14] => Div0.IN17
A[15] => Add0.IN17
A[15] => Mult0.IN16
A[15] => Result.IN0
A[15] => Add1.IN49
A[15] => Div0.IN16
A[16] => Add0.IN16
A[16] => Mult0.IN15
A[16] => Result.IN0
A[16] => Add1.IN48
A[16] => Div0.IN15
A[17] => Add0.IN15
A[17] => Mult0.IN14
A[17] => Result.IN0
A[17] => Add1.IN47
A[17] => Div0.IN14
A[18] => Add0.IN14
A[18] => Mult0.IN13
A[18] => Result.IN0
A[18] => Add1.IN46
A[18] => Div0.IN13
A[19] => Add0.IN13
A[19] => Mult0.IN12
A[19] => Result.IN0
A[19] => Add1.IN45
A[19] => Div0.IN12
A[20] => Add0.IN12
A[20] => Mult0.IN11
A[20] => Result.IN0
A[20] => Add1.IN44
A[20] => Div0.IN11
A[21] => Add0.IN11
A[21] => Mult0.IN10
A[21] => Result.IN0
A[21] => Add1.IN43
A[21] => Div0.IN10
A[22] => Add0.IN10
A[22] => Mult0.IN9
A[22] => Result.IN0
A[22] => Add1.IN42
A[22] => Div0.IN9
A[23] => Add0.IN9
A[23] => Mult0.IN8
A[23] => Result.IN0
A[23] => Add1.IN41
A[23] => Div0.IN8
A[24] => Add0.IN8
A[24] => Mult0.IN7
A[24] => Result.IN0
A[24] => Add1.IN40
A[24] => Div0.IN7
A[25] => Add0.IN7
A[25] => Mult0.IN6
A[25] => Result.IN0
A[25] => Add1.IN39
A[25] => Div0.IN6
A[26] => Add0.IN6
A[26] => Mult0.IN5
A[26] => Result.IN0
A[26] => Add1.IN38
A[26] => Div0.IN5
A[27] => Add0.IN5
A[27] => Mult0.IN4
A[27] => Result.IN0
A[27] => Add1.IN37
A[27] => Div0.IN4
A[28] => Add0.IN4
A[28] => Mult0.IN3
A[28] => Result.IN0
A[28] => Add1.IN36
A[28] => Div0.IN3
A[29] => Add0.IN3
A[29] => Mult0.IN2
A[29] => Result.IN0
A[29] => Add1.IN35
A[29] => Div0.IN2
A[30] => Add0.IN2
A[30] => Mult0.IN1
A[30] => Result.IN0
A[30] => Add1.IN34
A[30] => Div0.IN1
A[31] => Add0.IN1
A[31] => Mult0.IN0
A[31] => Result.IN0
A[31] => Add1.IN33
A[31] => Div0.IN0
A[31] => Flags.IN0
B[0] => Add0.IN64
B[0] => Mult0.IN63
B[0] => Result.IN1
B[0] => ShiftRight0.IN32
B[0] => ShiftLeft0.IN32
B[0] => Mux31.IN2
B[0] => Mux31.IN3
B[0] => Div0.IN63
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => Mult0.IN62
B[1] => Result.IN1
B[1] => ShiftRight0.IN31
B[1] => ShiftLeft0.IN31
B[1] => Mux30.IN2
B[1] => Mux30.IN3
B[1] => Div0.IN62
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => Mult0.IN61
B[2] => Result.IN1
B[2] => ShiftRight0.IN30
B[2] => ShiftLeft0.IN30
B[2] => Mux29.IN2
B[2] => Mux29.IN3
B[2] => Div0.IN61
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => Mult0.IN60
B[3] => Result.IN1
B[3] => ShiftRight0.IN29
B[3] => ShiftLeft0.IN29
B[3] => Mux28.IN2
B[3] => Mux28.IN3
B[3] => Div0.IN60
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => Mult0.IN59
B[4] => Result.IN1
B[4] => ShiftRight0.IN28
B[4] => ShiftLeft0.IN28
B[4] => Mux27.IN2
B[4] => Mux27.IN3
B[4] => Div0.IN59
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => Mult0.IN58
B[5] => Result.IN1
B[5] => ShiftRight0.IN27
B[5] => ShiftLeft0.IN27
B[5] => Mux26.IN2
B[5] => Mux26.IN3
B[5] => Div0.IN58
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => Mult0.IN57
B[6] => Result.IN1
B[6] => ShiftRight0.IN26
B[6] => ShiftLeft0.IN26
B[6] => Mux25.IN2
B[6] => Mux25.IN3
B[6] => Div0.IN57
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => Mult0.IN56
B[7] => Result.IN1
B[7] => ShiftRight0.IN25
B[7] => ShiftLeft0.IN25
B[7] => Mux24.IN2
B[7] => Mux24.IN3
B[7] => Div0.IN56
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => Mult0.IN55
B[8] => Result.IN1
B[8] => ShiftRight0.IN24
B[8] => ShiftLeft0.IN24
B[8] => Mux23.IN2
B[8] => Mux23.IN3
B[8] => Div0.IN55
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => Mult0.IN54
B[9] => Result.IN1
B[9] => ShiftRight0.IN23
B[9] => ShiftLeft0.IN23
B[9] => Mux22.IN2
B[9] => Mux22.IN3
B[9] => Div0.IN54
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => Mult0.IN53
B[10] => Result.IN1
B[10] => ShiftRight0.IN22
B[10] => ShiftLeft0.IN22
B[10] => Mux21.IN2
B[10] => Mux21.IN3
B[10] => Div0.IN53
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => Mult0.IN52
B[11] => Result.IN1
B[11] => ShiftRight0.IN21
B[11] => ShiftLeft0.IN21
B[11] => Mux20.IN2
B[11] => Mux20.IN3
B[11] => Div0.IN52
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => Mult0.IN51
B[12] => Result.IN1
B[12] => ShiftRight0.IN20
B[12] => ShiftLeft0.IN20
B[12] => Mux19.IN2
B[12] => Mux19.IN3
B[12] => Div0.IN51
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => Mult0.IN50
B[13] => Result.IN1
B[13] => ShiftRight0.IN19
B[13] => ShiftLeft0.IN19
B[13] => Mux18.IN2
B[13] => Mux18.IN3
B[13] => Div0.IN50
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => Mult0.IN49
B[14] => Result.IN1
B[14] => ShiftRight0.IN18
B[14] => ShiftLeft0.IN18
B[14] => Mux17.IN2
B[14] => Mux17.IN3
B[14] => Div0.IN49
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => Mult0.IN48
B[15] => Result.IN1
B[15] => ShiftRight0.IN17
B[15] => ShiftLeft0.IN17
B[15] => Mux16.IN2
B[15] => Mux16.IN3
B[15] => Div0.IN48
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => Mult0.IN47
B[16] => Result.IN1
B[16] => ShiftRight0.IN16
B[16] => ShiftLeft0.IN16
B[16] => Mux15.IN2
B[16] => Mux15.IN3
B[16] => Div0.IN47
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => Mult0.IN46
B[17] => Result.IN1
B[17] => ShiftRight0.IN15
B[17] => ShiftLeft0.IN15
B[17] => Mux14.IN2
B[17] => Mux14.IN3
B[17] => Div0.IN46
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => Mult0.IN45
B[18] => Result.IN1
B[18] => ShiftRight0.IN14
B[18] => ShiftLeft0.IN14
B[18] => Mux13.IN2
B[18] => Mux13.IN3
B[18] => Div0.IN45
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => Mult0.IN44
B[19] => Result.IN1
B[19] => ShiftRight0.IN13
B[19] => ShiftLeft0.IN13
B[19] => Mux12.IN2
B[19] => Mux12.IN3
B[19] => Div0.IN44
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => Mult0.IN43
B[20] => Result.IN1
B[20] => ShiftRight0.IN12
B[20] => ShiftLeft0.IN12
B[20] => Mux11.IN2
B[20] => Mux11.IN3
B[20] => Div0.IN43
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => Mult0.IN42
B[21] => Result.IN1
B[21] => ShiftRight0.IN11
B[21] => ShiftLeft0.IN11
B[21] => Mux10.IN2
B[21] => Mux10.IN3
B[21] => Div0.IN42
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => Mult0.IN41
B[22] => Result.IN1
B[22] => ShiftRight0.IN10
B[22] => ShiftLeft0.IN10
B[22] => Mux9.IN2
B[22] => Mux9.IN3
B[22] => Div0.IN41
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => Mult0.IN40
B[23] => Result.IN1
B[23] => ShiftRight0.IN9
B[23] => ShiftLeft0.IN9
B[23] => Mux8.IN2
B[23] => Mux8.IN3
B[23] => Div0.IN40
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => Mult0.IN39
B[24] => Result.IN1
B[24] => ShiftRight0.IN8
B[24] => ShiftLeft0.IN8
B[24] => Mux7.IN2
B[24] => Mux7.IN3
B[24] => Div0.IN39
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => Mult0.IN38
B[25] => Result.IN1
B[25] => ShiftRight0.IN7
B[25] => ShiftLeft0.IN7
B[25] => Mux6.IN2
B[25] => Mux6.IN3
B[25] => Div0.IN38
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => Mult0.IN37
B[26] => Result.IN1
B[26] => ShiftRight0.IN6
B[26] => ShiftLeft0.IN6
B[26] => Mux5.IN2
B[26] => Mux5.IN3
B[26] => Div0.IN37
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => Mult0.IN36
B[27] => Result.IN1
B[27] => ShiftRight0.IN5
B[27] => ShiftLeft0.IN5
B[27] => Mux4.IN2
B[27] => Mux4.IN3
B[27] => Div0.IN36
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => Mult0.IN35
B[28] => Result.IN1
B[28] => ShiftRight0.IN4
B[28] => ShiftLeft0.IN4
B[28] => Mux3.IN2
B[28] => Mux3.IN3
B[28] => Div0.IN35
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => Mult0.IN34
B[29] => Result.IN1
B[29] => ShiftRight0.IN3
B[29] => ShiftLeft0.IN3
B[29] => Mux2.IN2
B[29] => Mux2.IN3
B[29] => Div0.IN34
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => Mult0.IN33
B[30] => Result.IN1
B[30] => ShiftRight0.IN2
B[30] => ShiftLeft0.IN2
B[30] => Mux1.IN2
B[30] => Mux1.IN3
B[30] => Div0.IN33
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => Mult0.IN32
B[31] => Result.IN1
B[31] => ShiftRight0.IN1
B[31] => ShiftLeft0.IN1
B[31] => Mux0.IN2
B[31] => Mux0.IN3
B[31] => Div0.IN32
B[31] => Flags.IN1
B[31] => Add1.IN1
ALUControl[0] => sum.OUTPUTSELECT
ALUControl[0] => sum[31].OUTPUTSELECT
ALUControl[0] => sum[30].OUTPUTSELECT
ALUControl[0] => sum[29].OUTPUTSELECT
ALUControl[0] => sum[28].OUTPUTSELECT
ALUControl[0] => sum[27].OUTPUTSELECT
ALUControl[0] => sum[26].OUTPUTSELECT
ALUControl[0] => sum[25].OUTPUTSELECT
ALUControl[0] => sum[24].OUTPUTSELECT
ALUControl[0] => sum[23].OUTPUTSELECT
ALUControl[0] => sum[22].OUTPUTSELECT
ALUControl[0] => sum[21].OUTPUTSELECT
ALUControl[0] => sum[20].OUTPUTSELECT
ALUControl[0] => sum[19].OUTPUTSELECT
ALUControl[0] => sum[18].OUTPUTSELECT
ALUControl[0] => sum[17].OUTPUTSELECT
ALUControl[0] => sum[16].OUTPUTSELECT
ALUControl[0] => sum[15].OUTPUTSELECT
ALUControl[0] => sum[14].OUTPUTSELECT
ALUControl[0] => sum[13].OUTPUTSELECT
ALUControl[0] => sum[12].OUTPUTSELECT
ALUControl[0] => sum[11].OUTPUTSELECT
ALUControl[0] => sum[10].OUTPUTSELECT
ALUControl[0] => sum[9].OUTPUTSELECT
ALUControl[0] => sum[8].OUTPUTSELECT
ALUControl[0] => sum[7].OUTPUTSELECT
ALUControl[0] => sum[6].OUTPUTSELECT
ALUControl[0] => sum[5].OUTPUTSELECT
ALUControl[0] => sum[4].OUTPUTSELECT
ALUControl[0] => sum[3].OUTPUTSELECT
ALUControl[0] => sum[2].OUTPUTSELECT
ALUControl[0] => sum[1].OUTPUTSELECT
ALUControl[0] => sum[0].OUTPUTSELECT
ALUControl[0] => Mux32.IN8
ALUControl[0] => Mux33.IN8
ALUControl[0] => Mux34.IN8
ALUControl[0] => Mux35.IN8
ALUControl[0] => Mux36.IN8
ALUControl[0] => Mux37.IN8
ALUControl[0] => Mux38.IN8
ALUControl[0] => Mux39.IN8
ALUControl[0] => Mux40.IN8
ALUControl[0] => Mux41.IN8
ALUControl[0] => Mux42.IN8
ALUControl[0] => Mux43.IN8
ALUControl[0] => Mux44.IN8
ALUControl[0] => Mux45.IN8
ALUControl[0] => Mux46.IN8
ALUControl[0] => Mux47.IN8
ALUControl[0] => Mux48.IN8
ALUControl[0] => Mux49.IN8
ALUControl[0] => Mux50.IN8
ALUControl[0] => Mux51.IN8
ALUControl[0] => Mux52.IN8
ALUControl[0] => Mux53.IN8
ALUControl[0] => Mux54.IN8
ALUControl[0] => Mux55.IN8
ALUControl[0] => Mux56.IN8
ALUControl[0] => Mux57.IN8
ALUControl[0] => Mux58.IN8
ALUControl[0] => Mux59.IN8
ALUControl[0] => Mux60.IN8
ALUControl[0] => Mux61.IN8
ALUControl[0] => Mux62.IN8
ALUControl[0] => Mux63.IN8
ALUControl[1] => Mux32.IN7
ALUControl[1] => Mux33.IN7
ALUControl[1] => Mux34.IN7
ALUControl[1] => Mux35.IN7
ALUControl[1] => Mux36.IN7
ALUControl[1] => Mux37.IN7
ALUControl[1] => Mux38.IN7
ALUControl[1] => Mux39.IN7
ALUControl[1] => Mux40.IN7
ALUControl[1] => Mux41.IN7
ALUControl[1] => Mux42.IN7
ALUControl[1] => Mux43.IN7
ALUControl[1] => Mux44.IN7
ALUControl[1] => Mux45.IN7
ALUControl[1] => Mux46.IN7
ALUControl[1] => Mux47.IN7
ALUControl[1] => Mux48.IN7
ALUControl[1] => Mux49.IN7
ALUControl[1] => Mux50.IN7
ALUControl[1] => Mux51.IN7
ALUControl[1] => Mux52.IN7
ALUControl[1] => Mux53.IN7
ALUControl[1] => Mux54.IN7
ALUControl[1] => Mux55.IN7
ALUControl[1] => Mux56.IN7
ALUControl[1] => Mux57.IN7
ALUControl[1] => Mux58.IN7
ALUControl[1] => Mux59.IN7
ALUControl[1] => Mux60.IN7
ALUControl[1] => Mux61.IN7
ALUControl[1] => Mux62.IN7
ALUControl[1] => Mux63.IN7
ALUControl[2] => Mux32.IN6
ALUControl[2] => Mux33.IN6
ALUControl[2] => Mux34.IN6
ALUControl[2] => Mux35.IN6
ALUControl[2] => Mux36.IN6
ALUControl[2] => Mux37.IN6
ALUControl[2] => Mux38.IN6
ALUControl[2] => Mux39.IN6
ALUControl[2] => Mux40.IN6
ALUControl[2] => Mux41.IN6
ALUControl[2] => Mux42.IN6
ALUControl[2] => Mux43.IN6
ALUControl[2] => Mux44.IN6
ALUControl[2] => Mux45.IN6
ALUControl[2] => Mux46.IN6
ALUControl[2] => Mux47.IN6
ALUControl[2] => Mux48.IN6
ALUControl[2] => Mux49.IN6
ALUControl[2] => Mux50.IN6
ALUControl[2] => Mux51.IN6
ALUControl[2] => Mux52.IN6
ALUControl[2] => Mux53.IN6
ALUControl[2] => Mux54.IN6
ALUControl[2] => Mux55.IN6
ALUControl[2] => Mux56.IN6
ALUControl[2] => Mux57.IN6
ALUControl[2] => Mux58.IN6
ALUControl[2] => Mux59.IN6
ALUControl[2] => Mux60.IN6
ALUControl[2] => Mux61.IN6
ALUControl[2] => Mux62.IN6
ALUControl[2] => Mux63.IN6
ShiftType[0] => Mux0.IN5
ShiftType[0] => Mux1.IN5
ShiftType[0] => Mux2.IN5
ShiftType[0] => Mux3.IN5
ShiftType[0] => Mux4.IN5
ShiftType[0] => Mux5.IN5
ShiftType[0] => Mux6.IN5
ShiftType[0] => Mux7.IN5
ShiftType[0] => Mux8.IN5
ShiftType[0] => Mux9.IN5
ShiftType[0] => Mux10.IN5
ShiftType[0] => Mux11.IN5
ShiftType[0] => Mux12.IN5
ShiftType[0] => Mux13.IN5
ShiftType[0] => Mux14.IN5
ShiftType[0] => Mux15.IN5
ShiftType[0] => Mux16.IN5
ShiftType[0] => Mux17.IN5
ShiftType[0] => Mux18.IN5
ShiftType[0] => Mux19.IN5
ShiftType[0] => Mux20.IN5
ShiftType[0] => Mux21.IN5
ShiftType[0] => Mux22.IN5
ShiftType[0] => Mux23.IN5
ShiftType[0] => Mux24.IN5
ShiftType[0] => Mux25.IN5
ShiftType[0] => Mux26.IN5
ShiftType[0] => Mux27.IN5
ShiftType[0] => Mux28.IN5
ShiftType[0] => Mux29.IN5
ShiftType[0] => Mux30.IN5
ShiftType[0] => Mux31.IN5
ShiftType[1] => Mux0.IN4
ShiftType[1] => Mux1.IN4
ShiftType[1] => Mux2.IN4
ShiftType[1] => Mux3.IN4
ShiftType[1] => Mux4.IN4
ShiftType[1] => Mux5.IN4
ShiftType[1] => Mux6.IN4
ShiftType[1] => Mux7.IN4
ShiftType[1] => Mux8.IN4
ShiftType[1] => Mux9.IN4
ShiftType[1] => Mux10.IN4
ShiftType[1] => Mux11.IN4
ShiftType[1] => Mux12.IN4
ShiftType[1] => Mux13.IN4
ShiftType[1] => Mux14.IN4
ShiftType[1] => Mux15.IN4
ShiftType[1] => Mux16.IN4
ShiftType[1] => Mux17.IN4
ShiftType[1] => Mux18.IN4
ShiftType[1] => Mux19.IN4
ShiftType[1] => Mux20.IN4
ShiftType[1] => Mux21.IN4
ShiftType[1] => Mux22.IN4
ShiftType[1] => Mux23.IN4
ShiftType[1] => Mux24.IN4
ShiftType[1] => Mux25.IN4
ShiftType[1] => Mux26.IN4
ShiftType[1] => Mux27.IN4
ShiftType[1] => Mux28.IN4
ShiftType[1] => Mux29.IN4
ShiftType[1] => Mux30.IN4
ShiftType[1] => Mux31.IN4
ShiftAmount[0] => ShiftRight0.IN37
ShiftAmount[0] => ShiftLeft0.IN37
ShiftAmount[1] => ShiftRight0.IN36
ShiftAmount[1] => ShiftLeft0.IN36
ShiftAmount[2] => ShiftRight0.IN35
ShiftAmount[2] => ShiftLeft0.IN35
ShiftAmount[3] => ShiftRight0.IN34
ShiftAmount[3] => ShiftLeft0.IN34
ShiftAmount[4] => ShiftRight0.IN33
ShiftAmount[4] => ShiftLeft0.IN33
Result[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Flags[0] <= Flags.DB_MAX_OUTPUT_PORT_TYPE
Flags[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Flags[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Flags[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Execute_Cycle:Execute|PC_Adder:branch_adder
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
c[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Memory_Cycle:Memory
clk => clk.IN1
rst => rst.IN1
RegWriteM => RegWriteM_r.DATAIN
MemWriteM => MemWriteM.IN1
ResultSrcM => ResultSrcM_r.DATAIN
RD_M[0] => RD_M_r[0].DATAIN
RD_M[1] => RD_M_r[1].DATAIN
RD_M[2] => RD_M_r[2].DATAIN
RD_M[3] => RD_M_r[3].DATAIN
RD_M[4] => RD_M_r[4].DATAIN
PCPlus4M[0] => PCPlus4M_r[0].DATAIN
PCPlus4M[1] => PCPlus4M_r[1].DATAIN
PCPlus4M[2] => PCPlus4M_r[2].DATAIN
PCPlus4M[3] => PCPlus4M_r[3].DATAIN
PCPlus4M[4] => PCPlus4M_r[4].DATAIN
PCPlus4M[5] => PCPlus4M_r[5].DATAIN
PCPlus4M[6] => PCPlus4M_r[6].DATAIN
PCPlus4M[7] => PCPlus4M_r[7].DATAIN
PCPlus4M[8] => PCPlus4M_r[8].DATAIN
PCPlus4M[9] => PCPlus4M_r[9].DATAIN
PCPlus4M[10] => PCPlus4M_r[10].DATAIN
PCPlus4M[11] => PCPlus4M_r[11].DATAIN
PCPlus4M[12] => PCPlus4M_r[12].DATAIN
PCPlus4M[13] => PCPlus4M_r[13].DATAIN
PCPlus4M[14] => PCPlus4M_r[14].DATAIN
PCPlus4M[15] => PCPlus4M_r[15].DATAIN
PCPlus4M[16] => PCPlus4M_r[16].DATAIN
PCPlus4M[17] => PCPlus4M_r[17].DATAIN
PCPlus4M[18] => PCPlus4M_r[18].DATAIN
PCPlus4M[19] => PCPlus4M_r[19].DATAIN
PCPlus4M[20] => PCPlus4M_r[20].DATAIN
PCPlus4M[21] => PCPlus4M_r[21].DATAIN
PCPlus4M[22] => PCPlus4M_r[22].DATAIN
PCPlus4M[23] => PCPlus4M_r[23].DATAIN
PCPlus4M[24] => PCPlus4M_r[24].DATAIN
PCPlus4M[25] => PCPlus4M_r[25].DATAIN
PCPlus4M[26] => PCPlus4M_r[26].DATAIN
PCPlus4M[27] => PCPlus4M_r[27].DATAIN
PCPlus4M[28] => PCPlus4M_r[28].DATAIN
PCPlus4M[29] => PCPlus4M_r[29].DATAIN
PCPlus4M[30] => PCPlus4M_r[30].DATAIN
PCPlus4M[31] => PCPlus4M_r[31].DATAIN
WriteDataM[0] => WriteDataM[0].IN1
WriteDataM[1] => WriteDataM[1].IN1
WriteDataM[2] => WriteDataM[2].IN1
WriteDataM[3] => WriteDataM[3].IN1
WriteDataM[4] => WriteDataM[4].IN1
WriteDataM[5] => WriteDataM[5].IN1
WriteDataM[6] => WriteDataM[6].IN1
WriteDataM[7] => WriteDataM[7].IN1
WriteDataM[8] => WriteDataM[8].IN1
WriteDataM[9] => WriteDataM[9].IN1
WriteDataM[10] => WriteDataM[10].IN1
WriteDataM[11] => WriteDataM[11].IN1
WriteDataM[12] => WriteDataM[12].IN1
WriteDataM[13] => WriteDataM[13].IN1
WriteDataM[14] => WriteDataM[14].IN1
WriteDataM[15] => WriteDataM[15].IN1
WriteDataM[16] => WriteDataM[16].IN1
WriteDataM[17] => WriteDataM[17].IN1
WriteDataM[18] => WriteDataM[18].IN1
WriteDataM[19] => WriteDataM[19].IN1
WriteDataM[20] => WriteDataM[20].IN1
WriteDataM[21] => WriteDataM[21].IN1
WriteDataM[22] => WriteDataM[22].IN1
WriteDataM[23] => WriteDataM[23].IN1
WriteDataM[24] => WriteDataM[24].IN1
WriteDataM[25] => WriteDataM[25].IN1
WriteDataM[26] => WriteDataM[26].IN1
WriteDataM[27] => WriteDataM[27].IN1
WriteDataM[28] => WriteDataM[28].IN1
WriteDataM[29] => WriteDataM[29].IN1
WriteDataM[30] => WriteDataM[30].IN1
WriteDataM[31] => WriteDataM[31].IN1
ALU_ResultM[0] => ALU_ResultM[0].IN1
ALU_ResultM[1] => ALU_ResultM[1].IN1
ALU_ResultM[2] => ALU_ResultM[2].IN1
ALU_ResultM[3] => ALU_ResultM[3].IN1
ALU_ResultM[4] => ALU_ResultM[4].IN1
ALU_ResultM[5] => ALU_ResultM[5].IN1
ALU_ResultM[6] => ALU_ResultM[6].IN1
ALU_ResultM[7] => ALU_ResultM[7].IN1
ALU_ResultM[8] => ALU_ResultM[8].IN1
ALU_ResultM[9] => ALU_ResultM[9].IN1
ALU_ResultM[10] => ALU_ResultM[10].IN1
ALU_ResultM[11] => ALU_ResultM[11].IN1
ALU_ResultM[12] => ALU_ResultM[12].IN1
ALU_ResultM[13] => ALU_ResultM[13].IN1
ALU_ResultM[14] => ALU_ResultM[14].IN1
ALU_ResultM[15] => ALU_ResultM[15].IN1
ALU_ResultM[16] => ALU_ResultM[16].IN1
ALU_ResultM[17] => ALU_ResultM[17].IN1
ALU_ResultM[18] => ALU_ResultM[18].IN1
ALU_ResultM[19] => ALU_ResultM[19].IN1
ALU_ResultM[20] => ALU_ResultM[20].IN1
ALU_ResultM[21] => ALU_ResultM[21].IN1
ALU_ResultM[22] => ALU_ResultM[22].IN1
ALU_ResultM[23] => ALU_ResultM[23].IN1
ALU_ResultM[24] => ALU_ResultM[24].IN1
ALU_ResultM[25] => ALU_ResultM[25].IN1
ALU_ResultM[26] => ALU_ResultM[26].IN1
ALU_ResultM[27] => ALU_ResultM[27].IN1
ALU_ResultM[28] => ALU_ResultM[28].IN1
ALU_ResultM[29] => ALU_ResultM[29].IN1
ALU_ResultM[30] => ALU_ResultM[30].IN1
ALU_ResultM[31] => ALU_ResultM[31].IN1
RegWriteW <= RegWriteM_r.DB_MAX_OUTPUT_PORT_TYPE
ResultSrcW <= ResultSrcM_r.DB_MAX_OUTPUT_PORT_TYPE
RD_W[0] <= RD_M_r[0].DB_MAX_OUTPUT_PORT_TYPE
RD_W[1] <= RD_M_r[1].DB_MAX_OUTPUT_PORT_TYPE
RD_W[2] <= RD_M_r[2].DB_MAX_OUTPUT_PORT_TYPE
RD_W[3] <= RD_M_r[3].DB_MAX_OUTPUT_PORT_TYPE
RD_W[4] <= RD_M_r[4].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[0] <= PCPlus4M_r[0].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[1] <= PCPlus4M_r[1].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[2] <= PCPlus4M_r[2].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[3] <= PCPlus4M_r[3].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[4] <= PCPlus4M_r[4].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[5] <= PCPlus4M_r[5].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[6] <= PCPlus4M_r[6].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[7] <= PCPlus4M_r[7].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[8] <= PCPlus4M_r[8].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[9] <= PCPlus4M_r[9].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[10] <= PCPlus4M_r[10].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[11] <= PCPlus4M_r[11].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[12] <= PCPlus4M_r[12].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[13] <= PCPlus4M_r[13].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[14] <= PCPlus4M_r[14].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[15] <= PCPlus4M_r[15].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[16] <= PCPlus4M_r[16].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[17] <= PCPlus4M_r[17].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[18] <= PCPlus4M_r[18].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[19] <= PCPlus4M_r[19].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[20] <= PCPlus4M_r[20].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[21] <= PCPlus4M_r[21].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[22] <= PCPlus4M_r[22].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[23] <= PCPlus4M_r[23].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[24] <= PCPlus4M_r[24].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[25] <= PCPlus4M_r[25].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[26] <= PCPlus4M_r[26].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[27] <= PCPlus4M_r[27].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[28] <= PCPlus4M_r[28].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[29] <= PCPlus4M_r[29].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[30] <= PCPlus4M_r[30].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4W[31] <= PCPlus4M_r[31].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[0] <= ALU_ResultM_r[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[1] <= ALU_ResultM_r[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[2] <= ALU_ResultM_r[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[3] <= ALU_ResultM_r[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[4] <= ALU_ResultM_r[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[5] <= ALU_ResultM_r[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[6] <= ALU_ResultM_r[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[7] <= ALU_ResultM_r[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[8] <= ALU_ResultM_r[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[9] <= ALU_ResultM_r[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[10] <= ALU_ResultM_r[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[11] <= ALU_ResultM_r[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[12] <= ALU_ResultM_r[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[13] <= ALU_ResultM_r[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[14] <= ALU_ResultM_r[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[15] <= ALU_ResultM_r[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[16] <= ALU_ResultM_r[16].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[17] <= ALU_ResultM_r[17].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[18] <= ALU_ResultM_r[18].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[19] <= ALU_ResultM_r[19].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[20] <= ALU_ResultM_r[20].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[21] <= ALU_ResultM_r[21].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[22] <= ALU_ResultM_r[22].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[23] <= ALU_ResultM_r[23].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[24] <= ALU_ResultM_r[24].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[25] <= ALU_ResultM_r[25].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[26] <= ALU_ResultM_r[26].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[27] <= ALU_ResultM_r[27].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[28] <= ALU_ResultM_r[28].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[29] <= ALU_ResultM_r[29].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[30] <= ALU_ResultM_r[30].DB_MAX_OUTPUT_PORT_TYPE
ALU_ResultW[31] <= ALU_ResultM_r[31].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0] <= ReadDataM_r[0].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1] <= ReadDataM_r[1].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2] <= ReadDataM_r[2].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3] <= ReadDataM_r[3].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4] <= ReadDataM_r[4].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5] <= ReadDataM_r[5].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[6] <= ReadDataM_r[6].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[7] <= ReadDataM_r[7].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[8] <= ReadDataM_r[8].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[9] <= ReadDataM_r[9].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[10] <= ReadDataM_r[10].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[11] <= ReadDataM_r[11].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[12] <= ReadDataM_r[12].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[13] <= ReadDataM_r[13].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[14] <= ReadDataM_r[14].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[15] <= ReadDataM_r[15].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[16] <= ReadDataM_r[16].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[17] <= ReadDataM_r[17].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[18] <= ReadDataM_r[18].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[19] <= ReadDataM_r[19].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[20] <= ReadDataM_r[20].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[21] <= ReadDataM_r[21].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[22] <= ReadDataM_r[22].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[23] <= ReadDataM_r[23].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[24] <= ReadDataM_r[24].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[25] <= ReadDataM_r[25].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[26] <= ReadDataM_r[26].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[27] <= ReadDataM_r[27].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[28] <= ReadDataM_r[28].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[29] <= ReadDataM_r[29].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[30] <= ReadDataM_r[30].DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[31] <= ReadDataM_r[31].DB_MAX_OUTPUT_PORT_TYPE


|cpu|Memory_Cycle:Memory|Data_Memory:dmem
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => mem.CLK0
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
rst => RD.OUTPUTSELECT
WE => mem.we_a.DATAIN
WE => mem.WE
WD[0] => mem.data_a[0].DATAIN
WD[0] => mem.DATAIN
WD[1] => mem.data_a[1].DATAIN
WD[1] => mem.DATAIN1
WD[2] => mem.data_a[2].DATAIN
WD[2] => mem.DATAIN2
WD[3] => mem.data_a[3].DATAIN
WD[3] => mem.DATAIN3
WD[4] => mem.data_a[4].DATAIN
WD[4] => mem.DATAIN4
WD[5] => mem.data_a[5].DATAIN
WD[5] => mem.DATAIN5
WD[6] => mem.data_a[6].DATAIN
WD[6] => mem.DATAIN6
WD[7] => mem.data_a[7].DATAIN
WD[7] => mem.DATAIN7
WD[8] => mem.data_a[8].DATAIN
WD[8] => mem.DATAIN8
WD[9] => mem.data_a[9].DATAIN
WD[9] => mem.DATAIN9
WD[10] => mem.data_a[10].DATAIN
WD[10] => mem.DATAIN10
WD[11] => mem.data_a[11].DATAIN
WD[11] => mem.DATAIN11
WD[12] => mem.data_a[12].DATAIN
WD[12] => mem.DATAIN12
WD[13] => mem.data_a[13].DATAIN
WD[13] => mem.DATAIN13
WD[14] => mem.data_a[14].DATAIN
WD[14] => mem.DATAIN14
WD[15] => mem.data_a[15].DATAIN
WD[15] => mem.DATAIN15
WD[16] => mem.data_a[16].DATAIN
WD[16] => mem.DATAIN16
WD[17] => mem.data_a[17].DATAIN
WD[17] => mem.DATAIN17
WD[18] => mem.data_a[18].DATAIN
WD[18] => mem.DATAIN18
WD[19] => mem.data_a[19].DATAIN
WD[19] => mem.DATAIN19
WD[20] => mem.data_a[20].DATAIN
WD[20] => mem.DATAIN20
WD[21] => mem.data_a[21].DATAIN
WD[21] => mem.DATAIN21
WD[22] => mem.data_a[22].DATAIN
WD[22] => mem.DATAIN22
WD[23] => mem.data_a[23].DATAIN
WD[23] => mem.DATAIN23
WD[24] => mem.data_a[24].DATAIN
WD[24] => mem.DATAIN24
WD[25] => mem.data_a[25].DATAIN
WD[25] => mem.DATAIN25
WD[26] => mem.data_a[26].DATAIN
WD[26] => mem.DATAIN26
WD[27] => mem.data_a[27].DATAIN
WD[27] => mem.DATAIN27
WD[28] => mem.data_a[28].DATAIN
WD[28] => mem.DATAIN28
WD[29] => mem.data_a[29].DATAIN
WD[29] => mem.DATAIN29
WD[30] => mem.data_a[30].DATAIN
WD[30] => mem.DATAIN30
WD[31] => mem.data_a[31].DATAIN
WD[31] => mem.DATAIN31
A[0] => mem.waddr_a[0].DATAIN
A[0] => mem.WADDR
A[0] => mem.RADDR
A[1] => mem.waddr_a[1].DATAIN
A[1] => mem.WADDR1
A[1] => mem.RADDR1
A[2] => mem.waddr_a[2].DATAIN
A[2] => mem.WADDR2
A[2] => mem.RADDR2
A[3] => mem.waddr_a[3].DATAIN
A[3] => mem.WADDR3
A[3] => mem.RADDR3
A[4] => mem.waddr_a[4].DATAIN
A[4] => mem.WADDR4
A[4] => mem.RADDR4
A[5] => mem.waddr_a[5].DATAIN
A[5] => mem.WADDR5
A[5] => mem.RADDR5
A[6] => mem.waddr_a[6].DATAIN
A[6] => mem.WADDR6
A[6] => mem.RADDR6
A[7] => mem.waddr_a[7].DATAIN
A[7] => mem.WADDR7
A[7] => mem.RADDR7
A[8] => mem.waddr_a[8].DATAIN
A[8] => mem.WADDR8
A[8] => mem.RADDR8
A[9] => mem.waddr_a[9].DATAIN
A[9] => mem.WADDR9
A[9] => mem.RADDR9
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
RD[0] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[1] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[2] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[3] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[4] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[5] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[6] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[7] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[8] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[9] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[10] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[11] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[12] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[13] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[14] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[15] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[16] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[17] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[18] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[19] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[20] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[21] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[22] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[23] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[24] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[25] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[26] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[27] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[28] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[29] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[30] <= RD.DB_MAX_OUTPUT_PORT_TYPE
RD[31] <= RD.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Writeback_Cycle:WriteBack
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
ResultSrcW => ResultSrcW.IN1
PCPlus4W[0] => ~NO_FANOUT~
PCPlus4W[1] => ~NO_FANOUT~
PCPlus4W[2] => ~NO_FANOUT~
PCPlus4W[3] => ~NO_FANOUT~
PCPlus4W[4] => ~NO_FANOUT~
PCPlus4W[5] => ~NO_FANOUT~
PCPlus4W[6] => ~NO_FANOUT~
PCPlus4W[7] => ~NO_FANOUT~
PCPlus4W[8] => ~NO_FANOUT~
PCPlus4W[9] => ~NO_FANOUT~
PCPlus4W[10] => ~NO_FANOUT~
PCPlus4W[11] => ~NO_FANOUT~
PCPlus4W[12] => ~NO_FANOUT~
PCPlus4W[13] => ~NO_FANOUT~
PCPlus4W[14] => ~NO_FANOUT~
PCPlus4W[15] => ~NO_FANOUT~
PCPlus4W[16] => ~NO_FANOUT~
PCPlus4W[17] => ~NO_FANOUT~
PCPlus4W[18] => ~NO_FANOUT~
PCPlus4W[19] => ~NO_FANOUT~
PCPlus4W[20] => ~NO_FANOUT~
PCPlus4W[21] => ~NO_FANOUT~
PCPlus4W[22] => ~NO_FANOUT~
PCPlus4W[23] => ~NO_FANOUT~
PCPlus4W[24] => ~NO_FANOUT~
PCPlus4W[25] => ~NO_FANOUT~
PCPlus4W[26] => ~NO_FANOUT~
PCPlus4W[27] => ~NO_FANOUT~
PCPlus4W[28] => ~NO_FANOUT~
PCPlus4W[29] => ~NO_FANOUT~
PCPlus4W[30] => ~NO_FANOUT~
PCPlus4W[31] => ~NO_FANOUT~
ALU_ResultW[0] => ALU_ResultW[0].IN1
ALU_ResultW[1] => ALU_ResultW[1].IN1
ALU_ResultW[2] => ALU_ResultW[2].IN1
ALU_ResultW[3] => ALU_ResultW[3].IN1
ALU_ResultW[4] => ALU_ResultW[4].IN1
ALU_ResultW[5] => ALU_ResultW[5].IN1
ALU_ResultW[6] => ALU_ResultW[6].IN1
ALU_ResultW[7] => ALU_ResultW[7].IN1
ALU_ResultW[8] => ALU_ResultW[8].IN1
ALU_ResultW[9] => ALU_ResultW[9].IN1
ALU_ResultW[10] => ALU_ResultW[10].IN1
ALU_ResultW[11] => ALU_ResultW[11].IN1
ALU_ResultW[12] => ALU_ResultW[12].IN1
ALU_ResultW[13] => ALU_ResultW[13].IN1
ALU_ResultW[14] => ALU_ResultW[14].IN1
ALU_ResultW[15] => ALU_ResultW[15].IN1
ALU_ResultW[16] => ALU_ResultW[16].IN1
ALU_ResultW[17] => ALU_ResultW[17].IN1
ALU_ResultW[18] => ALU_ResultW[18].IN1
ALU_ResultW[19] => ALU_ResultW[19].IN1
ALU_ResultW[20] => ALU_ResultW[20].IN1
ALU_ResultW[21] => ALU_ResultW[21].IN1
ALU_ResultW[22] => ALU_ResultW[22].IN1
ALU_ResultW[23] => ALU_ResultW[23].IN1
ALU_ResultW[24] => ALU_ResultW[24].IN1
ALU_ResultW[25] => ALU_ResultW[25].IN1
ALU_ResultW[26] => ALU_ResultW[26].IN1
ALU_ResultW[27] => ALU_ResultW[27].IN1
ALU_ResultW[28] => ALU_ResultW[28].IN1
ALU_ResultW[29] => ALU_ResultW[29].IN1
ALU_ResultW[30] => ALU_ResultW[30].IN1
ALU_ResultW[31] => ALU_ResultW[31].IN1
ReadDataW[0] => ReadDataW[0].IN1
ReadDataW[1] => ReadDataW[1].IN1
ReadDataW[2] => ReadDataW[2].IN1
ReadDataW[3] => ReadDataW[3].IN1
ReadDataW[4] => ReadDataW[4].IN1
ReadDataW[5] => ReadDataW[5].IN1
ReadDataW[6] => ReadDataW[6].IN1
ReadDataW[7] => ReadDataW[7].IN1
ReadDataW[8] => ReadDataW[8].IN1
ReadDataW[9] => ReadDataW[9].IN1
ReadDataW[10] => ReadDataW[10].IN1
ReadDataW[11] => ReadDataW[11].IN1
ReadDataW[12] => ReadDataW[12].IN1
ReadDataW[13] => ReadDataW[13].IN1
ReadDataW[14] => ReadDataW[14].IN1
ReadDataW[15] => ReadDataW[15].IN1
ReadDataW[16] => ReadDataW[16].IN1
ReadDataW[17] => ReadDataW[17].IN1
ReadDataW[18] => ReadDataW[18].IN1
ReadDataW[19] => ReadDataW[19].IN1
ReadDataW[20] => ReadDataW[20].IN1
ReadDataW[21] => ReadDataW[21].IN1
ReadDataW[22] => ReadDataW[22].IN1
ReadDataW[23] => ReadDataW[23].IN1
ReadDataW[24] => ReadDataW[24].IN1
ReadDataW[25] => ReadDataW[25].IN1
ReadDataW[26] => ReadDataW[26].IN1
ReadDataW[27] => ReadDataW[27].IN1
ReadDataW[28] => ReadDataW[28].IN1
ReadDataW[29] => ReadDataW[29].IN1
ReadDataW[30] => ReadDataW[30].IN1
ReadDataW[31] => ReadDataW[31].IN1
ResultW[0] <= Mux:result_mux.c
ResultW[1] <= Mux:result_mux.c
ResultW[2] <= Mux:result_mux.c
ResultW[3] <= Mux:result_mux.c
ResultW[4] <= Mux:result_mux.c
ResultW[5] <= Mux:result_mux.c
ResultW[6] <= Mux:result_mux.c
ResultW[7] <= Mux:result_mux.c
ResultW[8] <= Mux:result_mux.c
ResultW[9] <= Mux:result_mux.c
ResultW[10] <= Mux:result_mux.c
ResultW[11] <= Mux:result_mux.c
ResultW[12] <= Mux:result_mux.c
ResultW[13] <= Mux:result_mux.c
ResultW[14] <= Mux:result_mux.c
ResultW[15] <= Mux:result_mux.c
ResultW[16] <= Mux:result_mux.c
ResultW[17] <= Mux:result_mux.c
ResultW[18] <= Mux:result_mux.c
ResultW[19] <= Mux:result_mux.c
ResultW[20] <= Mux:result_mux.c
ResultW[21] <= Mux:result_mux.c
ResultW[22] <= Mux:result_mux.c
ResultW[23] <= Mux:result_mux.c
ResultW[24] <= Mux:result_mux.c
ResultW[25] <= Mux:result_mux.c
ResultW[26] <= Mux:result_mux.c
ResultW[27] <= Mux:result_mux.c
ResultW[28] <= Mux:result_mux.c
ResultW[29] <= Mux:result_mux.c
ResultW[30] <= Mux:result_mux.c
ResultW[31] <= Mux:result_mux.c


|cpu|Writeback_Cycle:WriteBack|Mux:result_mux
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
s => c.OUTPUTSELECT
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Hazard_Unit:Forwarding_block
rst => ForwardAE.OUTPUTSELECT
rst => ForwardAE.OUTPUTSELECT
rst => ForwardBE.OUTPUTSELECT
rst => ForwardBE.OUTPUTSELECT
RegWriteM => ForwardAE.IN1
RegWriteW => ForwardAE.IN1
RD_M[0] => Equal1.IN4
RD_M[0] => Equal4.IN4
RD_M[0] => Equal0.IN4
RD_M[1] => Equal1.IN3
RD_M[1] => Equal4.IN3
RD_M[1] => Equal0.IN3
RD_M[2] => Equal1.IN2
RD_M[2] => Equal4.IN2
RD_M[2] => Equal0.IN2
RD_M[3] => Equal1.IN1
RD_M[3] => Equal4.IN1
RD_M[3] => Equal0.IN1
RD_M[4] => Equal1.IN0
RD_M[4] => Equal4.IN0
RD_M[4] => Equal0.IN0
RD_W[0] => Equal3.IN4
RD_W[0] => Equal5.IN4
RD_W[0] => Equal2.IN4
RD_W[1] => Equal3.IN3
RD_W[1] => Equal5.IN3
RD_W[1] => Equal2.IN3
RD_W[2] => Equal3.IN2
RD_W[2] => Equal5.IN2
RD_W[2] => Equal2.IN2
RD_W[3] => Equal3.IN1
RD_W[3] => Equal5.IN1
RD_W[3] => Equal2.IN1
RD_W[4] => Equal3.IN0
RD_W[4] => Equal5.IN0
RD_W[4] => Equal2.IN0
Rs1_E[0] => Equal1.IN9
Rs1_E[0] => Equal3.IN9
Rs1_E[1] => Equal1.IN8
Rs1_E[1] => Equal3.IN8
Rs1_E[2] => Equal1.IN7
Rs1_E[2] => Equal3.IN7
Rs1_E[3] => Equal1.IN6
Rs1_E[3] => Equal3.IN6
Rs1_E[4] => Equal1.IN5
Rs1_E[4] => Equal3.IN5
Rs2_E[0] => Equal4.IN9
Rs2_E[0] => Equal5.IN9
Rs2_E[1] => Equal4.IN8
Rs2_E[1] => Equal5.IN8
Rs2_E[2] => Equal4.IN7
Rs2_E[2] => Equal5.IN7
Rs2_E[3] => Equal4.IN6
Rs2_E[3] => Equal5.IN6
Rs2_E[4] => Equal4.IN5
Rs2_E[4] => Equal5.IN5
ForwardAE[0] <= ForwardAE.DB_MAX_OUTPUT_PORT_TYPE
ForwardAE[1] <= ForwardAE.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[0] <= ForwardBE.DB_MAX_OUTPUT_PORT_TYPE
ForwardBE[1] <= ForwardBE.DB_MAX_OUTPUT_PORT_TYPE


