
STM32L412KBx_CID_REG_SSD1306_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003458  08000190  08000190  00010190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 ccmram        0000018c  080035e8  080035e8  000135e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000008c4  08003774  08003774  00013774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08004038  08004038  00020080  2**0
                  CONTENTS
  5 .ARM          00000000  08004038  08004038  00020080  2**0
                  CONTENTS
  6 .preinit_array 00000000  08004038  08004038  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  08004038  08004038  00014038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000008  08004040  08004040  00014040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000080  20000000  08004048  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000560  20000080  080040c8  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005e0  080040c8  000205e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019837  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d95  00000000  00000000  000398e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008a0  00000000  00000000  0003c680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000758  00000000  00000000  0003cf20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013cc9  00000000  00000000  0003d678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000caf9  00000000  00000000  00051341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006aad3  00000000  00000000  0005de3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c890d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020b8  00000000  00000000  000c8960  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080035d0 	.word	0x080035d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080035d0 	.word	0x080035d0

080001d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001d0:	b480      	push	{r7}
 80001d2:	b083      	sub	sp, #12
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	4603      	mov	r3, r0
 80001d8:	6039      	str	r1, [r7, #0]
 80001da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	db0a      	blt.n	80001fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001e4:	683b      	ldr	r3, [r7, #0]
 80001e6:	b2da      	uxtb	r2, r3
 80001e8:	490c      	ldr	r1, [pc, #48]	; (800021c <__NVIC_SetPriority+0x4c>)
 80001ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ee:	0112      	lsls	r2, r2, #4
 80001f0:	b2d2      	uxtb	r2, r2
 80001f2:	440b      	add	r3, r1
 80001f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80001f8:	e00a      	b.n	8000210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001fa:	683b      	ldr	r3, [r7, #0]
 80001fc:	b2da      	uxtb	r2, r3
 80001fe:	4908      	ldr	r1, [pc, #32]	; (8000220 <__NVIC_SetPriority+0x50>)
 8000200:	79fb      	ldrb	r3, [r7, #7]
 8000202:	f003 030f 	and.w	r3, r3, #15
 8000206:	3b04      	subs	r3, #4
 8000208:	0112      	lsls	r2, r2, #4
 800020a:	b2d2      	uxtb	r2, r2
 800020c:	440b      	add	r3, r1
 800020e:	761a      	strb	r2, [r3, #24]
}
 8000210:	bf00      	nop
 8000212:	370c      	adds	r7, #12
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr
 800021c:	e000e100 	.word	0xe000e100
 8000220:	e000ed00 	.word	0xe000ed00

08000224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	3b01      	subs	r3, #1
 8000230:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000234:	d301      	bcc.n	800023a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000236:	2301      	movs	r3, #1
 8000238:	e00f      	b.n	800025a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800023a:	4a0a      	ldr	r2, [pc, #40]	; (8000264 <SysTick_Config+0x40>)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	3b01      	subs	r3, #1
 8000240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000242:	210f      	movs	r1, #15
 8000244:	f04f 30ff 	mov.w	r0, #4294967295
 8000248:	f7ff ffc2 	bl	80001d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800024c:	4b05      	ldr	r3, [pc, #20]	; (8000264 <SysTick_Config+0x40>)
 800024e:	2200      	movs	r2, #0
 8000250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000252:	4b04      	ldr	r3, [pc, #16]	; (8000264 <SysTick_Config+0x40>)
 8000254:	2207      	movs	r2, #7
 8000256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000258:	2300      	movs	r3, #0
}
 800025a:	4618      	mov	r0, r3
 800025c:	3708      	adds	r7, #8
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	e000e010 	.word	0xe000e010

08000268 <main>:
FONT_INFO CurrentFont;

uint8_t zmienna1, zmienna2, zmienna3;
void key_proc1(void);

int main(void) {
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	SystemClock_Config();
 800026c:	f000 fd3c 	bl	8000ce8 <SystemClock_Config>
	RCC_gpio_init();
 8000270:	f000 feb6 	bl	8000fe0 <RCC_gpio_init>
	sw_softTimers_init( 1, MICRO_SEC );
 8000274:	2102      	movs	r1, #2
 8000276:	2001      	movs	r0, #1
 8000278:	f002 fbbf 	bl	80029fa <sw_softTimers_init>

	sw_i2c_simple_init();
 800027c:	f002 f954 	bl	8002528 <sw_i2c_simple_init>
	sw_led_debug_init();
 8000280:	f000 ff30 	bl	80010e4 <sw_led_debug_init>
	sw_keyboard_init();
 8000284:	f000 fc7e 	bl	8000b84 <sw_keyboard_init>

	SysTick_Config( SystemCoreClock / 1000 );	// Systick on 1 ms
 8000288:	4b1b      	ldr	r3, [pc, #108]	; (80002f8 <main+0x90>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a1b      	ldr	r2, [pc, #108]	; (80002fc <main+0x94>)
 800028e:	fba2 2303 	umull	r2, r3, r2, r3
 8000292:	099b      	lsrs	r3, r3, #6
 8000294:	4618      	mov	r0, r3
 8000296:	f7ff ffc5 	bl	8000224 <SysTick_Config>

	delay_ms(100);
 800029a:	2064      	movs	r0, #100	; 0x64
 800029c:	f002 fc60 	bl	8002b60 <delay_ms>

	ADXL345__init();
 80002a0:	f000 fcac 	bl	8000bfc <ADXL345__init>

	sw_ssd1306_init();
 80002a4:	f001 f854 	bl	8001350 <sw_ssd1306_init>
	delay_ms(100);
 80002a8:	2064      	movs	r0, #100	; 0x64
 80002aa:	f002 fc59 	bl	8002b60 <delay_ms>

//	VL53L0X__setup();
	delay_ms(100);
 80002ae:	2064      	movs	r0, #100	; 0x64
 80002b0:	f002 fc56 	bl	8002b60 <delay_ms>

	delay_ms(100);
 80002b4:	2064      	movs	r0, #100	; 0x64
 80002b6:	f002 fc53 	bl	8002b60 <delay_ms>
//	MPU6050__calibrateGyro(50);

//	I2CSTATUS status = sw_i2c_IsDeviceReady( ADDRESS_DEFAULT << 1, 3, 3 );
//	sw_i2c_slave_test( ADDRESS_DEFAULT << 1 );

	softTimer3 = 200;
 80002ba:	4b11      	ldr	r3, [pc, #68]	; (8000300 <main+0x98>)
 80002bc:	22c8      	movs	r2, #200	; 0xc8
 80002be:	801a      	strh	r2, [r3, #0]
	register_measure_callback( pomiar );
 80002c0:	4810      	ldr	r0, [pc, #64]	; (8000304 <main+0x9c>)
 80002c2:	f000 fdd9 	bl	8000e78 <register_measure_callback>

//	paj7620_init( fps_120 );
	delay_ms(100);
 80002c6:	2064      	movs	r0, #100	; 0x64
 80002c8:	f002 fc4a 	bl	8002b60 <delay_ms>

//    register_gesture_callback( my_gesture, NULL );


	softTimer3 = 500;
 80002cc:	4b0c      	ldr	r3, [pc, #48]	; (8000300 <main+0x98>)
 80002ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80002d2:	801a      	strh	r2, [r3, #0]
	while(1) {

//		SW_VCNL4010_MEASURE_EVENT();
//		PAJ7620_EVENT();

		if (softTimer2 == 0) {
 80002d4:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <main+0xa0>)
 80002d6:	881b      	ldrh	r3, [r3, #0]
 80002d8:	b29b      	uxth	r3, r3
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d102      	bne.n	80002e4 <main+0x7c>
			softTimer2 = 200;
 80002de:	4b0a      	ldr	r3, [pc, #40]	; (8000308 <main+0xa0>)
 80002e0:	22c8      	movs	r2, #200	; 0xc8
 80002e2:	801a      	strh	r2, [r3, #0]
//			sw_led_xor();

//			mpu6050_test_loop();
//			VL53L0X__loop();
		}
		if ( !softTimer3 ) {
 80002e4:	4b06      	ldr	r3, [pc, #24]	; (8000300 <main+0x98>)
 80002e6:	881b      	ldrh	r3, [r3, #0]
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d1f2      	bne.n	80002d4 <main+0x6c>
			softTimer3 = 100;
 80002ee:	4b04      	ldr	r3, [pc, #16]	; (8000300 <main+0x98>)
 80002f0:	2264      	movs	r2, #100	; 0x64
 80002f2:	801a      	strh	r2, [r3, #0]
		if (softTimer2 == 0) {
 80002f4:	e7ee      	b.n	80002d4 <main+0x6c>
 80002f6:	bf00      	nop
 80002f8:	20000000 	.word	0x20000000
 80002fc:	10624dd3 	.word	0x10624dd3
 8000300:	200005d2 	.word	0x200005d2
 8000304:	080005c9 	.word	0x080005c9
 8000308:	200005be 	.word	0x200005be

0800030c <key1_decoded>:
		}
	}
}


void key1_decoded(void) {
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
	static int8_t counter1, counter2, counter3;
	if ( keyboard_ptr()->keyEvent == SHORT_PRESS ) {
 8000310:	f000 fc2e 	bl	8000b70 <keyboard_ptr>
 8000314:	4603      	mov	r3, r0
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	2b01      	cmp	r3, #1
 800031a:	d117      	bne.n	800034c <key1_decoded+0x40>
//		sw_led_on();
//		sw_led_start_blinking( 2, 100 );
		TEXT_display_float( 0, 0,  ++counter1,  &TextX );
 800031c:	4b5c      	ldr	r3, [pc, #368]	; (8000490 <key1_decoded+0x184>)
 800031e:	f993 3000 	ldrsb.w	r3, [r3]
 8000322:	b2db      	uxtb	r3, r3
 8000324:	3301      	adds	r3, #1
 8000326:	b2db      	uxtb	r3, r3
 8000328:	b25a      	sxtb	r2, r3
 800032a:	4b59      	ldr	r3, [pc, #356]	; (8000490 <key1_decoded+0x184>)
 800032c:	701a      	strb	r2, [r3, #0]
 800032e:	4b58      	ldr	r3, [pc, #352]	; (8000490 <key1_decoded+0x184>)
 8000330:	f993 3000 	ldrsb.w	r3, [r3]
 8000334:	ee07 3a90 	vmov	s15, r3
 8000338:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800033c:	4a55      	ldr	r2, [pc, #340]	; (8000494 <key1_decoded+0x188>)
 800033e:	eeb0 0a67 	vmov.f32	s0, s15
 8000342:	2100      	movs	r1, #0
 8000344:	2000      	movs	r0, #0
 8000346:	f001 fb8b 	bl	8001a60 <TEXT_display_float>
 800034a:	e096      	b.n	800047a <key1_decoded+0x16e>
	} else
	if ( keyboard_ptr()->keyEvent == MEDIUM_PRESS ) {
 800034c:	f000 fc10 	bl	8000b70 <keyboard_ptr>
 8000350:	4603      	mov	r3, r0
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	2b02      	cmp	r3, #2
 8000356:	d117      	bne.n	8000388 <key1_decoded+0x7c>
		TEXT_display_float( 0, 16,  ++counter2, &TextY );
 8000358:	4b4f      	ldr	r3, [pc, #316]	; (8000498 <key1_decoded+0x18c>)
 800035a:	f993 3000 	ldrsb.w	r3, [r3]
 800035e:	b2db      	uxtb	r3, r3
 8000360:	3301      	adds	r3, #1
 8000362:	b2db      	uxtb	r3, r3
 8000364:	b25a      	sxtb	r2, r3
 8000366:	4b4c      	ldr	r3, [pc, #304]	; (8000498 <key1_decoded+0x18c>)
 8000368:	701a      	strb	r2, [r3, #0]
 800036a:	4b4b      	ldr	r3, [pc, #300]	; (8000498 <key1_decoded+0x18c>)
 800036c:	f993 3000 	ldrsb.w	r3, [r3]
 8000370:	ee07 3a90 	vmov	s15, r3
 8000374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000378:	4a48      	ldr	r2, [pc, #288]	; (800049c <key1_decoded+0x190>)
 800037a:	eeb0 0a67 	vmov.f32	s0, s15
 800037e:	2110      	movs	r1, #16
 8000380:	2000      	movs	r0, #0
 8000382:	f001 fb6d 	bl	8001a60 <TEXT_display_float>
 8000386:	e078      	b.n	800047a <key1_decoded+0x16e>
	} else
	if ( keyboard_ptr()->keyEvent == DOUBLE_PRESS ) {
 8000388:	f000 fbf2 	bl	8000b70 <keyboard_ptr>
 800038c:	4603      	mov	r3, r0
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	2b05      	cmp	r3, #5
 8000392:	d117      	bne.n	80003c4 <key1_decoded+0xb8>
		TEXT_display_float( 0, 32,  ++counter3, &TextZ );
 8000394:	4b42      	ldr	r3, [pc, #264]	; (80004a0 <key1_decoded+0x194>)
 8000396:	f993 3000 	ldrsb.w	r3, [r3]
 800039a:	b2db      	uxtb	r3, r3
 800039c:	3301      	adds	r3, #1
 800039e:	b2db      	uxtb	r3, r3
 80003a0:	b25a      	sxtb	r2, r3
 80003a2:	4b3f      	ldr	r3, [pc, #252]	; (80004a0 <key1_decoded+0x194>)
 80003a4:	701a      	strb	r2, [r3, #0]
 80003a6:	4b3e      	ldr	r3, [pc, #248]	; (80004a0 <key1_decoded+0x194>)
 80003a8:	f993 3000 	ldrsb.w	r3, [r3]
 80003ac:	ee07 3a90 	vmov	s15, r3
 80003b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80003b4:	4a3b      	ldr	r2, [pc, #236]	; (80004a4 <key1_decoded+0x198>)
 80003b6:	eeb0 0a67 	vmov.f32	s0, s15
 80003ba:	2120      	movs	r1, #32
 80003bc:	2000      	movs	r0, #0
 80003be:	f001 fb4f 	bl	8001a60 <TEXT_display_float>
 80003c2:	e05a      	b.n	800047a <key1_decoded+0x16e>
	} else
	if ( keyboard_ptr()->keyEvent == VLONG_PRESS ) {
 80003c4:	f000 fbd4 	bl	8000b70 <keyboard_ptr>
 80003c8:	4603      	mov	r3, r0
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	2b04      	cmp	r3, #4
 80003ce:	d137      	bne.n	8000440 <key1_decoded+0x134>
		counter3 = 0; counter2 = 0; counter1 = 0;
 80003d0:	4b33      	ldr	r3, [pc, #204]	; (80004a0 <key1_decoded+0x194>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	701a      	strb	r2, [r3, #0]
 80003d6:	4b30      	ldr	r3, [pc, #192]	; (8000498 <key1_decoded+0x18c>)
 80003d8:	2200      	movs	r2, #0
 80003da:	701a      	strb	r2, [r3, #0]
 80003dc:	4b2c      	ldr	r3, [pc, #176]	; (8000490 <key1_decoded+0x184>)
 80003de:	2200      	movs	r2, #0
 80003e0:	701a      	strb	r2, [r3, #0]
		TEXT_display_float( 0,  0, counter1,  &TextX );
 80003e2:	4b2b      	ldr	r3, [pc, #172]	; (8000490 <key1_decoded+0x184>)
 80003e4:	f993 3000 	ldrsb.w	r3, [r3]
 80003e8:	ee07 3a90 	vmov	s15, r3
 80003ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80003f0:	4a28      	ldr	r2, [pc, #160]	; (8000494 <key1_decoded+0x188>)
 80003f2:	eeb0 0a67 	vmov.f32	s0, s15
 80003f6:	2100      	movs	r1, #0
 80003f8:	2000      	movs	r0, #0
 80003fa:	f001 fb31 	bl	8001a60 <TEXT_display_float>
		TEXT_display_float( 0, 16, counter2,  &TextY );
 80003fe:	4b26      	ldr	r3, [pc, #152]	; (8000498 <key1_decoded+0x18c>)
 8000400:	f993 3000 	ldrsb.w	r3, [r3]
 8000404:	ee07 3a90 	vmov	s15, r3
 8000408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800040c:	4a23      	ldr	r2, [pc, #140]	; (800049c <key1_decoded+0x190>)
 800040e:	eeb0 0a67 	vmov.f32	s0, s15
 8000412:	2110      	movs	r1, #16
 8000414:	2000      	movs	r0, #0
 8000416:	f001 fb23 	bl	8001a60 <TEXT_display_float>
		TEXT_display_float( 0, 32, counter3,  &TextZ );
 800041a:	4b21      	ldr	r3, [pc, #132]	; (80004a0 <key1_decoded+0x194>)
 800041c:	f993 3000 	ldrsb.w	r3, [r3]
 8000420:	ee07 3a90 	vmov	s15, r3
 8000424:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000428:	4a1e      	ldr	r2, [pc, #120]	; (80004a4 <key1_decoded+0x198>)
 800042a:	eeb0 0a67 	vmov.f32	s0, s15
 800042e:	2120      	movs	r1, #32
 8000430:	2000      	movs	r0, #0
 8000432:	f001 fb15 	bl	8001a60 <TEXT_display_float>
		sw_led_start_blinking( 3, 100 );
 8000436:	2164      	movs	r1, #100	; 0x64
 8000438:	2003      	movs	r0, #3
 800043a:	f000 fe75 	bl	8001128 <sw_led_start_blinking>
 800043e:	e01c      	b.n	800047a <key1_decoded+0x16e>
	} else
	if ( keyboard_ptr()->keyEvent == KEY_REPEAT ) {
 8000440:	f000 fb96 	bl	8000b70 <keyboard_ptr>
 8000444:	4603      	mov	r3, r0
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	2b06      	cmp	r3, #6
 800044a:	d116      	bne.n	800047a <key1_decoded+0x16e>
		TEXT_display_float( 0, 0,  ++counter1,  &TextX );
 800044c:	4b10      	ldr	r3, [pc, #64]	; (8000490 <key1_decoded+0x184>)
 800044e:	f993 3000 	ldrsb.w	r3, [r3]
 8000452:	b2db      	uxtb	r3, r3
 8000454:	3301      	adds	r3, #1
 8000456:	b2db      	uxtb	r3, r3
 8000458:	b25a      	sxtb	r2, r3
 800045a:	4b0d      	ldr	r3, [pc, #52]	; (8000490 <key1_decoded+0x184>)
 800045c:	701a      	strb	r2, [r3, #0]
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <key1_decoded+0x184>)
 8000460:	f993 3000 	ldrsb.w	r3, [r3]
 8000464:	ee07 3a90 	vmov	s15, r3
 8000468:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800046c:	4a09      	ldr	r2, [pc, #36]	; (8000494 <key1_decoded+0x188>)
 800046e:	eeb0 0a67 	vmov.f32	s0, s15
 8000472:	2100      	movs	r1, #0
 8000474:	2000      	movs	r0, #0
 8000476:	f001 faf3 	bl	8001a60 <TEXT_display_float>
	}
	TEXT_display_string( 0, 48, (CHAR *)"Simon śćźń", &Temp );
 800047a:	4b0b      	ldr	r3, [pc, #44]	; (80004a8 <key1_decoded+0x19c>)
 800047c:	4a0b      	ldr	r2, [pc, #44]	; (80004ac <key1_decoded+0x1a0>)
 800047e:	2130      	movs	r1, #48	; 0x30
 8000480:	2000      	movs	r0, #0
 8000482:	f001 fb1f 	bl	8001ac4 <TEXT_display_string>
	sw_ssd1306_display();
 8000486:	f000 feeb 	bl	8001260 <sw_ssd1306_display>
}
 800048a:	bf00      	nop
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	2000009c 	.word	0x2000009c
 8000494:	2000059c 	.word	0x2000059c
 8000498:	2000009d 	.word	0x2000009d
 800049c:	2000057c 	.word	0x2000057c
 80004a0:	2000009e 	.word	0x2000009e
 80004a4:	20000530 	.word	0x20000530
 80004a8:	20000564 	.word	0x20000564
 80004ac:	08003778 	.word	0x08003778

080004b0 <key2_decoded>:
void key2_decoded(void) { sw_led_xor(); }
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
 80004b4:	f000 fe00 	bl	80010b8 <sw_led_xor>
 80004b8:	bf00      	nop
 80004ba:	bd80      	pop	{r7, pc}

080004bc <srednia1>:


#define MEDIAL	20
static float32_t srednia1( float32_t wartosc ) {
 80004bc:	b480      	push	{r7}
 80004be:	b085      	sub	sp, #20
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	ed87 0a01 	vstr	s0, [r7, #4]
	static float32_t bufor1[MEDIAL] 		= {0};
	static uint16_t kolejny_pomiar = 0;
	bufor1[ kolejny_pomiar++ ] = wartosc;
 80004c6:	4b1e      	ldr	r3, [pc, #120]	; (8000540 <srednia1+0x84>)
 80004c8:	881b      	ldrh	r3, [r3, #0]
 80004ca:	1c5a      	adds	r2, r3, #1
 80004cc:	b291      	uxth	r1, r2
 80004ce:	4a1c      	ldr	r2, [pc, #112]	; (8000540 <srednia1+0x84>)
 80004d0:	8011      	strh	r1, [r2, #0]
 80004d2:	4a1c      	ldr	r2, [pc, #112]	; (8000544 <srednia1+0x88>)
 80004d4:	009b      	lsls	r3, r3, #2
 80004d6:	4413      	add	r3, r2
 80004d8:	687a      	ldr	r2, [r7, #4]
 80004da:	601a      	str	r2, [r3, #0]
	if (kolejny_pomiar == MEDIAL) {
 80004dc:	4b18      	ldr	r3, [pc, #96]	; (8000540 <srednia1+0x84>)
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	2b14      	cmp	r3, #20
 80004e2:	d102      	bne.n	80004ea <srednia1+0x2e>
		kolejny_pomiar = 0;
 80004e4:	4b16      	ldr	r3, [pc, #88]	; (8000540 <srednia1+0x84>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	801a      	strh	r2, [r3, #0]
	}

	float32_t wynik = 0;
 80004ea:	f04f 0300 	mov.w	r3, #0
 80004ee:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<MEDIAL; i++ ) {
 80004f0:	2300      	movs	r3, #0
 80004f2:	72fb      	strb	r3, [r7, #11]
 80004f4:	e00e      	b.n	8000514 <srednia1+0x58>
		wynik = wynik + bufor1[i];
 80004f6:	7afb      	ldrb	r3, [r7, #11]
 80004f8:	4a12      	ldr	r2, [pc, #72]	; (8000544 <srednia1+0x88>)
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	4413      	add	r3, r2
 80004fe:	edd3 7a00 	vldr	s15, [r3]
 8000502:	ed97 7a03 	vldr	s14, [r7, #12]
 8000506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800050a:	edc7 7a03 	vstr	s15, [r7, #12]
	for ( uint8_t i=0; i<MEDIAL; i++ ) {
 800050e:	7afb      	ldrb	r3, [r7, #11]
 8000510:	3301      	adds	r3, #1
 8000512:	72fb      	strb	r3, [r7, #11]
 8000514:	7afb      	ldrb	r3, [r7, #11]
 8000516:	2b13      	cmp	r3, #19
 8000518:	d9ed      	bls.n	80004f6 <srednia1+0x3a>
	}
	wynik = (float32_t)wynik / MEDIAL;
 800051a:	ed97 7a03 	vldr	s14, [r7, #12]
 800051e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8000522:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000526:	edc7 7a03 	vstr	s15, [r7, #12]
	return wynik;
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	ee07 3a90 	vmov	s15, r3
}
 8000530:	eeb0 0a67 	vmov.f32	s0, s15
 8000534:	3714      	adds	r7, #20
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	200000a0 	.word	0x200000a0
 8000544:	200000a4 	.word	0x200000a4

08000548 <srednia2>:

}

// ------------ Definicje funkcji --------------

static uint16_t srednia2( uint16_t wartosc ) {
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	80fb      	strh	r3, [r7, #6]
	static uint16_t bufor2[5] = {0,0,0,0,0};
	static uint8_t kolejny_pomiar = 0;
	bufor2 [ kolejny_pomiar++ ] = wartosc;
 8000552:	4b1a      	ldr	r3, [pc, #104]	; (80005bc <srednia2+0x74>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	1c5a      	adds	r2, r3, #1
 8000558:	b2d1      	uxtb	r1, r2
 800055a:	4a18      	ldr	r2, [pc, #96]	; (80005bc <srednia2+0x74>)
 800055c:	7011      	strb	r1, [r2, #0]
 800055e:	4619      	mov	r1, r3
 8000560:	4a17      	ldr	r2, [pc, #92]	; (80005c0 <srednia2+0x78>)
 8000562:	88fb      	ldrh	r3, [r7, #6]
 8000564:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
	if (kolejny_pomiar == 5) {
 8000568:	4b14      	ldr	r3, [pc, #80]	; (80005bc <srednia2+0x74>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b05      	cmp	r3, #5
 800056e:	d102      	bne.n	8000576 <srednia2+0x2e>
		kolejny_pomiar = 0;
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <srednia2+0x74>)
 8000572:	2200      	movs	r2, #0
 8000574:	701a      	strb	r2, [r3, #0]
	}

	uint32_t wynik = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 800057a:	2300      	movs	r3, #0
 800057c:	72fb      	strb	r3, [r7, #11]
 800057e:	e00a      	b.n	8000596 <srednia2+0x4e>
		wynik = wynik + bufor2[i];
 8000580:	7afb      	ldrb	r3, [r7, #11]
 8000582:	4a0f      	ldr	r2, [pc, #60]	; (80005c0 <srednia2+0x78>)
 8000584:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000588:	461a      	mov	r2, r3
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	4413      	add	r3, r2
 800058e:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000590:	7afb      	ldrb	r3, [r7, #11]
 8000592:	3301      	adds	r3, #1
 8000594:	72fb      	strb	r3, [r7, #11]
 8000596:	7afb      	ldrb	r3, [r7, #11]
 8000598:	2b04      	cmp	r3, #4
 800059a:	d9f1      	bls.n	8000580 <srednia2+0x38>
	}
	wynik = (uint16_t)wynik / 5;
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	b29b      	uxth	r3, r3
 80005a0:	4a08      	ldr	r2, [pc, #32]	; (80005c4 <srednia2+0x7c>)
 80005a2:	fba2 2303 	umull	r2, r3, r2, r3
 80005a6:	089b      	lsrs	r3, r3, #2
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	60fb      	str	r3, [r7, #12]
	return wynik;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	b29b      	uxth	r3, r3
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3714      	adds	r7, #20
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	200000f4 	.word	0x200000f4
 80005c0:	200000f8 	.word	0x200000f8
 80005c4:	cccccccd 	.word	0xcccccccd

080005c8 <pomiar>:


void pomiar( T_RESULTS *pomiar1 ) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	uint16_t result;

	// Składamy wynik 16 bitowy z 8 bitowych
	result = ( (uint16_t)pomiar1->proximityHigh<<8 ) | pomiar1->proximityLow;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	789b      	ldrb	r3, [r3, #2]
 80005d4:	021b      	lsls	r3, r3, #8
 80005d6:	b21a      	sxth	r2, r3
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	78db      	ldrb	r3, [r3, #3]
 80005dc:	b21b      	sxth	r3, r3
 80005de:	4313      	orrs	r3, r2
 80005e0:	b21b      	sxth	r3, r3
 80005e2:	81fb      	strh	r3, [r7, #14]
	proximityAverage = srednia1(result ),
 80005e4:	89fb      	ldrh	r3, [r7, #14]
 80005e6:	ee07 3a90 	vmov	s15, r3
 80005ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005ee:	eeb0 0a67 	vmov.f32	s0, s15
 80005f2:	f7ff ff63 	bl	80004bc <srednia1>
 80005f6:	eef0 7a40 	vmov.f32	s15, s0
 80005fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005fe:	ee17 3a90 	vmov	r3, s15
 8000602:	b29a      	uxth	r2, r3
 8000604:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <pomiar+0x78>)
 8000606:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 0, result, 1 );

	result = ( (uint16_t)pomiar1->ambientHigh<<8 )   | pomiar1->ambientLow;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	021b      	lsls	r3, r3, #8
 800060e:	b21a      	sxth	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	785b      	ldrb	r3, [r3, #1]
 8000614:	b21b      	sxth	r3, r3
 8000616:	4313      	orrs	r3, r2
 8000618:	b21b      	sxth	r3, r3
 800061a:	81fb      	strh	r3, [r7, #14]
	ambilightAverage = srednia2(result);
 800061c:	89fb      	ldrh	r3, [r7, #14]
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff ff92 	bl	8000548 <srednia2>
 8000624:	4603      	mov	r3, r0
 8000626:	461a      	mov	r2, r3
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <pomiar+0x7c>)
 800062a:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 36, result, 1 );

	gpio_pin_XOR( DEBUG_PORT0, DEBUG_PIN0 );
 800062c:	2108      	movs	r1, #8
 800062e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000632:	f000 fcfa 	bl	800102a <gpio_pin_XOR>
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000598 	.word	0x20000598
 8000644:	20000596 	.word	0x20000596

08000648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800064c:	e7fe      	b.n	800064c <NMI_Handler+0x4>

0800064e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800064e:	b480      	push	{r7}
 8000650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000652:	e7fe      	b.n	8000652 <HardFault_Handler+0x4>

08000654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000658:	e7fe      	b.n	8000658 <MemManage_Handler+0x4>

0800065a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800065e:	e7fe      	b.n	800065e <BusFault_Handler+0x4>

08000660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000664:	e7fe      	b.n	8000664 <UsageFault_Handler+0x4>

08000666 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000666:	b480      	push	{r7}
 8000668:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800066a:	bf00      	nop
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr

08000674 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr

08000682 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000694:	4b15      	ldr	r3, [pc, #84]	; (80006ec <SystemInit+0x5c>)
 8000696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069a:	4a14      	ldr	r2, [pc, #80]	; (80006ec <SystemInit+0x5c>)
 800069c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80006a4:	4b12      	ldr	r3, [pc, #72]	; (80006f0 <SystemInit+0x60>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a11      	ldr	r2, [pc, #68]	; (80006f0 <SystemInit+0x60>)
 80006aa:	f043 0301 	orr.w	r3, r3, #1
 80006ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <SystemInit+0x60>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80006b6:	4b0e      	ldr	r3, [pc, #56]	; (80006f0 <SystemInit+0x60>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a0d      	ldr	r2, [pc, #52]	; (80006f0 <SystemInit+0x60>)
 80006bc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80006c0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80006c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <SystemInit+0x60>)
 80006c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006cc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006ce:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <SystemInit+0x60>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a07      	ldr	r2, [pc, #28]	; (80006f0 <SystemInit+0x60>)
 80006d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006d8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80006da:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <SystemInit+0x60>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	e000ed00 	.word	0xe000ed00
 80006f0:	40021000 	.word	0x40021000

080006f4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b087      	sub	sp, #28
 80006f8:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 80006fa:	4b4f      	ldr	r3, [pc, #316]	; (8000838 <SystemCoreClockUpdate+0x144>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f003 0308 	and.w	r3, r3, #8
 8000702:	2b00      	cmp	r3, #0
 8000704:	d107      	bne.n	8000716 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000706:	4b4c      	ldr	r3, [pc, #304]	; (8000838 <SystemCoreClockUpdate+0x144>)
 8000708:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800070c:	0a1b      	lsrs	r3, r3, #8
 800070e:	f003 030f 	and.w	r3, r3, #15
 8000712:	617b      	str	r3, [r7, #20]
 8000714:	e005      	b.n	8000722 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000716:	4b48      	ldr	r3, [pc, #288]	; (8000838 <SystemCoreClockUpdate+0x144>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	091b      	lsrs	r3, r3, #4
 800071c:	f003 030f 	and.w	r3, r3, #15
 8000720:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000722:	4a46      	ldr	r2, [pc, #280]	; (800083c <SystemCoreClockUpdate+0x148>)
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800072a:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800072c:	4b42      	ldr	r3, [pc, #264]	; (8000838 <SystemCoreClockUpdate+0x144>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	f003 030c 	and.w	r3, r3, #12
 8000734:	2b0c      	cmp	r3, #12
 8000736:	d866      	bhi.n	8000806 <SystemCoreClockUpdate+0x112>
 8000738:	a201      	add	r2, pc, #4	; (adr r2, 8000740 <SystemCoreClockUpdate+0x4c>)
 800073a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800073e:	bf00      	nop
 8000740:	08000775 	.word	0x08000775
 8000744:	08000807 	.word	0x08000807
 8000748:	08000807 	.word	0x08000807
 800074c:	08000807 	.word	0x08000807
 8000750:	0800077d 	.word	0x0800077d
 8000754:	08000807 	.word	0x08000807
 8000758:	08000807 	.word	0x08000807
 800075c:	08000807 	.word	0x08000807
 8000760:	08000785 	.word	0x08000785
 8000764:	08000807 	.word	0x08000807
 8000768:	08000807 	.word	0x08000807
 800076c:	08000807 	.word	0x08000807
 8000770:	0800078d 	.word	0x0800078d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000774:	4a32      	ldr	r2, [pc, #200]	; (8000840 <SystemCoreClockUpdate+0x14c>)
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	6013      	str	r3, [r2, #0]
      break;
 800077a:	e048      	b.n	800080e <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800077c:	4b30      	ldr	r3, [pc, #192]	; (8000840 <SystemCoreClockUpdate+0x14c>)
 800077e:	4a31      	ldr	r2, [pc, #196]	; (8000844 <SystemCoreClockUpdate+0x150>)
 8000780:	601a      	str	r2, [r3, #0]
      break;
 8000782:	e044      	b.n	800080e <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000784:	4b2e      	ldr	r3, [pc, #184]	; (8000840 <SystemCoreClockUpdate+0x14c>)
 8000786:	4a30      	ldr	r2, [pc, #192]	; (8000848 <SystemCoreClockUpdate+0x154>)
 8000788:	601a      	str	r2, [r3, #0]
      break;
 800078a:	e040      	b.n	800080e <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800078c:	4b2a      	ldr	r3, [pc, #168]	; (8000838 <SystemCoreClockUpdate+0x144>)
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	f003 0303 	and.w	r3, r3, #3
 8000794:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000796:	4b28      	ldr	r3, [pc, #160]	; (8000838 <SystemCoreClockUpdate+0x144>)
 8000798:	68db      	ldr	r3, [r3, #12]
 800079a:	091b      	lsrs	r3, r3, #4
 800079c:	f003 0307 	and.w	r3, r3, #7
 80007a0:	3301      	adds	r3, #1
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	2b02      	cmp	r3, #2
 80007a8:	d003      	beq.n	80007b2 <SystemCoreClockUpdate+0xbe>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d006      	beq.n	80007be <SystemCoreClockUpdate+0xca>
 80007b0:	e00b      	b.n	80007ca <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80007b2:	4a24      	ldr	r2, [pc, #144]	; (8000844 <SystemCoreClockUpdate+0x150>)
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ba:	613b      	str	r3, [r7, #16]
          break;
 80007bc:	e00b      	b.n	80007d6 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80007be:	4a22      	ldr	r2, [pc, #136]	; (8000848 <SystemCoreClockUpdate+0x154>)
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c6:	613b      	str	r3, [r7, #16]
          break;
 80007c8:	e005      	b.n	80007d6 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80007ca:	697a      	ldr	r2, [r7, #20]
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d2:	613b      	str	r3, [r7, #16]
          break;
 80007d4:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80007d6:	4b18      	ldr	r3, [pc, #96]	; (8000838 <SystemCoreClockUpdate+0x144>)
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	0a1b      	lsrs	r3, r3, #8
 80007dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80007e0:	693b      	ldr	r3, [r7, #16]
 80007e2:	fb02 f303 	mul.w	r3, r2, r3
 80007e6:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80007e8:	4b13      	ldr	r3, [pc, #76]	; (8000838 <SystemCoreClockUpdate+0x144>)
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	0e5b      	lsrs	r3, r3, #25
 80007ee:	f003 0303 	and.w	r3, r3, #3
 80007f2:	3301      	adds	r3, #1
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 80007f8:	693a      	ldr	r2, [r7, #16]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000800:	4a0f      	ldr	r2, [pc, #60]	; (8000840 <SystemCoreClockUpdate+0x14c>)
 8000802:	6013      	str	r3, [r2, #0]
      break;
 8000804:	e003      	b.n	800080e <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000806:	4a0e      	ldr	r2, [pc, #56]	; (8000840 <SystemCoreClockUpdate+0x14c>)
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	6013      	str	r3, [r2, #0]
      break;
 800080c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800080e:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <SystemCoreClockUpdate+0x144>)
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	091b      	lsrs	r3, r3, #4
 8000814:	f003 030f 	and.w	r3, r3, #15
 8000818:	4a0c      	ldr	r2, [pc, #48]	; (800084c <SystemCoreClockUpdate+0x158>)
 800081a:	5cd3      	ldrb	r3, [r2, r3]
 800081c:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800081e:	4b08      	ldr	r3, [pc, #32]	; (8000840 <SystemCoreClockUpdate+0x14c>)
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	fa22 f303 	lsr.w	r3, r2, r3
 8000828:	4a05      	ldr	r2, [pc, #20]	; (8000840 <SystemCoreClockUpdate+0x14c>)
 800082a:	6013      	str	r3, [r2, #0]
}
 800082c:	bf00      	nop
 800082e:	371c      	adds	r7, #28
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	40021000 	.word	0x40021000
 800083c:	08003798 	.word	0x08003798
 8000840:	20000000 	.word	0x20000000
 8000844:	00f42400 	.word	0x00f42400
 8000848:	007a1200 	.word	0x007a1200
 800084c:	08003788 	.word	0x08003788

08000850 <sw_get_keys_simple>:
#	define BTN2_PIN				PB5
#	define learn_key1_pressed()	gpio_pin_READ( BTN1_PORT, BTN1_PIN )
#	define learn_key2_pressed()	gpio_pin_READ( BTN2_PORT, BTN2_PIN )

	/********************************* Obsługa kilku klawiszy  *******************************/
	static inline uint8_t sw_get_keys_simple( void ) {
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	2310      	movs	r3, #16
 8000858:	80fb      	strh	r3, [r7, #6]
extern void gpio_pin_XOR( GPIO_TypeDef * const port, T_GPIO_PIN pin );
extern void RCC_gpio_init( void );
extern void gpio_pin_IMPULSES( GPIO_TypeDef * const port, T_GPIO_PIN pin, uint8_t num );

static INLINE uint8_t gpio_pin_READ( GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
	if ( !(port->IDR & pin) ) return 1;
 800085a:	4b11      	ldr	r3, [pc, #68]	; (80008a0 <sw_get_keys_simple+0x50>)
 800085c:	691a      	ldr	r2, [r3, #16]
 800085e:	88fb      	ldrh	r3, [r7, #6]
 8000860:	4013      	ands	r3, r2
 8000862:	2b00      	cmp	r3, #0
 8000864:	d101      	bne.n	800086a <sw_get_keys_simple+0x1a>
 8000866:	2301      	movs	r3, #1
 8000868:	e000      	b.n	800086c <sw_get_keys_simple+0x1c>
	else return 0;
 800086a:	2300      	movs	r3, #0
		if ( learn_key1_pressed() )
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <sw_get_keys_simple+0x24>
			return 1;									// Przycisk 1 wciśnięty
 8000870:	2301      	movs	r3, #1
 8000872:	e00f      	b.n	8000894 <sw_get_keys_simple+0x44>
 8000874:	2320      	movs	r3, #32
 8000876:	80bb      	strh	r3, [r7, #4]
	if ( !(port->IDR & pin) ) return 1;
 8000878:	4b09      	ldr	r3, [pc, #36]	; (80008a0 <sw_get_keys_simple+0x50>)
 800087a:	691a      	ldr	r2, [r3, #16]
 800087c:	88bb      	ldrh	r3, [r7, #4]
 800087e:	4013      	ands	r3, r2
 8000880:	2b00      	cmp	r3, #0
 8000882:	d101      	bne.n	8000888 <sw_get_keys_simple+0x38>
 8000884:	2301      	movs	r3, #1
 8000886:	e000      	b.n	800088a <sw_get_keys_simple+0x3a>
	else return 0;
 8000888:	2300      	movs	r3, #0
		else
		if ( learn_key2_pressed() )
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <sw_get_keys_simple+0x42>
			return 2;
 800088e:	2302      	movs	r3, #2
 8000890:	e000      	b.n	8000894 <sw_get_keys_simple+0x44>
		return 0;
 8000892:	2300      	movs	r3, #0
	}
 8000894:	4618      	mov	r0, r3
 8000896:	370c      	adds	r7, #12
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	48000400 	.word	0x48000400

080008a4 <key_pressed>:
	return keyEvent;
}
/************************************************************************/

/********************** Main machine state analyzing ********************/
static KEY_EVENT_t key_pressed( void ) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
	static  uint8_t  	lastState = keyRELEASED;
			KEY_EVENT_t keyEvent  = false;
 80008aa:	2300      	movs	r3, #0
 80008ac:	71fb      	strb	r3, [r7, #7]

	uint8_t pressKeyCheck = sw_get_keys_simple();
 80008ae:	f7ff ffcf 	bl	8000850 <sw_get_keys_simple>
 80008b2:	4603      	mov	r3, r0
 80008b4:	71bb      	strb	r3, [r7, #6]

	if (pressKeyCheck) {
 80008b6:	79bb      	ldrb	r3, [r7, #6]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d005      	beq.n	80008c8 <key_pressed+0x24>
		keyboard.keyCoded = pressKeyCheck;
 80008bc:	4aa4      	ldr	r2, [pc, #656]	; (8000b50 <key_pressed+0x2ac>)
 80008be:	79bb      	ldrb	r3, [r7, #6]
 80008c0:	7053      	strb	r3, [r2, #1]
		pressKeyCheck = keyPRESSED;
 80008c2:	2301      	movs	r3, #1
 80008c4:	71bb      	strb	r3, [r7, #6]
 80008c6:	e001      	b.n	80008cc <key_pressed+0x28>
	} else {
		pressKeyCheck = keyRELEASED;
 80008c8:	2300      	movs	r3, #0
 80008ca:	71bb      	strb	r3, [r7, #6]
	}

	uint8_t slope = analyze_slope( pressKeyCheck, lastState );
 80008cc:	4ba1      	ldr	r3, [pc, #644]	; (8000b54 <key_pressed+0x2b0>)
 80008ce:	781a      	ldrb	r2, [r3, #0]
 80008d0:	79bb      	ldrb	r3, [r7, #6]
 80008d2:	713b      	strb	r3, [r7, #4]
 80008d4:	4613      	mov	r3, r2
 80008d6:	70fb      	strb	r3, [r7, #3]
	if 		(state == keyPRESSED  && lastState == keyRELEASED)
 80008d8:	793b      	ldrb	r3, [r7, #4]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d105      	bne.n	80008ea <key_pressed+0x46>
 80008de:	78fb      	ldrb	r3, [r7, #3]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d102      	bne.n	80008ea <key_pressed+0x46>
		state = stateFALL;
 80008e4:	2301      	movs	r3, #1
 80008e6:	713b      	strb	r3, [r7, #4]
 80008e8:	e019      	b.n	800091e <key_pressed+0x7a>
	else if (state == keyPRESSED  && lastState == keyPRESSED)
 80008ea:	793b      	ldrb	r3, [r7, #4]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d105      	bne.n	80008fc <key_pressed+0x58>
 80008f0:	78fb      	ldrb	r3, [r7, #3]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d102      	bne.n	80008fc <key_pressed+0x58>
		state = stateLOW;
 80008f6:	2303      	movs	r3, #3
 80008f8:	713b      	strb	r3, [r7, #4]
 80008fa:	e010      	b.n	800091e <key_pressed+0x7a>
	else if (state == keyRELEASED && lastState == keyPRESSED)
 80008fc:	793b      	ldrb	r3, [r7, #4]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d105      	bne.n	800090e <key_pressed+0x6a>
 8000902:	78fb      	ldrb	r3, [r7, #3]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d102      	bne.n	800090e <key_pressed+0x6a>
		state = stateRISE;
 8000908:	2302      	movs	r3, #2
 800090a:	713b      	strb	r3, [r7, #4]
 800090c:	e007      	b.n	800091e <key_pressed+0x7a>
	else if (state == keyRELEASED && lastState == keyRELEASED)
 800090e:	793b      	ldrb	r3, [r7, #4]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d104      	bne.n	800091e <key_pressed+0x7a>
 8000914:	78fb      	ldrb	r3, [r7, #3]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d101      	bne.n	800091e <key_pressed+0x7a>
		state = stateHIGH;
 800091a:	2304      	movs	r3, #4
 800091c:	713b      	strb	r3, [r7, #4]
	switch ( state ) {
 800091e:	793b      	ldrb	r3, [r7, #4]
 8000920:	2b01      	cmp	r3, #1
 8000922:	d002      	beq.n	800092a <key_pressed+0x86>
 8000924:	2b02      	cmp	r3, #2
 8000926:	d015      	beq.n	8000954 <key_pressed+0xb0>
		default: break;
 8000928:	e034      	b.n	8000994 <key_pressed+0xf0>
			timeFallRise = millis();
 800092a:	f002 f90d 	bl	8002b48 <millis>
 800092e:	4603      	mov	r3, r0
 8000930:	b29a      	uxth	r2, r3
 8000932:	4b89      	ldr	r3, [pc, #548]	; (8000b58 <key_pressed+0x2b4>)
 8000934:	801a      	strh	r2, [r3, #0]
			if (speedPressCounter++ == 0) {
 8000936:	4b89      	ldr	r3, [pc, #548]	; (8000b5c <key_pressed+0x2b8>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	1c5a      	adds	r2, r3, #1
 800093c:	b2d1      	uxtb	r1, r2
 800093e:	4a87      	ldr	r2, [pc, #540]	; (8000b5c <key_pressed+0x2b8>)
 8000940:	7011      	strb	r1, [r2, #0]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d123      	bne.n	800098e <key_pressed+0xea>
				timeFall2Rise = millis();
 8000946:	f002 f8ff 	bl	8002b48 <millis>
 800094a:	4603      	mov	r3, r0
 800094c:	b29a      	uxth	r2, r3
 800094e:	4b84      	ldr	r3, [pc, #528]	; (8000b60 <key_pressed+0x2bc>)
 8000950:	801a      	strh	r2, [r3, #0]
			break;
 8000952:	e01c      	b.n	800098e <key_pressed+0xea>
			timeFallRise = millis() - timeFallRise;
 8000954:	f002 f8f8 	bl	8002b48 <millis>
 8000958:	4603      	mov	r3, r0
 800095a:	b29a      	uxth	r2, r3
 800095c:	4b7e      	ldr	r3, [pc, #504]	; (8000b58 <key_pressed+0x2b4>)
 800095e:	881b      	ldrh	r3, [r3, #0]
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	b29a      	uxth	r2, r3
 8000964:	4b7c      	ldr	r3, [pc, #496]	; (8000b58 <key_pressed+0x2b4>)
 8000966:	801a      	strh	r2, [r3, #0]
			if ( speedPressCounter++ == (EDGE_COUNTER - 1) ) {
 8000968:	4b7c      	ldr	r3, [pc, #496]	; (8000b5c <key_pressed+0x2b8>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	1c5a      	adds	r2, r3, #1
 800096e:	b2d1      	uxtb	r1, r2
 8000970:	4a7a      	ldr	r2, [pc, #488]	; (8000b5c <key_pressed+0x2b8>)
 8000972:	7011      	strb	r1, [r2, #0]
 8000974:	2b03      	cmp	r3, #3
 8000976:	d10c      	bne.n	8000992 <key_pressed+0xee>
				timeFall2Rise = millis() - timeFall2Rise;
 8000978:	f002 f8e6 	bl	8002b48 <millis>
 800097c:	4603      	mov	r3, r0
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b77      	ldr	r3, [pc, #476]	; (8000b60 <key_pressed+0x2bc>)
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	b29a      	uxth	r2, r3
 8000988:	4b75      	ldr	r3, [pc, #468]	; (8000b60 <key_pressed+0x2bc>)
 800098a:	801a      	strh	r2, [r3, #0]
			break;
 800098c:	e001      	b.n	8000992 <key_pressed+0xee>
			break;
 800098e:	bf00      	nop
 8000990:	e000      	b.n	8000994 <key_pressed+0xf0>
			break;
 8000992:	bf00      	nop
	return state;
 8000994:	793b      	ldrb	r3, [r7, #4]
	uint8_t slope = analyze_slope( pressKeyCheck, lastState );
 8000996:	717b      	strb	r3, [r7, #5]
	switch ( slope ) {
 8000998:	797b      	ldrb	r3, [r7, #5]
 800099a:	3b01      	subs	r3, #1
 800099c:	2b03      	cmp	r3, #3
 800099e:	f200 80c7 	bhi.w	8000b30 <key_pressed+0x28c>
 80009a2:	a201      	add	r2, pc, #4	; (adr r2, 80009a8 <key_pressed+0x104>)
 80009a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009a8:	080009b9 	.word	0x080009b9
 80009ac:	08000a81 	.word	0x08000a81
 80009b0:	080009d1 	.word	0x080009d1
 80009b4:	08000a9b 	.word	0x08000a9b
	if ( keyAction == action_idle ) {
 80009b8:	4b6a      	ldr	r3, [pc, #424]	; (8000b64 <key_pressed+0x2c0>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d105      	bne.n	80009cc <key_pressed+0x128>
		keyAction 	  = action_debounce;
 80009c0:	4b68      	ldr	r3, [pc, #416]	; (8000b64 <key_pressed+0x2c0>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	701a      	strb	r2, [r3, #0]
		debounceTimer = DEBOUNCE_TIME;
 80009c6:	4b68      	ldr	r3, [pc, #416]	; (8000b68 <key_pressed+0x2c4>)
 80009c8:	220a      	movs	r2, #10
 80009ca:	801a      	strh	r2, [r3, #0]
}
 80009cc:	bf00      	nop
		case stateFALL:
			analyze_state_fall();
			break;
 80009ce:	e0b0      	b.n	8000b32 <key_pressed+0x28e>
	KEY_EVENT_t keyEvent = NO_EVENT;
 80009d0:	2300      	movs	r3, #0
 80009d2:	70bb      	strb	r3, [r7, #2]
	switch ( keyAction ) {
 80009d4:	4b63      	ldr	r3, [pc, #396]	; (8000b64 <key_pressed+0x2c0>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b04      	cmp	r3, #4
 80009da:	d02f      	beq.n	8000a3c <key_pressed+0x198>
 80009dc:	2b04      	cmp	r3, #4
 80009de:	dc4b      	bgt.n	8000a78 <key_pressed+0x1d4>
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d002      	beq.n	80009ea <key_pressed+0x146>
 80009e4:	2b02      	cmp	r3, #2
 80009e6:	d013      	beq.n	8000a10 <key_pressed+0x16c>
		default:break;
 80009e8:	e046      	b.n	8000a78 <key_pressed+0x1d4>
			if ( debounceTimer == 0 ) {
 80009ea:	4b5f      	ldr	r3, [pc, #380]	; (8000b68 <key_pressed+0x2c4>)
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <key_pressed+0x15e>
				keyAction 	  = action_check;
 80009f4:	4b5b      	ldr	r3, [pc, #364]	; (8000b64 <key_pressed+0x2c0>)
 80009f6:	2202      	movs	r2, #2
 80009f8:	701a      	strb	r2, [r3, #0]
				debounceTimer = SHORT_MAX_TIME;
 80009fa:	4b5b      	ldr	r3, [pc, #364]	; (8000b68 <key_pressed+0x2c4>)
 80009fc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000a00:	801a      	strh	r2, [r3, #0]
			gpio_pin_IMPULSES( DEBUG_PORT0, DEBUG_PIN0, 1 );
 8000a02:	2201      	movs	r2, #1
 8000a04:	2108      	movs	r1, #8
 8000a06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a0a:	f000 fb20 	bl	800104e <gpio_pin_IMPULSES>
			break;
 8000a0e:	e034      	b.n	8000a7a <key_pressed+0x1d6>
			if ( debounceTimer == 0 ) {
 8000a10:	4b55      	ldr	r3, [pc, #340]	; (8000b68 <key_pressed+0x2c4>)
 8000a12:	881b      	ldrh	r3, [r3, #0]
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d109      	bne.n	8000a2e <key_pressed+0x18a>
				keyAction 	  = action_repeat;
 8000a1a:	4b52      	ldr	r3, [pc, #328]	; (8000b64 <key_pressed+0x2c0>)
 8000a1c:	2204      	movs	r2, #4
 8000a1e:	701a      	strb	r2, [r3, #0]
				debounceTimer = MEDIUM_MAX_TIME;
 8000a20:	4b51      	ldr	r3, [pc, #324]	; (8000b68 <key_pressed+0x2c4>)
 8000a22:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000a26:	801a      	strh	r2, [r3, #0]
				repeatCounter = 0;
 8000a28:	4b50      	ldr	r3, [pc, #320]	; (8000b6c <key_pressed+0x2c8>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
			gpio_pin_IMPULSES( DEBUG_PORT0, DEBUG_PIN0, 2 );
 8000a2e:	2202      	movs	r2, #2
 8000a30:	2108      	movs	r1, #8
 8000a32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a36:	f000 fb0a 	bl	800104e <gpio_pin_IMPULSES>
			break;
 8000a3a:	e01e      	b.n	8000a7a <key_pressed+0x1d6>
			if ( debounceTimer == 0 ) {
 8000a3c:	4b4a      	ldr	r3, [pc, #296]	; (8000b68 <key_pressed+0x2c4>)
 8000a3e:	881b      	ldrh	r3, [r3, #0]
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d111      	bne.n	8000a6a <key_pressed+0x1c6>
				debounceTimer = REPEAT_TIME;
 8000a46:	4b48      	ldr	r3, [pc, #288]	; (8000b68 <key_pressed+0x2c4>)
 8000a48:	2264      	movs	r2, #100	; 0x64
 8000a4a:	801a      	strh	r2, [r3, #0]
				repeatCounter++;
 8000a4c:	4b47      	ldr	r3, [pc, #284]	; (8000b6c <key_pressed+0x2c8>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	3301      	adds	r3, #1
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	4b45      	ldr	r3, [pc, #276]	; (8000b6c <key_pressed+0x2c8>)
 8000a56:	701a      	strb	r2, [r3, #0]
				if ( repeatCounter == VLONG_TIME_CNT ) {
 8000a58:	4b44      	ldr	r3, [pc, #272]	; (8000b6c <key_pressed+0x2c8>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b14      	cmp	r3, #20
 8000a5e:	d102      	bne.n	8000a66 <key_pressed+0x1c2>
					keyEvent = VLONG_PRESS;
 8000a60:	2304      	movs	r3, #4
 8000a62:	70bb      	strb	r3, [r7, #2]
 8000a64:	e001      	b.n	8000a6a <key_pressed+0x1c6>
					keyEvent = KEY_REPEAT;
 8000a66:	2306      	movs	r3, #6
 8000a68:	70bb      	strb	r3, [r7, #2]
			gpio_pin_IMPULSES( DEBUG_PORT0, DEBUG_PIN0, 3 );
 8000a6a:	2203      	movs	r2, #3
 8000a6c:	2108      	movs	r1, #8
 8000a6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a72:	f000 faec 	bl	800104e <gpio_pin_IMPULSES>
			break;
 8000a76:	e000      	b.n	8000a7a <key_pressed+0x1d6>
		default:break;
 8000a78:	bf00      	nop
	return keyEvent;
 8000a7a:	78bb      	ldrb	r3, [r7, #2]
		case stateLOW:
			keyEvent = analyze_state_low();
 8000a7c:	71fb      	strb	r3, [r7, #7]
			break;
 8000a7e:	e058      	b.n	8000b32 <key_pressed+0x28e>
	if ( keyAction == action_check || keyAction == action_repeat ) {
 8000a80:	4b38      	ldr	r3, [pc, #224]	; (8000b64 <key_pressed+0x2c0>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d003      	beq.n	8000a90 <key_pressed+0x1ec>
 8000a88:	4b36      	ldr	r3, [pc, #216]	; (8000b64 <key_pressed+0x2c0>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	2b04      	cmp	r3, #4
 8000a8e:	d102      	bne.n	8000a96 <key_pressed+0x1f2>
		debounceTimer = DEBOUNCE_TIME;
 8000a90:	4b35      	ldr	r3, [pc, #212]	; (8000b68 <key_pressed+0x2c4>)
 8000a92:	220a      	movs	r2, #10
 8000a94:	801a      	strh	r2, [r3, #0]
}
 8000a96:	bf00      	nop
		case stateRISE:
			analyze_state_rise();
			break;
 8000a98:	e04b      	b.n	8000b32 <key_pressed+0x28e>
	KEY_EVENT_t keyEvent = NO_EVENT;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	707b      	strb	r3, [r7, #1]
	switch ( keyAction ) {
 8000a9e:	4b31      	ldr	r3, [pc, #196]	; (8000b64 <key_pressed+0x2c0>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	d002      	beq.n	8000aac <key_pressed+0x208>
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d027      	beq.n	8000afa <key_pressed+0x256>
		default: break;
 8000aaa:	e03e      	b.n	8000b2a <key_pressed+0x286>
			if ( debounceTimer == 0 ) {
 8000aac:	4b2e      	ldr	r3, [pc, #184]	; (8000b68 <key_pressed+0x2c4>)
 8000aae:	881b      	ldrh	r3, [r3, #0]
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d11a      	bne.n	8000aec <key_pressed+0x248>
				if ( timeFallRise > SHORT_MIN_TIME ) {
 8000ab6:	4b28      	ldr	r3, [pc, #160]	; (8000b58 <key_pressed+0x2b4>)
 8000ab8:	881b      	ldrh	r3, [r3, #0]
 8000aba:	2b64      	cmp	r3, #100	; 0x64
 8000abc:	d905      	bls.n	8000aca <key_pressed+0x226>
					speedPressCounter = 0;
 8000abe:	4b27      	ldr	r3, [pc, #156]	; (8000b5c <key_pressed+0x2b8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	701a      	strb	r2, [r3, #0]
					keyEvent = SHORT_PRESS;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	707b      	strb	r3, [r7, #1]
 8000ac8:	e00d      	b.n	8000ae6 <key_pressed+0x242>
					if ( speedPressCounter == EDGE_COUNTER ) {
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <key_pressed+0x2b8>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d109      	bne.n	8000ae6 <key_pressed+0x242>
						if ( timeFall2Rise < MULTI_PRESS_TIME ) {
 8000ad2:	4b23      	ldr	r3, [pc, #140]	; (8000b60 <key_pressed+0x2bc>)
 8000ad4:	881b      	ldrh	r3, [r3, #0]
 8000ad6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000ada:	d201      	bcs.n	8000ae0 <key_pressed+0x23c>
							keyEvent = DOUBLE_PRESS;
 8000adc:	2305      	movs	r3, #5
 8000ade:	707b      	strb	r3, [r7, #1]
						speedPressCounter = 0;
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <key_pressed+0x2b8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
				keyAction = action_idle;
 8000ae6:	4b1f      	ldr	r3, [pc, #124]	; (8000b64 <key_pressed+0x2c0>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	701a      	strb	r2, [r3, #0]
			gpio_pin_IMPULSES( DEBUG_PORT0, DEBUG_PIN0, 4 );
 8000aec:	2204      	movs	r2, #4
 8000aee:	2108      	movs	r1, #8
 8000af0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af4:	f000 faab 	bl	800104e <gpio_pin_IMPULSES>
			break;
 8000af8:	e017      	b.n	8000b2a <key_pressed+0x286>
			if ( debounceTimer == 0 ) {
 8000afa:	4b1b      	ldr	r3, [pc, #108]	; (8000b68 <key_pressed+0x2c4>)
 8000afc:	881b      	ldrh	r3, [r3, #0]
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d10b      	bne.n	8000b1c <key_pressed+0x278>
				if ( repeatCounter == 0 ) {
 8000b04:	4b19      	ldr	r3, [pc, #100]	; (8000b6c <key_pressed+0x2c8>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d101      	bne.n	8000b10 <key_pressed+0x26c>
					keyEvent = MEDIUM_PRESS;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	707b      	strb	r3, [r7, #1]
				speedPressCounter = 0;
 8000b10:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <key_pressed+0x2b8>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
				keyAction = action_idle;
 8000b16:	4b13      	ldr	r3, [pc, #76]	; (8000b64 <key_pressed+0x2c0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
			gpio_pin_IMPULSES( DEBUG_PORT0, DEBUG_PIN0, 5 );
 8000b1c:	2205      	movs	r2, #5
 8000b1e:	2108      	movs	r1, #8
 8000b20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b24:	f000 fa93 	bl	800104e <gpio_pin_IMPULSES>
			break;
 8000b28:	bf00      	nop
	return keyEvent;
 8000b2a:	787b      	ldrb	r3, [r7, #1]
		case stateHIGH:
			keyEvent = analyze_state_high();
 8000b2c:	71fb      	strb	r3, [r7, #7]
			break;
 8000b2e:	e000      	b.n	8000b32 <key_pressed+0x28e>
		default:
			break;
 8000b30:	bf00      	nop
	}
	lastState = pressKeyCheck;
 8000b32:	4a08      	ldr	r2, [pc, #32]	; (8000b54 <key_pressed+0x2b0>)
 8000b34:	79bb      	ldrb	r3, [r7, #6]
 8000b36:	7013      	strb	r3, [r2, #0]
	if (keyboard.keyCoded)return keyEvent;
 8000b38:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <key_pressed+0x2ac>)
 8000b3a:	785b      	ldrb	r3, [r3, #1]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <key_pressed+0x2a0>
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	e000      	b.n	8000b46 <key_pressed+0x2a2>
	else  		 		  return NO_EVENT;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000104 	.word	0x20000104
 8000b54:	2000010e 	.word	0x2000010e
 8000b58:	2000010a 	.word	0x2000010a
 8000b5c:	20000108 	.word	0x20000108
 8000b60:	2000010c 	.word	0x2000010c
 8000b64:	20000106 	.word	0x20000106
 8000b68:	200005b8 	.word	0x200005b8
 8000b6c:	20000107 	.word	0x20000107

08000b70 <keyboard_ptr>:
/************************************************************************/

/************************ Public functions ******************************/
KEYB_t * keyboard_ptr(void) {
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
	return &keyboard;
 8000b74:	4b02      	ldr	r3, [pc, #8]	; (8000b80 <keyboard_ptr+0x10>)
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	20000104 	.word	0x20000104

08000b84 <sw_keyboard_init>:

// ---------------------- Main init function -----------------------------
void sw_keyboard_init(void) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
#ifdef BTN1_PORT
	gpio_pin_cfg( BTN1_PORT, BTN1_PIN, gpio_mode_in_PU );
 8000b88:	2210      	movs	r2, #16
 8000b8a:	2110      	movs	r1, #16
 8000b8c:	4804      	ldr	r0, [pc, #16]	; (8000ba0 <sw_keyboard_init+0x1c>)
 8000b8e:	f000 f995 	bl	8000ebc <gpio_pin_cfg>
#endif
#ifdef BTN2_PORT
	gpio_pin_cfg( BTN2_PORT, BTN2_PIN, gpio_mode_in_PU );
 8000b92:	2210      	movs	r2, #16
 8000b94:	2120      	movs	r1, #32
 8000b96:	4802      	ldr	r0, [pc, #8]	; (8000ba0 <sw_keyboard_init+0x1c>)
 8000b98:	f000 f990 	bl	8000ebc <gpio_pin_cfg>
#endif
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	48000400 	.word	0x48000400

08000ba4 <SW_KEYBOARD_EVENT>:
// -----------------------------------------------------------------------

void SW_KEYBOARD_EVENT( void ) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	keyboard.keyEvent = key_pressed();
 8000ba8:	f7ff fe7c 	bl	80008a4 <key_pressed>
 8000bac:	4603      	mov	r3, r0
 8000bae:	461a      	mov	r2, r3
 8000bb0:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <SW_KEYBOARD_EVENT+0x50>)
 8000bb2:	701a      	strb	r2, [r3, #0]

	if ( keyboard.keyEvent != NO_EVENT ) {
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <SW_KEYBOARD_EVENT+0x50>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d019      	beq.n	8000bf0 <SW_KEYBOARD_EVENT+0x4c>
		if( KeysTab[ keyboard.keyCoded - 1 ].keyboard_callback ) {
 8000bbc:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <SW_KEYBOARD_EVENT+0x50>)
 8000bbe:	785b      	ldrb	r3, [r3, #1]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	; (8000bf8 <SW_KEYBOARD_EVENT+0x54>)
 8000bc4:	011b      	lsls	r3, r3, #4
 8000bc6:	4413      	add	r3, r2
 8000bc8:	3308      	adds	r3, #8
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00f      	beq.n	8000bf0 <SW_KEYBOARD_EVENT+0x4c>
			KeysTab[ keyboard.keyCoded - 1 ].keyboard_callback();
 8000bd0:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <SW_KEYBOARD_EVENT+0x50>)
 8000bd2:	785b      	ldrb	r3, [r3, #1]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	4a08      	ldr	r2, [pc, #32]	; (8000bf8 <SW_KEYBOARD_EVENT+0x54>)
 8000bd8:	011b      	lsls	r3, r3, #4
 8000bda:	4413      	add	r3, r2
 8000bdc:	3308      	adds	r3, #8
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4798      	blx	r3
	keyboard.keyEvent = NO_EVENT;
 8000be2:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <SW_KEYBOARD_EVENT+0x50>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	701a      	strb	r2, [r3, #0]
	keyboard.keyCoded = NO_KEY;
 8000be8:	4b02      	ldr	r3, [pc, #8]	; (8000bf4 <SW_KEYBOARD_EVENT+0x50>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	705a      	strb	r2, [r3, #1]
}
 8000bee:	bf00      	nop
			machine_state_reset();
		}
	}
}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000104 	.word	0x20000104
 8000bf8:	080037c8 	.word	0x080037c8

08000bfc <ADXL345__init>:

void ADXL345__start_measure(void) {
	sw_i2c_write_reg8( ADXL345_I2C_ADDR, ADXL345_REG_POWER_CTL, ( 1<<3) ); // Third bit
}

I2CSTATUS ADXL345__init(void) {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
	I2CSTATUS status = sw_i2c_slave_test( ADXL345_I2C_ADDR, 3, 100 );
 8000c02:	2264      	movs	r2, #100	; 0x64
 8000c04:	2103      	movs	r1, #3
 8000c06:	203a      	movs	r0, #58	; 0x3a
 8000c08:	f001 fd10 	bl	800262c <sw_i2c_slave_test>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	71fb      	strb	r3, [r7, #7]
	return status;
 8000c10:	79fb      	ldrb	r3, [r7, #7]
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <HAL_I2C_Mem_Read>:
#define I2C_TIMEOUT 0

float Acc_Scale;
float Gyr_Scale;

static I2CSTATUS HAL_I2C_Mem_Read ( uint8_t devAddress, uint8_t regAddress, uint8_t regSize, uint8_t * buff, uint8_t len, uint8_t timeout ) {
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	603b      	str	r3, [r7, #0]
 8000c22:	4603      	mov	r3, r0
 8000c24:	71fb      	strb	r3, [r7, #7]
 8000c26:	460b      	mov	r3, r1
 8000c28:	71bb      	strb	r3, [r7, #6]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	717b      	strb	r3, [r7, #5]
	I2CSTATUS status;
	status = sw_i2c_read_bulk ( devAddress, regAddress, len, buff );
 8000c2e:	7e3b      	ldrb	r3, [r7, #24]
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	79b9      	ldrb	r1, [r7, #6]
 8000c34:	79f8      	ldrb	r0, [r7, #7]
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	f001 fa7c 	bl	8002134 <sw_i2c_read_bulk>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	73fb      	strb	r3, [r7, #15]
	delay_ms(2);
 8000c40:	2002      	movs	r0, #2
 8000c42:	f001 ff8d 	bl	8002b60 <delay_ms>
	return status;
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <MPU6050_GetIntStatusRegister>:
	tmp &= ~(1 << MPU6050_INTERRUPT_DATA_RDY_BIT);
	tmp |= ((Enable & 0x1) << MPU6050_INTERRUPT_DATA_RDY_BIT);
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 1, &tmp, 1, I2C_TIMEOUT );
}

uint8_t MPU6050_GetIntStatusRegister(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af02      	add	r7, sp, #8
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_INT_STATUS, 1, &tmp, 1, I2C_TIMEOUT );
 8000c56:	1dfb      	adds	r3, r7, #7
 8000c58:	2200      	movs	r2, #0
 8000c5a:	9201      	str	r2, [sp, #4]
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	9200      	str	r2, [sp, #0]
 8000c60:	2201      	movs	r2, #1
 8000c62:	213a      	movs	r1, #58	; 0x3a
 8000c64:	20d0      	movs	r0, #208	; 0xd0
 8000c66:	f7ff ffd8 	bl	8000c1a <HAL_I2C_Mem_Read>
	return tmp;
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <MPU6050_GetMotionStatusRegister>:
	tmp &= ~(0x07);
	tmp |= Dhpf & 0x7;
	HAL_I2C_Mem_Write( MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, &tmp, 1, I2C_TIMEOUT );
}

uint8_t MPU6050_GetMotionStatusRegister(void) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af02      	add	r7, sp, #8
	uint8_t tmp;
	HAL_I2C_Mem_Read( MPU6050_ADDRESS, MPU6050_RA_MOT_DETECT_STATUS, 1, &tmp, 1, I2C_TIMEOUT );
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	9201      	str	r2, [sp, #4]
 8000c80:	2201      	movs	r2, #1
 8000c82:	9200      	str	r2, [sp, #0]
 8000c84:	2201      	movs	r2, #1
 8000c86:	2161      	movs	r1, #97	; 0x61
 8000c88:	20d0      	movs	r0, #208	; 0xd0
 8000c8a:	f7ff ffc6 	bl	8000c1a <HAL_I2C_Mem_Read>
	return tmp;
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <EXTI3_IRQHandler>:
	EXTI->IMR1 			|= EXTI_IMR1_IM3;			// Interrupt Mask on line 3
	NVIC_EnableIRQ( EXTI3_IRQn );
#endif
}

void EXTI3_IRQHandler(void) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF3) {		// Pending bit for line 3
 8000c9e:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <EXTI3_IRQHandler+0x4c>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	f003 0308 	and.w	r3, r3, #8
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d018      	beq.n	8000cdc <EXTI3_IRQHandler+0x44>
		EXTI->PR1 = EXTI_PR1_PIF3;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <EXTI3_IRQHandler+0x4c>)
 8000cac:	2208      	movs	r2, #8
 8000cae:	615a      	str	r2, [r3, #20]
/******************************************************************************/

extern const I2C_t * sw_i2c_get_handle(void);

static INLINE bool sw_is_BUSY_flag_ready(void) {
	if( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_BUSY ) return true; else  return false;
 8000cb0:	f001 fcb0 	bl	8002614 <sw_i2c_get_handle>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	699b      	ldr	r3, [r3, #24]
 8000cba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <EXTI3_IRQHandler+0x2e>
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e000      	b.n	8000cc8 <EXTI3_IRQHandler+0x30>
 8000cc6:	2300      	movs	r3, #0

		if ( sw_is_BUSY_flag_ready() == true ) return;
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d106      	bne.n	8000cda <EXTI3_IRQHandler+0x42>

		uint8_t interrupts = MPU6050_GetIntStatusRegister();
 8000ccc:	f7ff ffc0 	bl	8000c50 <MPU6050_GetIntStatusRegister>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	71fb      	strb	r3, [r7, #7]
		MPU6050_GetMotionStatusRegister();
 8000cd4:	f7ff ffce 	bl	8000c74 <MPU6050_GetMotionStatusRegister>
 8000cd8:	e000      	b.n	8000cdc <EXTI3_IRQHandler+0x44>
		if ( sw_is_BUSY_flag_ready() == true ) return;
 8000cda:	bf00      	nop
//			sprintf((char*) buffer, "Freefall detected\n\r");
//			UART1_SendString((char*) buffer);
		}

	}
}
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40010400 	.word	0x40010400

08000ce8 <SystemClock_Config>:
			 );
}
/**********************************************************************/

/**********************************************************************/
void SystemClock_Config(void) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	2304      	movs	r3, #4
 8000cf0:	607b      	str	r3, [r7, #4]
	MODIFY_REG( FLASH->ACR, FLASH_ACR_LATENCY, latency );
 8000cf2:	4b5c      	ldr	r3, [pc, #368]	; (8000e64 <SystemClock_Config+0x17c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f023 0207 	bic.w	r2, r3, #7
 8000cfa:	495a      	ldr	r1, [pc, #360]	; (8000e64 <SystemClock_Config+0x17c>)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	600b      	str	r3, [r1, #0]
	while ( (FLASH->ACR & FLASH_ACR_LATENCY) == 0 ) {}
 8000d02:	bf00      	nop
 8000d04:	4b57      	ldr	r3, [pc, #348]	; (8000e64 <SystemClock_Config+0x17c>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f003 0307 	and.w	r3, r3, #7
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d0f9      	beq.n	8000d04 <SystemClock_Config+0x1c>
}
 8000d10:	bf00      	nop
	MODIFY_REG( PWR->CR1, PWR_CR1_VOS, PWR_CR1_VOS_0 );
 8000d12:	4b55      	ldr	r3, [pc, #340]	; (8000e68 <SystemClock_Config+0x180>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d1a:	4a53      	ldr	r2, [pc, #332]	; (8000e68 <SystemClock_Config+0x180>)
 8000d1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d20:	6013      	str	r3, [r2, #0]
	while ( (PWR->SR2 & PWR_SR2_VOSF) ) {}
 8000d22:	bf00      	nop
 8000d24:	4b50      	ldr	r3, [pc, #320]	; (8000e68 <SystemClock_Config+0x180>)
 8000d26:	695b      	ldr	r3, [r3, #20]
 8000d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d1f9      	bne.n	8000d24 <SystemClock_Config+0x3c>
}
 8000d30:	bf00      	nop
 8000d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d36:	613b      	str	r3, [r7, #16]
	switch ( clock ) {
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d3e:	d004      	beq.n	8000d4a <SystemClock_Config+0x62>
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d46:	d006      	beq.n	8000d56 <SystemClock_Config+0x6e>
			break;
 8000d48:	e00c      	b.n	8000d64 <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSIRDY;
 8000d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d4e:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSION;
 8000d50:	4b46      	ldr	r3, [pc, #280]	; (8000e6c <SystemClock_Config+0x184>)
 8000d52:	60bb      	str	r3, [r7, #8]
			break;
 8000d54:	e006      	b.n	8000d64 <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSERDY;
 8000d56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d5a:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSEBYP | RCC_CR_HSEON;
 8000d5c:	f44f 2350 	mov.w	r3, #851968	; 0xd0000
 8000d60:	60bb      	str	r3, [r7, #8]
			break;
 8000d62:	bf00      	nop
	SET_BIT( RCC->CR, reg ) ;
 8000d64:	4b42      	ldr	r3, [pc, #264]	; (8000e70 <SystemClock_Config+0x188>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4941      	ldr	r1, [pc, #260]	; (8000e70 <SystemClock_Config+0x188>)
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	600b      	str	r3, [r1, #0]
	while ( (RCC->CR & checkClock ) == 0 ) {}
 8000d70:	bf00      	nop
 8000d72:	4b3f      	ldr	r3, [pc, #252]	; (8000e70 <SystemClock_Config+0x188>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d0f9      	beq.n	8000d72 <SystemClock_Config+0x8a>
}
 8000d7e:	bf00      	nop
	uint16_t pllm = 1;			// 1, 2 - 8
 8000d80:	2301      	movs	r3, #1
 8000d82:	837b      	strh	r3, [r7, #26]
	uint16_t plln = 10;			// 8, 9 - 86
 8000d84:	230a      	movs	r3, #10
 8000d86:	833b      	strh	r3, [r7, #24]
	uint16_t pllr = 2;			// 2, 4, 6, 8,
 8000d88:	2302      	movs	r3, #2
 8000d8a:	82fb      	strh	r3, [r7, #22]
	pllr = (uint8_t)pllr/2 - 1;
 8000d8c:	8afb      	ldrh	r3, [r7, #22]
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	085b      	lsrs	r3, r3, #1
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	3b01      	subs	r3, #1
 8000d98:	82fb      	strh	r3, [r7, #22]
	MODIFY_REG( RCC->PLLCFGR,
 8000d9a:	4b35      	ldr	r3, [pc, #212]	; (8000e70 <SystemClock_Config+0x188>)
 8000d9c:	68da      	ldr	r2, [r3, #12]
 8000d9e:	4b35      	ldr	r3, [pc, #212]	; (8000e74 <SystemClock_Config+0x18c>)
 8000da0:	4013      	ands	r3, r2
 8000da2:	8b7a      	ldrh	r2, [r7, #26]
 8000da4:	3a01      	subs	r2, #1
 8000da6:	0111      	lsls	r1, r2, #4
 8000da8:	8b3a      	ldrh	r2, [r7, #24]
 8000daa:	0212      	lsls	r2, r2, #8
 8000dac:	4311      	orrs	r1, r2
 8000dae:	8afa      	ldrh	r2, [r7, #22]
 8000db0:	0652      	lsls	r2, r2, #25
 8000db2:	430a      	orrs	r2, r1
 8000db4:	4611      	mov	r1, r2
 8000db6:	4a2e      	ldr	r2, [pc, #184]	; (8000e70 <SystemClock_Config+0x188>)
 8000db8:	430b      	orrs	r3, r1
 8000dba:	60d3      	str	r3, [r2, #12]
}
 8000dbc:	bf00      	nop
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	61fb      	str	r3, [r7, #28]
	SET_BIT( RCC->PLLCFGR, source );
 8000dc2:	4b2b      	ldr	r3, [pc, #172]	; (8000e70 <SystemClock_Config+0x188>)
 8000dc4:	68da      	ldr	r2, [r3, #12]
 8000dc6:	492a      	ldr	r1, [pc, #168]	; (8000e70 <SystemClock_Config+0x188>)
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	60cb      	str	r3, [r1, #12]
}
 8000dce:	bf00      	nop
	SET_BIT( RCC->CR, RCC_CR_PLLON);
 8000dd0:	4b27      	ldr	r3, [pc, #156]	; (8000e70 <SystemClock_Config+0x188>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a26      	ldr	r2, [pc, #152]	; (8000e70 <SystemClock_Config+0x188>)
 8000dd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000dda:	6013      	str	r3, [r2, #0]
	SET_BIT( RCC->PLLCFGR, RCC_PLLCFGR_PLLREN );
 8000ddc:	4b24      	ldr	r3, [pc, #144]	; (8000e70 <SystemClock_Config+0x188>)
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	4a23      	ldr	r2, [pc, #140]	; (8000e70 <SystemClock_Config+0x188>)
 8000de2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000de6:	60d3      	str	r3, [r2, #12]
	while (((RCC->CR) & RCC_CR_PLLRDY) == 0) {}
 8000de8:	bf00      	nop
 8000dea:	4b21      	ldr	r3, [pc, #132]	; (8000e70 <SystemClock_Config+0x188>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d0f9      	beq.n	8000dea <SystemClock_Config+0x102>
}
 8000df6:	bf00      	nop
	MODIFY_REG( RCC->CFGR,
 8000df8:	4b1d      	ldr	r3, [pc, #116]	; (8000e70 <SystemClock_Config+0x188>)
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	4a1c      	ldr	r2, [pc, #112]	; (8000e70 <SystemClock_Config+0x188>)
 8000dfe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000e02:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000e06:	6093      	str	r3, [r2, #8]
}
 8000e08:	bf00      	nop
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
	switch ( pllSource ) {
 8000e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e10:	2b03      	cmp	r3, #3
 8000e12:	d009      	beq.n	8000e28 <SystemClock_Config+0x140>
 8000e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	d80f      	bhi.n	8000e3a <SystemClock_Config+0x152>
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d006      	beq.n	8000e2e <SystemClock_Config+0x146>
 8000e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d006      	beq.n	8000e34 <SystemClock_Config+0x14c>
			break;
 8000e26:	e008      	b.n	8000e3a <SystemClock_Config+0x152>
			sourceCheck = RCC_CFGR_SWS_PLL;
 8000e28:	230c      	movs	r3, #12
 8000e2a:	623b      	str	r3, [r7, #32]
			break;
 8000e2c:	e006      	b.n	8000e3c <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSI;
 8000e2e:	2304      	movs	r3, #4
 8000e30:	623b      	str	r3, [r7, #32]
			break;
 8000e32:	e003      	b.n	8000e3c <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSE;
 8000e34:	2308      	movs	r3, #8
 8000e36:	623b      	str	r3, [r7, #32]
			break;
 8000e38:	e000      	b.n	8000e3c <SystemClock_Config+0x154>
			break;
 8000e3a:	bf00      	nop
	SET_BIT( RCC->CFGR, pllSource);
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <SystemClock_Config+0x188>)
 8000e3e:	689a      	ldr	r2, [r3, #8]
 8000e40:	490b      	ldr	r1, [pc, #44]	; (8000e70 <SystemClock_Config+0x188>)
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	4313      	orrs	r3, r2
 8000e46:	608b      	str	r3, [r1, #8]
	while ( (RCC->CFGR & sourceCheck) == 0 ) {}
 8000e48:	bf00      	nop
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <SystemClock_Config+0x188>)
 8000e4c:	689a      	ldr	r2, [r3, #8]
 8000e4e:	6a3b      	ldr	r3, [r7, #32]
 8000e50:	4013      	ands	r3, r2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d0f9      	beq.n	8000e4a <SystemClock_Config+0x162>
}
 8000e56:	bf00      	nop

	rcc_SystemClock_bus_presscaler();

	rcc_SystemClockMux_switch( RCC_CFGR_SW_PLL );

	SystemCoreClockUpdate();
 8000e58:	f7ff fc4c 	bl	80006f4 <SystemCoreClockUpdate>
}
 8000e5c:	bf00      	nop
 8000e5e:	3728      	adds	r7, #40	; 0x28
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40022000 	.word	0x40022000
 8000e68:	40007000 	.word	0x40007000
 8000e6c:	00080100 	.word	0x00080100
 8000e70:	40021000 	.word	0x40021000
 8000e74:	f9ff808f 	.word	0xf9ff808f

08000e78 <register_measure_callback>:
volatile static uint8_t measureDataReadyFlag	= 0;

static T_RESULTS results;				// Kontener na pomiary

static void ( *measure_callback )( T_RESULTS *results );
void register_measure_callback( void (*callback)( T_RESULTS *results) ) {
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	measure_callback = callback;
 8000e80:	4a04      	ldr	r2, [pc, #16]	; (8000e94 <register_measure_callback+0x1c>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
}
 8000e86:	bf00      	nop
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	20000110 	.word	0x20000110

08000e98 <EXTI2_IRQHandler>:

	NVIC_EnableIRQ( EXTI3_IRQn );
	return 1;
}

void EXTI2_IRQHandler(void) {
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF2) {				// Pending bit for line 3
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <EXTI2_IRQHandler+0x20>)
 8000e9e:	695b      	ldr	r3, [r3, #20]
 8000ea0:	f003 0304 	and.w	r3, r3, #4
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d002      	beq.n	8000eae <EXTI2_IRQHandler+0x16>
		EXTI->PR1 = EXTI_PR1_PIF2;
 8000ea8:	4b03      	ldr	r3, [pc, #12]	; (8000eb8 <EXTI2_IRQHandler+0x20>)
 8000eaa:	2204      	movs	r2, #4
 8000eac:	615a      	str	r2, [r3, #20]

	}
}
 8000eae:	bf00      	nop
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	40010400 	.word	0x40010400

08000ebc <gpio_pin_cfg>:

#include "sw_mcu_conf.h"
#include "sw_gpio.h"

/******************* Funkcja ustawiająca trybyb pracy pinów *********************/
void gpio_pin_cfg( GPIO_TypeDef * const port, T_GPIO_PIN pin, T_GPIO_MODE mode ) {
 8000ebc:	b480      	push	{r7}
 8000ebe:	b087      	sub	sp, #28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	807b      	strh	r3, [r7, #2]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	803b      	strh	r3, [r7, #0]
	if (mode & 0x100u)
 8000ecc:	883b      	ldrh	r3, [r7, #0]
 8000ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d006      	beq.n	8000ee4 <gpio_pin_cfg+0x28>
		port->OTYPER |= pin;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685a      	ldr	r2, [r3, #4]
 8000eda:	887b      	ldrh	r3, [r7, #2]
 8000edc:	431a      	orrs	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	e006      	b.n	8000ef2 <gpio_pin_cfg+0x36>
	else
		port->OTYPER &= (uint32_t) ~pin;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	887a      	ldrh	r2, [r7, #2]
 8000eea:	43d2      	mvns	r2, r2
 8000eec:	401a      	ands	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	605a      	str	r2, [r3, #4]
	pin = __builtin_ctz(pin) * 2;
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	fa93 f3a3 	rbit	r3, r3
 8000ef8:	fab3 f383 	clz	r3, r3
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	807b      	strh	r3, [r7, #2]

	uint32_t reset_mask = ~(0x03u << pin);
 8000f02:	887b      	ldrh	r3, [r7, #2]
 8000f04:	2203      	movs	r2, #3
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	613b      	str	r3, [r7, #16]
	uint32_t reg_val;

	reg_val = port->MODER;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8000f14:	68fa      	ldr	r2, [r7, #12]
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x600u) >> 9u) << pin);
 8000f1c:	883b      	ldrh	r3, [r7, #0]
 8000f1e:	0a5b      	lsrs	r3, r3, #9
 8000f20:	f003 0203 	and.w	r2, r3, #3
 8000f24:	887b      	ldrh	r3, [r7, #2]
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]
	port->MODER = reg_val;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	601a      	str	r2, [r3, #0]
	reg_val = port->PUPDR;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	4013      	ands	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x30u) >> 4u) << pin);
 8000f44:	883b      	ldrh	r3, [r7, #0]
 8000f46:	091b      	lsrs	r3, r3, #4
 8000f48:	f003 0203 	and.w	r2, r3, #3
 8000f4c:	887b      	ldrh	r3, [r7, #2]
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	68fa      	ldr	r2, [r7, #12]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]
	port->PUPDR = reg_val;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	60da      	str	r2, [r3, #12]
	reg_val = port->OSPEEDR;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0xC0u) >> 6u) << pin);
 8000f6c:	883b      	ldrh	r3, [r7, #0]
 8000f6e:	099b      	lsrs	r3, r3, #6
 8000f70:	f003 0203 	and.w	r2, r3, #3
 8000f74:	887b      	ldrh	r3, [r7, #2]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	60fb      	str	r3, [r7, #12]
	port->OSPEEDR = reg_val;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	609a      	str	r2, [r3, #8]

	volatile uint32_t * reg_adr;
	reg_adr = &port->AFR[0];
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3320      	adds	r3, #32
 8000f8a:	617b      	str	r3, [r7, #20]
	pin *= 2;
 8000f8c:	887b      	ldrh	r3, [r7, #2]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	807b      	strh	r3, [r7, #2]

	if (pin > 28) {
 8000f92:	887b      	ldrh	r3, [r7, #2]
 8000f94:	2b1c      	cmp	r3, #28
 8000f96:	d905      	bls.n	8000fa4 <gpio_pin_cfg+0xe8>
		pin -= 32;
 8000f98:	887b      	ldrh	r3, [r7, #2]
 8000f9a:	3b20      	subs	r3, #32
 8000f9c:	807b      	strh	r3, [r7, #2]
		reg_adr = &port->AFR[1];
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	3324      	adds	r3, #36	; 0x24
 8000fa2:	617b      	str	r3, [r7, #20]
	}
	reg_val = *reg_adr;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	60fb      	str	r3, [r7, #12]
	reg_val &= ~(0x0fu << pin);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	220f      	movs	r2, #15
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	68fa      	ldr	r2, [r7, #12]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
	reg_val |= (uint32_t) (mode & 0x0ful) << pin;
 8000fba:	883b      	ldrh	r3, [r7, #0]
 8000fbc:	f003 020f 	and.w	r2, r3, #15
 8000fc0:	887b      	ldrh	r3, [r7, #2]
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	60fb      	str	r3, [r7, #12]
	*reg_adr = reg_val;
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	601a      	str	r2, [r3, #0]
}
 8000fd2:	bf00      	nop
 8000fd4:	371c      	adds	r7, #28
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <RCC_gpio_init>:
#endif
}
#endif

#if defined STM32L412KBx_nucleo
void RCC_gpio_init( void ) {
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0

#ifdef RTC_PORTA_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <RCC_gpio_init+0x28>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe8:	4a07      	ldr	r2, [pc, #28]	; (8001008 <RCC_gpio_init+0x28>)
 8000fea:	f043 0301 	orr.w	r3, r3, #1
 8000fee:	64d3      	str	r3, [r2, #76]	; 0x4c
#endif
#ifdef RTC_PORTB_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <RCC_gpio_init+0x28>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff4:	4a04      	ldr	r2, [pc, #16]	; (8001008 <RCC_gpio_init+0x28>)
 8000ff6:	f043 0302 	orr.w	r3, r3, #2
 8000ffa:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOGEN;
#endif
#ifdef RTC_PORTH_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOHEN;
#endif
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40021000 	.word	0x40021000

0800100c <gpio_pin_HI>:

#ifdef BSRR_REG
	inline void gpio_pin_LO(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
		port->BRR = pin;
	}
	inline void gpio_pin_HI(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	807b      	strh	r3, [r7, #2]
		port->BSRR = pin;
 8001018:	887a      	ldrh	r2, [r7, #2]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	619a      	str	r2, [r3, #24]
	}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <gpio_pin_XOR>:
	inline void gpio_pin_HI(  GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
		port->BSRRL = pin;
	}
#endif

inline void gpio_pin_XOR( GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
 8001032:	460b      	mov	r3, r1
 8001034:	807b      	strh	r3, [r7, #2]
	port->ODR ^= pin;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	695a      	ldr	r2, [r3, #20]
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	405a      	eors	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	615a      	str	r2, [r3, #20]
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <gpio_pin_IMPULSES>:

void gpio_pin_IMPULSES( GPIO_TypeDef * const port, T_GPIO_PIN pin, uint8_t num ) {
 800104e:	b480      	push	{r7}
 8001050:	b083      	sub	sp, #12
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
 8001056:	460b      	mov	r3, r1
 8001058:	807b      	strh	r3, [r7, #2]
 800105a:	4613      	mov	r3, r2
 800105c:	707b      	strb	r3, [r7, #1]
	num = 2*num + 2;
 800105e:	787b      	ldrb	r3, [r7, #1]
 8001060:	3301      	adds	r3, #1
 8001062:	b2db      	uxtb	r3, r3
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	707b      	strb	r3, [r7, #1]
	while ( --num ) {
 8001068:	e00c      	b.n	8001084 <gpio_pin_IMPULSES+0x36>
		if ( num%2 ) {
 800106a:	787b      	ldrb	r3, [r7, #1]
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <gpio_pin_IMPULSES+0x30>
			port->BRR = pin;
 8001076:	887a      	ldrh	r2, [r7, #2]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	629a      	str	r2, [r3, #40]	; 0x28
 800107c:	e002      	b.n	8001084 <gpio_pin_IMPULSES+0x36>
		} else {
			port->BSRR = pin;
 800107e:	887a      	ldrh	r2, [r7, #2]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	619a      	str	r2, [r3, #24]
	while ( --num ) {
 8001084:	787b      	ldrb	r3, [r7, #1]
 8001086:	3b01      	subs	r3, #1
 8001088:	707b      	strb	r3, [r7, #1]
 800108a:	787b      	ldrb	r3, [r7, #1]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1ec      	bne.n	800106a <gpio_pin_IMPULSES+0x1c>
		}
	}
}
 8001090:	bf00      	nop
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
	...

080010a0 <sw_led_off>:

volatile uint32_t ledEventFlag = 0;


#ifdef BSRR_REG
void sw_led_off( void ) {
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
	LED_PORT->BSRR = LED_PIN;
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <sw_led_off+0x14>)
 80010a6:	2208      	movs	r2, #8
 80010a8:	619a      	str	r2, [r3, #24]
}
 80010aa:	bf00      	nop
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	48000400 	.word	0x48000400

080010b8 <sw_led_xor>:
	}
	void sw_led_on( void ) {
		LED_PORT->BSRRH = LED_PIN;
	}
#endif
void sw_led_xor( void ) {
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
	LED_PORT->ODR ^= LED_PIN;
 80010bc:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <sw_led_xor+0x1c>)
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <sw_led_xor+0x1c>)
 80010c2:	f083 0308 	eor.w	r3, r3, #8
 80010c6:	6153      	str	r3, [r2, #20]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	48000400 	.word	0x48000400

080010d8 <sw_led_blink>:




void sw_led_blink( void ) { sw_led_xor(); }
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
 80010dc:	f7ff ffec 	bl	80010b8 <sw_led_xor>
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <sw_led_debug_init>:

void sw_led_debug_init( void ) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0

	sw_led_off( LED2_PORT, LED2_PIN_BLUE );
	sw_led_off( LED2_PORT, LED2_PIN_RED );
	sw_led_off( LED2_PORT, LED2_PIN_GREEN );
#else
	gpio_pin_cfg( LED_PORT, LED_PIN, 	gpio_mode_output_PP_LS );
 80010e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ec:	2108      	movs	r1, #8
 80010ee:	480d      	ldr	r0, [pc, #52]	; (8001124 <sw_led_debug_init+0x40>)
 80010f0:	f7ff fee4 	bl	8000ebc <gpio_pin_cfg>
	sw_led_off();
 80010f4:	f7ff ffd4 	bl	80010a0 <sw_led_off>
#endif

#ifdef	DEBUG_PIN0
	gpio_pin_cfg( DEBUG_PORT0, DEBUG_PIN0, gpio_mode_output_PP_HS );
 80010f8:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 80010fc:	2108      	movs	r1, #8
 80010fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001102:	f7ff fedb 	bl	8000ebc <gpio_pin_cfg>
	gpio_pin_HI( DEBUG_PORT0, DEBUG_PIN0);
 8001106:	2108      	movs	r1, #8
 8001108:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110c:	f7ff ff7e 	bl	800100c <gpio_pin_HI>

#endif
#ifdef	DEBUG_PIN1
	gpio_pin_cfg( DEBUG_PORT1, DEBUG_PIN1, gpio_mode_output_PP_HS );
 8001110:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8001114:	2102      	movs	r1, #2
 8001116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111a:	f7ff fecf 	bl	8000ebc <gpio_pin_cfg>
#endif
#ifdef	DEBUG_PIN2
	gpio_pin_cfg( DEBUG_PORT2, DEBUG_PIN2, gpio_mode_output_PP_HS );
#endif
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	48000400 	.word	0x48000400

08001128 <sw_led_start_blinking>:

static uint8_t blinkCounter = 0;
static uint8_t blinkDelay = 0;
void sw_led_start_blinking( uint8_t repeat, uint16_t delay ) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	460a      	mov	r2, r1
 8001132:	71fb      	strb	r3, [r7, #7]
 8001134:	4613      	mov	r3, r2
 8001136:	80bb      	strh	r3, [r7, #4]
	sw_led_off();
 8001138:	f7ff ffb2 	bl	80010a0 <sw_led_off>
	blinkCounter = 2*repeat;
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4b05      	ldr	r3, [pc, #20]	; (8001158 <sw_led_start_blinking+0x30>)
 8001144:	701a      	strb	r2, [r3, #0]
	blinkDelay = delay;
 8001146:	88bb      	ldrh	r3, [r7, #4]
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4b04      	ldr	r3, [pc, #16]	; (800115c <sw_led_start_blinking+0x34>)
 800114c:	701a      	strb	r2, [r3, #0]
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000114 	.word	0x20000114
 800115c:	20000115 	.word	0x20000115

08001160 <sw_led_blinking>:
int8_t sw_led_get_status(void) {
	if (blinkCounter == 0) 	return (int8_t)_led_not_blinking;
	else					return (int8_t)_led_blinking;
}

void sw_led_blinking(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeśli
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <sw_led_blinking+0x38>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d012      	beq.n	8001192 <sw_led_blinking+0x32>
 800116c:	4b0b      	ldr	r3, [pc, #44]	; (800119c <sw_led_blinking+0x3c>)
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	b29b      	uxth	r3, r3
 8001172:	2b00      	cmp	r3, #0
 8001174:	d10d      	bne.n	8001192 <sw_led_blinking+0x32>
	else {
		softTimer3 = blinkDelay;
 8001176:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <sw_led_blinking+0x40>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b29a      	uxth	r2, r3
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <sw_led_blinking+0x3c>)
 800117e:	801a      	strh	r2, [r3, #0]
		sw_led_blink();
 8001180:	f7ff ffaa 	bl	80010d8 <sw_led_blink>
		blinkCounter--;
 8001184:	4b04      	ldr	r3, [pc, #16]	; (8001198 <sw_led_blinking+0x38>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	3b01      	subs	r3, #1
 800118a:	b2da      	uxtb	r2, r3
 800118c:	4b02      	ldr	r3, [pc, #8]	; (8001198 <sw_led_blinking+0x38>)
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	e000      	b.n	8001194 <sw_led_blinking+0x34>
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeśli
 8001192:	bf00      	nop
	}
}
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000114 	.word	0x20000114
 800119c:	200005d2 	.word	0x200005d2
 80011a0:	20000115 	.word	0x20000115

080011a4 <__NVIC_EnableIRQ>:
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	db0b      	blt.n	80011ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	f003 021f 	and.w	r2, r3, #31
 80011bc:	4907      	ldr	r1, [pc, #28]	; (80011dc <__NVIC_EnableIRQ+0x38>)
 80011be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c2:	095b      	lsrs	r3, r3, #5
 80011c4:	2001      	movs	r0, #1
 80011c6:	fa00 f202 	lsl.w	r2, r0, r2
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	e000e100 	.word	0xe000e100

080011e0 <WriteCmd>:
}
#endif
//***********************************************
// Zapisanie kodu komendy do sterownika SSD1306
//***********************************************
static void WriteCmd( uint8_t cmd ) {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
	sw_transmision_write( cmd );
	#if USE_CS==1
	CS_HI;
	#endif
#elif (TRANSMISSION_MODE==SOFT_I2C) || (TRANSMISSION_MODE==HARD_I2C)
	sw_i2c_write_reg8( I2C_ADDRESS, I2C_CTRL_DC_0, cmd );
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	461a      	mov	r2, r3
 80011ee:	2100      	movs	r1, #0
 80011f0:	2078      	movs	r0, #120	; 0x78
 80011f2:	f001 f88b 	bl	800230c <sw_i2c_write_reg8>
#endif
	delay_us(20);
 80011f6:	2014      	movs	r0, #20
 80011f8:	f001 fcca 	bl	8002b90 <delay_us>
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <WriteData>:
//***********************************************
// Zapisanie danej do pamięci obrazu sterownika SSD1306
//***********************************************
static void WriteData( uint8_t regAddr, uint8_t * buffer, uint16_t cnt ) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	71fb      	strb	r3, [r7, #7]
 8001210:	4613      	mov	r3, r2
 8001212:	80bb      	strh	r3, [r7, #4]
		WriteSpi( buffer[i] ); 				// zapis danej
	}
	CS_HI;
#endif
#ifdef SSD1306_I2C
	sw_i2c_write_bulk( SSD1306_ADDR, SSD1306_SETSTARTLINE, cnt, buffer );
 8001214:	88ba      	ldrh	r2, [r7, #4]
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	2140      	movs	r1, #64	; 0x40
 800121a:	2078      	movs	r0, #120	; 0x78
 800121c:	f000 fe12 	bl	8001e44 <sw_i2c_write_bulk>
#endif
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <sw_display_cls>:

//**********************************************
// Zeruj bufor wyświetlacza
// i zapisz jego zwartość do RAM obrazu
//**********************************************
void sw_display_cls( uint8_t *buffer, uint8_t pattern ) {
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	70fb      	strb	r3, [r7, #3]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 8001234:	2300      	movs	r3, #0
 8001236:	81fb      	strh	r3, [r7, #14]
 8001238:	e007      	b.n	800124a <sw_display_cls+0x22>
		buffer[i] = pattern;
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	4413      	add	r3, r2
 8001240:	78fa      	ldrb	r2, [r7, #3]
 8001242:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 8001244:	89fb      	ldrh	r3, [r7, #14]
 8001246:	3301      	adds	r3, #1
 8001248:	81fb      	strh	r3, [r7, #14]
 800124a:	89fb      	ldrh	r3, [r7, #14]
 800124c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001250:	d3f3      	bcc.n	800123a <sw_display_cls+0x12>
	}
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <sw_ssd1306_display>:
//***********************************************

//************ Wyślij bufor RAM do sterownika ************
void sw_ssd1306_display( void ) {
 8001260:	b5b0      	push	{r4, r5, r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	2378      	movs	r3, #120	; 0x78
 8001268:	71fb      	strb	r3, [r7, #7]
static INLINE uint8_t	sw_i2c_read( uint8_t dummy ) {
	while ( ( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
	return ( sw_i2c_get_handle()->I2C->RXDR & 0xFF );
}
static INLINE void sw_i2c_set_7bitAddr( uint8_t devAddr ) {
	MODIFY_REG( sw_i2c_get_handle()->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 800126a:	f001 f9d3 	bl	8002614 <sw_i2c_get_handle>
 800126e:	4603      	mov	r3, r0
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f423 747f 	bic.w	r4, r3, #1020	; 0x3fc
 8001278:	f024 0403 	bic.w	r4, r4, #3
 800127c:	79fd      	ldrb	r5, [r7, #7]
 800127e:	f001 f9c9 	bl	8002614 <sw_i2c_get_handle>
 8001282:	4603      	mov	r3, r0
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	ea44 0205 	orr.w	r2, r4, r5
 800128a:	605a      	str	r2, [r3, #4]
}
 800128c:	bf00      	nop
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( 0x21  );				// Command_Column_Address_Set
 800128e:	2021      	movs	r0, #33	; 0x21
 8001290:	f7ff ffa6 	bl	80011e0 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 8001294:	2000      	movs	r0, #0
 8001296:	f7ff ffa3 	bl	80011e0 <WriteCmd>
	WriteCmd( SCREEN_WIDTH  - 1  );	// End
 800129a:	207f      	movs	r0, #127	; 0x7f
 800129c:	f7ff ffa0 	bl	80011e0 <WriteCmd>

	WriteCmd( 0x22  );				// Command_Page_Address_Set
 80012a0:	2022      	movs	r0, #34	; 0x22
 80012a2:	f7ff ff9d 	bl	80011e0 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 80012a6:	2000      	movs	r0, #0
 80012a8:	f7ff ff9a 	bl	80011e0 <WriteCmd>
	WriteCmd( SCREEN_HEIGHT - 1 );	// End
 80012ac:	203f      	movs	r0, #63	; 0x3f
 80012ae:	f7ff ff97 	bl	80011e0 <WriteCmd>

	WriteCmd( SSD1306_SETLOWCOLUMN  );
 80012b2:	2000      	movs	r0, #0
 80012b4:	f7ff ff94 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_SETHIGHCOLUMN );
 80012b8:	2010      	movs	r0, #16
 80012ba:	f7ff ff91 	bl	80011e0 <WriteCmd>
#if SCREEN_HEIGHT == 64
	WriteCmd( 0xB0 );
 80012be:	20b0      	movs	r0, #176	; 0xb0
 80012c0:	f7ff ff8e 	bl	80011e0 <WriteCmd>
#endif
#if SCREEN_HEIGHT == 32
	WriteCmd( 0xB4 );
#endif
//	delay_ms(100);
   	WriteData( SSD1306_SETSTARTLINE, (uint8_t *)ActualDMABuffer, FRAMEBUFFER_ALL );
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <sw_ssd1306_display+0x84>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012cc:	4619      	mov	r1, r3
 80012ce:	2040      	movs	r0, #64	; 0x40
 80012d0:	f7ff ff98 	bl	8001204 <WriteData>
	delay_us(20);
 80012d4:	2014      	movs	r0, #20
 80012d6:	f001 fc5b 	bl	8002b90 <delay_us>
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bdb0      	pop	{r4, r5, r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2000051c 	.word	0x2000051c

080012e8 <timer16_init>:
/***************************************************************/

/*********************************** Timer16 init **************************************/
static void timer16_init( uint16_t timeFPS ) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]
	RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 80012f2:	4b13      	ldr	r3, [pc, #76]	; (8001340 <timer16_init+0x58>)
 80012f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012f6:	4a12      	ldr	r2, [pc, #72]	; (8001340 <timer16_init+0x58>)
 80012f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012fc:	6613      	str	r3, [r2, #96]	; 0x60
	TIM16->PSC = (uint32_t)SystemCoreClock / 0xFFFF / timeFPS - 1;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <timer16_init+0x5c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a11      	ldr	r2, [pc, #68]	; (8001348 <timer16_init+0x60>)
 8001304:	fba2 2303 	umull	r2, r3, r2, r3
 8001308:	0bda      	lsrs	r2, r3, #15
 800130a:	88fb      	ldrh	r3, [r7, #6]
 800130c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001310:	4a0e      	ldr	r2, [pc, #56]	; (800134c <timer16_init+0x64>)
 8001312:	3b01      	subs	r3, #1
 8001314:	6293      	str	r3, [r2, #40]	; 0x28
	TIM16->ARR = 0xFFFF - 1;
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <timer16_init+0x64>)
 8001318:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800131c:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM16->DIER	= TIM_DIER_UIE;		// Update Event Interrupt
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <timer16_init+0x64>)
 8001320:	2201      	movs	r2, #1
 8001322:	60da      	str	r2, [r3, #12]

	TIM16->CR1 |= TIM_CR1_CEN;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <timer16_init+0x64>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a08      	ldr	r2, [pc, #32]	; (800134c <timer16_init+0x64>)
 800132a:	f043 0301 	orr.w	r3, r3, #1
 800132e:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ( TIM1_UP_TIM16_IRQn );
 8001330:	2019      	movs	r0, #25
 8001332:	f7ff ff37 	bl	80011a4 <__NVIC_EnableIRQ>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40021000 	.word	0x40021000
 8001344:	20000000 	.word	0x20000000
 8001348:	80008001 	.word	0x80008001
 800134c:	40014400 	.word	0x40014400

08001350 <sw_ssd1306_init>:
	}
}
/****************************************************************************************/

//************* INICJALIZACJA sterownika SSD1306
void sw_ssd1306_init(void) {
 8001350:	b5b0      	push	{r4, r5, r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
//	ActualDMABuffer = SpectrumBuffer;
//	ActualDMABuffer = TextBufferDisplay;
	ActualDMABuffer = TextBuffer;
 8001356:	4b3a      	ldr	r3, [pc, #232]	; (8001440 <sw_ssd1306_init+0xf0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a3a      	ldr	r2, [pc, #232]	; (8001444 <sw_ssd1306_init+0xf4>)
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	2378      	movs	r3, #120	; 0x78
 8001360:	71fb      	strb	r3, [r7, #7]
	MODIFY_REG( sw_i2c_get_handle()->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8001362:	f001 f957 	bl	8002614 <sw_i2c_get_handle>
 8001366:	4603      	mov	r3, r0
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f423 747f 	bic.w	r4, r3, #1020	; 0x3fc
 8001370:	f024 0403 	bic.w	r4, r4, #3
 8001374:	79fd      	ldrb	r5, [r7, #7]
 8001376:	f001 f94d 	bl	8002614 <sw_i2c_get_handle>
 800137a:	4603      	mov	r3, r0
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	ea44 0205 	orr.w	r2, r4, r5
 8001382:	605a      	str	r2, [r3, #4]
}
 8001384:	bf00      	nop
	RES_LO;
	RES_HI;
#endif
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( SSD1306_DISPLAYOFF );
 8001386:	20ae      	movs	r0, #174	; 0xae
 8001388:	f7ff ff2a 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_SETDISPLAYCLOCKDIV );
 800138c:	20d5      	movs	r0, #213	; 0xd5
 800138e:	f7ff ff27 	bl	80011e0 <WriteCmd>
	WriteCmd( OLED_CONTRAST );
 8001392:	20f0      	movs	r0, #240	; 0xf0
 8001394:	f7ff ff24 	bl	80011e0 <WriteCmd>

	WriteCmd( SSD1306_SETDISPLAYOFFSET );
 8001398:	20d3      	movs	r0, #211	; 0xd3
 800139a:	f7ff ff21 	bl	80011e0 <WriteCmd>
	WriteCmd( 0x0 );
 800139e:	2000      	movs	r0, #0
 80013a0:	f7ff ff1e 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_SETSTARTLINE | 0x0 );
 80013a4:	2040      	movs	r0, #64	; 0x40
 80013a6:	f7ff ff1b 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_CHARGEPUMP );
 80013aa:	208d      	movs	r0, #141	; 0x8d
 80013ac:	f7ff ff18 	bl	80011e0 <WriteCmd>

//    if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x10 );
//    else  WriteCmd( 0x14 );	// SSD1306_SWITCHCAPVCC

	WriteCmd( 0x14 );			// SSD1306_SWITCHCAPVCC
 80013b0:	2014      	movs	r0, #20
 80013b2:	f7ff ff15 	bl	80011e0 <WriteCmd>

	WriteCmd( SSD1306_MEMORYMODE );
 80013b6:	2020      	movs	r0, #32
 80013b8:	f7ff ff12 	bl	80011e0 <WriteCmd>
	WriteCmd( 0x00 );
 80013bc:	2000      	movs	r0, #0
 80013be:	f7ff ff0f 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_SEGREMAP | 0x1 );
 80013c2:	20a1      	movs	r0, #161	; 0xa1
 80013c4:	f7ff ff0c 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_COMSCANDEC );
 80013c8:	20c8      	movs	r0, #200	; 0xc8
 80013ca:	f7ff ff09 	bl	80011e0 <WriteCmd>

	WriteCmd( SSD1306_SETCONTRAST );
 80013ce:	2081      	movs	r0, #129	; 0x81
 80013d0:	f7ff ff06 	bl	80011e0 <WriteCmd>
	WriteCmd( REFRESH_MAX );
 80013d4:	20f0      	movs	r0, #240	; 0xf0
 80013d6:	f7ff ff03 	bl	80011e0 <WriteCmd>

//	if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x9F );
//	else WriteCmd( 0xCF );

	WriteCmd( 0xCF );					// SSD1306_SWITCHCAPVCC
 80013da:	20cf      	movs	r0, #207	; 0xcf
 80013dc:	f7ff ff00 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_SETPRECHARGE );
 80013e0:	20d9      	movs	r0, #217	; 0xd9
 80013e2:	f7ff fefd 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_SETCOMPINS );
	WriteCmd( 0x02 );
#endif
// ssd1306 - 128 x 64
#ifdef GLCD_RES_128_64
	WriteCmd( SSD1306_SETMULTIPLEX );
 80013e6:	20a8      	movs	r0, #168	; 0xa8
 80013e8:	f7ff fefa 	bl	80011e0 <WriteCmd>
	WriteCmd( 0x3F );
 80013ec:	203f      	movs	r0, #63	; 0x3f
 80013ee:	f7ff fef7 	bl	80011e0 <WriteCmd>

	WriteCmd( SSD1306_SETCOMPINS );
 80013f2:	20da      	movs	r0, #218	; 0xda
 80013f4:	f7ff fef4 	bl	80011e0 <WriteCmd>
	WriteCmd( 0x12 );
 80013f8:	2012      	movs	r0, #18
 80013fa:	f7ff fef1 	bl	80011e0 <WriteCmd>
#endif
	WriteCmd( SSD1306_SETVCOMDETECT );
 80013fe:	20db      	movs	r0, #219	; 0xdb
 8001400:	f7ff feee 	bl	80011e0 <WriteCmd>
	WriteCmd( 0x40 );
 8001404:	2040      	movs	r0, #64	; 0x40
 8001406:	f7ff feeb 	bl	80011e0 <WriteCmd>

	WriteCmd( SSD1306_DISPLAYALLON_RESUME );
 800140a:	20a4      	movs	r0, #164	; 0xa4
 800140c:	f7ff fee8 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_NORMALDISPLAY );
 8001410:	20a6      	movs	r0, #166	; 0xa6
 8001412:	f7ff fee5 	bl	80011e0 <WriteCmd>
	WriteCmd( SSD1306_DISPLAYON );
 8001416:	20af      	movs	r0, #175	; 0xaf
 8001418:	f7ff fee2 	bl	80011e0 <WriteCmd>

	sw_display_cls( (uint8_t *)ActualDMABuffer, 0x00 );
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <sw_ssd1306_init+0xf4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff ff00 	bl	8001228 <sw_display_cls>
	sw_ssd1306_display();
 8001428:	f7ff ff1a 	bl	8001260 <sw_ssd1306_display>

	timer16_init( 10 );
 800142c:	200a      	movs	r0, #10
 800142e:	f7ff ff5b 	bl	80012e8 <timer16_init>
	sw_dma_memset_init(8);
 8001432:	2008      	movs	r0, #8
 8001434:	f000 fb76 	bl	8001b24 <sw_dma_memset_init>
}
 8001438:	bf00      	nop
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bdb0      	pop	{r4, r5, r7, pc}
 8001440:	20000004 	.word	0x20000004
 8001444:	2000051c 	.word	0x2000051c

08001448 <graphic_draw_H_line_RAM>:
#include "displays.h"


/***************************************************************************************/
void graphic_draw_H_line_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, uint8_t width,
								  const uint32_t color, const T_GAMMA *gamma ) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	4608      	mov	r0, r1
 8001452:	4611      	mov	r1, r2
 8001454:	461a      	mov	r2, r3
 8001456:	4603      	mov	r3, r0
 8001458:	817b      	strh	r3, [r7, #10]
 800145a:	460b      	mov	r3, r1
 800145c:	813b      	strh	r3, [r7, #8]
 800145e:	4613      	mov	r3, r2
 8001460:	71fb      	strb	r3, [r7, #7]

#ifdef PANEL_RGB
	T_RGB_2ROWS colorTmp[ 8 ];
	graphic_24bit_to_rgb( color, colorTmp, gamma );
#endif
	for ( uint8_t i=0; i < width; i++ ) {
 8001462:	2300      	movs	r3, #0
 8001464:	75fb      	strb	r3, [r7, #23]
 8001466:	e00f      	b.n	8001488 <graphic_draw_H_line_RAM+0x40>
#ifdef PANEL_RGB
		graphic_set_pixel_RAM( buffer, x + i, y, colorTmp );
#elif defined COLOR_MONO
		graphic_set_pixel_RAM( buffer, x + i, y, (uint8_t *)&color );
 8001468:	7dfb      	ldrb	r3, [r7, #23]
 800146a:	b29a      	uxth	r2, r3
 800146c:	897b      	ldrh	r3, [r7, #10]
 800146e:	4413      	add	r3, r2
 8001470:	b29b      	uxth	r3, r3
 8001472:	b219      	sxth	r1, r3
 8001474:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001478:	f107 0320 	add.w	r3, r7, #32
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f002 f8b3 	bl	80035e8 <_etext>
	for ( uint8_t i=0; i < width; i++ ) {
 8001482:	7dfb      	ldrb	r3, [r7, #23]
 8001484:	3301      	adds	r3, #1
 8001486:	75fb      	strb	r3, [r7, #23]
 8001488:	7dfa      	ldrb	r2, [r7, #23]
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	429a      	cmp	r2, r3
 800148e:	d3eb      	bcc.n	8001468 <graphic_draw_H_line_RAM+0x20>
#endif
	}
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	3718      	adds	r7, #24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <graphic_fill_rectangle_RAM>:
}
/***************************************************************************************/

/***************************************************************************************/
void graphic_fill_rectangle_RAM( volatile T_DISPLAY *buffer, int16_t xPos, int16_t yPos, uint8_t width,
								 uint8_t height, const uint32_t color, const T_GAMMA *gamma ) {
 800149a:	b580      	push	{r7, lr}
 800149c:	b088      	sub	sp, #32
 800149e:	af02      	add	r7, sp, #8
 80014a0:	60f8      	str	r0, [r7, #12]
 80014a2:	4608      	mov	r0, r1
 80014a4:	4611      	mov	r1, r2
 80014a6:	461a      	mov	r2, r3
 80014a8:	4603      	mov	r3, r0
 80014aa:	817b      	strh	r3, [r7, #10]
 80014ac:	460b      	mov	r3, r1
 80014ae:	813b      	strh	r3, [r7, #8]
 80014b0:	4613      	mov	r3, r2
 80014b2:	71fb      	strb	r3, [r7, #7]
	for ( uint8_t i=0; i < height; i++ ) {
 80014b4:	2300      	movs	r3, #0
 80014b6:	75fb      	strb	r3, [r7, #23]
 80014b8:	e013      	b.n	80014e2 <graphic_fill_rectangle_RAM+0x48>
		graphic_draw_H_line_RAM( buffer, xPos, yPos+i, width, color, gamma );
 80014ba:	7dfb      	ldrb	r3, [r7, #23]
 80014bc:	b29a      	uxth	r2, r3
 80014be:	893b      	ldrh	r3, [r7, #8]
 80014c0:	4413      	add	r3, r2
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	b21a      	sxth	r2, r3
 80014c6:	79f8      	ldrb	r0, [r7, #7]
 80014c8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80014cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	4603      	mov	r3, r0
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f7ff ffb6 	bl	8001448 <graphic_draw_H_line_RAM>
	for ( uint8_t i=0; i < height; i++ ) {
 80014dc:	7dfb      	ldrb	r3, [r7, #23]
 80014de:	3301      	adds	r3, #1
 80014e0:	75fb      	strb	r3, [r7, #23]
 80014e2:	7dfa      	ldrb	r2, [r7, #23]
 80014e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d3e6      	bcc.n	80014ba <graphic_fill_rectangle_RAM+0x20>
	}
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <polish_letters_UTF8>:
	0xC499,  /*ę, */
	0xC584,  /*ń, */
	0xC3B3,  /*ó, */
};
/*****************************************************************/
uint8_t polish_letters_UTF8( CHAR * codeChar ) {
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	if ( *codeChar < 128 ) {
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	b25b      	sxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	db01      	blt.n	800150e <polish_letters_UTF8+0x16>
		return ASCII;
 800150a:	2313      	movs	r3, #19
 800150c:	e02c      	b.n	8001568 <polish_letters_UTF8+0x70>
	}
	uint8_t tmp = ASCII;
 800150e:	2313      	movs	r3, #19
 8001510:	73bb      	strb	r3, [r7, #14]
	uint16_t a = (uint16_t)( *codeChar << 8);		// High nibble
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	b29b      	uxth	r3, r3
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	81bb      	strh	r3, [r7, #12]
			 a = (uint16_t)a | *(codeChar +1);		// Low  nibble
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3301      	adds	r3, #1
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	b29a      	uxth	r2, r3
 8001524:	89bb      	ldrh	r3, [r7, #12]
 8001526:	4313      	orrs	r3, r2
 8001528:	81bb      	strh	r3, [r7, #12]

	for ( uint8_t i = 0; i < PL_CHARACTERS_COUNT; i++ ) {
 800152a:	2300      	movs	r3, #0
 800152c:	73fb      	strb	r3, [r7, #15]
 800152e:	e017      	b.n	8001560 <polish_letters_UTF8+0x68>

			if ( *codeChar >= 0x81 && *codeChar <= 0xBC ) {
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b80      	cmp	r3, #128	; 0x80
 8001536:	d905      	bls.n	8001544 <polish_letters_UTF8+0x4c>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2bbc      	cmp	r3, #188	; 0xbc
 800153e:	d801      	bhi.n	8001544 <polish_letters_UTF8+0x4c>
				return UTF8_LOW;
 8001540:	2314      	movs	r3, #20
 8001542:	e011      	b.n	8001568 <polish_letters_UTF8+0x70>
			}
			uint16_t b = (uint16_t)( utf_8Code[i] );
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	4a0b      	ldr	r2, [pc, #44]	; (8001574 <polish_letters_UTF8+0x7c>)
 8001548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800154c:	817b      	strh	r3, [r7, #10]
			if ( a == b ) {
 800154e:	89ba      	ldrh	r2, [r7, #12]
 8001550:	897b      	ldrh	r3, [r7, #10]
 8001552:	429a      	cmp	r2, r3
 8001554:	d101      	bne.n	800155a <polish_letters_UTF8+0x62>
				return i;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	e006      	b.n	8001568 <polish_letters_UTF8+0x70>
	for ( uint8_t i = 0; i < PL_CHARACTERS_COUNT; i++ ) {
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	3301      	adds	r3, #1
 800155e:	73fb      	strb	r3, [r7, #15]
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	2b11      	cmp	r3, #17
 8001564:	d9e4      	bls.n	8001530 <polish_letters_UTF8+0x38>
			}
	}
	return tmp;
 8001566:	7bbb      	ldrb	r3, [r7, #14]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	08003f8c 	.word	0x08003f8c

08001578 <graphic_draw_char_RAM>:
	return charWidth;
}
/*********************************************************************************************************/
#elif defined COLOR_MONO
static uint8_t graphic_draw_char_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, CHAR *charCode, uint32_t  color,
									  uint32_t bg, uint8_t drawLine, FONT_INFO *fontPtrPGM, const T_GAMMA *gamma ) {
 8001578:	b5b0      	push	{r4, r5, r7, lr}
 800157a:	b08c      	sub	sp, #48	; 0x30
 800157c:	af04      	add	r7, sp, #16
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	817b      	strh	r3, [r7, #10]
 8001586:	4613      	mov	r3, r2
 8001588:	813b      	strh	r3, [r7, #8]

	uint8_t	transCode = polish_letters_UTF8( charCode );
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff ffb4 	bl	80014f8 <polish_letters_UTF8>
 8001590:	4603      	mov	r3, r0
 8001592:	763b      	strb	r3, [r7, #24]
	if ( transCode == UTF8_LOW ) return 0;
 8001594:	7e3b      	ldrb	r3, [r7, #24]
 8001596:	2b14      	cmp	r3, #20
 8001598:	d101      	bne.n	800159e <graphic_draw_char_RAM+0x26>
 800159a:	2300      	movs	r3, #0
 800159c:	e12a      	b.n	80017f4 <graphic_draw_char_RAM+0x27c>

	uint8_t		charWidth;
	uint16_t	charOffset;
	uint8_t		charHeight		 = fontPtrPGM->heightPixels;
 800159e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	75fb      	strb	r3, [r7, #23]
	uint8_t		charAddressStart = fontPtrPGM->startChar;
 80015a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	75bb      	strb	r3, [r7, #22]
	uint8_t 	size = 1;
 80015aa:	2301      	movs	r3, #1
 80015ac:	757b      	strb	r3, [r7, #21]

	if ( *charCode == SPACE ) {
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b20      	cmp	r3, #32
 80015b4:	d113      	bne.n	80015de <graphic_draw_char_RAM+0x66>
		graphic_fill_rectangle_RAM( buffer, x, y, fontPtrPGM->spacePixels, charHeight, bg, gamma );
 80015b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015b8:	7a5c      	ldrb	r4, [r3, #9]
 80015ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015bc:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 80015c0:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80015c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80015c6:	9202      	str	r2, [sp, #8]
 80015c8:	9301      	str	r3, [sp, #4]
 80015ca:	7dfb      	ldrb	r3, [r7, #23]
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	4623      	mov	r3, r4
 80015d0:	4602      	mov	r2, r0
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f7ff ff61 	bl	800149a <graphic_fill_rectangle_RAM>
		return fontPtrPGM->spacePixels;
 80015d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015da:	7a5b      	ldrb	r3, [r3, #9]
 80015dc:	e10a      	b.n	80017f4 <graphic_draw_char_RAM+0x27c>
	}

	if ( transCode == ASCII ) {
 80015de:	7e3b      	ldrb	r3, [r7, #24]
 80015e0:	2b13      	cmp	r3, #19
 80015e2:	d116      	bne.n	8001612 <graphic_draw_char_RAM+0x9a>
		charWidth  = fontPtrPGM->charInfo[ *charCode - charAddressStart ].widthBits;
 80015e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015e6:	68da      	ldr	r2, [r3, #12]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	7dbb      	ldrb	r3, [r7, #22]
 80015f0:	1acb      	subs	r3, r1, r3
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	77fb      	strb	r3, [r7, #31]
		charOffset = fontPtrPGM->charInfo[ *charCode - charAddressStart ].offset;
 80015fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	4619      	mov	r1, r3
 8001604:	7dbb      	ldrb	r3, [r7, #22]
 8001606:	1acb      	subs	r3, r1, r3
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	885b      	ldrh	r3, [r3, #2]
 800160e:	83bb      	strh	r3, [r7, #28]
 8001610:	e019      	b.n	8001646 <graphic_draw_char_RAM+0xce>
	} else {
		charWidth  = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].widthBits;
 8001612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001614:	68da      	ldr	r2, [r3, #12]
 8001616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001618:	8a9b      	ldrh	r3, [r3, #20]
 800161a:	4619      	mov	r1, r3
 800161c:	7e3b      	ldrb	r3, [r7, #24]
 800161e:	f1c3 0312 	rsb	r3, r3, #18
 8001622:	1acb      	subs	r3, r1, r3
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	77fb      	strb	r3, [r7, #31]
		charOffset = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].offset;
 800162c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800162e:	68da      	ldr	r2, [r3, #12]
 8001630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001632:	8a9b      	ldrh	r3, [r3, #20]
 8001634:	4619      	mov	r1, r3
 8001636:	7e3b      	ldrb	r3, [r7, #24]
 8001638:	f1c3 0312 	rsb	r3, r3, #18
 800163c:	1acb      	subs	r3, r1, r3
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4413      	add	r3, r2
 8001642:	885b      	ldrh	r3, [r3, #2]
 8001644:	83bb      	strh	r3, [r7, #28]
	}

	if((x >= _width)					||	// Clip right
 8001646:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800164a:	4a6c      	ldr	r2, [pc, #432]	; (80017fc <graphic_draw_char_RAM+0x284>)
 800164c:	8812      	ldrh	r2, [r2, #0]
 800164e:	4293      	cmp	r3, r2
 8001650:	da17      	bge.n	8001682 <graphic_draw_char_RAM+0x10a>
		(y >= _height)					||	// Clip bottom
 8001652:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001656:	4a6a      	ldr	r2, [pc, #424]	; (8001800 <graphic_draw_char_RAM+0x288>)
 8001658:	8812      	ldrh	r2, [r2, #0]
	if((x >= _width)					||	// Clip right
 800165a:	4293      	cmp	r3, r2
 800165c:	da11      	bge.n	8001682 <graphic_draw_char_RAM+0x10a>
		((x + charWidth  * size - 1) < 0)||	// Clip left
 800165e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001662:	7ffb      	ldrb	r3, [r7, #31]
 8001664:	7d79      	ldrb	r1, [r7, #21]
 8001666:	fb01 f303 	mul.w	r3, r1, r3
 800166a:	4413      	add	r3, r2
		(y >= _height)					||	// Clip bottom
 800166c:	2b00      	cmp	r3, #0
 800166e:	dd08      	ble.n	8001682 <graphic_draw_char_RAM+0x10a>
		((y + charHeight * size - 1) < 0))	// Clip top
 8001670:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001674:	7dfb      	ldrb	r3, [r7, #23]
 8001676:	7d79      	ldrb	r1, [r7, #21]
 8001678:	fb01 f303 	mul.w	r3, r1, r3
 800167c:	4413      	add	r3, r2
		((x + charWidth  * size - 1) < 0)||	// Clip left
 800167e:	2b00      	cmp	r3, #0
 8001680:	dc01      	bgt.n	8001686 <graphic_draw_char_RAM+0x10e>
	return 0;
 8001682:	2300      	movs	r3, #0
 8001684:	e0b6      	b.n	80017f4 <graphic_draw_char_RAM+0x27c>

	if ( *charCode == SPACE ) {
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b20      	cmp	r3, #32
 800168c:	d11a      	bne.n	80016c4 <graphic_draw_char_RAM+0x14c>
		graphic_fill_rectangle_RAM( buffer, x , y, charWidth*size, charHeight*size, bg, NULL );
 800168e:	7ffa      	ldrb	r2, [r7, #31]
 8001690:	7d7b      	ldrb	r3, [r7, #21]
 8001692:	fb12 f303 	smulbb	r3, r2, r3
 8001696:	b2dc      	uxtb	r4, r3
 8001698:	7dfa      	ldrb	r2, [r7, #23]
 800169a:	7d7b      	ldrb	r3, [r7, #21]
 800169c:	fb12 f303 	smulbb	r3, r2, r3
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016a4:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 80016a8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80016ac:	2500      	movs	r5, #0
 80016ae:	9502      	str	r5, [sp, #8]
 80016b0:	9201      	str	r2, [sp, #4]
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	4623      	mov	r3, r4
 80016b6:	4602      	mov	r2, r0
 80016b8:	68f8      	ldr	r0, [r7, #12]
 80016ba:	f7ff feee 	bl	800149a <graphic_fill_rectangle_RAM>
		return fontPtrPGM->spacePixels;
 80016be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016c0:	7a5b      	ldrb	r3, [r3, #9]
 80016c2:	e097      	b.n	80017f4 <graphic_draw_char_RAM+0x27c>
	}
	uint8_t calkow = (charWidth - 1)/8; 	// Sprawdzamy w ilu bitach mamy szerokość czcionki
 80016c4:	7ffb      	ldrb	r3, [r7, #31]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	da00      	bge.n	80016ce <graphic_draw_char_RAM+0x156>
 80016cc:	3307      	adds	r3, #7
 80016ce:	10db      	asrs	r3, r3, #3
 80016d0:	753b      	strb	r3, [r7, #20]
	uint8_t line;

	for ( int8_t i=0; i < charHeight; i++ ) {		// Kolejne wiersze
 80016d2:	2300      	movs	r3, #0
 80016d4:	76fb      	strb	r3, [r7, #27]
 80016d6:	e086      	b.n	80017e6 <graphic_draw_char_RAM+0x26e>
		for ( int8_t j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 80016d8:	2300      	movs	r3, #0
 80016da:	76bb      	strb	r3, [r7, #26]
 80016dc:	e078      	b.n	80017d0 <graphic_draw_char_RAM+0x258>
			line = pgm_read_byte( fontPtrPGM->data + charOffset + (calkow + 1)*i + j );
 80016de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016e0:	691a      	ldr	r2, [r3, #16]
 80016e2:	8bbb      	ldrh	r3, [r7, #28]
 80016e4:	7d39      	ldrb	r1, [r7, #20]
 80016e6:	3101      	adds	r1, #1
 80016e8:	f997 001b 	ldrsb.w	r0, [r7, #27]
 80016ec:	fb00 f101 	mul.w	r1, r0, r1
 80016f0:	4419      	add	r1, r3
 80016f2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80016f6:	440b      	add	r3, r1
 80016f8:	4413      	add	r3, r2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	74fb      	strb	r3, [r7, #19]

			for ( int8_t k=0; k<8; k++ ) {
 80016fe:	2300      	movs	r3, #0
 8001700:	767b      	strb	r3, [r7, #25]
 8001702:	e05b      	b.n	80017bc <graphic_draw_char_RAM+0x244>
				if ( (line & (1 << (7-k))) && ( (k + 8*j) < charWidth) ) {    // Ekstrahujemy kolejne bity
 8001704:	7cfa      	ldrb	r2, [r7, #19]
 8001706:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800170a:	f1c3 0307 	rsb	r3, r3, #7
 800170e:	fa42 f303 	asr.w	r3, r2, r3
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d023      	beq.n	8001762 <graphic_draw_char_RAM+0x1ea>
 800171a:	f997 2019 	ldrsb.w	r2, [r7, #25]
 800171e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	441a      	add	r2, r3
 8001726:	7ffb      	ldrb	r3, [r7, #31]
 8001728:	429a      	cmp	r2, r3
 800172a:	da1a      	bge.n	8001762 <graphic_draw_char_RAM+0x1ea>
					graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&color );
 800172c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001730:	b29b      	uxth	r3, r3
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	b29a      	uxth	r2, r3
 8001736:	897b      	ldrh	r3, [r7, #10]
 8001738:	4413      	add	r3, r2
 800173a:	b29a      	uxth	r2, r3
 800173c:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001740:	b29b      	uxth	r3, r3
 8001742:	4413      	add	r3, r2
 8001744:	b29b      	uxth	r3, r3
 8001746:	b219      	sxth	r1, r3
 8001748:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800174c:	b29a      	uxth	r2, r3
 800174e:	893b      	ldrh	r3, [r7, #8]
 8001750:	4413      	add	r3, r2
 8001752:	b29b      	uxth	r3, r3
 8001754:	b21a      	sxth	r2, r3
 8001756:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f001 ff44 	bl	80035e8 <_etext>
 8001760:	e026      	b.n	80017b0 <graphic_draw_char_RAM+0x238>
				}
				else if( (bg!=color) && ( (k + 8*j) < charWidth) ) {
 8001762:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001766:	429a      	cmp	r2, r3
 8001768:	d022      	beq.n	80017b0 <graphic_draw_char_RAM+0x238>
 800176a:	f997 2019 	ldrsb.w	r2, [r7, #25]
 800176e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	441a      	add	r2, r3
 8001776:	7ffb      	ldrb	r3, [r7, #31]
 8001778:	429a      	cmp	r2, r3
 800177a:	da19      	bge.n	80017b0 <graphic_draw_char_RAM+0x238>
					graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&bg );
 800177c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001780:	b29b      	uxth	r3, r3
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	b29a      	uxth	r2, r3
 8001786:	897b      	ldrh	r3, [r7, #10]
 8001788:	4413      	add	r3, r2
 800178a:	b29a      	uxth	r2, r3
 800178c:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001790:	b29b      	uxth	r3, r3
 8001792:	4413      	add	r3, r2
 8001794:	b29b      	uxth	r3, r3
 8001796:	b219      	sxth	r1, r3
 8001798:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800179c:	b29a      	uxth	r2, r3
 800179e:	893b      	ldrh	r3, [r7, #8]
 80017a0:	4413      	add	r3, r2
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	b21a      	sxth	r2, r3
 80017a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f001 ff1c 	bl	80035e8 <_etext>
			for ( int8_t k=0; k<8; k++ ) {
 80017b0:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	3301      	adds	r3, #1
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	767b      	strb	r3, [r7, #25]
 80017bc:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80017c0:	2b07      	cmp	r3, #7
 80017c2:	dd9f      	ble.n	8001704 <graphic_draw_char_RAM+0x18c>
		for ( int8_t j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 80017c4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	3301      	adds	r3, #1
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	76bb      	strb	r3, [r7, #26]
 80017d0:	7d3a      	ldrb	r2, [r7, #20]
 80017d2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80017d6:	429a      	cmp	r2, r3
 80017d8:	da81      	bge.n	80016de <graphic_draw_char_RAM+0x166>
	for ( int8_t i=0; i < charHeight; i++ ) {		// Kolejne wiersze
 80017da:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	3301      	adds	r3, #1
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	76fb      	strb	r3, [r7, #27]
 80017e6:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80017ea:	7dfb      	ldrb	r3, [r7, #23]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	f6ff af73 	blt.w	80016d8 <graphic_draw_char_RAM+0x160>
				}
			}
		} // Koniec rysowania
	}// Koniec pętli do wierszy
	return charWidth;
 80017f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3720      	adds	r7, #32
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bdb0      	pop	{r4, r5, r7, pc}
 80017fc:	2000000c 	.word	0x2000000c
 8001800:	2000000e 	.word	0x2000000e

08001804 <graphic_puts_RAM>:
#endif
/***************************************************************************************/


/******************************** Draw the string in RAM (buffer)	 *********************************/
uint16_t graphic_puts_RAM( volatile T_DISPLAY *buffer, T_STRING *string, uint8_t textSize, uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 8001804:	b590      	push	{r4, r7, lr}
 8001806:	b08f      	sub	sp, #60	; 0x3c
 8001808:	af06      	add	r7, sp, #24
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	4613      	mov	r3, r2
 8001812:	71fb      	strb	r3, [r7, #7]
	int16_t cursorX = string->x;
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	881b      	ldrh	r3, [r3, #0]
 8001818:	83fb      	strh	r3, [r7, #30]
	int16_t cursorY = string->y;
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	885b      	ldrh	r3, [r3, #2]
 800181e:	82fb      	strh	r3, [r7, #22]
	uint8_t charWidth;

	textSize = FONTx1;	// Unnecessary
 8001820:	2301      	movs	r3, #1
 8001822:	71fb      	strb	r3, [r7, #7]

	if ( string->onChange ) {
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	7c1b      	ldrb	r3, [r3, #16]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d018      	beq.n	800185e <graphic_puts_RAM+0x5a>
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	f9b3 1012 	ldrsh.w	r1, [r3, #18]
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	889b      	ldrh	r3, [r3, #4]
 800183c:	b2dc      	uxtb	r4, r3
									string->fontPtrPGM->heightPixels, bg, gamma );
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	68db      	ldr	r3, [r3, #12]
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001846:	9202      	str	r2, [sp, #8]
 8001848:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800184a:	9201      	str	r2, [sp, #4]
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	4623      	mov	r3, r4
 8001850:	4602      	mov	r2, r0
 8001852:	68f8      	ldr	r0, [r7, #12]
 8001854:	f7ff fe21 	bl	800149a <graphic_fill_rectangle_RAM>
		string->onChange = 0;
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	2200      	movs	r2, #0
 800185c:	741a      	strb	r2, [r3, #16]
	}
	string->lastPosX = string->x;
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	825a      	strh	r2, [r3, #18]
	string->lastPosY = string->y;
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	829a      	strh	r2, [r3, #20]
	CHAR * str 		 = string->str;
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	61bb      	str	r3, [r7, #24]

	while ( *str ) {
 8001878:	e02a      	b.n	80018d0 <graphic_puts_RAM+0xcc>
		charWidth = graphic_draw_char_RAM( buffer, cursorX, cursorY, str++, color, bg, textSize, string->fontPtrPGM, gamma );
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	1c5a      	adds	r2, r3, #1
 800187e:	61ba      	str	r2, [r7, #24]
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	68d2      	ldr	r2, [r2, #12]
 8001884:	f9b7 4016 	ldrsh.w	r4, [r7, #22]
 8001888:	f9b7 001e 	ldrsh.w	r0, [r7, #30]
 800188c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800188e:	9104      	str	r1, [sp, #16]
 8001890:	9203      	str	r2, [sp, #12]
 8001892:	79fa      	ldrb	r2, [r7, #7]
 8001894:	9202      	str	r2, [sp, #8]
 8001896:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001898:	9201      	str	r2, [sp, #4]
 800189a:	683a      	ldr	r2, [r7, #0]
 800189c:	9200      	str	r2, [sp, #0]
 800189e:	4622      	mov	r2, r4
 80018a0:	4601      	mov	r1, r0
 80018a2:	68f8      	ldr	r0, [r7, #12]
 80018a4:	f7ff fe68 	bl	8001578 <graphic_draw_char_RAM>
 80018a8:	4603      	mov	r3, r0
 80018aa:	757b      	strb	r3, [r7, #21]
		if (charWidth > 0) {
 80018ac:	7d7b      	ldrb	r3, [r7, #21]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d00e      	beq.n	80018d0 <graphic_puts_RAM+0xcc>
			cursorX  += textSize * (charWidth + string->fontPtrPGM->interspacePixels );
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	7d7b      	ldrb	r3, [r7, #21]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	68c9      	ldr	r1, [r1, #12]
 80018bc:	7a09      	ldrb	r1, [r1, #8]
 80018be:	440b      	add	r3, r1
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	fb12 f303 	smulbb	r3, r2, r3
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	8bfb      	ldrh	r3, [r7, #30]
 80018ca:	4413      	add	r3, r2
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	83fb      	strh	r3, [r7, #30]
	while ( *str ) {
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1d0      	bne.n	800187a <graphic_puts_RAM+0x76>
		}
	}
	return  string->stringLength = cursorX - string->x;
 80018d8:	8bfa      	ldrh	r2, [r7, #30]
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	809a      	strh	r2, [r3, #4]
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	889b      	ldrh	r3, [r3, #4]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3724      	adds	r7, #36	; 0x24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd90      	pop	{r4, r7, pc}

080018f6 <graphic_puts_float_RAM>:
}
/********************************************************************************************/

/********************* Draw float numbers on RTC screen *************************************/
static void graphic_puts_float_RAM( volatile T_DISPLAY *buffer, T_STRING *string, float data, uint8_t textSize,
							 	 	uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b08e      	sub	sp, #56	; 0x38
 80018fa:	af02      	add	r7, sp, #8
 80018fc:	6178      	str	r0, [r7, #20]
 80018fe:	6139      	str	r1, [r7, #16]
 8001900:	ed87 0a03 	vstr	s0, [r7, #12]
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4613      	mov	r3, r2
 8001908:	72fb      	strb	r3, [r7, #11]
	char text_char[ FLOAT_PRECISION + 3 ];	// Sign, dot and '\0'
	char *ptr_char 	= text_char;
 800190a:	f107 0318 	add.w	r3, r7, #24
 800190e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t dec;

	if ( data < 0 ) {
 8001910:	edd7 7a03 	vldr	s15, [r7, #12]
 8001914:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191c:	d508      	bpl.n	8001930 <graphic_puts_float_RAM+0x3a>
		*text_char = '-';
 800191e:	232d      	movs	r3, #45	; 0x2d
 8001920:	763b      	strb	r3, [r7, #24]
		data = data * -1;					// Only number module
 8001922:	edd7 7a03 	vldr	s15, [r7, #12]
 8001926:	eef1 7a67 	vneg.f32	s15, s15
 800192a:	edc7 7a03 	vstr	s15, [r7, #12]
 800192e:	e001      	b.n	8001934 <graphic_puts_float_RAM+0x3e>
	} else {
		*text_char = '+';					// Space for sign character
 8001930:	232b      	movs	r3, #43	; 0x2b
 8001932:	763b      	strb	r3, [r7, #24]
	}
	dec 		= (uint32_t)data;			// Integer part of a number;
 8001934:	edd7 7a03 	vldr	s15, [r7, #12]
 8001938:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800193c:	ee17 3a90 	vmov	r3, s15
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t i 	= 1;						// First character is sign
 8001942:	2301      	movs	r3, #1
 8001944:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	itoa( dec, text_char + i, 10 );
 8001948:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800194a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800194e:	f107 0218 	add.w	r2, r7, #24
 8001952:	4413      	add	r3, r2
 8001954:	220a      	movs	r2, #10
 8001956:	4619      	mov	r1, r3
 8001958:	f001 f9ac 	bl	8002cb4 <itoa>

	while ( *(ptr_char + i++) ) {}			// Find number of integer digits
 800195c:	bf00      	nop
 800195e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8001968:	461a      	mov	r2, r3
 800196a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800196c:	4413      	add	r3, r2
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d1f4      	bne.n	800195e <graphic_puts_float_RAM+0x68>

	text_char[ i - 1 ] = '.';				// Place '.' character';
 8001974:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001978:	3b01      	subs	r3, #1
 800197a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800197e:	4413      	add	r3, r2
 8001980:	222e      	movs	r2, #46	; 0x2e
 8001982:	f803 2c18 	strb.w	r2, [r3, #-24]
	data = data - (float32_t)dec;			// Fractional part of a number
 8001986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001988:	ee07 3a90 	vmov	s15, r3
 800198c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001990:	ed97 7a03 	vldr	s14, [r7, #12]
 8001994:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001998:	edc7 7a03 	vstr	s15, [r7, #12]

	do {									// Find first zeros after the dot
		data = (float32_t)data*10;
 800199c:	edd7 7a03 	vldr	s15, [r7, #12]
 80019a0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80019a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019a8:	edc7 7a03 	vstr	s15, [r7, #12]
		dec  = (uint32_t)data;
 80019ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019b4:	ee17 3a90 	vmov	r3, s15
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
		if ( dec == 0 ) {
 80019ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d10a      	bne.n	80019d6 <graphic_puts_float_RAM+0xe0>
			text_char[ i++ ] = '0';
 80019c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80019ca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80019ce:	4413      	add	r3, r2
 80019d0:	2230      	movs	r2, #48	; 0x30
 80019d2:	f803 2c18 	strb.w	r2, [r3, #-24]
		}
	} while ( (dec == 0) && (i <= FLOAT_PRECISION) );
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d103      	bne.n	80019e4 <graphic_puts_float_RAM+0xee>
 80019dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019e0:	2b06      	cmp	r3, #6
 80019e2:	d9db      	bls.n	800199c <graphic_puts_float_RAM+0xa6>

	dec = (uint32_t)powf( 10, FLOAT_PRECISION - (i - 1) )*data;   // 10000000 * data
 80019e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019e8:	f1c3 0307 	rsb	r3, r3, #7
 80019ec:	ee07 3a90 	vmov	s15, r3
 80019f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f4:	eef0 0a67 	vmov.f32	s1, s15
 80019f8:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80019fc:	f001 f99e 	bl	8002d3c <powf>
 8001a00:	eef0 7a40 	vmov.f32	s15, s0
 8001a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a18:	ee17 3a90 	vmov	r3, s15
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
	itoa( (uint32_t)dec, text_char + i, 10 );
 8001a1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a24:	f107 0218 	add.w	r2, r7, #24
 8001a28:	4413      	add	r3, r2
 8001a2a:	220a      	movs	r2, #10
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f001 f941 	bl	8002cb4 <itoa>
#ifdef UNICODE
	wchar_t	text_wchar[ FLOAT_PRECISION + 3 ];
	string->str = text_wchar;
	(void)graphic_char_to_wide( text_wchar, text_char );
#else
	string->str = (CHAR *)text_char;
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	f107 0218 	add.w	r2, r7, #24
 8001a38:	609a      	str	r2, [r3, #8]
#endif
	string->stringLength = graphic_puts_RAM( buffer, string, textSize, color, bg, gamma );
 8001a3a:	7afa      	ldrb	r2, [r7, #11]
 8001a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6939      	ldr	r1, [r7, #16]
 8001a48:	6978      	ldr	r0, [r7, #20]
 8001a4a:	f7ff fedb 	bl	8001804 <graphic_puts_RAM>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	461a      	mov	r2, r3
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	809a      	strh	r2, [r3, #4]
}
 8001a56:	bf00      	nop
 8001a58:	3730      	adds	r7, #48	; 0x30
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <TEXT_display_float>:
	Text->y = y;
	Text->onChange = 1;
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
	graphic_puts_int_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
}
void TEXT_display_float( int16_t x, int16_t y, float number, T_STRING * Text ) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	; 0x28
 8001a64:	af02      	add	r7, sp, #8
 8001a66:	4603      	mov	r3, r0
 8001a68:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
 8001a6e:	81fb      	strh	r3, [r7, #14]
 8001a70:	460b      	mov	r3, r1
 8001a72:	81bb      	strh	r3, [r7, #12]
	CHAR String[10];
	Text->str = String;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f107 0214 	add.w	r2, r7, #20
 8001a7a:	609a      	str	r2, [r3, #8]
	Text->x = x;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	89fa      	ldrh	r2, [r7, #14]
 8001a80:	801a      	strh	r2, [r3, #0]
	Text->y = y;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	89ba      	ldrh	r2, [r7, #12]
 8001a86:	805a      	strh	r2, [r3, #2]
	Text->onChange = 1;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	741a      	strb	r2, [r3, #16]
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a09      	ldr	r2, [pc, #36]	; (8001ab8 <TEXT_display_float+0x58>)
 8001a92:	60da      	str	r2, [r3, #12]
	graphic_puts_float_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
 8001a94:	4b09      	ldr	r3, [pc, #36]	; (8001abc <TEXT_display_float+0x5c>)
 8001a96:	6818      	ldr	r0, [r3, #0]
 8001a98:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <TEXT_display_float+0x60>)
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	ed97 0a02 	vldr	s0, [r7, #8]
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	f7ff ff23 	bl	80018f6 <graphic_puts_float_RAM>
}
 8001ab0:	bf00      	nop
 8001ab2:	3720      	adds	r7, #32
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	08003f74 	.word	0x08003f74
 8001abc:	20000004 	.word	0x20000004
 8001ac0:	08003fb0 	.word	0x08003fb0

08001ac4 <TEXT_display_string>:
void TEXT_display_string( int16_t x, int16_t y, CHAR * str, T_STRING * Text ) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	; 0x28
 8001ac8:	af02      	add	r7, sp, #8
 8001aca:	60ba      	str	r2, [r7, #8]
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	4603      	mov	r3, r0
 8001ad0:	81fb      	strh	r3, [r7, #14]
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	81bb      	strh	r3, [r7, #12]
	CHAR String[10];
	Text->str = String;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f107 0214 	add.w	r2, r7, #20
 8001adc:	609a      	str	r2, [r3, #8]
	Text->x = x;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	89fa      	ldrh	r2, [r7, #14]
 8001ae2:	801a      	strh	r2, [r3, #0]
	Text->y = y;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	89ba      	ldrh	r2, [r7, #12]
 8001ae8:	805a      	strh	r2, [r3, #2]
	Text->str = (CHAR *)str;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68ba      	ldr	r2, [r7, #8]
 8001aee:	609a      	str	r2, [r3, #8]
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var ;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a09      	ldr	r2, [pc, #36]	; (8001b18 <TEXT_display_string+0x54>)
 8001af4:	60da      	str	r2, [r3, #12]
	graphic_puts_RAM( TextBuffer, Text, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <TEXT_display_string+0x58>)
 8001af8:	6818      	ldr	r0, [r3, #0]
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <TEXT_display_string+0x5c>)
 8001afc:	9301      	str	r3, [sp, #4]
 8001afe:	2300      	movs	r3, #0
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001b06:	2201      	movs	r2, #1
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	f7ff fe7b 	bl	8001804 <graphic_puts_RAM>
}
 8001b0e:	bf00      	nop
 8001b10:	3720      	adds	r7, #32
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	08003f74 	.word	0x08003f74
 8001b1c:	20000004 	.word	0x20000004
 8001b20:	08003fb0 	.word	0x08003fb0

08001b24 <sw_dma_memset_init>:
 *      Author: simon
 */

#include "sw_mcu_conf.h"

void sw_dma_memset_init( uint32_t bits ) {
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
#ifdef STM32F3
	RCC->AHBENR |= RCC_AHBENR_DMA2EN;			// DMA1 clock enabled
#elif defined STM32L4
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;			// DMA1 clock enabled
 8001b2c:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <sw_dma_memset_init+0x64>)
 8001b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b30:	4a15      	ldr	r2, [pc, #84]	; (8001b88 <sw_dma_memset_init+0x64>)
 8001b32:	f043 0302 	orr.w	r3, r3, #2
 8001b36:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	DMA2_Channel4->CCR &= ~DMA_CCR_EN;			// Clear CCR_EN bit - ready to CMAR,CPAR,CNDTR modification
 8001b38:	4b14      	ldr	r3, [pc, #80]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a13      	ldr	r2, [pc, #76]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b3e:	f023 0301 	bic.w	r3, r3, #1
 8001b42:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR = DMA_CCR_MEM2MEM		// Copy memory to memory
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b46:	f44f 4281 	mov.w	r2, #16512	; 0x4080
 8001b4a:	601a      	str	r2, [r3, #0]
						 |DMA_CCR_MINC 	 		// Memory increment mode enabled
//						 |DMA_CCR_PINC 	 		// Peripheral increment mode enabled
//						 |DMA_CCR_DIR			// Data transfer direction. CMAR -> CPAR (Memory to Peripheral)
						 ;
	DMA2_Channel4->CCR &= ~(DMA_CCR_MSIZE | DMA_CCR_PSIZE);
 8001b4c:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a0e      	ldr	r2, [pc, #56]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b52:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001b56:	6013      	str	r3, [r2, #0]
	bits = ( bits << DMA_CCR_PSIZE_Pos );
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	021b      	lsls	r3, r3, #8
 8001b5c:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 8001b5e:	4b0b      	ldr	r3, [pc, #44]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	490a      	ldr	r1, [pc, #40]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	600b      	str	r3, [r1, #0]
	bits = ( bits << DMA_CCR_MSIZE_Pos );
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	029b      	lsls	r3, r3, #10
 8001b6e:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4905      	ldr	r1, [pc, #20]	; (8001b8c <sw_dma_memset_init+0x68>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	600b      	str	r3, [r1, #0]

}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40020444 	.word	0x40020444

08001b90 <sw_i2c_write_buff>:
}




static I2CSTATUS sw_i2c_write_buff( uint16_t nBytes, const uint8_t * pBuff ) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	6039      	str	r1, [r7, #0]
 8001b9a:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	81fb      	strh	r3, [r7, #14]
 8001ba0:	e045      	b.n	8001c2e <sw_i2c_write_buff+0x9e>
	whileTimer = 2;
 8001ba2:	4b27      	ldr	r3, [pc, #156]	; (8001c40 <sw_i2c_write_buff+0xb0>)
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001ba8:	e013      	b.n	8001bd2 <sw_i2c_write_buff+0x42>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001baa:	4b25      	ldr	r3, [pc, #148]	; (8001c40 <sw_i2c_write_buff+0xb0>)
 8001bac:	881b      	ldrh	r3, [r3, #0]
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d10e      	bne.n	8001bd2 <sw_i2c_write_buff+0x42>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001bb4:	4b23      	ldr	r3, [pc, #140]	; (8001c44 <sw_i2c_write_buff+0xb4>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0310 	and.w	r3, r3, #16
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <sw_i2c_write_buff+0x38>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <sw_i2c_write_buff+0x3a>
 8001bc8:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <sw_i2c_write_buff+0x42>
			return I2C_Nack;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	e010      	b.n	8001bf4 <sw_i2c_write_buff+0x64>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001bd2:	4b1c      	ldr	r3, [pc, #112]	; (8001c44 <sw_i2c_write_buff+0xb4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <sw_i2c_write_buff+0x56>
 8001be2:	2301      	movs	r3, #1
 8001be4:	e000      	b.n	8001be8 <sw_i2c_write_buff+0x58>
 8001be6:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001be8:	f083 0301 	eor.w	r3, r3, #1
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1db      	bne.n	8001baa <sw_i2c_write_buff+0x1a>
	return I2C_Ok;
 8001bf2:	2300      	movs	r3, #0
		if ( sw_i2c_isTXIS_error() != I2C_Ok ) return I2C_Error;
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <sw_i2c_write_buff+0x6c>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e01d      	b.n	8001c38 <sw_i2c_write_buff+0xa8>
		sw_i2c_write( *pBuff++ );
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	1c5a      	adds	r2, r3, #1
 8001c00:	603a      	str	r2, [r7, #0]
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	737b      	strb	r3, [r7, #13]
static INLINE void 		sw_i2c_stop(void)  {
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_STOP;
	while ( (sw_i2c_get_handle()->I2C->ISR & I2C_ISR_STOPF) == 0) {}
}
static INLINE I2CSTATUS sw_i2c_write( uint8_t data ) {
	sw_i2c_get_handle()->I2C->TXDR = data;								// First write byte
 8001c06:	f000 fd05 	bl	8002614 <sw_i2c_get_handle>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	7b7a      	ldrb	r2, [r7, #13]
 8001c10:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001c12:	bf00      	nop
 8001c14:	f000 fcfe 	bl	8002614 <sw_i2c_get_handle>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0f6      	beq.n	8001c14 <sw_i2c_write_buff+0x84>
	return I2C_Ok;
 8001c26:	bf00      	nop
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8001c28:	89fb      	ldrh	r3, [r7, #14]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	81fb      	strh	r3, [r7, #14]
 8001c2e:	89fa      	ldrh	r2, [r7, #14]
 8001c30:	88fb      	ldrh	r3, [r7, #6]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d3b5      	bcc.n	8001ba2 <sw_i2c_write_buff+0x12>
	}
	return I2C_Ok;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	200005bc 	.word	0x200005bc
 8001c44:	20000010 	.word	0x20000010

08001c48 <sw_i2c_read_buff>:
static I2CSTATUS sw_i2c_read_buff( uint16_t nBytes, uint8_t * pBuff ) {
 8001c48:	b590      	push	{r4, r7, lr}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8001c54:	2300      	movs	r3, #0
 8001c56:	81fb      	strh	r3, [r7, #14]
 8001c58:	e029      	b.n	8001cae <sw_i2c_read_buff+0x66>
		while( sw_is_RXNE_flag_ready() == false ) {}
 8001c5a:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	; (8001cc0 <sw_i2c_read_buff+0x78>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	f003 0304 	and.w	r3, r3, #4
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <sw_i2c_read_buff+0x28>
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e000      	b.n	8001c72 <sw_i2c_read_buff+0x2a>
 8001c70:	2300      	movs	r3, #0
		while( sw_is_RXNE_flag_ready() == false ) {}
 8001c72:	f083 0301 	eor.w	r3, r3, #1
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1ef      	bne.n	8001c5c <sw_i2c_read_buff+0x14>
		*pBuff++ = sw_i2c_read( DUMMY );
 8001c7c:	683c      	ldr	r4, [r7, #0]
 8001c7e:	1c63      	adds	r3, r4, #1
 8001c80:	603b      	str	r3, [r7, #0]
 8001c82:	2300      	movs	r3, #0
 8001c84:	737b      	strb	r3, [r7, #13]
}
static INLINE uint8_t	sw_i2c_read( uint8_t dummy ) {
	while ( ( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
 8001c86:	bf00      	nop
 8001c88:	f000 fcc4 	bl	8002614 <sw_i2c_get_handle>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0f6      	beq.n	8001c88 <sw_i2c_read_buff+0x40>
	return ( sw_i2c_get_handle()->I2C->RXDR & 0xFF );
 8001c9a:	f000 fcbb 	bl	8002614 <sw_i2c_get_handle>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	7023      	strb	r3, [r4, #0]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8001ca8:	89fb      	ldrh	r3, [r7, #14]
 8001caa:	3301      	adds	r3, #1
 8001cac:	81fb      	strh	r3, [r7, #14]
 8001cae:	89fa      	ldrh	r2, [r7, #14]
 8001cb0:	88fb      	ldrh	r3, [r7, #6]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d3d1      	bcc.n	8001c5a <sw_i2c_read_buff+0x12>
	}
	return I2C_Ok;
 8001cb6:	2300      	movs	r3, #0
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd90      	pop	{r4, r7, pc}
 8001cc0:	20000010 	.word	0x20000010

08001cc4 <sw_i2c_write_byte>:
/********************************************************************************/


/*********************************** Write 1 byte *******************************/
static I2CSTATUS sw_i2c_write_byte( uint8_t byte, bool repeatedStart ) {
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	460a      	mov	r2, r1
 8001cce:	71fb      	strb	r3, [r7, #7]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	71bb      	strb	r3, [r7, #6]
static INLINE void sw_i2c_autoend_off(void) { sw_i2c_get_handle()->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
static INLINE void sw_i2c_nBytes( uint8_t nBytes ) {
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
}
static INLINE void sw_i2c_read_dir (void) { sw_i2c_get_handle()->I2C->CR2 |=  I2C_CR2_RD_WRN; }
static INLINE void sw_i2c_write_dir(void) { sw_i2c_get_handle()->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8001cd4:	f000 fc9e 	bl	8002614 <sw_i2c_get_handle>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { sw_i2c_get_handle()->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8001ce6:	f000 fc95 	bl	8002614 <sw_i2c_get_handle>
 8001cea:	4603      	mov	r3, r0
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	bf00      	nop
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001cfc:	4b4e      	ldr	r3, [pc, #312]	; (8001e38 <sw_i2c_write_byte+0x174>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001d04:	7bfa      	ldrb	r2, [r7, #15]
 8001d06:	0412      	lsls	r2, r2, #16
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4a4b      	ldr	r2, [pc, #300]	; (8001e38 <sw_i2c_write_byte+0x174>)
 8001d0c:	430b      	orrs	r3, r1
 8001d0e:	6053      	str	r3, [r2, #4]
}
 8001d10:	bf00      	nop
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_START;
 8001d12:	f000 fc7f 	bl	8002614 <sw_i2c_get_handle>
 8001d16:	4603      	mov	r3, r0
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d20:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8001d22:	4b46      	ldr	r3, [pc, #280]	; (8001e3c <sw_i2c_write_byte+0x178>)
 8001d24:	2202      	movs	r2, #2
 8001d26:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001d28:	e013      	b.n	8001d52 <sw_i2c_write_byte+0x8e>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001d2a:	4b44      	ldr	r3, [pc, #272]	; (8001e3c <sw_i2c_write_byte+0x178>)
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d10e      	bne.n	8001d52 <sw_i2c_write_byte+0x8e>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001d34:	4b42      	ldr	r3, [pc, #264]	; (8001e40 <sw_i2c_write_byte+0x17c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <sw_i2c_write_byte+0x84>
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <sw_i2c_write_byte+0x86>
 8001d48:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <sw_i2c_write_byte+0x8e>
			return I2C_Nack;
 8001d4e:	2302      	movs	r3, #2
 8001d50:	e010      	b.n	8001d74 <sw_i2c_write_byte+0xb0>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001d52:	4b3b      	ldr	r3, [pc, #236]	; (8001e40 <sw_i2c_write_byte+0x17c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <sw_i2c_write_byte+0xa2>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <sw_i2c_write_byte+0xa4>
 8001d66:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001d68:	f083 0301 	eor.w	r3, r3, #1
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1db      	bne.n	8001d2a <sw_i2c_write_byte+0x66>
	return I2C_Ok;
 8001d72:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();

	sw_i2c_nBytes(1);
	sw_i2c_start();
	if ( sw_i2c_isTXIS_error() != I2C_Ok ) return I2C_Error;
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <sw_i2c_write_byte+0xb8>
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e058      	b.n	8001e2e <sw_i2c_write_byte+0x16a>
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	73bb      	strb	r3, [r7, #14]
	sw_i2c_get_handle()->I2C->TXDR = data;								// First write byte
 8001d80:	f000 fc48 	bl	8002614 <sw_i2c_get_handle>
 8001d84:	4603      	mov	r3, r0
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	7bba      	ldrb	r2, [r7, #14]
 8001d8a:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001d8c:	bf00      	nop
 8001d8e:	f000 fc41 	bl	8002614 <sw_i2c_get_handle>
 8001d92:	4603      	mov	r3, r0
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d0f6      	beq.n	8001d8e <sw_i2c_write_byte+0xca>
	whileTimer = 2;
 8001da0:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <sw_i2c_write_byte+0x178>)
 8001da2:	2202      	movs	r2, #2
 8001da4:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8001da6:	e013      	b.n	8001dd0 <sw_i2c_write_byte+0x10c>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001da8:	4b24      	ldr	r3, [pc, #144]	; (8001e3c <sw_i2c_write_byte+0x178>)
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10e      	bne.n	8001dd0 <sw_i2c_write_byte+0x10c>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001db2:	4b23      	ldr	r3, [pc, #140]	; (8001e40 <sw_i2c_write_byte+0x17c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	f003 0310 	and.w	r3, r3, #16
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <sw_i2c_write_byte+0x102>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <sw_i2c_write_byte+0x104>
 8001dc6:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <sw_i2c_write_byte+0x10c>
			return I2C_Nack;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	e010      	b.n	8001df2 <sw_i2c_write_byte+0x12e>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <sw_i2c_write_byte+0x17c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <sw_i2c_write_byte+0x120>
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <sw_i2c_write_byte+0x122>
 8001de4:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 8001de6:	f083 0301 	eor.w	r3, r3, #1
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1db      	bne.n	8001da8 <sw_i2c_write_byte+0xe4>
	return I2C_Ok;
 8001df0:	2300      	movs	r3, #0

	sw_i2c_write( byte );
	if ( sw_i2c_isTC_error()   != I2C_Ok ) return I2C_Error;
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <sw_i2c_write_byte+0x136>
 8001df6:	2301      	movs	r3, #1
 8001df8:	e019      	b.n	8001e2e <sw_i2c_write_byte+0x16a>

	if ( !repeatedStart ) sw_i2c_stop();
 8001dfa:	79bb      	ldrb	r3, [r7, #6]
 8001dfc:	f083 0301 	eor.w	r3, r3, #1
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d012      	beq.n	8001e2c <sw_i2c_write_byte+0x168>
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_STOP;
 8001e06:	f000 fc05 	bl	8002614 <sw_i2c_get_handle>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	685a      	ldr	r2, [r3, #4]
 8001e10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e14:	605a      	str	r2, [r3, #4]
	while ( (sw_i2c_get_handle()->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8001e16:	bf00      	nop
 8001e18:	f000 fbfc 	bl	8002614 <sw_i2c_get_handle>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	699b      	ldr	r3, [r3, #24]
 8001e22:	f003 0320 	and.w	r3, r3, #32
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d0f6      	beq.n	8001e18 <sw_i2c_write_byte+0x154>
}
 8001e2a:	bf00      	nop
	return I2C_Ok;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40005400 	.word	0x40005400
 8001e3c:	200005bc 	.word	0x200005bc
 8001e40:	20000010 	.word	0x20000010

08001e44 <sw_i2c_write_bulk>:
}
********************************************************************************/

/*********************************** Write bulk *********************************/
I2CSTATUS sw_i2c_write_bulk( uint8_t  devAddr, uint8_t regAddr,
						 	 uint16_t nBytes, const uint8_t * pBuff ) {
 8001e44:	b5b0      	push	{r4, r5, r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	603b      	str	r3, [r7, #0]
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	71fb      	strb	r3, [r7, #7]
 8001e50:	460b      	mov	r3, r1
 8001e52:	71bb      	strb	r3, [r7, #6]
 8001e54:	4613      	mov	r3, r2
 8001e56:	80bb      	strh	r3, [r7, #4]
	hI2Cx->I2C->CR2 = 0; hI2Cx->I2C->ICR = 0xffffffff;
 8001e58:	4b9d      	ldr	r3, [pc, #628]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	4b9b      	ldr	r3, [pc, #620]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f04f 32ff 	mov.w	r2, #4294967295
 8001e6c:	61da      	str	r2, [r3, #28]
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( sw_i2c_get_handle()->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8001e72:	f000 fbcf 	bl	8002614 <sw_i2c_get_handle>
 8001e76:	4603      	mov	r3, r0
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f423 747f 	bic.w	r4, r3, #1020	; 0x3fc
 8001e80:	f024 0403 	bic.w	r4, r4, #3
 8001e84:	7c7d      	ldrb	r5, [r7, #17]
 8001e86:	f000 fbc5 	bl	8002614 <sw_i2c_get_handle>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	ea44 0205 	orr.w	r2, r4, r5
 8001e92:	605a      	str	r2, [r3, #4]
}
 8001e94:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { sw_i2c_get_handle()->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8001e96:	f000 fbbd 	bl	8002614 <sw_i2c_get_handle>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { sw_i2c_get_handle()->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8001ea8:	f000 fbb4 	bl	8002614 <sw_i2c_get_handle>
 8001eac:	4603      	mov	r3, r0
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_autoend_off();
	sw_i2c_write_dir();

	nBytes++;											// nBytes + 1 (regAddr byte)
 8001eba:	88bb      	ldrh	r3, [r7, #4]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	80bb      	strh	r3, [r7, #4]
	if ( nBytes < I2C_CR2_NBYTE_MAX + 1 ) {
 8001ec0:	88bb      	ldrh	r3, [r7, #4]
 8001ec2:	2bff      	cmp	r3, #255	; 0xff
 8001ec4:	d811      	bhi.n	8001eea <sw_i2c_write_bulk+0xa6>
		sw_i2c_nBytes( nBytes );
 8001ec6:	88bb      	ldrh	r3, [r7, #4]
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001ecc:	4b81      	ldr	r3, [pc, #516]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001ed4:	7c3a      	ldrb	r2, [r7, #16]
 8001ed6:	0412      	lsls	r2, r2, #16
 8001ed8:	4611      	mov	r1, r2
 8001eda:	4a7e      	ldr	r2, [pc, #504]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 8001edc:	430b      	orrs	r3, r1
 8001ede:	6053      	str	r3, [r2, #4]
}
 8001ee0:	bf00      	nop
		nBytes--;
 8001ee2:	88bb      	ldrh	r3, [r7, #4]
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	80bb      	strh	r3, [r7, #4]
 8001ee8:	e016      	b.n	8001f18 <sw_i2c_write_bulk+0xd4>
 8001eea:	23ff      	movs	r3, #255	; 0xff
 8001eec:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8001eee:	4b79      	ldr	r3, [pc, #484]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001ef6:	7bfa      	ldrb	r2, [r7, #15]
 8001ef8:	0412      	lsls	r2, r2, #16
 8001efa:	4611      	mov	r1, r2
 8001efc:	4a75      	ldr	r2, [pc, #468]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 8001efe:	430b      	orrs	r3, r1
 8001f00:	6053      	str	r3, [r2, #4]
}
 8001f02:	bf00      	nop
	} else {
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8001f04:	4b72      	ldr	r3, [pc, #456]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	685a      	ldr	r2, [r3, #4]
 8001f0c:	4b70      	ldr	r3, [pc, #448]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001f16:	605a      	str	r2, [r3, #4]
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_START;
 8001f18:	f000 fb7c 	bl	8002614 <sw_i2c_get_handle>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f26:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8001f28:	4b6b      	ldr	r3, [pc, #428]	; (80020d8 <sw_i2c_write_bulk+0x294>)
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001f2e:	e013      	b.n	8001f58 <sw_i2c_write_bulk+0x114>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001f30:	4b69      	ldr	r3, [pc, #420]	; (80020d8 <sw_i2c_write_bulk+0x294>)
 8001f32:	881b      	ldrh	r3, [r3, #0]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10e      	bne.n	8001f58 <sw_i2c_write_bulk+0x114>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001f3a:	4b65      	ldr	r3, [pc, #404]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699b      	ldr	r3, [r3, #24]
 8001f42:	f003 0310 	and.w	r3, r3, #16
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <sw_i2c_write_bulk+0x10a>
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e000      	b.n	8001f50 <sw_i2c_write_bulk+0x10c>
 8001f4e:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <sw_i2c_write_bulk+0x114>
			return I2C_Nack;
 8001f54:	2302      	movs	r3, #2
 8001f56:	e010      	b.n	8001f7a <sw_i2c_write_bulk+0x136>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001f58:	4b5d      	ldr	r3, [pc, #372]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <sw_i2c_write_bulk+0x128>
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e000      	b.n	8001f6e <sw_i2c_write_bulk+0x12a>
 8001f6c:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001f6e:	f083 0301 	eor.w	r3, r3, #1
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1db      	bne.n	8001f30 <sw_i2c_write_bulk+0xec>
	return I2C_Ok;
 8001f78:	2300      	movs	r3, #0
	}

	sw_i2c_start();
	if ( sw_i2c_isTXIS_error() != I2C_Ok) return I2C_Error;
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <sw_i2c_write_bulk+0x13e>
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0d3      	b.n	800212a <sw_i2c_write_bulk+0x2e6>
 8001f82:	79bb      	ldrb	r3, [r7, #6]
 8001f84:	73bb      	strb	r3, [r7, #14]
	sw_i2c_get_handle()->I2C->TXDR = data;								// First write byte
 8001f86:	f000 fb45 	bl	8002614 <sw_i2c_get_handle>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	7bba      	ldrb	r2, [r7, #14]
 8001f90:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8001f92:	bf00      	nop
 8001f94:	f000 fb3e 	bl	8002614 <sw_i2c_get_handle>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0f6      	beq.n	8001f94 <sw_i2c_write_bulk+0x150>
	whileTimer = 2;
 8001fa6:	4b4c      	ldr	r3, [pc, #304]	; (80020d8 <sw_i2c_write_bulk+0x294>)
 8001fa8:	2202      	movs	r2, #2
 8001faa:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8001fac:	e013      	b.n	8001fd6 <sw_i2c_write_bulk+0x192>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001fae:	4b4a      	ldr	r3, [pc, #296]	; (80020d8 <sw_i2c_write_bulk+0x294>)
 8001fb0:	881b      	ldrh	r3, [r3, #0]
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10e      	bne.n	8001fd6 <sw_i2c_write_bulk+0x192>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8001fb8:	4b45      	ldr	r3, [pc, #276]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <sw_i2c_write_bulk+0x188>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e000      	b.n	8001fce <sw_i2c_write_bulk+0x18a>
 8001fcc:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <sw_i2c_write_bulk+0x192>
			return I2C_Nack;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	e010      	b.n	8001ff8 <sw_i2c_write_bulk+0x1b4>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8001fd6:	4b3e      	ldr	r3, [pc, #248]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <sw_i2c_write_bulk+0x1a6>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <sw_i2c_write_bulk+0x1a8>
 8001fea:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8001fec:	f083 0301 	eor.w	r3, r3, #1
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1db      	bne.n	8001fae <sw_i2c_write_bulk+0x16a>
	return I2C_Ok;
 8001ff6:	2300      	movs	r3, #0

	sw_i2c_write( regAddr ); 							// First byte, address
	if ( sw_i2c_isTXIS_error() != I2C_Ok) return I2C_Error;
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <sw_i2c_write_bulk+0x1bc>
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e094      	b.n	800212a <sw_i2c_write_bulk+0x2e6>

	uint16_t nBlock = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;			//
 8002004:	23fe      	movs	r3, #254	; 0xfe
 8002006:	827b      	strh	r3, [r7, #18]
	uint8_t shift	= 0;
 8002008:	2300      	movs	r3, #0
 800200a:	757b      	strb	r3, [r7, #21]
	while ( nBytes ) {
 800200c:	e076      	b.n	80020fc <sw_i2c_write_bulk+0x2b8>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 800200e:	88bb      	ldrh	r3, [r7, #4]
 8002010:	2bfe      	cmp	r3, #254	; 0xfe
 8002012:	d963      	bls.n	80020dc <sw_i2c_write_bulk+0x298>
			if ( nBlock == 0) {
 8002014:	8afb      	ldrh	r3, [r7, #22]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10a      	bne.n	8002030 <sw_i2c_write_bulk+0x1ec>
				n = I2C_CR2_NBYTE_MAX - 1;
 800201a:	23fe      	movs	r3, #254	; 0xfe
 800201c:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff );
 800201e:	8a7b      	ldrh	r3, [r7, #18]
 8002020:	6839      	ldr	r1, [r7, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fdb4 	bl	8001b90 <sw_i2c_write_buff>
				nBlock++;
 8002028:	8afb      	ldrh	r3, [r7, #22]
 800202a:	3301      	adds	r3, #1
 800202c:	82fb      	strh	r3, [r7, #22]
 800202e:	e010      	b.n	8002052 <sw_i2c_write_bulk+0x20e>
			} else {
				n = I2C_CR2_NBYTE_MAX;
 8002030:	23ff      	movs	r3, #255	; 0xff
 8002032:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX - 1 );
 8002034:	8afb      	ldrh	r3, [r7, #22]
 8002036:	1c5a      	adds	r2, r3, #1
 8002038:	82fa      	strh	r2, [r7, #22]
 800203a:	461a      	mov	r2, r3
 800203c:	4613      	mov	r3, r2
 800203e:	021b      	lsls	r3, r3, #8
 8002040:	1a9b      	subs	r3, r3, r2
 8002042:	3b01      	subs	r3, #1
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	441a      	add	r2, r3
 8002048:	8a7b      	ldrh	r3, [r7, #18]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fd9f 	bl	8001b90 <sw_i2c_write_buff>
			}
			while( sw_is_TCR_flag_ready() == false ) {}
 8002052:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 8002054:	4b1e      	ldr	r3, [pc, #120]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <sw_i2c_write_bulk+0x224>
 8002064:	2301      	movs	r3, #1
 8002066:	e000      	b.n	800206a <sw_i2c_write_bulk+0x226>
 8002068:	2300      	movs	r3, #0
			while( sw_is_TCR_flag_ready() == false ) {}
 800206a:	f083 0301 	eor.w	r3, r3, #1
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1ef      	bne.n	8002054 <sw_i2c_write_bulk+0x210>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 8002074:	88bb      	ldrh	r3, [r7, #4]
 8002076:	3bff      	subs	r3, #255	; 0xff
 8002078:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 800207a:	88bb      	ldrh	r3, [r7, #4]
 800207c:	2bfe      	cmp	r3, #254	; 0xfe
 800207e:	d81a      	bhi.n	80020b6 <sw_i2c_write_bulk+0x272>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8002080:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <sw_i2c_write_bulk+0x28c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002092:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );
 8002094:	88bb      	ldrh	r3, [r7, #4]
 8002096:	b2db      	uxtb	r3, r3
 8002098:	737b      	strb	r3, [r7, #13]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800209a:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80020a2:	7b7a      	ldrb	r2, [r7, #13]
 80020a4:	0412      	lsls	r2, r2, #16
 80020a6:	4611      	mov	r1, r2
 80020a8:	4a0a      	ldr	r2, [pc, #40]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 80020aa:	430b      	orrs	r3, r1
 80020ac:	6053      	str	r3, [r2, #4]
}
 80020ae:	bf00      	nop
				shift = 1;
 80020b0:	2301      	movs	r3, #1
 80020b2:	757b      	strb	r3, [r7, #21]
 80020b4:	e022      	b.n	80020fc <sw_i2c_write_bulk+0x2b8>
 80020b6:	23ff      	movs	r3, #255	; 0xff
 80020b8:	733b      	strb	r3, [r7, #12]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80020c2:	7b3a      	ldrb	r2, [r7, #12]
 80020c4:	0412      	lsls	r2, r2, #16
 80020c6:	4611      	mov	r1, r2
 80020c8:	4a02      	ldr	r2, [pc, #8]	; (80020d4 <sw_i2c_write_bulk+0x290>)
 80020ca:	430b      	orrs	r3, r1
 80020cc:	6053      	str	r3, [r2, #4]
 80020ce:	e015      	b.n	80020fc <sw_i2c_write_bulk+0x2b8>
 80020d0:	20000010 	.word	0x20000010
 80020d4:	40005400 	.word	0x40005400
 80020d8:	200005bc 	.word	0x200005bc
			} else {
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
			}
		} else {
			sw_i2c_write_buff( nBytes , (uint8_t *)pBuff + nBlock*I2C_CR2_NBYTE_MAX - shift );
 80020dc:	8afa      	ldrh	r2, [r7, #22]
 80020de:	4613      	mov	r3, r2
 80020e0:	021b      	lsls	r3, r3, #8
 80020e2:	1a9b      	subs	r3, r3, r2
 80020e4:	461a      	mov	r2, r3
 80020e6:	7d7b      	ldrb	r3, [r7, #21]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	683a      	ldr	r2, [r7, #0]
 80020ec:	441a      	add	r2, r3
 80020ee:	88bb      	ldrh	r3, [r7, #4]
 80020f0:	4611      	mov	r1, r2
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff fd4c 	bl	8001b90 <sw_i2c_write_buff>
			nBytes = 0;									// End of while() loop
 80020f8:	2300      	movs	r3, #0
 80020fa:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 80020fc:	88bb      	ldrh	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d185      	bne.n	800200e <sw_i2c_write_bulk+0x1ca>
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_STOP;
 8002102:	f000 fa87 	bl	8002614 <sw_i2c_get_handle>
 8002106:	4603      	mov	r3, r0
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002110:	605a      	str	r2, [r3, #4]
	while ( (sw_i2c_get_handle()->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8002112:	bf00      	nop
 8002114:	f000 fa7e 	bl	8002614 <sw_i2c_get_handle>
 8002118:	4603      	mov	r3, r0
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	699b      	ldr	r3, [r3, #24]
 800211e:	f003 0320 	and.w	r3, r3, #32
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0f6      	beq.n	8002114 <sw_i2c_write_bulk+0x2d0>
}
 8002126:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bdb0      	pop	{r4, r5, r7, pc}
 8002132:	bf00      	nop

08002134 <sw_i2c_read_bulk>:
/********************************************************************************/

/*********************************** Read bulk **********************************/
I2CSTATUS sw_i2c_read_bulk ( uint8_t  devAddr, uint8_t  regAddr,
							 uint16_t nBytes,  uint8_t * pBuff ) {
 8002134:	b5b0      	push	{r4, r5, r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	603b      	str	r3, [r7, #0]
 800213c:	4603      	mov	r3, r0
 800213e:	71fb      	strb	r3, [r7, #7]
 8002140:	460b      	mov	r3, r1
 8002142:	71bb      	strb	r3, [r7, #6]
 8002144:	4613      	mov	r3, r2
 8002146:	80bb      	strh	r3, [r7, #4]
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	74fb      	strb	r3, [r7, #19]
	MODIFY_REG( sw_i2c_get_handle()->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 800214c:	f000 fa62 	bl	8002614 <sw_i2c_get_handle>
 8002150:	4603      	mov	r3, r0
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f423 747f 	bic.w	r4, r3, #1020	; 0x3fc
 800215a:	f024 0403 	bic.w	r4, r4, #3
 800215e:	7cfd      	ldrb	r5, [r7, #19]
 8002160:	f000 fa58 	bl	8002614 <sw_i2c_get_handle>
 8002164:	4603      	mov	r3, r0
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	ea44 0205 	orr.w	r2, r4, r5
 800216c:	605a      	str	r2, [r3, #4]
}
 800216e:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_write_byte( regAddr, I2C_REPEATED_START );
 8002170:	79bb      	ldrb	r3, [r7, #6]
 8002172:	2101      	movs	r1, #1
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff fda5 	bl	8001cc4 <sw_i2c_write_byte>
static INLINE void sw_i2c_read_dir (void) { sw_i2c_get_handle()->I2C->CR2 |=  I2C_CR2_RD_WRN; }
 800217a:	f000 fa4b 	bl	8002614 <sw_i2c_get_handle>
 800217e:	4603      	mov	r3, r0
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	bf00      	nop

	sw_i2c_read_dir();

	if ( nBytes <= I2C_CR2_NBYTE_MAX ) {
 800218c:	88bb      	ldrh	r3, [r7, #4]
 800218e:	2bff      	cmp	r3, #255	; 0xff
 8002190:	d817      	bhi.n	80021c2 <sw_i2c_read_bulk+0x8e>
		CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8002192:	4b5c      	ldr	r3, [pc, #368]	; (8002304 <sw_i2c_read_bulk+0x1d0>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	4b5a      	ldr	r3, [pc, #360]	; (8002304 <sw_i2c_read_bulk+0x1d0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80021a4:	605a      	str	r2, [r3, #4]
		sw_i2c_nBytes( nBytes );
 80021a6:	88bb      	ldrh	r3, [r7, #4]
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	74bb      	strb	r3, [r7, #18]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80021ac:	4b56      	ldr	r3, [pc, #344]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80021b4:	7cba      	ldrb	r2, [r7, #18]
 80021b6:	0412      	lsls	r2, r2, #16
 80021b8:	4611      	mov	r1, r2
 80021ba:	4a53      	ldr	r2, [pc, #332]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 80021bc:	430b      	orrs	r3, r1
 80021be:	6053      	str	r3, [r2, #4]
}
 80021c0:	e016      	b.n	80021f0 <sw_i2c_read_bulk+0xbc>
	} else {
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 80021c2:	4b50      	ldr	r3, [pc, #320]	; (8002304 <sw_i2c_read_bulk+0x1d0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	4b4e      	ldr	r3, [pc, #312]	; (8002304 <sw_i2c_read_bulk+0x1d0>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	23ff      	movs	r3, #255	; 0xff
 80021d8:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 80021da:	4b4b      	ldr	r3, [pc, #300]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80021e2:	7c7a      	ldrb	r2, [r7, #17]
 80021e4:	0412      	lsls	r2, r2, #16
 80021e6:	4611      	mov	r1, r2
 80021e8:	4a47      	ldr	r2, [pc, #284]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 80021ea:	430b      	orrs	r3, r1
 80021ec:	6053      	str	r3, [r2, #4]
}
 80021ee:	bf00      	nop
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
	}

	uint16_t nBlock = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;
 80021f4:	23fe      	movs	r3, #254	; 0xfe
 80021f6:	82bb      	strh	r3, [r7, #20]
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_START;
 80021f8:	f000 fa0c 	bl	8002614 <sw_i2c_get_handle>
 80021fc:	4603      	mov	r3, r0
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	685a      	ldr	r2, [r3, #4]
 8002202:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002206:	605a      	str	r2, [r3, #4]
	sw_i2c_start();
	while ( nBytes ) {
 8002208:	e061      	b.n	80022ce <sw_i2c_read_bulk+0x19a>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 800220a:	88bb      	ldrh	r3, [r7, #4]
 800220c:	2bfe      	cmp	r3, #254	; 0xfe
 800220e:	d950      	bls.n	80022b2 <sw_i2c_read_bulk+0x17e>
			if ( nBlock != 0) n = I2C_CR2_NBYTE_MAX;
 8002210:	8afb      	ldrh	r3, [r7, #22]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <sw_i2c_read_bulk+0xe6>
 8002216:	23ff      	movs	r3, #255	; 0xff
 8002218:	82bb      	strh	r3, [r7, #20]

			sw_i2c_read_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX  );
 800221a:	8afb      	ldrh	r3, [r7, #22]
 800221c:	1c5a      	adds	r2, r3, #1
 800221e:	82fa      	strh	r2, [r7, #22]
 8002220:	461a      	mov	r2, r3
 8002222:	4613      	mov	r3, r2
 8002224:	021b      	lsls	r3, r3, #8
 8002226:	1a9b      	subs	r3, r3, r2
 8002228:	461a      	mov	r2, r3
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	441a      	add	r2, r3
 800222e:	8abb      	ldrh	r3, [r7, #20]
 8002230:	4611      	mov	r1, r2
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff fd08 	bl	8001c48 <sw_i2c_read_buff>
			while( sw_is_TCR_flag_ready() == false ) {}
 8002238:	bf00      	nop
	if( hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 800223a:	4b32      	ldr	r3, [pc, #200]	; (8002304 <sw_i2c_read_bulk+0x1d0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <sw_i2c_read_bulk+0x11a>
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <sw_i2c_read_bulk+0x11c>
 800224e:	2300      	movs	r3, #0
			while( sw_is_TCR_flag_ready() == false ) {}
 8002250:	f083 0301 	eor.w	r3, r3, #1
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1ef      	bne.n	800223a <sw_i2c_read_bulk+0x106>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 800225a:	88bb      	ldrh	r3, [r7, #4]
 800225c:	3bff      	subs	r3, #255	; 0xff
 800225e:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 8002260:	88bb      	ldrh	r3, [r7, #4]
 8002262:	2bfe      	cmp	r3, #254	; 0xfe
 8002264:	d818      	bhi.n	8002298 <sw_i2c_read_bulk+0x164>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8002266:	4b27      	ldr	r3, [pc, #156]	; (8002304 <sw_i2c_read_bulk+0x1d0>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	4b25      	ldr	r3, [pc, #148]	; (8002304 <sw_i2c_read_bulk+0x1d0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002278:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );						// Last nBytes < 255
 800227a:	88bb      	ldrh	r3, [r7, #4]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002280:	4b21      	ldr	r3, [pc, #132]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002288:	7c3a      	ldrb	r2, [r7, #16]
 800228a:	0412      	lsls	r2, r2, #16
 800228c:	4611      	mov	r1, r2
 800228e:	4a1e      	ldr	r2, [pc, #120]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 8002290:	430b      	orrs	r3, r1
 8002292:	6053      	str	r3, [r2, #4]
}
 8002294:	bf00      	nop
 8002296:	e01a      	b.n	80022ce <sw_i2c_read_bulk+0x19a>
 8002298:	23ff      	movs	r3, #255	; 0xff
 800229a:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800229c:	4b1a      	ldr	r3, [pc, #104]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80022a4:	7bfa      	ldrb	r2, [r7, #15]
 80022a6:	0412      	lsls	r2, r2, #16
 80022a8:	4611      	mov	r1, r2
 80022aa:	4a17      	ldr	r2, [pc, #92]	; (8002308 <sw_i2c_read_bulk+0x1d4>)
 80022ac:	430b      	orrs	r3, r1
 80022ae:	6053      	str	r3, [r2, #4]
 80022b0:	e00d      	b.n	80022ce <sw_i2c_read_bulk+0x19a>
			}
			else
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		} else {
			sw_i2c_read_buff( nBytes, (uint8_t *)pBuff +  nBlock*I2C_CR2_NBYTE_MAX );
 80022b2:	8afa      	ldrh	r2, [r7, #22]
 80022b4:	4613      	mov	r3, r2
 80022b6:	021b      	lsls	r3, r3, #8
 80022b8:	1a9b      	subs	r3, r3, r2
 80022ba:	461a      	mov	r2, r3
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	441a      	add	r2, r3
 80022c0:	88bb      	ldrh	r3, [r7, #4]
 80022c2:	4611      	mov	r1, r2
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff fcbf 	bl	8001c48 <sw_i2c_read_buff>
			nBytes = 0;											// End of while() loop
 80022ca:	2300      	movs	r3, #0
 80022cc:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 80022ce:	88bb      	ldrh	r3, [r7, #4]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d19a      	bne.n	800220a <sw_i2c_read_bulk+0xd6>
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_STOP;
 80022d4:	f000 f99e 	bl	8002614 <sw_i2c_get_handle>
 80022d8:	4603      	mov	r3, r0
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022e2:	605a      	str	r2, [r3, #4]
	while ( (sw_i2c_get_handle()->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 80022e4:	bf00      	nop
 80022e6:	f000 f995 	bl	8002614 <sw_i2c_get_handle>
 80022ea:	4603      	mov	r3, r0
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	f003 0320 	and.w	r3, r3, #32
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f6      	beq.n	80022e6 <sw_i2c_read_bulk+0x1b2>
}
 80022f8:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bdb0      	pop	{r4, r5, r7, pc}
 8002304:	20000010 	.word	0x20000010
 8002308:	40005400 	.word	0x40005400

0800230c <sw_i2c_write_reg8>:
/********************************************************************************/

/**************************** Registers functions *******************************/
I2CSTATUS sw_i2c_write_reg8( uint8_t devAddr, uint8_t reg, uint8_t data ) {
 800230c:	b5b0      	push	{r4, r5, r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	71fb      	strb	r3, [r7, #7]
 8002316:	460b      	mov	r3, r1
 8002318:	71bb      	strb	r3, [r7, #6]
 800231a:	4613      	mov	r3, r2
 800231c:	717b      	strb	r3, [r7, #5]
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	73bb      	strb	r3, [r7, #14]
	MODIFY_REG( sw_i2c_get_handle()->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8002322:	f000 f977 	bl	8002614 <sw_i2c_get_handle>
 8002326:	4603      	mov	r3, r0
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f423 747f 	bic.w	r4, r3, #1020	; 0x3fc
 8002330:	f024 0403 	bic.w	r4, r4, #3
 8002334:	7bbd      	ldrb	r5, [r7, #14]
 8002336:	f000 f96d 	bl	8002614 <sw_i2c_get_handle>
 800233a:	4603      	mov	r3, r0
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	ea44 0205 	orr.w	r2, r4, r5
 8002342:	605a      	str	r2, [r3, #4]
}
 8002344:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { sw_i2c_get_handle()->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8002346:	f000 f965 	bl	8002614 <sw_i2c_get_handle>
 800234a:	4603      	mov	r3, r0
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	bf00      	nop
static INLINE void sw_i2c_autoend_off(void) { sw_i2c_get_handle()->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8002358:	f000 f95c 	bl	8002614 <sw_i2c_get_handle>
 800235c:	4603      	mov	r3, r0
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8002366:	605a      	str	r2, [r3, #4]
 8002368:	bf00      	nop
 800236a:	2302      	movs	r3, #2
 800236c:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800236e:	4b6b      	ldr	r3, [pc, #428]	; (800251c <sw_i2c_write_reg8+0x210>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002376:	7bfa      	ldrb	r2, [r7, #15]
 8002378:	0412      	lsls	r2, r2, #16
 800237a:	4611      	mov	r1, r2
 800237c:	4a67      	ldr	r2, [pc, #412]	; (800251c <sw_i2c_write_reg8+0x210>)
 800237e:	430b      	orrs	r3, r1
 8002380:	6053      	str	r3, [r2, #4]
}
 8002382:	bf00      	nop
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_START;
 8002384:	f000 f946 	bl	8002614 <sw_i2c_get_handle>
 8002388:	4603      	mov	r3, r0
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002392:	605a      	str	r2, [r3, #4]
	whileTimer = 2;
 8002394:	4b62      	ldr	r3, [pc, #392]	; (8002520 <sw_i2c_write_reg8+0x214>)
 8002396:	2202      	movs	r2, #2
 8002398:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 800239a:	e013      	b.n	80023c4 <sw_i2c_write_reg8+0xb8>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 800239c:	4b60      	ldr	r3, [pc, #384]	; (8002520 <sw_i2c_write_reg8+0x214>)
 800239e:	881b      	ldrh	r3, [r3, #0]
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10e      	bne.n	80023c4 <sw_i2c_write_reg8+0xb8>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80023a6:	4b5f      	ldr	r3, [pc, #380]	; (8002524 <sw_i2c_write_reg8+0x218>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	f003 0310 	and.w	r3, r3, #16
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <sw_i2c_write_reg8+0xae>
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <sw_i2c_write_reg8+0xb0>
 80023ba:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <sw_i2c_write_reg8+0xb8>
			return I2C_Nack;
 80023c0:	2302      	movs	r3, #2
 80023c2:	e010      	b.n	80023e6 <sw_i2c_write_reg8+0xda>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 80023c4:	4b57      	ldr	r3, [pc, #348]	; (8002524 <sw_i2c_write_reg8+0x218>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <sw_i2c_write_reg8+0xcc>
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <sw_i2c_write_reg8+0xce>
 80023d8:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 80023da:	f083 0301 	eor.w	r3, r3, #1
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d1db      	bne.n	800239c <sw_i2c_write_reg8+0x90>
	return I2C_Ok;
 80023e4:	2300      	movs	r3, #0
	sw_i2c_write_dir();
	sw_i2c_autoend_off();

	sw_i2c_nBytes(2);
	sw_i2c_start();
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <sw_i2c_write_reg8+0xe2>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e091      	b.n	8002512 <sw_i2c_write_reg8+0x206>
 80023ee:	79bb      	ldrb	r3, [r7, #6]
 80023f0:	737b      	strb	r3, [r7, #13]
	sw_i2c_get_handle()->I2C->TXDR = data;								// First write byte
 80023f2:	f000 f90f 	bl	8002614 <sw_i2c_get_handle>
 80023f6:	4603      	mov	r3, r0
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	7b7a      	ldrb	r2, [r7, #13]
 80023fc:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 80023fe:	bf00      	nop
 8002400:	f000 f908 	bl	8002614 <sw_i2c_get_handle>
 8002404:	4603      	mov	r3, r0
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d0f6      	beq.n	8002400 <sw_i2c_write_reg8+0xf4>
	whileTimer = 2;
 8002412:	4b43      	ldr	r3, [pc, #268]	; (8002520 <sw_i2c_write_reg8+0x214>)
 8002414:	2202      	movs	r2, #2
 8002416:	801a      	strh	r2, [r3, #0]
	while( sw_is_TXIS_flag_ready() == false ) {
 8002418:	e013      	b.n	8002442 <sw_i2c_write_reg8+0x136>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 800241a:	4b41      	ldr	r3, [pc, #260]	; (8002520 <sw_i2c_write_reg8+0x214>)
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	b29b      	uxth	r3, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d10e      	bne.n	8002442 <sw_i2c_write_reg8+0x136>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8002424:	4b3f      	ldr	r3, [pc, #252]	; (8002524 <sw_i2c_write_reg8+0x218>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	f003 0310 	and.w	r3, r3, #16
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <sw_i2c_write_reg8+0x12c>
 8002434:	2301      	movs	r3, #1
 8002436:	e000      	b.n	800243a <sw_i2c_write_reg8+0x12e>
 8002438:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <sw_i2c_write_reg8+0x136>
			return I2C_Nack;
 800243e:	2302      	movs	r3, #2
 8002440:	e010      	b.n	8002464 <sw_i2c_write_reg8+0x158>
	if( hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8002442:	4b38      	ldr	r3, [pc, #224]	; (8002524 <sw_i2c_write_reg8+0x218>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <sw_i2c_write_reg8+0x14a>
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <sw_i2c_write_reg8+0x14c>
 8002456:	2300      	movs	r3, #0
	while( sw_is_TXIS_flag_ready() == false ) {
 8002458:	f083 0301 	eor.w	r3, r3, #1
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1db      	bne.n	800241a <sw_i2c_write_reg8+0x10e>
	return I2C_Ok;
 8002462:	2300      	movs	r3, #0

	sw_i2c_write( reg );
	if ( sw_i2c_isTXIS_error()	!= I2C_Ok ) return I2C_Error;
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <sw_i2c_write_reg8+0x160>
 8002468:	2301      	movs	r3, #1
 800246a:	e052      	b.n	8002512 <sw_i2c_write_reg8+0x206>
 800246c:	797b      	ldrb	r3, [r7, #5]
 800246e:	733b      	strb	r3, [r7, #12]
	sw_i2c_get_handle()->I2C->TXDR = data;								// First write byte
 8002470:	f000 f8d0 	bl	8002614 <sw_i2c_get_handle>
 8002474:	4603      	mov	r3, r0
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	7b3a      	ldrb	r2, [r7, #12]
 800247a:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( sw_i2c_get_handle()->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 800247c:	bf00      	nop
 800247e:	f000 f8c9 	bl	8002614 <sw_i2c_get_handle>
 8002482:	4603      	mov	r3, r0
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0f6      	beq.n	800247e <sw_i2c_write_reg8+0x172>
	whileTimer = 2;
 8002490:	4b23      	ldr	r3, [pc, #140]	; (8002520 <sw_i2c_write_reg8+0x214>)
 8002492:	2202      	movs	r2, #2
 8002494:	801a      	strh	r2, [r3, #0]
	while( sw_is_TC_flag_ready() == false ) {
 8002496:	e013      	b.n	80024c0 <sw_i2c_write_reg8+0x1b4>
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 8002498:	4b21      	ldr	r3, [pc, #132]	; (8002520 <sw_i2c_write_reg8+0x214>)
 800249a:	881b      	ldrh	r3, [r3, #0]
 800249c:	b29b      	uxth	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10e      	bne.n	80024c0 <sw_i2c_write_reg8+0x1b4>
	if( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80024a2:	4b20      	ldr	r3, [pc, #128]	; (8002524 <sw_i2c_write_reg8+0x218>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	f003 0310 	and.w	r3, r3, #16
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <sw_i2c_write_reg8+0x1aa>
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <sw_i2c_write_reg8+0x1ac>
 80024b6:	2300      	movs	r3, #0
		if ( whileTimer == 0 && sw_is_NACK_flag_ready() ) {
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <sw_i2c_write_reg8+0x1b4>
			return I2C_Nack;
 80024bc:	2302      	movs	r3, #2
 80024be:	e010      	b.n	80024e2 <sw_i2c_write_reg8+0x1d6>
	if( hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 80024c0:	4b18      	ldr	r3, [pc, #96]	; (8002524 <sw_i2c_write_reg8+0x218>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <sw_i2c_write_reg8+0x1c8>
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <sw_i2c_write_reg8+0x1ca>
 80024d4:	2300      	movs	r3, #0
	while( sw_is_TC_flag_ready() == false ) {
 80024d6:	f083 0301 	eor.w	r3, r3, #1
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1db      	bne.n	8002498 <sw_i2c_write_reg8+0x18c>
	return I2C_Ok;
 80024e0:	2300      	movs	r3, #0

	sw_i2c_write( data );
	if ( sw_i2c_isTC_error()	!= I2C_Ok ) return I2C_Error;
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <sw_i2c_write_reg8+0x1de>
 80024e6:	2301      	movs	r3, #1
 80024e8:	e013      	b.n	8002512 <sw_i2c_write_reg8+0x206>
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_STOP;
 80024ea:	f000 f893 	bl	8002614 <sw_i2c_get_handle>
 80024ee:	4603      	mov	r3, r0
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024f8:	605a      	str	r2, [r3, #4]
	while ( (sw_i2c_get_handle()->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 80024fa:	bf00      	nop
 80024fc:	f000 f88a 	bl	8002614 <sw_i2c_get_handle>
 8002500:	4603      	mov	r3, r0
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	f003 0320 	and.w	r3, r3, #32
 800250a:	2b00      	cmp	r3, #0
 800250c:	d0f6      	beq.n	80024fc <sw_i2c_write_reg8+0x1f0>
}
 800250e:	bf00      	nop
	sw_i2c_stop();

	return I2C_Ok;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bdb0      	pop	{r4, r5, r7, pc}
 800251a:	bf00      	nop
 800251c:	40005400 	.word	0x40005400
 8002520:	200005bc 	.word	0x200005bc
 8002524:	20000010 	.word	0x20000010

08002528 <sw_i2c_simple_init>:
	return I2C_Ok;;
}
/********************************************************************************/

/******************************* Init function *********************************/
void sw_i2c_simple_init(void) {
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
#ifdef STM32L4
	RCC->APB1RSTR1 |=  RCC_APB1RSTR1_I2C1RST;
 800252c:	4b36      	ldr	r3, [pc, #216]	; (8002608 <sw_i2c_simple_init+0xe0>)
 800252e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002530:	4a35      	ldr	r2, [pc, #212]	; (8002608 <sw_i2c_simple_init+0xe0>)
 8002532:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002536:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C1RST;
 8002538:	4b33      	ldr	r3, [pc, #204]	; (8002608 <sw_i2c_simple_init+0xe0>)
 800253a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800253c:	4a32      	ldr	r2, [pc, #200]	; (8002608 <sw_i2c_simple_init+0xe0>)
 800253e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002542:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1ENR1  |= RCC_APB1ENR1_I2C1EN;
 8002544:	4b30      	ldr	r3, [pc, #192]	; (8002608 <sw_i2c_simple_init+0xe0>)
 8002546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002548:	4a2f      	ldr	r2, [pc, #188]	; (8002608 <sw_i2c_simple_init+0xe0>)
 800254a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800254e:	6593      	str	r3, [r2, #88]	; 0x58
#elif defined STM32F3 || defined STM32F0
	RCC->APB1RSTR |=  RCC_APB1RSTR_I2C1RST;
	RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST;
	RCC->APB1ENR  |= RCC_APB1ENR_I2C1EN;
#endif
	SET_BIT	 ( hI2Cx->I2C->CR1, I2C_CR1_SWRST );	// Software reset
 8002550:	4b2e      	ldr	r3, [pc, #184]	; (800260c <sw_i2c_simple_init+0xe4>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4b2c      	ldr	r3, [pc, #176]	; (800260c <sw_i2c_simple_init+0xe4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002562:	601a      	str	r2, [r3, #0]
//	delay_ms(100);
	CLEAR_BIT( hI2Cx->I2C->CR1, I2C_CR1_SWRST );
 8002564:	4b29      	ldr	r3, [pc, #164]	; (800260c <sw_i2c_simple_init+0xe4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b27      	ldr	r3, [pc, #156]	; (800260c <sw_i2c_simple_init+0xe4>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002576:	601a      	str	r2, [r3, #0]

//	CLEAR_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
//	while( (hI2Cx->I2C->CR1 & I2C_CR1_PE) );

	gpio_pin_cfg( hI2Cx->scl_port,  hI2Cx->scl_pin,  hI2Cx->alternateFun );
 8002578:	4b24      	ldr	r3, [pc, #144]	; (800260c <sw_i2c_simple_init+0xe4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6898      	ldr	r0, [r3, #8]
 800257e:	4b23      	ldr	r3, [pc, #140]	; (800260c <sw_i2c_simple_init+0xe4>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	8a19      	ldrh	r1, [r3, #16]
 8002584:	4b21      	ldr	r3, [pc, #132]	; (800260c <sw_i2c_simple_init+0xe4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	889b      	ldrh	r3, [r3, #4]
 800258a:	461a      	mov	r2, r3
 800258c:	f7fe fc96 	bl	8000ebc <gpio_pin_cfg>
	gpio_pin_cfg( hI2Cx->sda_port,  hI2Cx->sda_pin,  hI2Cx->alternateFun );
 8002590:	4b1e      	ldr	r3, [pc, #120]	; (800260c <sw_i2c_simple_init+0xe4>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68d8      	ldr	r0, [r3, #12]
 8002596:	4b1d      	ldr	r3, [pc, #116]	; (800260c <sw_i2c_simple_init+0xe4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	8a59      	ldrh	r1, [r3, #18]
 800259c:	4b1b      	ldr	r3, [pc, #108]	; (800260c <sw_i2c_simple_init+0xe4>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	889b      	ldrh	r3, [r3, #4]
 80025a2:	461a      	mov	r2, r3
 80025a4:	f7fe fc8a 	bl	8000ebc <gpio_pin_cfg>
	gpio_pin_HI ( hI2Cx->scl_port,  hI2Cx->scl_pin );
 80025a8:	4b18      	ldr	r3, [pc, #96]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	4b17      	ldr	r3, [pc, #92]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	8a1b      	ldrh	r3, [r3, #16]
 80025b4:	4619      	mov	r1, r3
 80025b6:	4610      	mov	r0, r2
 80025b8:	f7fe fd28 	bl	800100c <gpio_pin_HI>
	gpio_pin_HI ( hI2Cx->sda_port,  hI2Cx->sda_pin );
 80025bc:	4b13      	ldr	r3, [pc, #76]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68da      	ldr	r2, [r3, #12]
 80025c2:	4b12      	ldr	r3, [pc, #72]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	8a5b      	ldrh	r3, [r3, #18]
 80025c8:	4619      	mov	r1, r3
 80025ca:	4610      	mov	r0, r2
 80025cc:	f7fe fd1e 	bl	800100c <gpio_pin_HI>

	hI2Cx->I2C->TIMINGR  = (uint32_t)I2C_TIMING_80MHz_100KHz;
 80025d0:	4b0e      	ldr	r3, [pc, #56]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a0e      	ldr	r2, [pc, #56]	; (8002610 <sw_i2c_simple_init+0xe8>)
 80025d8:	611a      	str	r2, [r3, #16]
	SET_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
 80025da:	4b0c      	ldr	r3, [pc, #48]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	4b0a      	ldr	r3, [pc, #40]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f042 0201 	orr.w	r2, r2, #1
 80025ec:	601a      	str	r2, [r3, #0]

	hI2Cx->I2C->CR1 |= I2C_CR1_ERRIE;				// Peripheral enable
 80025ee:	4b07      	ldr	r3, [pc, #28]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	4b05      	ldr	r3, [pc, #20]	; (800260c <sw_i2c_simple_init+0xe4>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002600:	601a      	str	r2, [r3, #0]
//	NVIC_EnableIRQ( I2C1_ER_IRQn );

}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40021000 	.word	0x40021000
 800260c:	20000010 	.word	0x20000010
 8002610:	10909cec 	.word	0x10909cec

08002614 <sw_i2c_get_handle>:

/********************************************************************************/
const I2C_t * sw_i2c_get_handle(void) { return hI2Cx; };
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
 8002618:	4b03      	ldr	r3, [pc, #12]	; (8002628 <sw_i2c_get_handle+0x14>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4618      	mov	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	20000010 	.word	0x20000010

0800262c <sw_i2c_slave_test>:
/********************************************************************************/

/******************************** Some tests functions ******************************/
I2CSTATUS sw_i2c_slave_test( uint8_t devAddr, uint32_t trials, uint16_t delayMS ) {
 800262c:	b5b0      	push	{r4, r5, r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	6039      	str	r1, [r7, #0]
 8002636:	71fb      	strb	r3, [r7, #7]
 8002638:	4613      	mov	r3, r2
 800263a:	80bb      	strh	r3, [r7, #4]
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( sw_i2c_get_handle()->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8002640:	f7ff ffe8 	bl	8002614 <sw_i2c_get_handle>
 8002644:	4603      	mov	r3, r0
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f423 747f 	bic.w	r4, r3, #1020	; 0x3fc
 800264e:	f024 0403 	bic.w	r4, r4, #3
 8002652:	7bfd      	ldrb	r5, [r7, #15]
 8002654:	f7ff ffde 	bl	8002614 <sw_i2c_get_handle>
 8002658:	4603      	mov	r3, r0
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	ea44 0205 	orr.w	r2, r4, r5
 8002660:	605a      	str	r2, [r3, #4]
}
 8002662:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	while (trials--) {
 8002664:	e01e      	b.n	80026a4 <sw_i2c_slave_test+0x78>
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_START;
 8002666:	f7ff ffd5 	bl	8002614 <sw_i2c_get_handle>
 800266a:	4603      	mov	r3, r0
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002674:	605a      	str	r2, [r3, #4]
	sw_i2c_get_handle()->I2C->CR2 |= I2C_CR2_STOP;
 8002676:	f7ff ffcd 	bl	8002614 <sw_i2c_get_handle>
 800267a:	4603      	mov	r3, r0
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002684:	605a      	str	r2, [r3, #4]
	while ( (sw_i2c_get_handle()->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8002686:	bf00      	nop
 8002688:	f7ff ffc4 	bl	8002614 <sw_i2c_get_handle>
 800268c:	4603      	mov	r3, r0
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	f003 0320 	and.w	r3, r3, #32
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f6      	beq.n	8002688 <sw_i2c_slave_test+0x5c>
}
 800269a:	bf00      	nop
		sw_i2c_start();
		sw_i2c_stop();
		delay_ms( delayMS );
 800269c:	88bb      	ldrh	r3, [r7, #4]
 800269e:	4618      	mov	r0, r3
 80026a0:	f000 fa5e 	bl	8002b60 <delay_ms>
	while (trials--) {
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	1e5a      	subs	r2, r3, #1
 80026a8:	603a      	str	r2, [r7, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1db      	bne.n	8002666 <sw_i2c_slave_test+0x3a>
	}
	if ( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) {
 80026ae:	4b07      	ldr	r3, [pc, #28]	; (80026cc <sw_i2c_slave_test+0xa0>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	f003 0310 	and.w	r3, r3, #16
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <sw_i2c_slave_test+0x96>
		return I2C_Nack;
 80026be:	2302      	movs	r3, #2
 80026c0:	e000      	b.n	80026c4 <sw_i2c_slave_test+0x98>
	}
	return I2C_Ok;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bdb0      	pop	{r4, r5, r7, pc}
 80026cc:	20000010 	.word	0x20000010

080026d0 <I2C1_ER_IRQHandler>:
	sw_i2c_start();
}
/*************************************************************************************************/

/***********************************************************************/
void I2C1_ER_IRQHandler( void ) {
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
	if (hI2Cx->I2C->ISR & I2C_ISR_ARLO ) {	// Arbitration lost
 80026d4:	4b27      	ldr	r3, [pc, #156]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00f      	beq.n	8002704 <I2C1_ER_IRQHandler+0x34>
		hI2Cx->I2C->ICR = I2C_ICR_ARLOCF;
 80026e4:	4b23      	ldr	r3, [pc, #140]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ee:	61da      	str	r2, [r3, #28]
		hI2Cx->I2C->CR1 &= ~I2C_CR1_PE;		// I2C off
 80026f0:	4b20      	ldr	r3, [pc, #128]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4b1e      	ldr	r3, [pc, #120]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 0201 	bic.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]
	}
	if (hI2Cx->I2C->ISR & I2C_ISR_BERR ) {	// Bus error
 8002704:	4b1b      	ldr	r3, [pc, #108]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00f      	beq.n	8002734 <I2C1_ER_IRQHandler+0x64>
		hI2Cx->I2C->ICR = I2C_ICR_BERRCF;
 8002714:	4b17      	ldr	r3, [pc, #92]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800271e:	61da      	str	r2, [r3, #28]
		hI2Cx->I2C->CR1 &= ~I2C_CR1_PE;		// I2C off
 8002720:	4b14      	ldr	r3, [pc, #80]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	4b12      	ldr	r3, [pc, #72]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]
	}
	if (hI2Cx->I2C->ISR & I2C_ISR_OVR ) {		// Overrun / Underrun
 8002734:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002740:	2b00      	cmp	r3, #0
 8002742:	d00f      	beq.n	8002764 <I2C1_ER_IRQHandler+0x94>
		hI2Cx->I2C->ICR = I2C_ICR_OVRCF;
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800274e:	61da      	str	r2, [r3, #28]
		hI2Cx->I2C->CR1 &= ~I2C_CR1_PE;		// I2C off
 8002750:	4b08      	ldr	r3, [pc, #32]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4b06      	ldr	r3, [pc, #24]	; (8002774 <I2C1_ER_IRQHandler+0xa4>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0201 	bic.w	r2, r2, #1
 8002762:	601a      	str	r2, [r3, #0]
	}
	i2cErrorOcurred = 1;
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <I2C1_ER_IRQHandler+0xa8>)
 8002766:	2201      	movs	r2, #1
 8002768:	701a      	strb	r2, [r3, #0]
}
 800276a:	bf00      	nop
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	20000520 	.word	0x20000520
 8002778:	20000524 	.word	0x20000524

0800277c <DMA1_Channel6_IRQHandler>:
}
/***********************************************************************/

//--------------------------- PUBLIC FUNCTIONS ------------------------//
/***************** I2C TX buffer transmitted ***************************/
void I2C_DMA_ChannelTX_IRQHandler( void ) {
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
	if ( DMA1->ISR & I2C_DMATX_TC_FLAG ) {
 8002780:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <DMA1_Channel6_IRQHandler+0x34>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00c      	beq.n	80027a6 <DMA1_Channel6_IRQHandler+0x2a>
		DMA1->IFCR = DMA_IFCR_CTCIF6; // Channel 6 Transfer Complete clear
 800278c:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <DMA1_Channel6_IRQHandler+0x34>)
 800278e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002792:	605a      	str	r2, [r3, #4]

		I2C_DMATX_Channel->CCR &= ~DMA_CCR_EN;
 8002794:	4b07      	ldr	r3, [pc, #28]	; (80027b4 <DMA1_Channel6_IRQHandler+0x38>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a06      	ldr	r2, [pc, #24]	; (80027b4 <DMA1_Channel6_IRQHandler+0x38>)
 800279a:	f023 0301 	bic.w	r3, r3, #1
 800279e:	6013      	str	r3, [r2, #0]
		i2cTransmitted = 1;
 80027a0:	4b05      	ldr	r3, [pc, #20]	; (80027b8 <DMA1_Channel6_IRQHandler+0x3c>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	701a      	strb	r2, [r3, #0]
	}
}
 80027a6:	bf00      	nop
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	40020000 	.word	0x40020000
 80027b4:	4002006c 	.word	0x4002006c
 80027b8:	20000525 	.word	0x20000525

080027bc <DMA1_Channel7_IRQHandler>:
/***********************************************************************/

/******************** I2C RX buffer received ***************************/
void I2C_DMA_ChannelRX_IRQHandler( void ) {
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
	if ( DMA1->ISR & I2C_DMARX_TC_FLAG ) {
 80027c0:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <DMA1_Channel7_IRQHandler+0x34>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d00c      	beq.n	80027e6 <DMA1_Channel7_IRQHandler+0x2a>
		DMA1->IFCR = DMA_IFCR_CTCIF7; // Channel 7 Transfer Complete clear
 80027cc:	4b08      	ldr	r3, [pc, #32]	; (80027f0 <DMA1_Channel7_IRQHandler+0x34>)
 80027ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027d2:	605a      	str	r2, [r3, #4]

		I2C_DMARX_Channel->CCR &= ~DMA_CCR_EN;
 80027d4:	4b07      	ldr	r3, [pc, #28]	; (80027f4 <DMA1_Channel7_IRQHandler+0x38>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a06      	ldr	r2, [pc, #24]	; (80027f4 <DMA1_Channel7_IRQHandler+0x38>)
 80027da:	f023 0301 	bic.w	r3, r3, #1
 80027de:	6013      	str	r3, [r2, #0]

		i2cReceived = 1;
 80027e0:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <DMA1_Channel7_IRQHandler+0x3c>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	701a      	strb	r2, [r3, #0]
	}
}
 80027e6:	bf00      	nop
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	40020000 	.word	0x40020000
 80027f4:	40020080 	.word	0x40020080
 80027f8:	20000526 	.word	0x20000526

080027fc <DMA1_Channel3_IRQHandler>:
}
/*************************************************************************************/

/* 11. *******************************************************************************/
#ifdef SPI_DMA
void SPI_DMA_ChannelTX_IRQHandler(void) {
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
	while( (DMA1->ISR & SPI_DMATX_TC_FLAG) == 0 ) {}	//
 8002800:	bf00      	nop
 8002802:	4b11      	ldr	r3, [pc, #68]	; (8002848 <DMA1_Channel3_IRQHandler+0x4c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0f9      	beq.n	8002802 <DMA1_Channel3_IRQHandler+0x6>
	DMA1->IFCR = SPI_DMATX_TC_FLAG;			// DMA Channel Transfer Complete clear flag
 800280e:	4b0e      	ldr	r3, [pc, #56]	; (8002848 <DMA1_Channel3_IRQHandler+0x4c>)
 8002810:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002814:	605a      	str	r2, [r3, #4]
}
 8002816:	bf00      	nop
	while ( (spi->SPI->SR & SPI_SR_BSY) == SPI_SR_BSY ) {}
 8002818:	bf00      	nop
 800281a:	4b0c      	ldr	r3, [pc, #48]	; (800284c <DMA1_Channel3_IRQHandler+0x50>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002826:	2b80      	cmp	r3, #128	; 0x80
 8002828:	d0f7      	beq.n	800281a <DMA1_Channel3_IRQHandler+0x1e>
}
 800282a:	bf00      	nop
	spi_clear_tc_flag();
	spi_wait_until_busy();
	SPI_DMATX_Channel->CCR	&= ~DMA_CCR_EN;			//
 800282c:	4b08      	ldr	r3, [pc, #32]	; (8002850 <DMA1_Channel3_IRQHandler+0x54>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a07      	ldr	r2, [pc, #28]	; (8002850 <DMA1_Channel3_IRQHandler+0x54>)
 8002832:	f023 0301 	bic.w	r3, r3, #1
 8002836:	6013      	str	r3, [r2, #0]
	spiDmaStatus 			 = SPI_DMA_BUSY;
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <DMA1_Channel3_IRQHandler+0x58>)
 800283a:	2202      	movs	r2, #2
 800283c:	701a      	strb	r2, [r3, #0]
}
 800283e:	bf00      	nop
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	40020000 	.word	0x40020000
 800284c:	20000014 	.word	0x20000014
 8002850:	40020030 	.word	0x40020030
 8002854:	20000527 	.word	0x20000527

08002858 <__NVIC_SetPriorityGrouping>:
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002868:	4b0c      	ldr	r3, [pc, #48]	; (800289c <__NVIC_SetPriorityGrouping+0x44>)
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002874:	4013      	ands	r3, r2
 8002876:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002880:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800288a:	4a04      	ldr	r2, [pc, #16]	; (800289c <__NVIC_SetPriorityGrouping+0x44>)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	60d3      	str	r3, [r2, #12]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_SetPriority>:
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	6039      	str	r1, [r7, #0]
 80028aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	db0a      	blt.n	80028ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	b2da      	uxtb	r2, r3
 80028b8:	490c      	ldr	r1, [pc, #48]	; (80028ec <__NVIC_SetPriority+0x4c>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	0112      	lsls	r2, r2, #4
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	440b      	add	r3, r1
 80028c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80028c8:	e00a      	b.n	80028e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	4908      	ldr	r1, [pc, #32]	; (80028f0 <__NVIC_SetPriority+0x50>)
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	3b04      	subs	r3, #4
 80028d8:	0112      	lsls	r2, r2, #4
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	440b      	add	r3, r1
 80028de:	761a      	strb	r2, [r3, #24]
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	e000e100 	.word	0xe000e100
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <NVIC_EncodePriority>:
{
 80028f4:	b480      	push	{r7}
 80028f6:	b089      	sub	sp, #36	; 0x24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f1c3 0307 	rsb	r3, r3, #7
 800290e:	2b04      	cmp	r3, #4
 8002910:	bf28      	it	cs
 8002912:	2304      	movcs	r3, #4
 8002914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	3304      	adds	r3, #4
 800291a:	2b06      	cmp	r3, #6
 800291c:	d902      	bls.n	8002924 <NVIC_EncodePriority+0x30>
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	3b03      	subs	r3, #3
 8002922:	e000      	b.n	8002926 <NVIC_EncodePriority+0x32>
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002928:	f04f 32ff 	mov.w	r2, #4294967295
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43da      	mvns	r2, r3
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	401a      	ands	r2, r3
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800293c:	f04f 31ff 	mov.w	r1, #4294967295
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	fa01 f303 	lsl.w	r3, r1, r3
 8002946:	43d9      	mvns	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	4313      	orrs	r3, r2
}
 800294e:	4618      	mov	r0, r3
 8002950:	3724      	adds	r7, #36	; 0x24
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <DWT_Delay_Init>:

#include "../SW_BOARD/sw_led_blink_debug.h"
#include "../keyboard.h"

// https://deepbluembedded.com/stm32-delay-microsecond-millisecond-utility-dwt-delay-timer-delay/
uint32_t DWT_Delay_Init(void) {
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
	/* Disable TRC */
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8002960:	4b14      	ldr	r3, [pc, #80]	; (80029b4 <DWT_Delay_Init+0x58>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	4a13      	ldr	r2, [pc, #76]	; (80029b4 <DWT_Delay_Init+0x58>)
 8002966:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800296a:	60d3      	str	r3, [r2, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800296c:	4b11      	ldr	r3, [pc, #68]	; (80029b4 <DWT_Delay_Init+0x58>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	4a10      	ldr	r2, [pc, #64]	; (80029b4 <DWT_Delay_Init+0x58>)
 8002972:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002976:	60d3      	str	r3, [r2, #12]

	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002978:	4b0f      	ldr	r3, [pc, #60]	; (80029b8 <DWT_Delay_Init+0x5c>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a0e      	ldr	r2, [pc, #56]	; (80029b8 <DWT_Delay_Init+0x5c>)
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	6013      	str	r3, [r2, #0]
	/* Enable  clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002984:	4b0c      	ldr	r3, [pc, #48]	; (80029b8 <DWT_Delay_Init+0x5c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <DWT_Delay_Init+0x5c>)
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6013      	str	r3, [r2, #0]

	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8002990:	4b09      	ldr	r3, [pc, #36]	; (80029b8 <DWT_Delay_Init+0x5c>)
 8002992:	2200      	movs	r2, #0
 8002994:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	__ASM volatile ("NOP");
 8002996:	bf00      	nop
	__ASM volatile ("NOP");
 8002998:	bf00      	nop
	__ASM volatile ("NOP");
 800299a:	bf00      	nop

	/* Check if clock cycle counter has started */
	if (DWT->CYCCNT) {
 800299c:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <DWT_Delay_Init+0x5c>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <DWT_Delay_Init+0x4c>
		return 0; /*clock cycle counter started*/
 80029a4:	2300      	movs	r3, #0
 80029a6:	e000      	b.n	80029aa <DWT_Delay_Init+0x4e>
	} else {
		return 1; /*clock cycle counter not started*/
 80029a8:	2301      	movs	r3, #1
	}
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	e000edf0 	.word	0xe000edf0
 80029b8:	e0001000 	.word	0xe0001000

080029bc <nvic_priority>:
#define PRIGROUP_4G_4S	((const uint32_t) 0x05)
#define PRIGROUP_8G_2S	((const uint32_t) 0x04)
#define PRIGROUP_16G_0S	((const uint32_t) 0x03)

/************************ Interrupt priority*******************************/
void nvic_priority(void) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
	uint32_t prio;
	NVIC_SetPriorityGrouping( PRIGROUP_4G_4S );
 80029c2:	2005      	movs	r0, #5
 80029c4:	f7ff ff48 	bl	8002858 <__NVIC_SetPriorityGrouping>

	prio = NVIC_EncodePriority( PRIGROUP_4G_4S, 0, 0 ); // Draw the spectrum in RAM
 80029c8:	2200      	movs	r2, #0
 80029ca:	2100      	movs	r1, #0
 80029cc:	2005      	movs	r0, #5
 80029ce:	f7ff ff91 	bl	80028f4 <NVIC_EncodePriority>
 80029d2:	6078      	str	r0, [r7, #4]
	NVIC_SetPriority( SysTick_IRQn, prio );
 80029d4:	6879      	ldr	r1, [r7, #4]
 80029d6:	f04f 30ff 	mov.w	r0, #4294967295
 80029da:	f7ff ff61 	bl	80028a0 <__NVIC_SetPriority>

	prio = NVIC_EncodePriority( PRIGROUP_4G_4S, 1, 0 ); // Update clock
 80029de:	2200      	movs	r2, #0
 80029e0:	2101      	movs	r1, #1
 80029e2:	2005      	movs	r0, #5
 80029e4:	f7ff ff86 	bl	80028f4 <NVIC_EncodePriority>
 80029e8:	6078      	str	r0, [r7, #4]
	NVIC_SetPriority( EXTI3_IRQn, prio );
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	2009      	movs	r0, #9
 80029ee:	f7ff ff57 	bl	80028a0 <__NVIC_SetPriority>

}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <sw_softTimers_init>:
/************************************************************************/

/**** Inicjujemy SysTick pod timery programowe *****/
uint32_t sw_softTimers_init( uint32_t timeBase_ms, uint32_t type ) {
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b082      	sub	sp, #8
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
 8002a02:	6039      	str	r1, [r7, #0]

//	if 		(type==MILI_SEC)	type = 1000;	// 1 ms
//	else if (type==MICRO_SEC) 	type = 1;		// 1 us
//	else return 0;								// błąd
//	SysTick_Config( SystemCoreClock/type/timeBase_ms );
	if ( type==MICRO_SEC ) {
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d101      	bne.n	8002a0e <sw_softTimers_init+0x14>
		DWT_Delay_Init();
 8002a0a:	f7ff ffa7 	bl	800295c <DWT_Delay_Init>
	}
	nvic_priority();
 8002a0e:	f7ff ffd5 	bl	80029bc <nvic_priority>
	return 1;									// ok
 8002a12:	2301      	movs	r3, #1
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <SysTick_Handler>:
volatile uint16_t showMenuTimer;
volatile uint16_t softTimer2, softTimer5, softTimer3, whileTimer ;

volatile static uint16_t delayTimer;
volatile static uint32_t milis = 0;
void SysTick_Handler( void ) {
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	milis++;
 8002a20:	4b3f      	ldr	r3, [pc, #252]	; (8002b20 <SysTick_Handler+0x104>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	3301      	adds	r3, #1
 8002a26:	4a3e      	ldr	r2, [pc, #248]	; (8002b20 <SysTick_Handler+0x104>)
 8002a28:	6013      	str	r3, [r2, #0]
	if (pressTimer) 	pressTimer--;
 8002a2a:	4b3e      	ldr	r3, [pc, #248]	; (8002b24 <SysTick_Handler+0x108>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d006      	beq.n	8002a42 <SysTick_Handler+0x26>
 8002a34:	4b3b      	ldr	r3, [pc, #236]	; (8002b24 <SysTick_Handler+0x108>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	4b39      	ldr	r3, [pc, #228]	; (8002b24 <SysTick_Handler+0x108>)
 8002a40:	801a      	strh	r2, [r3, #0]
	if (debounceTimer)	debounceTimer--;
 8002a42:	4b39      	ldr	r3, [pc, #228]	; (8002b28 <SysTick_Handler+0x10c>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d006      	beq.n	8002a5a <SysTick_Handler+0x3e>
 8002a4c:	4b36      	ldr	r3, [pc, #216]	; (8002b28 <SysTick_Handler+0x10c>)
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	4b34      	ldr	r3, [pc, #208]	; (8002b28 <SysTick_Handler+0x10c>)
 8002a58:	801a      	strh	r2, [r3, #0]
	if (repeatTimer)	repeatTimer--;
 8002a5a:	4b34      	ldr	r3, [pc, #208]	; (8002b2c <SysTick_Handler+0x110>)
 8002a5c:	881b      	ldrh	r3, [r3, #0]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d006      	beq.n	8002a72 <SysTick_Handler+0x56>
 8002a64:	4b31      	ldr	r3, [pc, #196]	; (8002b2c <SysTick_Handler+0x110>)
 8002a66:	881b      	ldrh	r3, [r3, #0]
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	4b2f      	ldr	r3, [pc, #188]	; (8002b2c <SysTick_Handler+0x110>)
 8002a70:	801a      	strh	r2, [r3, #0]
	if (delayTimer)		delayTimer--;
 8002a72:	4b2f      	ldr	r3, [pc, #188]	; (8002b30 <SysTick_Handler+0x114>)
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d006      	beq.n	8002a8a <SysTick_Handler+0x6e>
 8002a7c:	4b2c      	ldr	r3, [pc, #176]	; (8002b30 <SysTick_Handler+0x114>)
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	3b01      	subs	r3, #1
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <SysTick_Handler+0x114>)
 8002a88:	801a      	strh	r2, [r3, #0]
	if (showMenuTimer) 	showMenuTimer--;
 8002a8a:	4b2a      	ldr	r3, [pc, #168]	; (8002b34 <SysTick_Handler+0x118>)
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d006      	beq.n	8002aa2 <SysTick_Handler+0x86>
 8002a94:	4b27      	ldr	r3, [pc, #156]	; (8002b34 <SysTick_Handler+0x118>)
 8002a96:	881b      	ldrh	r3, [r3, #0]
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	4b25      	ldr	r3, [pc, #148]	; (8002b34 <SysTick_Handler+0x118>)
 8002aa0:	801a      	strh	r2, [r3, #0]
	if (softTimer2) 	softTimer2--;
 8002aa2:	4b25      	ldr	r3, [pc, #148]	; (8002b38 <SysTick_Handler+0x11c>)
 8002aa4:	881b      	ldrh	r3, [r3, #0]
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d006      	beq.n	8002aba <SysTick_Handler+0x9e>
 8002aac:	4b22      	ldr	r3, [pc, #136]	; (8002b38 <SysTick_Handler+0x11c>)
 8002aae:	881b      	ldrh	r3, [r3, #0]
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	4b20      	ldr	r3, [pc, #128]	; (8002b38 <SysTick_Handler+0x11c>)
 8002ab8:	801a      	strh	r2, [r3, #0]
	if (softTimer3) 	softTimer3--;
 8002aba:	4b20      	ldr	r3, [pc, #128]	; (8002b3c <SysTick_Handler+0x120>)
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d006      	beq.n	8002ad2 <SysTick_Handler+0xb6>
 8002ac4:	4b1d      	ldr	r3, [pc, #116]	; (8002b3c <SysTick_Handler+0x120>)
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	4b1b      	ldr	r3, [pc, #108]	; (8002b3c <SysTick_Handler+0x120>)
 8002ad0:	801a      	strh	r2, [r3, #0]
	if (softTimer5) 	softTimer5--;
 8002ad2:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <SysTick_Handler+0x124>)
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d006      	beq.n	8002aea <SysTick_Handler+0xce>
 8002adc:	4b18      	ldr	r3, [pc, #96]	; (8002b40 <SysTick_Handler+0x124>)
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	4b16      	ldr	r3, [pc, #88]	; (8002b40 <SysTick_Handler+0x124>)
 8002ae8:	801a      	strh	r2, [r3, #0]
	if (whileTimer) 	whileTimer--;
 8002aea:	4b16      	ldr	r3, [pc, #88]	; (8002b44 <SysTick_Handler+0x128>)
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d006      	beq.n	8002b02 <SysTick_Handler+0xe6>
 8002af4:	4b13      	ldr	r3, [pc, #76]	; (8002b44 <SysTick_Handler+0x128>)
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <SysTick_Handler+0x128>)
 8002b00:	801a      	strh	r2, [r3, #0]

	sw_led_blinking();
 8002b02:	f7fe fb2d 	bl	8001160 <sw_led_blinking>
//	SW_IR_DECODED_EVENT();
	if (showMenuTimer == 0) {
 8002b06:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <SysTick_Handler+0x118>)
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d104      	bne.n	8002b1a <SysTick_Handler+0xfe>
		showMenuTimer = 10;
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <SysTick_Handler+0x118>)
 8002b12:	220a      	movs	r2, #10
 8002b14:	801a      	strh	r2, [r3, #0]
		SW_KEYBOARD_EVENT();
 8002b16:	f7fe f845 	bl	8000ba4 <SW_KEYBOARD_EVENT>
	}
//	key_handler();
}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	2000052c 	.word	0x2000052c
 8002b24:	200005c4 	.word	0x200005c4
 8002b28:	200005b8 	.word	0x200005b8
 8002b2c:	200005ba 	.word	0x200005ba
 8002b30:	20000528 	.word	0x20000528
 8002b34:	200005d0 	.word	0x200005d0
 8002b38:	200005be 	.word	0x200005be
 8002b3c:	200005d2 	.word	0x200005d2
 8002b40:	200005d4 	.word	0x200005d4
 8002b44:	200005bc 	.word	0x200005bc

08002b48 <millis>:
/******************************************************************************/
uint32_t millis(void) {
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
	return milis;
 8002b4c:	4b03      	ldr	r3, [pc, #12]	; (8002b5c <millis+0x14>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	2000052c 	.word	0x2000052c

08002b60 <delay_ms>:
/*********************************************************/
/*********************************************************/
void delay_ms( uint16_t ms ) {
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	80fb      	strh	r3, [r7, #6]
	delayTimer = ms;
 8002b6a:	4a08      	ldr	r2, [pc, #32]	; (8002b8c <delay_ms+0x2c>)
 8002b6c:	88fb      	ldrh	r3, [r7, #6]
 8002b6e:	8013      	strh	r3, [r2, #0]
	while ( delayTimer ) {}
 8002b70:	bf00      	nop
 8002b72:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <delay_ms+0x2c>)
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1fa      	bne.n	8002b72 <delay_ms+0x12>
}
 8002b7c:	bf00      	nop
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	20000528 	.word	0x20000528

08002b90 <delay_us>:
/*********************************************************/

void delay_us( uint16_t us ) {
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	80fb      	strh	r3, [r7, #6]
	  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8002b9a:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <delay_us+0x4c>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	60fb      	str	r3, [r7, #12]
	  uint32_t au32_ticks = ( uint32_t ) SystemCoreClock / 1000000;
 8002ba0:	4b0f      	ldr	r3, [pc, #60]	; (8002be0 <delay_us+0x50>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a0f      	ldr	r2, [pc, #60]	; (8002be4 <delay_us+0x54>)
 8002ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8002baa:	0c9b      	lsrs	r3, r3, #18
 8002bac:	60bb      	str	r3, [r7, #8]
	  us *= au32_ticks;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	88fa      	ldrh	r2, [r7, #6]
 8002bb4:	fb12 f303 	smulbb	r3, r2, r3
 8002bb8:	80fb      	strh	r3, [r7, #6]
	  while ( (DWT->CYCCNT - au32_initial_ticks) < us - au32_ticks );
 8002bba:	bf00      	nop
 8002bbc:	4b07      	ldr	r3, [pc, #28]	; (8002bdc <delay_us+0x4c>)
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	1ad2      	subs	r2, r2, r3
 8002bc4:	88f9      	ldrh	r1, [r7, #6]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	1acb      	subs	r3, r1, r3
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d3f6      	bcc.n	8002bbc <delay_us+0x2c>
}
 8002bce:	bf00      	nop
 8002bd0:	bf00      	nop
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e0001000 	.word	0xe0001000
 8002be0:	20000000 	.word	0x20000000
 8002be4:	431bde83 	.word	0x431bde83

08002be8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
   ldr   sp, =_estack    /* Set stack pointer */
 8002be8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c20 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bec:	f7fd fd50 	bl	8000690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002bf0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002bf2:	e003      	b.n	8002bfc <LoopCopyDataInit>

08002bf4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002bf4:	4b0b      	ldr	r3, [pc, #44]	; (8002c24 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002bf6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002bf8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002bfa:	3104      	adds	r1, #4

08002bfc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002bfc:	480a      	ldr	r0, [pc, #40]	; (8002c28 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002bfe:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002c00:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002c02:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002c04:	d3f6      	bcc.n	8002bf4 <CopyDataInit>
	ldr	r2, =_sbss
 8002c06:	4a0a      	ldr	r2, [pc, #40]	; (8002c30 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002c08:	e002      	b.n	8002c10 <LoopFillZerobss>

08002c0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002c0a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002c0c:	f842 3b04 	str.w	r3, [r2], #4

08002c10 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <LoopForever+0x16>)
	cmp	r2, r3
 8002c12:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002c14:	d3f9      	bcc.n	8002c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c16:	f000 f811 	bl	8002c3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c1a:	f7fd fb25 	bl	8000268 <main>

08002c1e <LoopForever>:

LoopForever:
    b LoopForever
 8002c1e:	e7fe      	b.n	8002c1e <LoopForever>
   ldr   sp, =_estack    /* Set stack pointer */
 8002c20:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8002c24:	08004048 	.word	0x08004048
	ldr	r0, =_sdata
 8002c28:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002c2c:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 8002c30:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 8002c34:	200005e0 	.word	0x200005e0

08002c38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c38:	e7fe      	b.n	8002c38 <ADC1_2_IRQHandler>
	...

08002c3c <__libc_init_array>:
 8002c3c:	b570      	push	{r4, r5, r6, lr}
 8002c3e:	4d0d      	ldr	r5, [pc, #52]	; (8002c74 <__libc_init_array+0x38>)
 8002c40:	4c0d      	ldr	r4, [pc, #52]	; (8002c78 <__libc_init_array+0x3c>)
 8002c42:	1b64      	subs	r4, r4, r5
 8002c44:	10a4      	asrs	r4, r4, #2
 8002c46:	2600      	movs	r6, #0
 8002c48:	42a6      	cmp	r6, r4
 8002c4a:	d109      	bne.n	8002c60 <__libc_init_array+0x24>
 8002c4c:	4d0b      	ldr	r5, [pc, #44]	; (8002c7c <__libc_init_array+0x40>)
 8002c4e:	4c0c      	ldr	r4, [pc, #48]	; (8002c80 <__libc_init_array+0x44>)
 8002c50:	f000 fcbe 	bl	80035d0 <_init>
 8002c54:	1b64      	subs	r4, r4, r5
 8002c56:	10a4      	asrs	r4, r4, #2
 8002c58:	2600      	movs	r6, #0
 8002c5a:	42a6      	cmp	r6, r4
 8002c5c:	d105      	bne.n	8002c6a <__libc_init_array+0x2e>
 8002c5e:	bd70      	pop	{r4, r5, r6, pc}
 8002c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c64:	4798      	blx	r3
 8002c66:	3601      	adds	r6, #1
 8002c68:	e7ee      	b.n	8002c48 <__libc_init_array+0xc>
 8002c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c6e:	4798      	blx	r3
 8002c70:	3601      	adds	r6, #1
 8002c72:	e7f2      	b.n	8002c5a <__libc_init_array+0x1e>
 8002c74:	08004038 	.word	0x08004038
 8002c78:	08004038 	.word	0x08004038
 8002c7c:	08004038 	.word	0x08004038
 8002c80:	0800403c 	.word	0x0800403c

08002c84 <__itoa>:
 8002c84:	1e93      	subs	r3, r2, #2
 8002c86:	2b22      	cmp	r3, #34	; 0x22
 8002c88:	b510      	push	{r4, lr}
 8002c8a:	460c      	mov	r4, r1
 8002c8c:	d904      	bls.n	8002c98 <__itoa+0x14>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	700b      	strb	r3, [r1, #0]
 8002c92:	461c      	mov	r4, r3
 8002c94:	4620      	mov	r0, r4
 8002c96:	bd10      	pop	{r4, pc}
 8002c98:	2a0a      	cmp	r2, #10
 8002c9a:	d109      	bne.n	8002cb0 <__itoa+0x2c>
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	da07      	bge.n	8002cb0 <__itoa+0x2c>
 8002ca0:	232d      	movs	r3, #45	; 0x2d
 8002ca2:	700b      	strb	r3, [r1, #0]
 8002ca4:	4240      	negs	r0, r0
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	4421      	add	r1, r4
 8002caa:	f000 f805 	bl	8002cb8 <__utoa>
 8002cae:	e7f1      	b.n	8002c94 <__itoa+0x10>
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	e7f9      	b.n	8002ca8 <__itoa+0x24>

08002cb4 <itoa>:
 8002cb4:	f7ff bfe6 	b.w	8002c84 <__itoa>

08002cb8 <__utoa>:
 8002cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cba:	4c1f      	ldr	r4, [pc, #124]	; (8002d38 <__utoa+0x80>)
 8002cbc:	b08b      	sub	sp, #44	; 0x2c
 8002cbe:	4605      	mov	r5, r0
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	466e      	mov	r6, sp
 8002cc4:	f104 0c20 	add.w	ip, r4, #32
 8002cc8:	6820      	ldr	r0, [r4, #0]
 8002cca:	6861      	ldr	r1, [r4, #4]
 8002ccc:	4637      	mov	r7, r6
 8002cce:	c703      	stmia	r7!, {r0, r1}
 8002cd0:	3408      	adds	r4, #8
 8002cd2:	4564      	cmp	r4, ip
 8002cd4:	463e      	mov	r6, r7
 8002cd6:	d1f7      	bne.n	8002cc8 <__utoa+0x10>
 8002cd8:	7921      	ldrb	r1, [r4, #4]
 8002cda:	7139      	strb	r1, [r7, #4]
 8002cdc:	1e91      	subs	r1, r2, #2
 8002cde:	6820      	ldr	r0, [r4, #0]
 8002ce0:	6038      	str	r0, [r7, #0]
 8002ce2:	2922      	cmp	r1, #34	; 0x22
 8002ce4:	f04f 0100 	mov.w	r1, #0
 8002ce8:	d904      	bls.n	8002cf4 <__utoa+0x3c>
 8002cea:	7019      	strb	r1, [r3, #0]
 8002cec:	460b      	mov	r3, r1
 8002cee:	4618      	mov	r0, r3
 8002cf0:	b00b      	add	sp, #44	; 0x2c
 8002cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cf4:	1e58      	subs	r0, r3, #1
 8002cf6:	4684      	mov	ip, r0
 8002cf8:	fbb5 f7f2 	udiv	r7, r5, r2
 8002cfc:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8002d00:	fb02 5617 	mls	r6, r2, r7, r5
 8002d04:	4476      	add	r6, lr
 8002d06:	460c      	mov	r4, r1
 8002d08:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8002d0c:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8002d10:	462e      	mov	r6, r5
 8002d12:	42b2      	cmp	r2, r6
 8002d14:	f101 0101 	add.w	r1, r1, #1
 8002d18:	463d      	mov	r5, r7
 8002d1a:	d9ed      	bls.n	8002cf8 <__utoa+0x40>
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	545a      	strb	r2, [r3, r1]
 8002d20:	1919      	adds	r1, r3, r4
 8002d22:	1aa5      	subs	r5, r4, r2
 8002d24:	42aa      	cmp	r2, r5
 8002d26:	dae2      	bge.n	8002cee <__utoa+0x36>
 8002d28:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002d2c:	780e      	ldrb	r6, [r1, #0]
 8002d2e:	7006      	strb	r6, [r0, #0]
 8002d30:	3201      	adds	r2, #1
 8002d32:	f801 5901 	strb.w	r5, [r1], #-1
 8002d36:	e7f4      	b.n	8002d22 <__utoa+0x6a>
 8002d38:	08003ff0 	.word	0x08003ff0

08002d3c <powf>:
 8002d3c:	b508      	push	{r3, lr}
 8002d3e:	ed2d 8b04 	vpush	{d8-d9}
 8002d42:	eeb0 9a40 	vmov.f32	s18, s0
 8002d46:	eef0 8a60 	vmov.f32	s17, s1
 8002d4a:	f000 f88f 	bl	8002e6c <__ieee754_powf>
 8002d4e:	4b43      	ldr	r3, [pc, #268]	; (8002e5c <powf+0x120>)
 8002d50:	f993 3000 	ldrsb.w	r3, [r3]
 8002d54:	3301      	adds	r3, #1
 8002d56:	eeb0 8a40 	vmov.f32	s16, s0
 8002d5a:	d012      	beq.n	8002d82 <powf+0x46>
 8002d5c:	eef4 8a68 	vcmp.f32	s17, s17
 8002d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d64:	d60d      	bvs.n	8002d82 <powf+0x46>
 8002d66:	eeb4 9a49 	vcmp.f32	s18, s18
 8002d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d6e:	d70d      	bvc.n	8002d8c <powf+0x50>
 8002d70:	eef5 8a40 	vcmp.f32	s17, #0.0
 8002d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d78:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002d7c:	bf08      	it	eq
 8002d7e:	eeb0 8a67 	vmoveq.f32	s16, s15
 8002d82:	eeb0 0a48 	vmov.f32	s0, s16
 8002d86:	ecbd 8b04 	vpop	{d8-d9}
 8002d8a:	bd08      	pop	{r3, pc}
 8002d8c:	eddf 9a34 	vldr	s19, [pc, #208]	; 8002e60 <powf+0x124>
 8002d90:	eeb4 9a69 	vcmp.f32	s18, s19
 8002d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d98:	d116      	bne.n	8002dc8 <powf+0x8c>
 8002d9a:	eef4 8a69 	vcmp.f32	s17, s19
 8002d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da2:	d057      	beq.n	8002e54 <powf+0x118>
 8002da4:	eeb0 0a68 	vmov.f32	s0, s17
 8002da8:	f000 fb2a 	bl	8003400 <finitef>
 8002dac:	2800      	cmp	r0, #0
 8002dae:	d0e8      	beq.n	8002d82 <powf+0x46>
 8002db0:	eef4 8ae9 	vcmpe.f32	s17, s19
 8002db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db8:	d5e3      	bpl.n	8002d82 <powf+0x46>
 8002dba:	f000 fc03 	bl	80035c4 <__errno>
 8002dbe:	2321      	movs	r3, #33	; 0x21
 8002dc0:	6003      	str	r3, [r0, #0]
 8002dc2:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8002e64 <powf+0x128>
 8002dc6:	e7dc      	b.n	8002d82 <powf+0x46>
 8002dc8:	f000 fb1a 	bl	8003400 <finitef>
 8002dcc:	bb50      	cbnz	r0, 8002e24 <powf+0xe8>
 8002dce:	eeb0 0a49 	vmov.f32	s0, s18
 8002dd2:	f000 fb15 	bl	8003400 <finitef>
 8002dd6:	b328      	cbz	r0, 8002e24 <powf+0xe8>
 8002dd8:	eeb0 0a68 	vmov.f32	s0, s17
 8002ddc:	f000 fb10 	bl	8003400 <finitef>
 8002de0:	b300      	cbz	r0, 8002e24 <powf+0xe8>
 8002de2:	eeb4 8a48 	vcmp.f32	s16, s16
 8002de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dea:	d706      	bvc.n	8002dfa <powf+0xbe>
 8002dec:	f000 fbea 	bl	80035c4 <__errno>
 8002df0:	2321      	movs	r3, #33	; 0x21
 8002df2:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 8002df6:	6003      	str	r3, [r0, #0]
 8002df8:	e7c3      	b.n	8002d82 <powf+0x46>
 8002dfa:	f000 fbe3 	bl	80035c4 <__errno>
 8002dfe:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8002e02:	2322      	movs	r3, #34	; 0x22
 8002e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e08:	6003      	str	r3, [r0, #0]
 8002e0a:	d508      	bpl.n	8002e1e <powf+0xe2>
 8002e0c:	eeb0 0a68 	vmov.f32	s0, s17
 8002e10:	f000 fb0a 	bl	8003428 <rintf>
 8002e14:	eeb4 0a68 	vcmp.f32	s0, s17
 8002e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1c:	d1d1      	bne.n	8002dc2 <powf+0x86>
 8002e1e:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8002e68 <powf+0x12c>
 8002e22:	e7ae      	b.n	8002d82 <powf+0x46>
 8002e24:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	d1a9      	bne.n	8002d82 <powf+0x46>
 8002e2e:	eeb0 0a49 	vmov.f32	s0, s18
 8002e32:	f000 fae5 	bl	8003400 <finitef>
 8002e36:	2800      	cmp	r0, #0
 8002e38:	d0a3      	beq.n	8002d82 <powf+0x46>
 8002e3a:	eeb0 0a68 	vmov.f32	s0, s17
 8002e3e:	f000 fadf 	bl	8003400 <finitef>
 8002e42:	2800      	cmp	r0, #0
 8002e44:	d09d      	beq.n	8002d82 <powf+0x46>
 8002e46:	f000 fbbd 	bl	80035c4 <__errno>
 8002e4a:	2322      	movs	r3, #34	; 0x22
 8002e4c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8002e60 <powf+0x124>
 8002e50:	6003      	str	r3, [r0, #0]
 8002e52:	e796      	b.n	8002d82 <powf+0x46>
 8002e54:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8002e58:	e793      	b.n	8002d82 <powf+0x46>
 8002e5a:	bf00      	nop
 8002e5c:	2000007c 	.word	0x2000007c
 8002e60:	00000000 	.word	0x00000000
 8002e64:	ff800000 	.word	0xff800000
 8002e68:	7f800000 	.word	0x7f800000

08002e6c <__ieee754_powf>:
 8002e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e70:	ee10 5a90 	vmov	r5, s1
 8002e74:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8002e78:	ed2d 8b02 	vpush	{d8}
 8002e7c:	eeb0 8a40 	vmov.f32	s16, s0
 8002e80:	eef0 8a60 	vmov.f32	s17, s1
 8002e84:	f000 8291 	beq.w	80033aa <__ieee754_powf+0x53e>
 8002e88:	ee10 8a10 	vmov	r8, s0
 8002e8c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8002e90:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8002e94:	dc06      	bgt.n	8002ea4 <__ieee754_powf+0x38>
 8002e96:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8002e9a:	dd0a      	ble.n	8002eb2 <__ieee754_powf+0x46>
 8002e9c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8002ea0:	f000 8283 	beq.w	80033aa <__ieee754_powf+0x53e>
 8002ea4:	ecbd 8b02 	vpop	{d8}
 8002ea8:	48d8      	ldr	r0, [pc, #864]	; (800320c <__ieee754_powf+0x3a0>)
 8002eaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002eae:	f000 bab5 	b.w	800341c <nanf>
 8002eb2:	f1b8 0f00 	cmp.w	r8, #0
 8002eb6:	da1f      	bge.n	8002ef8 <__ieee754_powf+0x8c>
 8002eb8:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8002ebc:	da2e      	bge.n	8002f1c <__ieee754_powf+0xb0>
 8002ebe:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8002ec2:	f2c0 827b 	blt.w	80033bc <__ieee754_powf+0x550>
 8002ec6:	15fb      	asrs	r3, r7, #23
 8002ec8:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8002ecc:	fa47 f603 	asr.w	r6, r7, r3
 8002ed0:	fa06 f303 	lsl.w	r3, r6, r3
 8002ed4:	42bb      	cmp	r3, r7
 8002ed6:	f040 8271 	bne.w	80033bc <__ieee754_powf+0x550>
 8002eda:	f006 0601 	and.w	r6, r6, #1
 8002ede:	f1c6 0602 	rsb	r6, r6, #2
 8002ee2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8002ee6:	d120      	bne.n	8002f2a <__ieee754_powf+0xbe>
 8002ee8:	2d00      	cmp	r5, #0
 8002eea:	f280 8264 	bge.w	80033b6 <__ieee754_powf+0x54a>
 8002eee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002ef2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8002ef6:	e00d      	b.n	8002f14 <__ieee754_powf+0xa8>
 8002ef8:	2600      	movs	r6, #0
 8002efa:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8002efe:	d1f0      	bne.n	8002ee2 <__ieee754_powf+0x76>
 8002f00:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8002f04:	f000 8251 	beq.w	80033aa <__ieee754_powf+0x53e>
 8002f08:	dd0a      	ble.n	8002f20 <__ieee754_powf+0xb4>
 8002f0a:	2d00      	cmp	r5, #0
 8002f0c:	f280 8250 	bge.w	80033b0 <__ieee754_powf+0x544>
 8002f10:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8003210 <__ieee754_powf+0x3a4>
 8002f14:	ecbd 8b02 	vpop	{d8}
 8002f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f1c:	2602      	movs	r6, #2
 8002f1e:	e7ec      	b.n	8002efa <__ieee754_powf+0x8e>
 8002f20:	2d00      	cmp	r5, #0
 8002f22:	daf5      	bge.n	8002f10 <__ieee754_powf+0xa4>
 8002f24:	eeb1 0a68 	vneg.f32	s0, s17
 8002f28:	e7f4      	b.n	8002f14 <__ieee754_powf+0xa8>
 8002f2a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8002f2e:	d102      	bne.n	8002f36 <__ieee754_powf+0xca>
 8002f30:	ee28 0a08 	vmul.f32	s0, s16, s16
 8002f34:	e7ee      	b.n	8002f14 <__ieee754_powf+0xa8>
 8002f36:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8002f3a:	eeb0 0a48 	vmov.f32	s0, s16
 8002f3e:	d108      	bne.n	8002f52 <__ieee754_powf+0xe6>
 8002f40:	f1b8 0f00 	cmp.w	r8, #0
 8002f44:	db05      	blt.n	8002f52 <__ieee754_powf+0xe6>
 8002f46:	ecbd 8b02 	vpop	{d8}
 8002f4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f4e:	f000 ba4d 	b.w	80033ec <__ieee754_sqrtf>
 8002f52:	f000 fa4e 	bl	80033f2 <fabsf>
 8002f56:	b124      	cbz	r4, 8002f62 <__ieee754_powf+0xf6>
 8002f58:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8002f5c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8002f60:	d117      	bne.n	8002f92 <__ieee754_powf+0x126>
 8002f62:	2d00      	cmp	r5, #0
 8002f64:	bfbc      	itt	lt
 8002f66:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8002f6a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8002f6e:	f1b8 0f00 	cmp.w	r8, #0
 8002f72:	dacf      	bge.n	8002f14 <__ieee754_powf+0xa8>
 8002f74:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8002f78:	ea54 0306 	orrs.w	r3, r4, r6
 8002f7c:	d104      	bne.n	8002f88 <__ieee754_powf+0x11c>
 8002f7e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002f82:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8002f86:	e7c5      	b.n	8002f14 <__ieee754_powf+0xa8>
 8002f88:	2e01      	cmp	r6, #1
 8002f8a:	d1c3      	bne.n	8002f14 <__ieee754_powf+0xa8>
 8002f8c:	eeb1 0a40 	vneg.f32	s0, s0
 8002f90:	e7c0      	b.n	8002f14 <__ieee754_powf+0xa8>
 8002f92:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8002f96:	3801      	subs	r0, #1
 8002f98:	ea56 0300 	orrs.w	r3, r6, r0
 8002f9c:	d104      	bne.n	8002fa8 <__ieee754_powf+0x13c>
 8002f9e:	ee38 8a48 	vsub.f32	s16, s16, s16
 8002fa2:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8002fa6:	e7b5      	b.n	8002f14 <__ieee754_powf+0xa8>
 8002fa8:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8002fac:	dd6b      	ble.n	8003086 <__ieee754_powf+0x21a>
 8002fae:	4b99      	ldr	r3, [pc, #612]	; (8003214 <__ieee754_powf+0x3a8>)
 8002fb0:	429c      	cmp	r4, r3
 8002fb2:	dc06      	bgt.n	8002fc2 <__ieee754_powf+0x156>
 8002fb4:	2d00      	cmp	r5, #0
 8002fb6:	daab      	bge.n	8002f10 <__ieee754_powf+0xa4>
 8002fb8:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8003218 <__ieee754_powf+0x3ac>
 8002fbc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002fc0:	e7a8      	b.n	8002f14 <__ieee754_powf+0xa8>
 8002fc2:	4b96      	ldr	r3, [pc, #600]	; (800321c <__ieee754_powf+0x3b0>)
 8002fc4:	429c      	cmp	r4, r3
 8002fc6:	dd02      	ble.n	8002fce <__ieee754_powf+0x162>
 8002fc8:	2d00      	cmp	r5, #0
 8002fca:	dcf5      	bgt.n	8002fb8 <__ieee754_powf+0x14c>
 8002fcc:	e7a0      	b.n	8002f10 <__ieee754_powf+0xa4>
 8002fce:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002fd2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002fd6:	eddf 6a92 	vldr	s13, [pc, #584]	; 8003220 <__ieee754_powf+0x3b4>
 8002fda:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8002fde:	eee0 6a67 	vfms.f32	s13, s0, s15
 8002fe2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8002fe6:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8002fea:	ee20 7a00 	vmul.f32	s14, s0, s0
 8002fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff2:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8003224 <__ieee754_powf+0x3b8>
 8002ff6:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8002ffa:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8003228 <__ieee754_powf+0x3bc>
 8002ffe:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003002:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800322c <__ieee754_powf+0x3c0>
 8003006:	eef0 6a67 	vmov.f32	s13, s15
 800300a:	eee0 6a07 	vfma.f32	s13, s0, s14
 800300e:	ee16 3a90 	vmov	r3, s13
 8003012:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003016:	f023 030f 	bic.w	r3, r3, #15
 800301a:	ee00 3a90 	vmov	s1, r3
 800301e:	eee0 0a47 	vfms.f32	s1, s0, s14
 8003022:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8003026:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800302a:	f025 050f 	bic.w	r5, r5, #15
 800302e:	ee07 5a10 	vmov	s14, r5
 8003032:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8003036:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800303a:	ee07 3a90 	vmov	s15, r3
 800303e:	eee7 0a27 	vfma.f32	s1, s14, s15
 8003042:	3e01      	subs	r6, #1
 8003044:	ea56 0200 	orrs.w	r2, r6, r0
 8003048:	ee07 5a10 	vmov	s14, r5
 800304c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003050:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8003054:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8003058:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800305c:	ee17 4a10 	vmov	r4, s14
 8003060:	bf08      	it	eq
 8003062:	eeb0 8a40 	vmoveq.f32	s16, s0
 8003066:	2c00      	cmp	r4, #0
 8003068:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800306c:	f340 8184 	ble.w	8003378 <__ieee754_powf+0x50c>
 8003070:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8003074:	f340 80fc 	ble.w	8003270 <__ieee754_powf+0x404>
 8003078:	eddf 7a67 	vldr	s15, [pc, #412]	; 8003218 <__ieee754_powf+0x3ac>
 800307c:	ee28 0a27 	vmul.f32	s0, s16, s15
 8003080:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003084:	e746      	b.n	8002f14 <__ieee754_powf+0xa8>
 8003086:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 800308a:	bf01      	itttt	eq
 800308c:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8003230 <__ieee754_powf+0x3c4>
 8003090:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8003094:	f06f 0217 	mvneq.w	r2, #23
 8003098:	ee17 4a90 	vmoveq	r4, s15
 800309c:	ea4f 53e4 	mov.w	r3, r4, asr #23
 80030a0:	bf18      	it	ne
 80030a2:	2200      	movne	r2, #0
 80030a4:	3b7f      	subs	r3, #127	; 0x7f
 80030a6:	4413      	add	r3, r2
 80030a8:	4a62      	ldr	r2, [pc, #392]	; (8003234 <__ieee754_powf+0x3c8>)
 80030aa:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80030ae:	4294      	cmp	r4, r2
 80030b0:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80030b4:	dd06      	ble.n	80030c4 <__ieee754_powf+0x258>
 80030b6:	4a60      	ldr	r2, [pc, #384]	; (8003238 <__ieee754_powf+0x3cc>)
 80030b8:	4294      	cmp	r4, r2
 80030ba:	f340 80a4 	ble.w	8003206 <__ieee754_powf+0x39a>
 80030be:	3301      	adds	r3, #1
 80030c0:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80030c4:	2400      	movs	r4, #0
 80030c6:	4a5d      	ldr	r2, [pc, #372]	; (800323c <__ieee754_powf+0x3d0>)
 80030c8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80030cc:	ee07 1a90 	vmov	s15, r1
 80030d0:	ed92 7a00 	vldr	s14, [r2]
 80030d4:	4a5a      	ldr	r2, [pc, #360]	; (8003240 <__ieee754_powf+0x3d4>)
 80030d6:	ee37 6a27 	vadd.f32	s12, s14, s15
 80030da:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80030de:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80030e2:	1049      	asrs	r1, r1, #1
 80030e4:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80030e8:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80030ec:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80030f0:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80030f4:	ee06 1a10 	vmov	s12, r1
 80030f8:	ee65 4a26 	vmul.f32	s9, s10, s13
 80030fc:	ee36 7a47 	vsub.f32	s14, s12, s14
 8003100:	ee14 7a90 	vmov	r7, s9
 8003104:	4017      	ands	r7, r2
 8003106:	ee05 7a90 	vmov	s11, r7
 800310a:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800310e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003112:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003244 <__ieee754_powf+0x3d8>
 8003116:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800311a:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800311e:	ee25 6a26 	vmul.f32	s12, s10, s13
 8003122:	eddf 6a49 	vldr	s13, [pc, #292]	; 8003248 <__ieee754_powf+0x3dc>
 8003126:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800312a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800324c <__ieee754_powf+0x3e0>
 800312e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8003132:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003220 <__ieee754_powf+0x3b4>
 8003136:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800313a:	eddf 6a45 	vldr	s13, [pc, #276]	; 8003250 <__ieee754_powf+0x3e4>
 800313e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8003142:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8003254 <__ieee754_powf+0x3e8>
 8003146:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800314a:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800314e:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8003152:	ee66 6a86 	vmul.f32	s13, s13, s12
 8003156:	eee5 6a07 	vfma.f32	s13, s10, s14
 800315a:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800315e:	eef0 7a45 	vmov.f32	s15, s10
 8003162:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8003166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800316a:	ee17 1a90 	vmov	r1, s15
 800316e:	4011      	ands	r1, r2
 8003170:	ee07 1a90 	vmov	s15, r1
 8003174:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8003178:	eea5 7ae5 	vfms.f32	s14, s11, s11
 800317c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8003180:	ee27 7a24 	vmul.f32	s14, s14, s9
 8003184:	eea6 7a27 	vfma.f32	s14, s12, s15
 8003188:	eeb0 6a47 	vmov.f32	s12, s14
 800318c:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8003190:	ee16 1a10 	vmov	r1, s12
 8003194:	4011      	ands	r1, r2
 8003196:	ee06 1a90 	vmov	s13, r1
 800319a:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800319e:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8003258 <__ieee754_powf+0x3ec>
 80031a2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800325c <__ieee754_powf+0x3f0>
 80031a6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80031aa:	ee06 1a10 	vmov	s12, r1
 80031ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031b2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8003260 <__ieee754_powf+0x3f4>
 80031b6:	492b      	ldr	r1, [pc, #172]	; (8003264 <__ieee754_powf+0x3f8>)
 80031b8:	eea6 7a27 	vfma.f32	s14, s12, s15
 80031bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80031c0:	edd1 7a00 	vldr	s15, [r1]
 80031c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031c8:	ee07 3a90 	vmov	s15, r3
 80031cc:	4b26      	ldr	r3, [pc, #152]	; (8003268 <__ieee754_powf+0x3fc>)
 80031ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80031d2:	eef0 7a47 	vmov.f32	s15, s14
 80031d6:	eee6 7a25 	vfma.f32	s15, s12, s11
 80031da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80031de:	edd4 0a00 	vldr	s1, [r4]
 80031e2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80031e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031ea:	ee17 3a90 	vmov	r3, s15
 80031ee:	4013      	ands	r3, r2
 80031f0:	ee07 3a90 	vmov	s15, r3
 80031f4:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80031f8:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80031fc:	eee6 6a65 	vfms.f32	s13, s12, s11
 8003200:	ee77 7a66 	vsub.f32	s15, s14, s13
 8003204:	e70f      	b.n	8003026 <__ieee754_powf+0x1ba>
 8003206:	2401      	movs	r4, #1
 8003208:	e75d      	b.n	80030c6 <__ieee754_powf+0x25a>
 800320a:	bf00      	nop
 800320c:	08004014 	.word	0x08004014
 8003210:	00000000 	.word	0x00000000
 8003214:	3f7ffff7 	.word	0x3f7ffff7
 8003218:	7149f2ca 	.word	0x7149f2ca
 800321c:	3f800007 	.word	0x3f800007
 8003220:	3eaaaaab 	.word	0x3eaaaaab
 8003224:	3fb8aa3b 	.word	0x3fb8aa3b
 8003228:	36eca570 	.word	0x36eca570
 800322c:	3fb8aa00 	.word	0x3fb8aa00
 8003230:	4b800000 	.word	0x4b800000
 8003234:	001cc471 	.word	0x001cc471
 8003238:	005db3d6 	.word	0x005db3d6
 800323c:	08004018 	.word	0x08004018
 8003240:	fffff000 	.word	0xfffff000
 8003244:	3e6c3255 	.word	0x3e6c3255
 8003248:	3e53f142 	.word	0x3e53f142
 800324c:	3e8ba305 	.word	0x3e8ba305
 8003250:	3edb6db7 	.word	0x3edb6db7
 8003254:	3f19999a 	.word	0x3f19999a
 8003258:	3f76384f 	.word	0x3f76384f
 800325c:	3f763800 	.word	0x3f763800
 8003260:	369dc3a0 	.word	0x369dc3a0
 8003264:	08004028 	.word	0x08004028
 8003268:	08004020 	.word	0x08004020
 800326c:	3338aa3c 	.word	0x3338aa3c
 8003270:	f040 8092 	bne.w	8003398 <__ieee754_powf+0x52c>
 8003274:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800326c <__ieee754_powf+0x400>
 8003278:	ee37 7a67 	vsub.f32	s14, s14, s15
 800327c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8003280:	eef4 6ac7 	vcmpe.f32	s13, s14
 8003284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003288:	f73f aef6 	bgt.w	8003078 <__ieee754_powf+0x20c>
 800328c:	15db      	asrs	r3, r3, #23
 800328e:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8003292:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003296:	4103      	asrs	r3, r0
 8003298:	4423      	add	r3, r4
 800329a:	4949      	ldr	r1, [pc, #292]	; (80033c0 <__ieee754_powf+0x554>)
 800329c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80032a0:	3a7f      	subs	r2, #127	; 0x7f
 80032a2:	4111      	asrs	r1, r2
 80032a4:	ea23 0101 	bic.w	r1, r3, r1
 80032a8:	ee07 1a10 	vmov	s14, r1
 80032ac:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80032b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80032b4:	f1c2 0217 	rsb	r2, r2, #23
 80032b8:	4110      	asrs	r0, r2
 80032ba:	2c00      	cmp	r4, #0
 80032bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032c0:	bfb8      	it	lt
 80032c2:	4240      	neglt	r0, r0
 80032c4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80032c8:	eddf 6a3e 	vldr	s13, [pc, #248]	; 80033c4 <__ieee754_powf+0x558>
 80032cc:	ee17 3a10 	vmov	r3, s14
 80032d0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80032d4:	f023 030f 	bic.w	r3, r3, #15
 80032d8:	ee07 3a10 	vmov	s14, r3
 80032dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032e0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80032e4:	eddf 7a38 	vldr	s15, [pc, #224]	; 80033c8 <__ieee754_powf+0x55c>
 80032e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ec:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80032f0:	eddf 6a36 	vldr	s13, [pc, #216]	; 80033cc <__ieee754_powf+0x560>
 80032f4:	eeb0 0a67 	vmov.f32	s0, s15
 80032f8:	eea7 0a26 	vfma.f32	s0, s14, s13
 80032fc:	eeb0 6a40 	vmov.f32	s12, s0
 8003300:	eea7 6a66 	vfms.f32	s12, s14, s13
 8003304:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003308:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800330c:	eddf 6a30 	vldr	s13, [pc, #192]	; 80033d0 <__ieee754_powf+0x564>
 8003310:	ed9f 6a30 	vldr	s12, [pc, #192]	; 80033d4 <__ieee754_powf+0x568>
 8003314:	eea7 6a26 	vfma.f32	s12, s14, s13
 8003318:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80033d8 <__ieee754_powf+0x56c>
 800331c:	eee6 6a07 	vfma.f32	s13, s12, s14
 8003320:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 80033dc <__ieee754_powf+0x570>
 8003324:	eea6 6a87 	vfma.f32	s12, s13, s14
 8003328:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80033e0 <__ieee754_powf+0x574>
 800332c:	eee6 6a07 	vfma.f32	s13, s12, s14
 8003330:	eeb0 6a40 	vmov.f32	s12, s0
 8003334:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8003338:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800333c:	eeb0 7a46 	vmov.f32	s14, s12
 8003340:	ee77 6a66 	vsub.f32	s13, s14, s13
 8003344:	ee20 6a06 	vmul.f32	s12, s0, s12
 8003348:	eee0 7a27 	vfma.f32	s15, s0, s15
 800334c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003354:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8003358:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800335c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8003360:	ee10 3a10 	vmov	r3, s0
 8003364:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8003368:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800336c:	da1a      	bge.n	80033a4 <__ieee754_powf+0x538>
 800336e:	f000 f8b7 	bl	80034e0 <scalbnf>
 8003372:	ee20 0a08 	vmul.f32	s0, s0, s16
 8003376:	e5cd      	b.n	8002f14 <__ieee754_powf+0xa8>
 8003378:	4a1a      	ldr	r2, [pc, #104]	; (80033e4 <__ieee754_powf+0x578>)
 800337a:	4293      	cmp	r3, r2
 800337c:	dd02      	ble.n	8003384 <__ieee754_powf+0x518>
 800337e:	eddf 7a1a 	vldr	s15, [pc, #104]	; 80033e8 <__ieee754_powf+0x57c>
 8003382:	e67b      	b.n	800307c <__ieee754_powf+0x210>
 8003384:	d108      	bne.n	8003398 <__ieee754_powf+0x52c>
 8003386:	ee37 7a67 	vsub.f32	s14, s14, s15
 800338a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800338e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003392:	f6ff af7b 	blt.w	800328c <__ieee754_powf+0x420>
 8003396:	e7f2      	b.n	800337e <__ieee754_powf+0x512>
 8003398:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800339c:	f73f af76 	bgt.w	800328c <__ieee754_powf+0x420>
 80033a0:	2000      	movs	r0, #0
 80033a2:	e78f      	b.n	80032c4 <__ieee754_powf+0x458>
 80033a4:	ee00 3a10 	vmov	s0, r3
 80033a8:	e7e3      	b.n	8003372 <__ieee754_powf+0x506>
 80033aa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80033ae:	e5b1      	b.n	8002f14 <__ieee754_powf+0xa8>
 80033b0:	eeb0 0a68 	vmov.f32	s0, s17
 80033b4:	e5ae      	b.n	8002f14 <__ieee754_powf+0xa8>
 80033b6:	eeb0 0a48 	vmov.f32	s0, s16
 80033ba:	e5ab      	b.n	8002f14 <__ieee754_powf+0xa8>
 80033bc:	2600      	movs	r6, #0
 80033be:	e590      	b.n	8002ee2 <__ieee754_powf+0x76>
 80033c0:	007fffff 	.word	0x007fffff
 80033c4:	3f317218 	.word	0x3f317218
 80033c8:	35bfbe8c 	.word	0x35bfbe8c
 80033cc:	3f317200 	.word	0x3f317200
 80033d0:	3331bb4c 	.word	0x3331bb4c
 80033d4:	b5ddea0e 	.word	0xb5ddea0e
 80033d8:	388ab355 	.word	0x388ab355
 80033dc:	bb360b61 	.word	0xbb360b61
 80033e0:	3e2aaaab 	.word	0x3e2aaaab
 80033e4:	43160000 	.word	0x43160000
 80033e8:	0da24260 	.word	0x0da24260

080033ec <__ieee754_sqrtf>:
 80033ec:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80033f0:	4770      	bx	lr

080033f2 <fabsf>:
 80033f2:	ee10 3a10 	vmov	r3, s0
 80033f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033fa:	ee00 3a10 	vmov	s0, r3
 80033fe:	4770      	bx	lr

08003400 <finitef>:
 8003400:	b082      	sub	sp, #8
 8003402:	ed8d 0a01 	vstr	s0, [sp, #4]
 8003406:	9801      	ldr	r0, [sp, #4]
 8003408:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800340c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8003410:	bfac      	ite	ge
 8003412:	2000      	movge	r0, #0
 8003414:	2001      	movlt	r0, #1
 8003416:	b002      	add	sp, #8
 8003418:	4770      	bx	lr
	...

0800341c <nanf>:
 800341c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8003424 <nanf+0x8>
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	7fc00000 	.word	0x7fc00000

08003428 <rintf>:
 8003428:	ee10 2a10 	vmov	r2, s0
 800342c:	b513      	push	{r0, r1, r4, lr}
 800342e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8003432:	397f      	subs	r1, #127	; 0x7f
 8003434:	2916      	cmp	r1, #22
 8003436:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800343a:	dc47      	bgt.n	80034cc <rintf+0xa4>
 800343c:	b32b      	cbz	r3, 800348a <rintf+0x62>
 800343e:	2900      	cmp	r1, #0
 8003440:	ee10 3a10 	vmov	r3, s0
 8003444:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8003448:	da21      	bge.n	800348e <rintf+0x66>
 800344a:	f3c2 0316 	ubfx	r3, r2, #0, #23
 800344e:	425b      	negs	r3, r3
 8003450:	4921      	ldr	r1, [pc, #132]	; (80034d8 <rintf+0xb0>)
 8003452:	0a5b      	lsrs	r3, r3, #9
 8003454:	0d12      	lsrs	r2, r2, #20
 8003456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800345a:	0512      	lsls	r2, r2, #20
 800345c:	4313      	orrs	r3, r2
 800345e:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8003462:	ee07 3a90 	vmov	s15, r3
 8003466:	edd1 6a00 	vldr	s13, [r1]
 800346a:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800346e:	ed8d 7a01 	vstr	s14, [sp, #4]
 8003472:	eddd 7a01 	vldr	s15, [sp, #4]
 8003476:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800347a:	ee17 3a90 	vmov	r3, s15
 800347e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003482:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8003486:	ee00 3a10 	vmov	s0, r3
 800348a:	b002      	add	sp, #8
 800348c:	bd10      	pop	{r4, pc}
 800348e:	4a13      	ldr	r2, [pc, #76]	; (80034dc <rintf+0xb4>)
 8003490:	410a      	asrs	r2, r1
 8003492:	4213      	tst	r3, r2
 8003494:	d0f9      	beq.n	800348a <rintf+0x62>
 8003496:	0854      	lsrs	r4, r2, #1
 8003498:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 800349c:	d006      	beq.n	80034ac <rintf+0x84>
 800349e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80034a2:	ea23 0304 	bic.w	r3, r3, r4
 80034a6:	fa42 f101 	asr.w	r1, r2, r1
 80034aa:	430b      	orrs	r3, r1
 80034ac:	4a0a      	ldr	r2, [pc, #40]	; (80034d8 <rintf+0xb0>)
 80034ae:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80034b2:	ed90 7a00 	vldr	s14, [r0]
 80034b6:	ee07 3a90 	vmov	s15, r3
 80034ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034be:	edcd 7a01 	vstr	s15, [sp, #4]
 80034c2:	ed9d 0a01 	vldr	s0, [sp, #4]
 80034c6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80034ca:	e7de      	b.n	800348a <rintf+0x62>
 80034cc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80034d0:	d3db      	bcc.n	800348a <rintf+0x62>
 80034d2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80034d6:	e7d8      	b.n	800348a <rintf+0x62>
 80034d8:	08004030 	.word	0x08004030
 80034dc:	007fffff 	.word	0x007fffff

080034e0 <scalbnf>:
 80034e0:	ee10 3a10 	vmov	r3, s0
 80034e4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80034e8:	d025      	beq.n	8003536 <scalbnf+0x56>
 80034ea:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80034ee:	d302      	bcc.n	80034f6 <scalbnf+0x16>
 80034f0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80034f4:	4770      	bx	lr
 80034f6:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80034fa:	d122      	bne.n	8003542 <scalbnf+0x62>
 80034fc:	4b2a      	ldr	r3, [pc, #168]	; (80035a8 <scalbnf+0xc8>)
 80034fe:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80035ac <scalbnf+0xcc>
 8003502:	4298      	cmp	r0, r3
 8003504:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003508:	db16      	blt.n	8003538 <scalbnf+0x58>
 800350a:	ee10 3a10 	vmov	r3, s0
 800350e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8003512:	3a19      	subs	r2, #25
 8003514:	4402      	add	r2, r0
 8003516:	2afe      	cmp	r2, #254	; 0xfe
 8003518:	dd15      	ble.n	8003546 <scalbnf+0x66>
 800351a:	ee10 3a10 	vmov	r3, s0
 800351e:	eddf 7a24 	vldr	s15, [pc, #144]	; 80035b0 <scalbnf+0xd0>
 8003522:	eddf 6a24 	vldr	s13, [pc, #144]	; 80035b4 <scalbnf+0xd4>
 8003526:	2b00      	cmp	r3, #0
 8003528:	eeb0 7a67 	vmov.f32	s14, s15
 800352c:	bfb8      	it	lt
 800352e:	eef0 7a66 	vmovlt.f32	s15, s13
 8003532:	ee27 0a27 	vmul.f32	s0, s14, s15
 8003536:	4770      	bx	lr
 8003538:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80035b8 <scalbnf+0xd8>
 800353c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003540:	4770      	bx	lr
 8003542:	0dd2      	lsrs	r2, r2, #23
 8003544:	e7e6      	b.n	8003514 <scalbnf+0x34>
 8003546:	2a00      	cmp	r2, #0
 8003548:	dd06      	ble.n	8003558 <scalbnf+0x78>
 800354a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800354e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8003552:	ee00 3a10 	vmov	s0, r3
 8003556:	4770      	bx	lr
 8003558:	f112 0f16 	cmn.w	r2, #22
 800355c:	da1a      	bge.n	8003594 <scalbnf+0xb4>
 800355e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003562:	4298      	cmp	r0, r3
 8003564:	ee10 3a10 	vmov	r3, s0
 8003568:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800356c:	dd0a      	ble.n	8003584 <scalbnf+0xa4>
 800356e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80035b0 <scalbnf+0xd0>
 8003572:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80035b4 <scalbnf+0xd4>
 8003576:	eef0 7a40 	vmov.f32	s15, s0
 800357a:	2b00      	cmp	r3, #0
 800357c:	bf18      	it	ne
 800357e:	eeb0 0a47 	vmovne.f32	s0, s14
 8003582:	e7db      	b.n	800353c <scalbnf+0x5c>
 8003584:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80035b8 <scalbnf+0xd8>
 8003588:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80035bc <scalbnf+0xdc>
 800358c:	eef0 7a40 	vmov.f32	s15, s0
 8003590:	2b00      	cmp	r3, #0
 8003592:	e7f3      	b.n	800357c <scalbnf+0x9c>
 8003594:	3219      	adds	r2, #25
 8003596:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800359a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800359e:	eddf 7a08 	vldr	s15, [pc, #32]	; 80035c0 <scalbnf+0xe0>
 80035a2:	ee07 3a10 	vmov	s14, r3
 80035a6:	e7c4      	b.n	8003532 <scalbnf+0x52>
 80035a8:	ffff3cb0 	.word	0xffff3cb0
 80035ac:	4c000000 	.word	0x4c000000
 80035b0:	7149f2ca 	.word	0x7149f2ca
 80035b4:	f149f2ca 	.word	0xf149f2ca
 80035b8:	0da24260 	.word	0x0da24260
 80035bc:	8da24260 	.word	0x8da24260
 80035c0:	33000000 	.word	0x33000000

080035c4 <__errno>:
 80035c4:	4b01      	ldr	r3, [pc, #4]	; (80035cc <__errno+0x8>)
 80035c6:	6818      	ldr	r0, [r3, #0]
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	20000018 	.word	0x20000018

080035d0 <_init>:
 80035d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035d2:	bf00      	nop
 80035d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035d6:	bc08      	pop	{r3}
 80035d8:	469e      	mov	lr, r3
 80035da:	4770      	bx	lr

080035dc <_fini>:
 80035dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035de:	bf00      	nop
 80035e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035e2:	bc08      	pop	{r3}
 80035e4:	469e      	mov	lr, r3
 80035e6:	4770      	bx	lr

Disassembly of section ccmram:

080035e8 <graphic_set_pixel_RAM>:
}
/***************************************************************************************/

/*************************************************************************************************/
// Funkcje oparte na rysowaniu pojedynczego piksela
void graphic_set_pixel_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, const T_COLOR *color ) {
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	607b      	str	r3, [r7, #4]
 80035f2:	460b      	mov	r3, r1
 80035f4:	817b      	strh	r3, [r7, #10]
 80035f6:	4613      	mov	r3, r2
 80035f8:	813b      	strh	r3, [r7, #8]
	  if ((x < 0) || (x >= _width) || (y < 0) || (y >= _height))
 80035fa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	db79      	blt.n	80036f6 <graphic_set_pixel_RAM+0x10e>
 8003602:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003606:	4a3f      	ldr	r2, [pc, #252]	; (8003704 <graphic_set_pixel_RAM+0x11c>)
 8003608:	8812      	ldrh	r2, [r2, #0]
 800360a:	4293      	cmp	r3, r2
 800360c:	da73      	bge.n	80036f6 <graphic_set_pixel_RAM+0x10e>
 800360e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	db6f      	blt.n	80036f6 <graphic_set_pixel_RAM+0x10e>
 8003616:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800361a:	4a3b      	ldr	r2, [pc, #236]	; (8003708 <graphic_set_pixel_RAM+0x120>)
 800361c:	8812      	ldrh	r2, [r2, #0]
 800361e:	4293      	cmp	r3, r2
 8003620:	da69      	bge.n	80036f6 <graphic_set_pixel_RAM+0x10e>
	    return;
	  if ( *color )
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d031      	beq.n	800368e <graphic_set_pixel_RAM+0xa6>
		  buffer[ x + (y/8)*_width ] |=  (1<<(y%8)); // zapal pixel
 800362a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800362e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003632:	2b00      	cmp	r3, #0
 8003634:	da00      	bge.n	8003638 <graphic_set_pixel_RAM+0x50>
 8003636:	3307      	adds	r3, #7
 8003638:	10db      	asrs	r3, r3, #3
 800363a:	b218      	sxth	r0, r3
 800363c:	4601      	mov	r1, r0
 800363e:	4b31      	ldr	r3, [pc, #196]	; (8003704 <graphic_set_pixel_RAM+0x11c>)
 8003640:	881b      	ldrh	r3, [r3, #0]
 8003642:	fb03 f301 	mul.w	r3, r3, r1
 8003646:	4413      	add	r3, r2
 8003648:	461a      	mov	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4413      	add	r3, r2
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	b25a      	sxtb	r2, r3
 8003654:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003658:	4259      	negs	r1, r3
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	f001 0107 	and.w	r1, r1, #7
 8003662:	bf58      	it	pl
 8003664:	424b      	negpl	r3, r1
 8003666:	b21b      	sxth	r3, r3
 8003668:	4619      	mov	r1, r3
 800366a:	2301      	movs	r3, #1
 800366c:	408b      	lsls	r3, r1
 800366e:	b25b      	sxtb	r3, r3
 8003670:	4313      	orrs	r3, r2
 8003672:	b259      	sxtb	r1, r3
 8003674:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003678:	4b22      	ldr	r3, [pc, #136]	; (8003704 <graphic_set_pixel_RAM+0x11c>)
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	fb03 f300 	mul.w	r3, r3, r0
 8003680:	4413      	add	r3, r2
 8003682:	461a      	mov	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4413      	add	r3, r2
 8003688:	b2ca      	uxtb	r2, r1
 800368a:	701a      	strb	r2, [r3, #0]
 800368c:	e034      	b.n	80036f8 <graphic_set_pixel_RAM+0x110>
	  else
		  buffer[ x + (y/8)*_width ] &= ~(1<<(y%8)); // zgaś pixel
 800368e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003692:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003696:	2b00      	cmp	r3, #0
 8003698:	da00      	bge.n	800369c <graphic_set_pixel_RAM+0xb4>
 800369a:	3307      	adds	r3, #7
 800369c:	10db      	asrs	r3, r3, #3
 800369e:	b218      	sxth	r0, r3
 80036a0:	4601      	mov	r1, r0
 80036a2:	4b18      	ldr	r3, [pc, #96]	; (8003704 <graphic_set_pixel_RAM+0x11c>)
 80036a4:	881b      	ldrh	r3, [r3, #0]
 80036a6:	fb03 f301 	mul.w	r3, r3, r1
 80036aa:	4413      	add	r3, r2
 80036ac:	461a      	mov	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	4413      	add	r3, r2
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	b25a      	sxtb	r2, r3
 80036b8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80036bc:	4259      	negs	r1, r3
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	f001 0107 	and.w	r1, r1, #7
 80036c6:	bf58      	it	pl
 80036c8:	424b      	negpl	r3, r1
 80036ca:	b21b      	sxth	r3, r3
 80036cc:	4619      	mov	r1, r3
 80036ce:	2301      	movs	r3, #1
 80036d0:	408b      	lsls	r3, r1
 80036d2:	b25b      	sxtb	r3, r3
 80036d4:	43db      	mvns	r3, r3
 80036d6:	b25b      	sxtb	r3, r3
 80036d8:	4013      	ands	r3, r2
 80036da:	b259      	sxtb	r1, r3
 80036dc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80036e0:	4b08      	ldr	r3, [pc, #32]	; (8003704 <graphic_set_pixel_RAM+0x11c>)
 80036e2:	881b      	ldrh	r3, [r3, #0]
 80036e4:	fb03 f300 	mul.w	r3, r3, r0
 80036e8:	4413      	add	r3, r2
 80036ea:	461a      	mov	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	4413      	add	r3, r2
 80036f0:	b2ca      	uxtb	r2, r1
 80036f2:	701a      	strb	r2, [r3, #0]
 80036f4:	e000      	b.n	80036f8 <graphic_set_pixel_RAM+0x110>
	    return;
 80036f6:	bf00      	nop
}
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	20000008 	.word	0x20000008
 8003708:	2000000a 	.word	0x2000000a

0800370c <TIM1_UP_TIM16_IRQHandler>:
INTERRUPT CCMRAM void TIM1_UP_TIM16_IRQHandler(void) {	// Timer2 Interrupt Handler
 800370c:	4668      	mov	r0, sp
 800370e:	f020 0107 	bic.w	r1, r0, #7
 8003712:	468d      	mov	sp, r1
 8003714:	b589      	push	{r0, r3, r7, lr}
 8003716:	af00      	add	r7, sp, #0
	if ( TIM16->SR & TIM_SR_UIF ) {
 8003718:	4b12      	ldr	r3, [pc, #72]	; (8003764 <TIM1_UP_TIM16_IRQHandler+0x58>)
 800371a:	691b      	ldr	r3, [r3, #16]
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	2b00      	cmp	r3, #0
 8003722:	d01a      	beq.n	800375a <TIM1_UP_TIM16_IRQHandler+0x4e>
		TIM16->SR &= ~TIM_SR_UIF;						// Update interrupt Flag
 8003724:	4b0f      	ldr	r3, [pc, #60]	; (8003764 <TIM1_UP_TIM16_IRQHandler+0x58>)
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	4a0e      	ldr	r2, [pc, #56]	; (8003764 <TIM1_UP_TIM16_IRQHandler+0x58>)
 800372a:	f023 0301 	bic.w	r3, r3, #1
 800372e:	6113      	str	r3, [r2, #16]
		if (refreshScreen == 0) return;
 8003730:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00e      	beq.n	8003758 <TIM1_UP_TIM16_IRQHandler+0x4c>
		ActualDMABuffer = TextBuffer;
 800373a:	4b0c      	ldr	r3, [pc, #48]	; (800376c <TIM1_UP_TIM16_IRQHandler+0x60>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a0c      	ldr	r2, [pc, #48]	; (8003770 <TIM1_UP_TIM16_IRQHandler+0x64>)
 8003740:	6013      	str	r3, [r2, #0]
		sw_ssd1306_display();
 8003742:	f7fd fd8d 	bl	8001260 <sw_ssd1306_display>
		refreshScreen = 0;
 8003746:	4b08      	ldr	r3, [pc, #32]	; (8003768 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 8003748:	2200      	movs	r2, #0
 800374a:	701a      	strb	r2, [r3, #0]
		gpio_pin_XOR( DEBUG_PORT1, DEBUG_PIN1 );
 800374c:	2102      	movs	r1, #2
 800374e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003752:	f7fd fc6a 	bl	800102a <gpio_pin_XOR>
 8003756:	e000      	b.n	800375a <TIM1_UP_TIM16_IRQHandler+0x4e>
		if (refreshScreen == 0) return;
 8003758:	bf00      	nop
}
 800375a:	46bd      	mov	sp, r7
 800375c:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
 8003760:	4685      	mov	sp, r0
 8003762:	4770      	bx	lr
 8003764:	40014400 	.word	0x40014400
 8003768:	20000518 	.word	0x20000518
 800376c:	20000004 	.word	0x20000004
 8003770:	2000051c 	.word	0x2000051c
