$date
	Wed May 31 21:53:58 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module main_tb $end
$var wire 8 ! leds [7:0] $end
$var reg 1 " clk $end
$scope module UUT $end
$var wire 1 " CLK $end
$var wire 1 # LED7 $end
$var wire 1 $ LED6 $end
$var wire 1 % LED5 $end
$var wire 1 & LED4 $end
$var wire 1 ' LED3 $end
$var wire 1 ( LED2 $end
$var wire 1 ) LED1 $end
$var wire 1 * LED0 $end
$var reg 9 + counter [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
0)
0(
0'
0&
0%
0$
0#
0"
b0 !
$end
#5
b1 +
1"
#10
0"
#15
b1 !
1*
b10 +
1"
#20
0"
#25
b11 +
1"
#30
0"
#35
0*
b10 !
1)
b100 +
1"
#40
0"
#45
b101 +
1"
#50
0"
#55
b11 !
1*
b110 +
1"
#60
0"
#65
b111 +
1"
#70
0"
#75
0*
0)
b100 !
1(
b1000 +
1"
#80
0"
#85
b1001 +
1"
#90
0"
#95
b101 !
1*
b1010 +
1"
#100
0"
#105
b1011 +
1"
#110
0"
#115
0*
b110 !
1)
b1100 +
1"
#120
0"
#125
b1101 +
1"
#130
0"
#135
b111 !
1*
b1110 +
1"
#140
0"
#145
b1111 +
1"
#150
0"
#155
0*
0)
0(
b1000 !
1'
b10000 +
1"
#160
0"
#165
b10001 +
1"
#170
0"
#175
b1001 !
1*
b10010 +
1"
#180
0"
#185
b10011 +
1"
#190
0"
#195
0*
b1010 !
1)
b10100 +
1"
#200
0"
#205
b10101 +
1"
#210
0"
#215
b1011 !
1*
b10110 +
1"
#220
0"
#225
b10111 +
1"
#230
0"
#235
0*
0)
b1100 !
1(
b11000 +
1"
#240
0"
#245
b11001 +
1"
#250
0"
#255
b1101 !
1*
b11010 +
1"
#260
0"
#265
b11011 +
1"
#270
0"
#275
0*
b1110 !
1)
b11100 +
1"
#280
0"
#285
b11101 +
1"
#290
0"
#295
b1111 !
1*
b11110 +
1"
#300
0"
#305
b11111 +
1"
#310
0"
#315
0*
0)
0(
0'
b10000 !
1&
b100000 +
1"
#320
0"
#325
b100001 +
1"
#330
0"
#335
b10001 !
1*
b100010 +
1"
#340
0"
#345
b100011 +
1"
#350
0"
#355
0*
b10010 !
1)
b100100 +
1"
#360
0"
#365
b100101 +
1"
#370
0"
#375
b10011 !
1*
b100110 +
1"
#380
0"
#385
b100111 +
1"
#390
0"
#395
0*
0)
b10100 !
1(
b101000 +
1"
#400
0"
#405
b101001 +
1"
#410
0"
#415
b10101 !
1*
b101010 +
1"
#420
0"
#425
b101011 +
1"
#430
0"
#435
0*
b10110 !
1)
b101100 +
1"
#440
0"
#445
b101101 +
1"
#450
0"
#455
b10111 !
1*
b101110 +
1"
#460
0"
#465
b101111 +
1"
#470
0"
#475
0*
0)
0(
b11000 !
1'
b110000 +
1"
#480
0"
#485
b110001 +
1"
#490
0"
#495
b11001 !
1*
b110010 +
1"
#500
0"
#505
b110011 +
1"
#510
0"
#515
0*
b11010 !
1)
b110100 +
1"
#520
0"
#525
b110101 +
1"
#530
0"
#535
b11011 !
1*
b110110 +
1"
#540
0"
#545
b110111 +
1"
#550
0"
#555
0*
0)
b11100 !
1(
b111000 +
1"
#560
0"
#565
b111001 +
1"
#570
0"
#575
b11101 !
1*
b111010 +
1"
#580
0"
#585
b111011 +
1"
#590
0"
#595
0*
b11110 !
1)
b111100 +
1"
#600
0"
#605
b111101 +
1"
#610
0"
#615
b11111 !
1*
b111110 +
1"
#620
0"
#625
b111111 +
1"
#630
0"
#635
0*
0)
0(
0'
0&
b100000 !
1%
b1000000 +
1"
#640
0"
#645
b1000001 +
1"
#650
0"
#655
b100001 !
1*
b1000010 +
1"
#660
0"
#665
b1000011 +
1"
#670
0"
#675
0*
b100010 !
1)
b1000100 +
1"
#680
0"
#685
b1000101 +
1"
#690
0"
#695
b100011 !
1*
b1000110 +
1"
#700
0"
#705
b1000111 +
1"
#710
0"
#715
0*
0)
b100100 !
1(
b1001000 +
1"
#720
0"
#725
b1001001 +
1"
#730
0"
#735
b100101 !
1*
b1001010 +
1"
#740
0"
#745
b1001011 +
1"
#750
0"
#755
0*
b100110 !
1)
b1001100 +
1"
#760
0"
#765
b1001101 +
1"
#770
0"
#775
b100111 !
1*
b1001110 +
1"
#780
0"
#785
b1001111 +
1"
#790
0"
#795
0*
0)
0(
b101000 !
1'
b1010000 +
1"
#800
0"
#805
b1010001 +
1"
#810
0"
#815
b101001 !
1*
b1010010 +
1"
#820
0"
#825
b1010011 +
1"
#830
0"
#835
0*
b101010 !
1)
b1010100 +
1"
#840
0"
#845
b1010101 +
1"
#850
0"
#855
b101011 !
1*
b1010110 +
1"
#860
0"
#865
b1010111 +
1"
#870
0"
#875
0*
0)
b101100 !
1(
b1011000 +
1"
#880
0"
#885
b1011001 +
1"
#890
0"
#895
b101101 !
1*
b1011010 +
1"
#900
0"
#905
b1011011 +
1"
#910
0"
#915
0*
b101110 !
1)
b1011100 +
1"
#920
0"
#925
b1011101 +
1"
#930
0"
#935
b101111 !
1*
b1011110 +
1"
#940
0"
#945
b1011111 +
1"
#950
0"
#955
0*
0)
0(
0'
b110000 !
1&
b1100000 +
1"
#960
0"
#965
b1100001 +
1"
#970
0"
#975
b110001 !
1*
b1100010 +
1"
#980
0"
#985
b1100011 +
1"
#990
0"
#995
0*
b110010 !
1)
b1100100 +
1"
#1000
0"
