

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10'
================================================================
* Date:           Mon Aug 12 18:53:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2056|     2056|  10.280 us|  10.280 us|  2056|  2056|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_9_VITIS_LOOP_79_10  |     2054|     2054|         9|          2|          1|  1024|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    203|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    140|    -|
|Register         |        -|    -|     212|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     212|    375|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_4_no_dsp_1_U95  |fcmp_32ns_32ns_1_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln78_1_fu_162_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln78_fu_136_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln79_fu_199_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln80_fu_193_p2       |         +|   0|  0|  13|          10|          10|
    |res_fu_303_p2            |         +|   0|  0|  12|          11|          11|
    |and_ln80_1_fu_294_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln80_fu_288_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_130_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln79_fu_148_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln80_1_fu_259_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln80_2_fu_265_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln80_3_fu_271_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln80_fu_253_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln80_1_fu_284_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_280_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln78_1_fu_173_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln78_fu_154_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 203|         130|          62|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                |   9|          2|    6|         12|
    |i_fu_62                                |   9|          2|    6|         12|
    |indvar_flatten8_fu_66                  |   9|          2|   11|         22|
    |j_fu_58                                |   9|          2|    6|         12|
    |res_1_fu_54                            |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 140|         31|   65|        131|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln78_1_reg_367                 |   6|   0|    6|          0|
    |add_ln80_reg_372                   |  10|   0|   10|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |cov_load_13_reg_393                |  32|   0|   32|          0|
    |cov_load_reg_387                   |  32|   0|   32|          0|
    |i_fu_62                            |   6|   0|    6|          0|
    |i_load_reg_351                     |   6|   0|    6|          0|
    |icmp_ln78_reg_347                  |   1|   0|    1|          0|
    |icmp_ln79_reg_356                  |   1|   0|    1|          0|
    |icmp_ln80_1_reg_404                |   1|   0|    1|          0|
    |icmp_ln80_1_reg_404_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln80_2_reg_409                |   1|   0|    1|          0|
    |icmp_ln80_2_reg_409_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln80_3_reg_414                |   1|   0|    1|          0|
    |icmp_ln80_3_reg_414_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln80_reg_399                  |   1|   0|    1|          0|
    |icmp_ln80_reg_399_pp0_iter3_reg    |   1|   0|    1|          0|
    |indvar_flatten8_fu_66              |  11|   0|   11|          0|
    |j_fu_58                            |   6|   0|    6|          0|
    |res_1_fu_54                        |  11|   0|   11|          0|
    |select_ln78_reg_361                |   6|   0|    6|          0|
    |tmp_2_reg_419                      |   1|   0|    1|          0|
    |icmp_ln78_reg_347                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 212|  32|  149|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|cov_address0      |  out|   10|   ap_memory|                                             cov|         array|
|cov_ce0           |  out|    1|   ap_memory|                                             cov|         array|
|cov_q0            |   in|   32|   ap_memory|                                             cov|         array|
|cov_s_address0    |  out|   10|   ap_memory|                                           cov_s|         array|
|cov_s_ce0         |  out|    1|   ap_memory|                                           cov_s|         array|
|cov_s_q0          |   in|   32|   ap_memory|                                           cov_s|         array|
|res_1_out         |  out|   11|      ap_vld|                                       res_1_out|       pointer|
|res_1_out_ap_vld  |  out|    1|      ap_vld|                                       res_1_out|       pointer|
+------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%res_1 = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:77]   --->   Operation 12 'alloca' 'res_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten8"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln78 = store i6 0, i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 17 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln79 = store i6 0, i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 18 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln77 = store i11 0, i11 %res_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:77]   --->   Operation 19 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc120"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i11 %indvar_flatten8" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 21 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%icmp_ln78 = icmp_eq  i11 %indvar_flatten8_load, i11 1024" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 22 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.63ns)   --->   "%add_ln78 = add i11 %indvar_flatten8_load, i11 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 23 'add' 'add_ln78' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc123, void %for.end125.exitStub" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 24 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln79 = icmp_eq  i6 %j_load, i6 32" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 27 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i6 0, i6 %j_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 28 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln78_1 = add i6 %i_load, i6 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 29 'add' 'add_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln78 = store i11 %add_ln78, i11 %indvar_flatten8" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 31 [1/1] (1.18ns)   --->   "%select_ln78_1 = select i1 %icmp_ln79, i6 %add_ln78_1, i6 %i_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 31 'select' 'select_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln78_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 32 'trunc' 'empty' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 33 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %select_ln78" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 34 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln80 = add i10 %zext_ln79, i10 %tmp_9" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 35 'add' 'add_ln80' <Predicate = (!icmp_ln78)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln79 = add i6 %select_ln78, i6 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 36 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln78 = store i6 %select_ln78_1, i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:78]   --->   Operation 37 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln79 = store i6 %add_ln79, i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 38 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i10 %add_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 39 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%cov_addr = getelementptr i32 %cov, i64 0, i64 %zext_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 40 'getelementptr' 'cov_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%cov_load = load i10 %cov_addr" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 41 'load' 'cov_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%cov_addr_12 = getelementptr i32 %cov_s, i64 0, i64 %zext_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 42 'getelementptr' 'cov_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%cov_load_13 = load i10 %cov_addr_12" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 43 'load' 'cov_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%cov_load = load i10 %cov_addr" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 44 'load' 'cov_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%cov_load_13 = load i10 %cov_addr_12" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 45 'load' 'cov_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %cov_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 46 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 47 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %bitcast_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 48 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln80_1 = bitcast i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 49 'bitcast' 'bitcast_ln80_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80_1, i32 23, i32 30" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i32 %bitcast_ln80_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 51 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.91ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp, i8 255" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 52 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (2.28ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 53 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%icmp_ln80_2 = icmp_ne  i8 %tmp_1, i8 255" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 54 'icmp' 'icmp_ln80_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.28ns)   --->   "%icmp_ln80_3 = icmp_eq  i23 %trunc_ln80_1, i23 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 55 'icmp' 'icmp_ln80_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [4/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 56 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 57 [3/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 57 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.73>
ST_7 : Operation 58 [2/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 58 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%res_1_load_1 = load i11 %res_1"   --->   Operation 72 'load' 'res_1_load_1' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %res_1_out, i11 %res_1_load_1"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.73>
ST_8 : Operation 59 [1/4] (2.73ns)   --->   "%tmp_2 = fcmp_oeq  i32 %cov_load, i32 %cov_load_13" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 59 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%res_1_load = load i11 %res_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 60 'load' 'res_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_9_VITIS_LOOP_79_10_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 63 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 64 'or' 'or_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%or_ln80_1 = or i1 %icmp_ln80_3, i1 %icmp_ln80_2" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 65 'or' 'or_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%and_ln80 = and i1 %or_ln80, i1 %or_ln80_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 66 'and' 'and_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%and_ln80_1 = and i1 %and_ln80, i1 %tmp_2" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 67 'and' 'and_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node res)   --->   "%zext_ln80_1 = zext i1 %and_ln80_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 68 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.63ns) (out node of the LUT)   --->   "%res = add i11 %zext_ln80_1, i11 %res_1_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:80]   --->   Operation 69 'add' 'res' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln77 = store i11 %res, i11 %res_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:77]   --->   Operation 70 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc120" [benchmarks/jianyicheng/covariance/src/covariance.cpp:79]   --->   Operation 71 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cov]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cov_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
res_1                 (alloca           ) [ 0111111111]
j                     (alloca           ) [ 0110000000]
i                     (alloca           ) [ 0110000000]
indvar_flatten8       (alloca           ) [ 0100000000]
store_ln0             (store            ) [ 0000000000]
store_ln78            (store            ) [ 0000000000]
store_ln79            (store            ) [ 0000000000]
store_ln77            (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
indvar_flatten8_load  (load             ) [ 0000000000]
icmp_ln78             (icmp             ) [ 0111111100]
add_ln78              (add              ) [ 0000000000]
br_ln78               (br               ) [ 0000000000]
j_load                (load             ) [ 0000000000]
i_load                (load             ) [ 0010000000]
icmp_ln79             (icmp             ) [ 0010000000]
select_ln78           (select           ) [ 0010000000]
add_ln78_1            (add              ) [ 0010000000]
store_ln78            (store            ) [ 0000000000]
select_ln78_1         (select           ) [ 0000000000]
empty                 (trunc            ) [ 0000000000]
tmp_9                 (bitconcatenate   ) [ 0000000000]
zext_ln79             (zext             ) [ 0000000000]
add_ln80              (add              ) [ 0101000000]
add_ln79              (add              ) [ 0000000000]
store_ln78            (store            ) [ 0000000000]
store_ln79            (store            ) [ 0000000000]
zext_ln80             (zext             ) [ 0000000000]
cov_addr              (getelementptr    ) [ 0010100000]
cov_addr_12           (getelementptr    ) [ 0010100000]
cov_load              (load             ) [ 0110011110]
cov_load_13           (load             ) [ 0110011110]
bitcast_ln80          (bitcast          ) [ 0000000000]
tmp                   (partselect       ) [ 0000000000]
trunc_ln80            (trunc            ) [ 0000000000]
bitcast_ln80_1        (bitcast          ) [ 0000000000]
tmp_1                 (partselect       ) [ 0000000000]
trunc_ln80_1          (trunc            ) [ 0000000000]
icmp_ln80             (icmp             ) [ 0110001111]
icmp_ln80_1           (icmp             ) [ 0110001111]
icmp_ln80_2           (icmp             ) [ 0110001111]
icmp_ln80_3           (icmp             ) [ 0110001111]
tmp_2                 (fcmp             ) [ 0100000001]
res_1_load            (load             ) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln79     (specpipeline     ) [ 0000000000]
or_ln80               (or               ) [ 0000000000]
or_ln80_1             (or               ) [ 0000000000]
and_ln80              (and              ) [ 0000000000]
and_ln80_1            (and              ) [ 0000000000]
zext_ln80_1           (zext             ) [ 0000000000]
res                   (add              ) [ 0000000000]
store_ln77            (store            ) [ 0000000000]
br_ln79               (br               ) [ 0000000000]
res_1_load_1          (load             ) [ 0000000000]
write_ln0             (write            ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cov">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cov"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cov_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cov_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_78_9_VITIS_LOOP_79_10_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="res_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten8_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="cov_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cov_load/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cov_addr_12_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_addr_12/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cov_load_13/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="11" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln78_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln79_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln77_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten8_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln78_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln78_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln79_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln78_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln78_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln78_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln78_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="6" slack="1"/>
<pin id="176" dir="0" index="2" bw="6" slack="1"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_9_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln79_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln80_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln79_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="1"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln78_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="1"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln79_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln80_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitcast_ln80_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln80_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="bitcast_ln80_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80_1/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln80_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_1/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln80_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln80_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="23" slack="0"/>
<pin id="261" dir="0" index="1" bw="23" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln80_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_2/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln80_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="23" slack="0"/>
<pin id="273" dir="0" index="1" bw="23" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_3/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="res_1_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="8"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_1_load/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln80_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="4"/>
<pin id="282" dir="0" index="1" bw="1" slack="4"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln80_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="4"/>
<pin id="286" dir="0" index="1" bw="1" slack="4"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80_1/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln80_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln80_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="1"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80_1/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln80_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/9 "/>
</bind>
</comp>

<comp id="303" class="1004" name="res_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="11" slack="0"/>
<pin id="306" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln77_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="8"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="res_1_load_1_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="6"/>
<pin id="316" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_1_load_1/7 "/>
</bind>
</comp>

<comp id="318" class="1005" name="res_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="res_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="333" class="1005" name="i_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="340" class="1005" name="indvar_flatten8_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln78_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="1"/>
<pin id="353" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln79_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="361" class="1005" name="select_ln78_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="1"/>
<pin id="363" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln78_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="add_ln80_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="1"/>
<pin id="374" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="377" class="1005" name="cov_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="1"/>
<pin id="379" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cov_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="cov_addr_12_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cov_addr_12 "/>
</bind>
</comp>

<comp id="387" class="1005" name="cov_load_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cov_load "/>
</bind>
</comp>

<comp id="393" class="1005" name="cov_load_13_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cov_load_13 "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln80_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="4"/>
<pin id="401" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln80_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="4"/>
<pin id="406" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln80_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln80_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="4"/>
<pin id="411" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln80_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln80_3_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="4"/>
<pin id="416" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln80_3 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="142" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="145" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="136" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="182" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="173" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="199" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="219" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="236" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="222" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="232" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="239" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="249" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="292"><net_src comp="280" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="277" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="321"><net_src comp="54" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="58" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="336"><net_src comp="62" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="343"><net_src comp="66" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="350"><net_src comp="130" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="145" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="359"><net_src comp="148" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="364"><net_src comp="154" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="370"><net_src comp="162" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="375"><net_src comp="193" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="380"><net_src comp="77" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="385"><net_src comp="90" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="390"><net_src comp="84" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="396"><net_src comp="97" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="402"><net_src comp="253" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="407"><net_src comp="259" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="412"><net_src comp="265" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="417"><net_src comp="271" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="422"><net_src comp="103" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="294" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_1_out | {7 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10 : cov | {3 4 }
	Port: main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10 : cov_s | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln78 : 1
		store_ln79 : 1
		store_ln77 : 1
		indvar_flatten8_load : 1
		icmp_ln78 : 2
		add_ln78 : 2
		br_ln78 : 3
		j_load : 1
		i_load : 1
		icmp_ln79 : 2
		select_ln78 : 3
		add_ln78_1 : 2
		store_ln78 : 3
	State 2
		empty : 1
		tmp_9 : 2
		add_ln80 : 3
		store_ln78 : 1
		store_ln79 : 1
	State 3
		cov_addr : 1
		cov_load : 2
		cov_addr_12 : 1
		cov_load_13 : 2
	State 4
	State 5
		tmp : 1
		trunc_ln80 : 1
		tmp_1 : 1
		trunc_ln80_1 : 1
		icmp_ln80 : 2
		icmp_ln80_1 : 2
		icmp_ln80_2 : 2
		icmp_ln80_3 : 2
	State 6
	State 7
		write_ln0 : 1
	State 8
	State 9
		res : 1
		store_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln78_fu_130   |    0    |    12   |
|          |    icmp_ln79_fu_148   |    0    |    14   |
|   icmp   |    icmp_ln80_fu_253   |    0    |    15   |
|          |   icmp_ln80_1_fu_259  |    0    |    30   |
|          |   icmp_ln80_2_fu_265  |    0    |    15   |
|          |   icmp_ln80_3_fu_271  |    0    |    30   |
|----------|-----------------------|---------|---------|
|          |    add_ln78_fu_136    |    0    |    12   |
|          |   add_ln78_1_fu_162   |    0    |    14   |
|    add   |    add_ln80_fu_193    |    0    |    13   |
|          |    add_ln79_fu_199    |    0    |    14   |
|          |       res_fu_303      |    0    |    12   |
|----------|-----------------------|---------|---------|
|  select  |   select_ln78_fu_154  |    0    |    6    |
|          |  select_ln78_1_fu_173 |    0    |    6    |
|----------|-----------------------|---------|---------|
|    or    |     or_ln80_fu_280    |    0    |    2    |
|          |    or_ln80_1_fu_284   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln80_fu_288    |    0    |    2    |
|          |   and_ln80_1_fu_294   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_70 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   fcmp   |       grp_fu_103      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      empty_fu_178     |    0    |    0    |
|   trunc  |   trunc_ln80_fu_232   |    0    |    0    |
|          |  trunc_ln80_1_fu_249  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_9_fu_182     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln79_fu_190   |    0    |    0    |
|   zext   |    zext_ln80_fu_214   |    0    |    0    |
|          |   zext_ln80_1_fu_299  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_222      |    0    |    0    |
|          |      tmp_1_fu_239     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   201   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln78_1_reg_367  |    6   |
|    add_ln80_reg_372   |   10   |
|  cov_addr_12_reg_382  |   10   |
|    cov_addr_reg_377   |   10   |
|  cov_load_13_reg_393  |   32   |
|    cov_load_reg_387   |   32   |
|     i_load_reg_351    |    6   |
|       i_reg_333       |    6   |
|   icmp_ln78_reg_347   |    1   |
|   icmp_ln79_reg_356   |    1   |
|  icmp_ln80_1_reg_404  |    1   |
|  icmp_ln80_2_reg_409  |    1   |
|  icmp_ln80_3_reg_414  |    1   |
|   icmp_ln80_reg_399   |    1   |
|indvar_flatten8_reg_340|   11   |
|       j_reg_326       |    6   |
|     res_1_reg_318     |   11   |
|  select_ln78_reg_361  |    6   |
|     tmp_2_reg_419     |    1   |
+-----------------------+--------+
|         Total         |   153  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   201  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   153  |   219  |
+-----------+--------+--------+--------+
