<stg><name>worker_create_COO</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="4">
<condition id="39">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="8">
<condition id="47">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="5">
<condition id="55">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="7">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %branch8 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sep = phi i32 [ 0, %0 ], [ %p_sep, %branch8 ]

]]></node>
<StgValue><ssdm name="sep"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3 = icmp eq i5 %i, -7

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %i_1 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %.preheader5, label %branch8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="5">
<![CDATA[
branch8:0  %tmp = zext i5 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:1  %nnz_addr = getelementptr [25 x i32]* %nnz, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="nnz_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="5">
<![CDATA[
branch8:2  %nnz_load = load i32* %nnz_addr, align 4

]]></node>
<StgValue><ssdm name="nnz_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="5">
<![CDATA[
branch8:2  %nnz_load = load i32* %nnz_addr, align 4

]]></node>
<StgValue><ssdm name="nnz_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:3  %tmp_s = icmp sgt i32 %nnz_load, 0

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:4  %sep_1 = add nsw i32 %sep, 1

]]></node>
<StgValue><ssdm name="sep_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch8:5  %p_sep = select i1 %tmp_s, i32 %sep_1, i32 %sep

]]></node>
<StgValue><ssdm name="p_sep"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0">
<![CDATA[
branch8:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader5:0  %i1 = phi i12 [ %i_2, %branch2 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i12 %i1, -1596

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5:3  %i_2 = add i12 %i1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond2, label %.preheader4.preheader, label %branch2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="12">
<![CDATA[
branch2:0  %tmp_6 = zext i12 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="12" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:1  %row_addr = getelementptr [2500 x i6]* %row, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="row_addr"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="6" op_1_bw="12">
<![CDATA[
branch2:2  store i6 -1, i6* %row_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:3  %col_addr = getelementptr [2500 x i8]* %col, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="col_addr"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch2:4  store i8 -1, i8* %col_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:5  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="val_addr"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch2:6  store float 0.000000e+00, float* %val_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
branch2:7  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32">
<![CDATA[
.preheader4.preheader:0  %cur_ind = alloca i32

]]></node>
<StgValue><ssdm name="cur_ind"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32">
<![CDATA[
.preheader4.preheader:1  %max_ind = alloca i32

]]></node>
<StgValue><ssdm name="max_ind"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:2  store i32 0, i32* %max_ind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:3  store i32 0, i32* %cur_ind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:4  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %i2 = phi i5 [ 0, %.preheader4.preheader ], [ %i_3, %.preheader4.backedge ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader4:1  %phi_mul = phi i12 [ 0, %.preheader4.preheader ], [ %next_mul, %.preheader4.backedge ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32">
<![CDATA[
.preheader4:2  %cur_ind_1 = load i32* %cur_ind

]]></node>
<StgValue><ssdm name="cur_ind_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:3  %next_mul = add i12 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:4  %exitcond1 = icmp eq i5 %i2, -7

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:5  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:6  %i_3 = add i5 %i2, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:7  br i1 %exitcond1, label %3, label %branch7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="5">
<![CDATA[
branch7:0  %tmp_8 = zext i5 %i2 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:1  %nnz_addr_1 = getelementptr [25 x i32]* %nnz, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="nnz_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="5">
<![CDATA[
branch7:2  %nnz_load_1 = load i32* %nnz_addr_1, align 4

]]></node>
<StgValue><ssdm name="nnz_load_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32">
<![CDATA[
:0  %max_ind_load = load i32* %max_ind

]]></node>
<StgValue><ssdm name="max_ind_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_7 = add nsw i32 %max_ind_load, 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="32">
<![CDATA[
:2  ret i32 %tmp_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="5">
<![CDATA[
branch7:2  %nnz_load_1 = load i32* %nnz_addr_1, align 4

]]></node>
<StgValue><ssdm name="nnz_load_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:3  %tmp_9 = icmp sgt i32 %nnz_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch7:4  br i1 %tmp_9, label %.preheader.preheader, label %.preheader4.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %i2_cast2_cast = zext i5 %i2 to i6

]]></node>
<StgValue><ssdm name="i2_cast2_cast"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:0  %max_ind_1 = phi i32 [ %cur_ind_1, %.preheader.preheader ], [ %cur_ind_2, %branch1 ], [ %max_ind_1, %branch0 ]

]]></node>
<StgValue><ssdm name="max_ind_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7">
<![CDATA[
.preheader:1  %j = phi i7 [ 0, %.preheader.preheader ], [ %j_4, %branch1 ], [ %j_4, %branch0 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %exitcond = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %j_4 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %2, label %branch0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="12" op_0_bw="7">
<![CDATA[
branch0:0  %tmp_1_cast = zext i7 %j to i12

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch0:1  %tmp_5 = add i12 %phi_mul, %tmp_1_cast

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="12">
<![CDATA[
branch0:2  %tmp_5_cast = zext i12 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:3  %input_addr = getelementptr [2500 x float]* %input_r, i64 0, i64 %tmp_5_cast

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="12">
<![CDATA[
branch0:4  %input_load = load float* %input_addr, align 4

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %start = add nsw i32 %cur_ind_1, 1

]]></node>
<StgValue><ssdm name="start"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %start, i32* %cur_ind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader4.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.backedge:0  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="12">
<![CDATA[
branch0:4  %input_load = load float* %input_addr, align 4

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32">
<![CDATA[
branch0:5  %input_load_to_int = bitcast float %input_load to i32

]]></node>
<StgValue><ssdm name="input_load_to_int"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch0:6  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="23" op_0_bw="32">
<![CDATA[
branch0:7  %tmp_11 = trunc i32 %input_load_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:8  %notlhs = icmp ne i8 %tmp_12, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch0:9  %notrhs = icmp eq i23 %tmp_11, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:10  %tmp_13 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0:11  %tmp_14 = fcmp oeq float %input_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:12  %tmp_15 = and i1 %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:13  br i1 %tmp_15, label %.preheader, label %branch1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32">
<![CDATA[
branch1:0  %max_ind_load_1 = load i32* %max_ind

]]></node>
<StgValue><ssdm name="max_ind_load_1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="32">
<![CDATA[
branch1:1  %tmp_3 = sext i32 %max_ind_1 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="12" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:2  %row_addr_1 = getelementptr [2500 x i6]* %row, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="row_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="6" op_1_bw="12">
<![CDATA[
branch1:3  store i6 %i2_cast2_cast, i6* %row_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:4  %col_addr_1 = getelementptr [2500 x i8]* %col, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="col_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="7">
<![CDATA[
branch1:5  %j_cast1_cast = zext i7 %j to i8

]]></node>
<StgValue><ssdm name="j_cast1_cast"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch1:6  store i8 %j_cast1_cast, i8* %col_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:7  %val_addr_1 = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="val_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch1:8  store float %input_load, float* %val_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:9  %tmp_4 = icmp sgt i32 %max_ind_1, %max_ind_load_1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:10  %cur_ind_0_max_ind_1 = select i1 %tmp_4, i32 %max_ind_1, i32 %max_ind_load_1

]]></node>
<StgValue><ssdm name="cur_ind_0_max_ind_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:11  %cur_ind_2 = add nsw i32 %max_ind_1, %sep

]]></node>
<StgValue><ssdm name="cur_ind_2"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:12  store i32 %cur_ind_0_max_ind_1, i32* %max_ind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch1:13  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="118" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="row" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="col" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="col"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="val_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="val_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="nnz" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="nnz"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="124" from="stg_123" to="i" fromId="123" toId="11">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="stg_10" to="i" fromId="10" toId="11">
</dataflow>
<dataflow id="126" from="i_1" to="i" fromId="15" toId="11">
<BackEdge/>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="stg_24" to="i" fromId="24" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="129" from="stg_128" to="sep" fromId="128" toId="12">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="stg_10" to="sep" fromId="10" toId="12">
</dataflow>
<dataflow id="131" from="p_sep" to="sep" fromId="23" toId="12">
<BackEdge/>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="stg_24" to="sep" fromId="24" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="133" from="i" to="exitcond3" fromId="11" toId="13">
</dataflow>
<dataflow id="135" from="stg_134" to="exitcond3" fromId="134" toId="13">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="136" toId="14">
</dataflow>
<dataflow id="139" from="stg_138" to="empty" fromId="138" toId="14">
</dataflow>
<dataflow id="140" from="stg_138" to="empty" fromId="138" toId="14">
</dataflow>
<dataflow id="141" from="stg_138" to="empty" fromId="138" toId="14">
</dataflow>
<dataflow id="142" from="i" to="i_1" fromId="11" toId="15">
</dataflow>
<dataflow id="144" from="stg_143" to="i_1" fromId="143" toId="15">
</dataflow>
<dataflow id="145" from="exitcond3" to="stg_16" fromId="13" toId="16">
</dataflow>
<dataflow id="146" from="i" to="tmp" fromId="11" toId="17">
</dataflow>
<dataflow id="147" from="nnz" to="nnz_addr" fromId="122" toId="18">
</dataflow>
<dataflow id="149" from="stg_148" to="nnz_addr" fromId="148" toId="18">
</dataflow>
<dataflow id="150" from="tmp" to="nnz_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="151" from="nnz_addr" to="nnz_load" fromId="18" toId="19">
</dataflow>
<dataflow id="152" from="nnz_addr" to="nnz_load" fromId="18" toId="20">
</dataflow>
<dataflow id="153" from="nnz_load" to="tmp_s" fromId="20" toId="21">
</dataflow>
<dataflow id="154" from="stg_128" to="tmp_s" fromId="128" toId="21">
</dataflow>
<dataflow id="155" from="sep" to="sep_1" fromId="12" toId="22">
</dataflow>
<dataflow id="157" from="stg_156" to="sep_1" fromId="156" toId="22">
</dataflow>
<dataflow id="158" from="tmp_s" to="p_sep" fromId="21" toId="23">
</dataflow>
<dataflow id="159" from="sep_1" to="p_sep" fromId="22" toId="23">
</dataflow>
<dataflow id="160" from="sep" to="p_sep" fromId="12" toId="23">
</dataflow>
<dataflow id="161" from="i_2" to="i1" fromId="28" toId="25">
<BackEdge/>
<condition id="69">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="stg_37" to="i1" fromId="37" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="164" from="stg_163" to="i1" fromId="163" toId="25">
<condition id="70">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="stg_16" to="i1" fromId="16" toId="25">
</dataflow>
<dataflow id="166" from="i1" to="exitcond2" fromId="25" toId="26">
</dataflow>
<dataflow id="168" from="stg_167" to="exitcond2" fromId="167" toId="26">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="136" toId="27">
</dataflow>
<dataflow id="171" from="stg_170" to="empty_14" fromId="170" toId="27">
</dataflow>
<dataflow id="172" from="stg_170" to="empty_14" fromId="170" toId="27">
</dataflow>
<dataflow id="173" from="stg_170" to="empty_14" fromId="170" toId="27">
</dataflow>
<dataflow id="174" from="i1" to="i_2" fromId="25" toId="28">
</dataflow>
<dataflow id="176" from="stg_175" to="i_2" fromId="175" toId="28">
</dataflow>
<dataflow id="177" from="exitcond2" to="stg_29" fromId="26" toId="29">
</dataflow>
<dataflow id="178" from="i1" to="tmp_6" fromId="25" toId="30">
</dataflow>
<dataflow id="179" from="row" to="row_addr" fromId="119" toId="31">
</dataflow>
<dataflow id="180" from="stg_148" to="row_addr" fromId="148" toId="31">
</dataflow>
<dataflow id="181" from="tmp_6" to="row_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="183" from="stg_182" to="stg_32" fromId="182" toId="32">
</dataflow>
<dataflow id="184" from="row_addr" to="stg_32" fromId="31" toId="32">
</dataflow>
<dataflow id="185" from="col" to="col_addr" fromId="120" toId="33">
</dataflow>
<dataflow id="186" from="stg_148" to="col_addr" fromId="148" toId="33">
</dataflow>
<dataflow id="187" from="tmp_6" to="col_addr" fromId="30" toId="33">
</dataflow>
<dataflow id="189" from="stg_188" to="stg_34" fromId="188" toId="34">
</dataflow>
<dataflow id="190" from="col_addr" to="stg_34" fromId="33" toId="34">
</dataflow>
<dataflow id="191" from="val_r" to="val_addr" fromId="121" toId="35">
</dataflow>
<dataflow id="192" from="stg_148" to="val_addr" fromId="148" toId="35">
</dataflow>
<dataflow id="193" from="tmp_6" to="val_addr" fromId="30" toId="35">
</dataflow>
<dataflow id="195" from="stg_194" to="stg_36" fromId="194" toId="36">
</dataflow>
<dataflow id="196" from="val_addr" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="197" from="stg_156" to="cur_ind" fromId="156" toId="38">
</dataflow>
<dataflow id="198" from="stg_156" to="max_ind" fromId="156" toId="39">
</dataflow>
<dataflow id="199" from="stg_128" to="stg_40" fromId="128" toId="40">
</dataflow>
<dataflow id="200" from="max_ind" to="stg_40" fromId="39" toId="40">
</dataflow>
<dataflow id="201" from="stg_128" to="stg_41" fromId="128" toId="41">
</dataflow>
<dataflow id="202" from="cur_ind" to="stg_41" fromId="38" toId="41">
</dataflow>
<dataflow id="203" from="stg_123" to="i2" fromId="123" toId="43">
<condition id="71">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="stg_42" to="i2" fromId="42" toId="43">
</dataflow>
<dataflow id="205" from="i_3" to="i2" fromId="49" toId="43">
<BackEdge/>
<condition id="72">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="stg_76" to="i2" fromId="76" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="207" from="stg_163" to="phi_mul" fromId="163" toId="44">
<condition id="73">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="stg_42" to="phi_mul" fromId="42" toId="44">
</dataflow>
<dataflow id="209" from="next_mul" to="phi_mul" fromId="46" toId="44">
<BackEdge/>
<condition id="74">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="stg_76" to="phi_mul" fromId="76" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="211" from="cur_ind" to="cur_ind_1" fromId="38" toId="45">
</dataflow>
<dataflow id="212" from="phi_mul" to="next_mul" fromId="44" toId="46">
</dataflow>
<dataflow id="214" from="stg_213" to="next_mul" fromId="213" toId="46">
</dataflow>
<dataflow id="215" from="i2" to="exitcond1" fromId="43" toId="47">
</dataflow>
<dataflow id="216" from="stg_134" to="exitcond1" fromId="134" toId="47">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="136" toId="48">
</dataflow>
<dataflow id="218" from="stg_138" to="empty_15" fromId="138" toId="48">
</dataflow>
<dataflow id="219" from="stg_138" to="empty_15" fromId="138" toId="48">
</dataflow>
<dataflow id="220" from="stg_138" to="empty_15" fromId="138" toId="48">
</dataflow>
<dataflow id="221" from="i2" to="i_3" fromId="43" toId="49">
</dataflow>
<dataflow id="222" from="stg_143" to="i_3" fromId="143" toId="49">
</dataflow>
<dataflow id="223" from="exitcond1" to="stg_50" fromId="47" toId="50">
</dataflow>
<dataflow id="224" from="i2" to="tmp_8" fromId="43" toId="51">
</dataflow>
<dataflow id="225" from="nnz" to="nnz_addr_1" fromId="122" toId="52">
</dataflow>
<dataflow id="226" from="stg_148" to="nnz_addr_1" fromId="148" toId="52">
</dataflow>
<dataflow id="227" from="tmp_8" to="nnz_addr_1" fromId="51" toId="52">
</dataflow>
<dataflow id="228" from="nnz_addr_1" to="nnz_load_1" fromId="52" toId="53">
</dataflow>
<dataflow id="229" from="max_ind" to="max_ind_load" fromId="39" toId="54">
</dataflow>
<dataflow id="230" from="max_ind_load" to="tmp_7" fromId="54" toId="55">
</dataflow>
<dataflow id="231" from="stg_156" to="tmp_7" fromId="156" toId="55">
</dataflow>
<dataflow id="232" from="tmp_7" to="stg_56" fromId="55" toId="56">
</dataflow>
<dataflow id="233" from="nnz_addr_1" to="nnz_load_1" fromId="52" toId="57">
</dataflow>
<dataflow id="234" from="nnz_load_1" to="tmp_9" fromId="57" toId="58">
</dataflow>
<dataflow id="235" from="stg_128" to="tmp_9" fromId="128" toId="58">
</dataflow>
<dataflow id="236" from="tmp_9" to="stg_59" fromId="58" toId="59">
</dataflow>
<dataflow id="237" from="i2" to="i2_cast2_cast" fromId="43" toId="60">
</dataflow>
<dataflow id="238" from="cur_ind_1" to="max_ind_1" fromId="45" toId="62">
<condition id="75">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="stg_61" to="max_ind_1" fromId="61" toId="62">
</dataflow>
<dataflow id="240" from="cur_ind_2" to="max_ind_1" fromId="98" toId="62">
<BackEdge/>
<condition id="76">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="stg_100" to="max_ind_1" fromId="100" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="242" from="max_ind_1" to="max_ind_1" fromId="62" toId="62">
<BackEdge/>
<condition id="77">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="243" from="stg_86" to="max_ind_1" fromId="86" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="245" from="stg_244" to="j" fromId="244" toId="63">
<condition id="78">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="stg_61" to="j" fromId="61" toId="63">
</dataflow>
<dataflow id="247" from="j_4" to="j" fromId="66" toId="63">
<BackEdge/>
<condition id="79">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="stg_100" to="j" fromId="100" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="249" from="j_4" to="j" fromId="66" toId="63">
<BackEdge/>
<condition id="80">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="250" from="stg_86" to="j" fromId="86" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="251" from="j" to="exitcond" fromId="63" toId="64">
</dataflow>
<dataflow id="253" from="stg_252" to="exitcond" fromId="252" toId="64">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="136" toId="65">
</dataflow>
<dataflow id="256" from="stg_255" to="empty_16" fromId="255" toId="65">
</dataflow>
<dataflow id="257" from="stg_255" to="empty_16" fromId="255" toId="65">
</dataflow>
<dataflow id="258" from="stg_255" to="empty_16" fromId="255" toId="65">
</dataflow>
<dataflow id="259" from="j" to="j_4" fromId="63" toId="66">
</dataflow>
<dataflow id="261" from="stg_260" to="j_4" fromId="260" toId="66">
</dataflow>
<dataflow id="262" from="exitcond" to="stg_67" fromId="64" toId="67">
</dataflow>
<dataflow id="263" from="j" to="tmp_1_cast" fromId="63" toId="68">
</dataflow>
<dataflow id="264" from="phi_mul" to="tmp_5" fromId="44" toId="69">
</dataflow>
<dataflow id="265" from="tmp_1_cast" to="tmp_5" fromId="68" toId="69">
</dataflow>
<dataflow id="266" from="tmp_5" to="tmp_5_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="267" from="input_r" to="input_addr" fromId="118" toId="71">
</dataflow>
<dataflow id="268" from="stg_148" to="input_addr" fromId="148" toId="71">
</dataflow>
<dataflow id="269" from="tmp_5_cast" to="input_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="270" from="input_addr" to="input_load" fromId="71" toId="72">
</dataflow>
<dataflow id="271" from="cur_ind_1" to="start" fromId="45" toId="73">
</dataflow>
<dataflow id="272" from="stg_156" to="start" fromId="156" toId="73">
</dataflow>
<dataflow id="273" from="start" to="stg_74" fromId="73" toId="74">
</dataflow>
<dataflow id="274" from="cur_ind" to="stg_74" fromId="38" toId="74">
</dataflow>
<dataflow id="275" from="input_addr" to="input_load" fromId="71" toId="77">
</dataflow>
<dataflow id="276" from="input_load" to="input_load_to_int" fromId="77" toId="78">
</dataflow>
<dataflow id="278" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_12" fromId="277" toId="79">
</dataflow>
<dataflow id="279" from="input_load_to_int" to="tmp_12" fromId="78" toId="79">
</dataflow>
<dataflow id="281" from="stg_280" to="tmp_12" fromId="280" toId="79">
</dataflow>
<dataflow id="283" from="stg_282" to="tmp_12" fromId="282" toId="79">
</dataflow>
<dataflow id="284" from="input_load_to_int" to="tmp_11" fromId="78" toId="80">
</dataflow>
<dataflow id="285" from="tmp_12" to="notlhs" fromId="79" toId="81">
</dataflow>
<dataflow id="286" from="stg_188" to="notlhs" fromId="188" toId="81">
</dataflow>
<dataflow id="287" from="tmp_11" to="notrhs" fromId="80" toId="82">
</dataflow>
<dataflow id="289" from="stg_288" to="notrhs" fromId="288" toId="82">
</dataflow>
<dataflow id="290" from="notrhs" to="tmp_13" fromId="82" toId="83">
</dataflow>
<dataflow id="291" from="notlhs" to="tmp_13" fromId="81" toId="83">
</dataflow>
<dataflow id="292" from="input_load" to="tmp_14" fromId="77" toId="84">
</dataflow>
<dataflow id="293" from="stg_194" to="tmp_14" fromId="194" toId="84">
</dataflow>
<dataflow id="294" from="tmp_13" to="tmp_15" fromId="83" toId="85">
</dataflow>
<dataflow id="295" from="tmp_14" to="tmp_15" fromId="84" toId="85">
</dataflow>
<dataflow id="296" from="tmp_15" to="stg_86" fromId="85" toId="86">
</dataflow>
<dataflow id="297" from="max_ind" to="max_ind_load_1" fromId="39" toId="87">
</dataflow>
<dataflow id="298" from="max_ind_1" to="tmp_3" fromId="62" toId="88">
</dataflow>
<dataflow id="299" from="row" to="row_addr_1" fromId="119" toId="89">
</dataflow>
<dataflow id="300" from="stg_148" to="row_addr_1" fromId="148" toId="89">
</dataflow>
<dataflow id="301" from="tmp_3" to="row_addr_1" fromId="88" toId="89">
</dataflow>
<dataflow id="302" from="i2_cast2_cast" to="stg_90" fromId="60" toId="90">
</dataflow>
<dataflow id="303" from="row_addr_1" to="stg_90" fromId="89" toId="90">
</dataflow>
<dataflow id="304" from="col" to="col_addr_1" fromId="120" toId="91">
</dataflow>
<dataflow id="305" from="stg_148" to="col_addr_1" fromId="148" toId="91">
</dataflow>
<dataflow id="306" from="tmp_3" to="col_addr_1" fromId="88" toId="91">
</dataflow>
<dataflow id="307" from="j" to="j_cast1_cast" fromId="63" toId="92">
</dataflow>
<dataflow id="308" from="j_cast1_cast" to="stg_93" fromId="92" toId="93">
</dataflow>
<dataflow id="309" from="col_addr_1" to="stg_93" fromId="91" toId="93">
</dataflow>
<dataflow id="310" from="val_r" to="val_addr_1" fromId="121" toId="94">
</dataflow>
<dataflow id="311" from="stg_148" to="val_addr_1" fromId="148" toId="94">
</dataflow>
<dataflow id="312" from="tmp_3" to="val_addr_1" fromId="88" toId="94">
</dataflow>
<dataflow id="313" from="input_load" to="stg_95" fromId="77" toId="95">
</dataflow>
<dataflow id="314" from="val_addr_1" to="stg_95" fromId="94" toId="95">
</dataflow>
<dataflow id="315" from="max_ind_1" to="tmp_4" fromId="62" toId="96">
</dataflow>
<dataflow id="316" from="max_ind_load_1" to="tmp_4" fromId="87" toId="96">
</dataflow>
<dataflow id="317" from="tmp_4" to="cur_ind_0_max_ind_1" fromId="96" toId="97">
</dataflow>
<dataflow id="318" from="max_ind_1" to="cur_ind_0_max_ind_1" fromId="62" toId="97">
</dataflow>
<dataflow id="319" from="max_ind_load_1" to="cur_ind_0_max_ind_1" fromId="87" toId="97">
</dataflow>
<dataflow id="320" from="max_ind_1" to="cur_ind_2" fromId="62" toId="98">
</dataflow>
<dataflow id="321" from="sep" to="cur_ind_2" fromId="12" toId="98">
</dataflow>
<dataflow id="322" from="cur_ind_0_max_ind_1" to="stg_99" fromId="97" toId="99">
</dataflow>
<dataflow id="323" from="max_ind" to="stg_99" fromId="39" toId="99">
</dataflow>
<dataflow id="324" from="exitcond3" to="stg_2" fromId="13" toId="2">
</dataflow>
<dataflow id="325" from="exitcond2" to="stg_4" fromId="26" toId="4">
</dataflow>
<dataflow id="326" from="exitcond1" to="stg_5" fromId="47" toId="5">
</dataflow>
<dataflow id="327" from="tmp_9" to="stg_6" fromId="58" toId="6">
</dataflow>
<dataflow id="328" from="tmp_9" to="stg_7" fromId="58" toId="7">
</dataflow>
<dataflow id="329" from="exitcond" to="stg_7" fromId="64" toId="7">
</dataflow>
<dataflow id="330" from="tmp_15" to="stg_9" fromId="85" toId="9">
</dataflow>
</dataflows>


</stg>
