<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/Artery/AT32F402_405/common/device_irq.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_e347ebbf9c2e97072cc576cfce030776.html">Artery</a></li><li class="navelem"><a class="el" href="dir_72dd46d14876582dbd9d8e60985606a4.html">AT32F402_405</a></li><li class="navelem"><a class="el" href="dir_92bf4ea206a0b0b297898137ec3f6de1.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">device_irq.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ae1d67f16c31ab19e0f72626fe1a93bb0">    1</a></span><span class="preprocessor">#define VSF_HW_INTERRUPTS_NUM           104</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#adb41cae45222e108cce57f7d3122faba">    2</a></span><span class="preprocessor">#define VSF_HW_SWI_NUM                  32</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ae43a247971bbd593967cf102b564df8f">    4</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT0               WWDT_IRQHandler</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad4f8e359200d1ce615cb63fcbb9d186c">    5</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT1               PVM_IRQHandler</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab0173868ef39ae554fef71d699b88ea5">    6</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT2               TAMP_STAMP_IRQHandler</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a5a82f6dfee13bc9b19f59e8db5b97bee">    7</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT3               ERTC_WKUP_IRQHandler</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a8d7db4a3419726d26bae51a0a438fd3c">    8</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT4               FLASH_IRQHandler</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab551fb3d1156f83ddb6ba5034abe790e">    9</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT5               CRM_IRQHandler</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a7a68051f7d961ff997356a86880e4376">   10</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT6               EXINT0_IRQHandler</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ac480aefdb2d83d32c6266bfe3cee7d7c">   11</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT7               EXINT1_IRQHandler</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#af276fe72f778e16375f6db0b52d1b31b">   12</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT8               EXINT2_IRQHandler</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad134c9e3951c8209fdc84ac711671fd1">   13</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT9               EXINT3_IRQHandler</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a5e6198a621c276255dd69251c012aaf3">   14</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT10              EXINT4_IRQHandler</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#aed6357b4fbf57e190ddd309ed8f8f98e">   15</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT11              DMA1_Channel1_IRQHandler</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ae7f8963d258fc0030625219b38d09ff3">   16</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT12              DMA1_Channel2_IRQHandler</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a7f24744dd09e1a32535a1c03e2817212">   17</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT13              DMA1_Channel3_IRQHandler</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a4b2470600f03d4634834aaeefa6edae6">   18</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT14              DMA1_Channel4_IRQHandler</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad02f00ee9076b0be092aabee023ad5e4">   19</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT15              DMA1_Channel5_IRQHandler</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a0ce0f5aa30548532f5c3631d52aa40f5">   20</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT16              DMA1_Channel6_IRQHandler</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad9e912c0114a3d00eeac451ae7582dde">   21</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT17              DMA1_Channel7_IRQHandler</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a6567d6651c7b530f98e4acf0c8d30c51">   22</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT18              ADC1_IRQHandler</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a64a00fdf3dedaf05bcdb995004ccd766">   23</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT19              CAN1_TX_IRQHandler</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a85128583fdc2dfc78661692245240e77">   24</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT20              CAN1_RX0_IRQHandler</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#aa49d7acdcad85f5d8d9ab3814da4b85b">   25</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT21              CAN1_RX1_IRQHandler</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ae332de67116d9736b15a0050db9163c6">   26</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT22              CAN1_SE_IRQHandler</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a80eb0d436ab76ddc78d7fdbdbe0a6c68">   27</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT23              EXINT9_5_IRQHandler</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab0bf62cd691c73b3a4853af8e3e22809">   28</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT24              TMR1_BRK_TMR9_IRQHandler</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a8920ec39b8e16da4da27bcacff064d52">   29</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT25              TMR1_OVF_TMR10_IRQHandler</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a098e874f9a710edfd62e1989f9e73acd">   30</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT26              TMR1_TRG_HALL_TMR11_IRQHandler</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a55d688b03e3d0ce392da729cc4692334">   31</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT27              TMR1_CH_IRQHandler</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ae910def992c5a69667d739665bcd8ecb">   32</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT28              TMR2_GLOBAL_IRQHandler</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ac14b369dd245bf475cc734ad00351883">   33</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT29              TMR3_GLOBAL_IRQHandler</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a976eac808f081166744a681dc97e6e77">   34</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT30              TMR4_GLOBAL_IRQHandler</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#afe25dbda3b9752d95967a1e2bf187634">   35</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT31              I2C1_EVT_IRQHandler</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a7761c85a3834e254807b9b112b798b6d">   36</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT32              I2C1_ERR_IRQHandler</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a04a9c0e2844b4ec97167dbbd6bd9cd75">   37</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT33              I2C2_EVT_IRQHandler</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a6e2c3437577d948bf8beffbb48a318de">   38</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT34              I2C2_ERR_IRQHandler</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab59ca9d15fc788376703078c25a5b822">   39</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT35              SPI1_IRQHandler</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a6f125f5c0f7815398a6c542224554dc4">   40</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT36              SPI2_IRQHandler</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a14e874651946ab5baa0449a70635609d">   41</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT37              USART1_IRQHandler</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#afaae1bdb4fb2edc4bf042fb36f142e24">   42</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT38              USART2_IRQHandler</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a0a72565da1e73f6332b1a219214a6f34">   43</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT39              USART3_IRQHandler</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a380e01f0a9615eb6dd7d3466fc9c25f4">   44</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT40              EXINT15_10_IRQHandler</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a5a1bdf22a172e5a565b5a4ee448a4192">   45</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT41              ERTCAlarm_IRQHandler</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a99994d9c8f15f75808603bb0caf633d3">   46</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT42              OTGFS1_WKUP_IRQHandler</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#afc44572a4f76f46d042be0a8fd4700be">   47</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT43              SWI0_IRQHandler</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#aa400b5e348406acaf4710b1cfc293981">   48</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT44              TMR13_GLOBAL_IRQHandler</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a3225b2a98869efa4fefbed75f6817eb0">   49</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT45              TMR14_GLOBAL_IRQHandler</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab5ae01c666466772d9bd317fef89788f">   50</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT46              SWI1_IRQHandler</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#aa4d34d72730b7ddcf9ef4cc239eff20c">   51</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT47              SWI2_IRQHandler</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a98f9bcefe5208432932f38e72da88774">   52</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT48              SWI3_IRQHandler</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad7658cb2c67293bd556b0e1bcdcf7c67">   53</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT49              SWI4_IRQHandler</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a6f10cb024694f650e508b026f0f850ae">   54</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT50              SWI5_IRQHandler</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a3022612ce776f3b839c1b9066d446a29">   55</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT51              SPI3_IRQHandler</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab3a387442055aaf30d828f3ada8153f1">   56</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT52              USART4_IRQHandler</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a911110f8b0240008c56f8090ee25ac0e">   57</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT53              USART5_IRQHandler</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a02adaf90684e4ef6ebe5c53576fef862">   58</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT54              TMR6_GLOBAL_IRQHandler</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#acc790dbd08f8493fdbd74c7caa5609a0">   59</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT55              TMR7_GLOBAL_IRQHandler</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a5e6722184b0a337e62ada0e77ef9e562">   60</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT56              DMA2_Channel1_IRQHandler</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#acd7b4aaaa323262af944f4acb60fb077">   61</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT57              DMA2_Channel2_IRQHandler</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#adcb6b9b44001fb600ed50af41bf632b0">   62</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT58              DMA2_Channel3_IRQHandler</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#aa2627bc141d8a757eecc2706c1a22d68">   63</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT59              DMA2_Channel4_IRQHandler</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a3b90bee89c5b1e08d96b69b2e71f9197">   64</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT60              DMA2_Channel5_IRQHandler</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#aff323156595f8fd9dfdedc4857d7e42a">   65</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT61              SWI6_IRQHandler</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad2c52bec21ee002e4417ae12ff8b69ac">   66</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT62              SWI7_IRQHandler</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#afa0678c1675e5b44801ce4322349e21c">   67</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT63              SWI8_IRQHandler</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a63bdb20442a4965e9b00b11e2dfdbb08">   68</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT64              SWI9_IRQHandler</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a5bc28c473c0be14c4a670b551cdbe3c1">   69</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT65              SWI10_IRQHandler</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a32e214b5f48b87deb3f17cfc9bf3ee2e">   70</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT66              SWI11_IRQHandler</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ae849af6d35fd4c0e652fdc404dab522e">   71</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT67              OTGFS1_IRQHandler</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a5fc73e4fff664c1c1d0be60de9a264b2">   72</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT68              DMA2_Channel6_IRQHandler</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a56a5cecb6541a664653ceaa705224c4f">   73</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT69              DMA2_Channel7_IRQHandler</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#af6f5ef5e56f3d9c2dc1deef6aebf804b">   74</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT70              SWI12_IRQHandler</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a97e08848086ec35686d7b1d7ab752c86">   75</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT71              USART6_IRQHandler</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a358af5380c46f69772f4e12774eff7e6">   76</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT72              I2C3_EVT_IRQHandler</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ac7aa39a9fe9318bc97b55741f3eb0342">   77</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT73              I2C3_ERR_IRQHandler</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a3fbcf0d9bd3b39fdb4cbec1fb38a4f3f">   78</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT74              OTGHS_EP1_OUT_IRQHandler</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a48040c691507dd48b97929a113a688bb">   79</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT75              OTGHS_EP1_IN_IRQHandler</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a55913ad33805bad10820175272e734cb">   80</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT76              OTGHS_WKUP_IRQHandler</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#acf5fd242176f8efad9b88fb73eb1dba0">   81</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT77              OTGHS_IRQHandler</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ac4e21b38213e9dddd2a5f9b0a717f258">   82</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT78              SWI13_IRQHandler</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad7e396a7e7d3accdc82da7a4aca2ba1c">   83</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT79              SWI14_IRQHandler</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a54616457176d993916f9991099739cfc">   84</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT80              SWI15_IRQHandler</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a22e12d633a364bbf5e021c01af048741">   85</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT81              FPU_IRQHandler</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a6be70cfb884ba1b07034bd2a6ec16175">   86</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT82              UART7_IRQHandler</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a08d1065f35e3c600201735669f90d50a">   87</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT83              UART8_IRQHandler</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a9c6cf72b4cea22758c95dcefc8bace95">   88</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT84              SWI16_IRQHandler</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#af46bbab2144b3153a0ce9847c0477137">   89</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT85              I2SF5_IRQHandler</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a7626cb89386137ab2defce07db2b6577">   90</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT86              SWI17_IRQHandler</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#af32e35668a350bffd637c00ea46f55b0">   91</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT87              SWI18_IRQHandler</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ad38d2d19b22d87d72bc632138bbe3b0a">   92</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT88              SWI19_IRQHandler</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a6adc55bb4f4eb6a64b41942f6f77756d">   93</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT89              SWI20_IRQHandler</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a0d5bf496c6c6964f890ae53adfcf92d9">   94</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT90              SWI21_IRQHandler</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a46191d93254aa1247365cd4654280bcd">   95</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT91              SWI22_IRQHandler</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#aa24d48cb628d91cd2e01284004d9eb6b">   96</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT92              QSPI1_IRQHandler</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a6ce1f5f0bfff7e16f9851552080742e9">   97</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT93              SWI23_IRQHandler</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a979f5b3e480293ca064fa47dd4c0643f">   98</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT94              DMAMUX_IRQHandler</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#adf904b3dd3921d6c1215bb04e970bb79">   99</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT95              SWI24_IRQHandler</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ae4dd1ee3b33e69deeb69dd18d266da9a">  100</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT96              SWI25_IRQHandler</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab99667eeb544e7f3508817fdcdf5ec06">  101</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT97              SWI26_IRQHandler</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a5e112c8e4a0dfb48166adea2f257572d">  102</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT98              SWI27_IRQHandler</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a94ef04f3007b247ce202fd51386640fb">  103</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT99              SWI28_IRQHandler</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#ab09d50a8d77ccea051e57dde858a246c">  104</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT100             SWI29_IRQHandler</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a9c33d2c980f6f15154badbe1b4720326">  105</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT101             SWI30_IRQHandler</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#a332ed549479805eb47edfdb69b288d96">  106</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT102             SWI31_IRQHandler</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2device__irq_8h.html#afc28bceaea25e739611397538723a81c">  107</a></span><span class="preprocessor">#define VSF_HW_INTERRUPT103             ACC_IRQHandler</span></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  Generated from commit:
  <a href="https://github.com/vsfteam/vsf/commit/a916ba3a6e8f55e193bb36f2413e705f8961902e" target="_blank">vsfteam/vsf@a916ba3</a>
</div>