Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div --family="Stratix 10" --part=1SG280LU3F50E3VGS2
Info: FP_Div.fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: FP_Div.fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: FP_Div: "Transforming system: FP_Div"
Info: FP_Div: Running transform generation_view_transform
Info: FP_Div: Running transform generation_view_transform took 0.002s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: FP_Div: Running transform interconnect_transform_chooser
Info: FP_Div: Running transform interconnect_transform_chooser took 0.088s
Info: FP_Div: "Naming system components in system: FP_Div"
Info: FP_Div: "Processing generation queue"
Info: FP_Div: "Generating: FP_Div"
Info: FP_Div: "Generating: FP_Div_altera_fp_functions_180_dj5ikpq"
Info: fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name FP_Div_altera_fp_functions_180_dj5ikpq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: fp_functions_0: Latency on Stratix 10 is 38 cycles
Info: fp_functions_0: DSP Blocks Used: 7
Info: fp_functions_0: LUTs Used: 1140
Info: fp_functions_0: Memory Bits Used: 34304
Info: fp_functions_0: Memory Blocks Used: 3
Info: FP_Div: Done "FP_Div" with 2 modules, 7 files
Info: Generating the following file(s) for MODELSIM simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div.ip --output-directory=/home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for RIVIERA simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div.ip --block-symbol-file --output-directory=/home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div --family="Stratix 10" --part=1SG280LU3F50E3VGS2
Info: FP_Div.fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: FP_Div.fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div.ip --synthesis=VERILOG --output-directory=/home/jiayi/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/FP_Div --family="Stratix 10" --part=1SG280LU3F50E3VGS2
Info: FP_Div.fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: FP_Div.fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: FP_Div: "Transforming system: FP_Div"
Info: FP_Div: Running transform generation_view_transform
Info: FP_Div: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: FP_Div: Running transform interconnect_transform_chooser
Info: FP_Div: Running transform interconnect_transform_chooser took 0.008s
Info: FP_Div: "Naming system components in system: FP_Div"
Info: FP_Div: "Processing generation queue"
Info: FP_Div: "Generating: FP_Div"
Info: FP_Div: "Generating: FP_Div_altera_fp_functions_180_dj5ikpq"
Info: fp_functions_0: /opt/altera/18.0/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /opt/altera/18.0/quartus/dspba/backend/linux64 -target Stratix10 -frequency 350 -name FP_Div_altera_fp_functions_180_dj5ikpq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 3 FPDiv 8 23 0
Info: fp_functions_0: Latency on Stratix 10 is 38 cycles
Info: fp_functions_0: DSP Blocks Used: 7
Info: fp_functions_0: LUTs Used: 1140
Info: fp_functions_0: Memory Bits Used: 34304
Info: fp_functions_0: Memory Blocks Used: 3
Info: FP_Div: Done "FP_Div" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FP_Div. No files generated.
Info: Finished: Generate IP Core Documentation
