#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov  4 02:46:24 2025
# Process ID: 24652
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9800 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_debounce.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_input_synchronizer.v
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_logic_analyzer_core.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_uart_tx.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_uart_tx.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_uart_bram_streamer.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_uart_bram_streamer.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_test_signal_gen.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_test_signal_gen.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_sample_buffer.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_sample_buffer.v
export_ip_user_files -of_objects  [get_files E:/fpga_class/vivado/logic_analyzer/src/tb_fpga_top_config.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/fpga_class/vivado/logic_analyzer/src/tb_fpga_top_config.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/fpga_class/vivado/logic_analyzer/sim/tb_logic_analyzer_core.v E:/fpga_class/vivado/logic_analyzer/sim/tb_input_synchronizer.v E:/fpga_class/vivado/logic_analyzer/sim/tb_uart_bram_streamer.v E:/fpga_class/vivado/logic_analyzer/sim/tb_test_signal_gen.v E:/fpga_class/vivado/logic_analyzer/sim/tb_fpga_top_config.v E:/fpga_class/vivado/logic_analyzer/sim/tb_uart_tx.v E:/fpga_class/vivado/logic_analyzer/sim/tb_fpga_top_config_commented.v E:/fpga_class/vivado/logic_analyzer/sim/tb_debounce.v E:/fpga_class/vivado/logic_analyzer/sim/tb_sample_buffer.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fpga_top_config [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
