synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 08 15:22:26 2019


Command Line:  synthesis -f exp3_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/impl1 (searchpath added)
-p //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3 (searchpath added)
VHDL library = work
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/impl1/source/button_debounce.vhd
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/impl1/source/main.vhd
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/impl1/source/traffic_lights.vhd
NGD file = exp3_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "//Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp3/impl1". VHDL-1504
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/button_debounce.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/button_debounce.vhd(4): analyzing entity button_debounce. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/button_debounce.vhd(15): analyzing architecture button_debounce_arch. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/main.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/main.vhd(4): analyzing entity main. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/main.vhd(14): analyzing architecture main_arch. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/traffic_lights.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/traffic_lights.vhd(4): analyzing entity traffic_lights. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/traffic_lights.vhd(14): analyzing architecture traffic_lights_arch. VHDL-1010
unit main is not yet analyzed. VHDL-1485
unit main is not yet analyzed. VHDL-1485
//mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/main.vhd(4): executing main(main_arch)

WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/main.vhd(12): replacing existing netlist main(main_arch). VHDL-1205
Top module name (VHDL): main
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/Program Files/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = main.



WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp3/impl1/source/traffic_lights.vhd(140): Register \u2/seg1_i1 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Duplicate register/latch removal. \u2/led1_i1 is a one-to-one match with \u2/led2_i1.
Duplicate register/latch removal. \u2/seg2_i6 is a one-to-one match with \u2/seg1_i6.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file exp3_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 72 of 4635 (1 % )
CCU2D => 23
FD1P3AX => 9
FD1P3IX => 11
FD1P3JX => 2
FD1S3AX => 3
FD1S3IX => 47
GSR => 1
IB => 3
L6MUX21 => 1
LUT4 => 132
OB => 24
PFUMX => 13
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : u1/s_clk, loads : 44
  Net : clk_in_c, loads : 28
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : u1/clk_cnt1_17__N_61, loads : 20
  Net : u2/s_clk_enable_18, loads : 13
  Net : u2/s_clk_enable_8, loads : 5
  Net : u1/clk_in_c_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u2/n2482, loads : 36
  Net : u2/n2794, loads : 35
  Net : u2/n2783, loads : 26
  Net : u2/n2788, loads : 21
  Net : u2/n3, loads : 20
  Net : u1/clk_cnt1_17__N_61, loads : 20
  Net : u2/n112, loads : 17
  Net : u2/n2782, loads : 17
  Net : u2/n2771, loads : 17
  Net : u2/n2769, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets s_clk]                   |  200.000 MHz|   40.510 MHz|    14 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |  200.000 MHz|  116.959 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 82.508  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.469  secs
--------------------------------------------------------------
