;redcode
;assert 1
	SPL 0, <-762
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
	MOV 47, <220
	ADD 210, 30
	MOV 47, <220
	SUB #72, @200
	SUB #72, @200
	SUB @127, 100
	SUB @127, 100
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @27, @406
	SUB @121, 103
	SUB #72, @200
	SUB @121, 106
	CMP @121, 106
	MOV -1, <-20
	MOV 47, <220
	DJN -1, @-20
	SUB @27, @406
	SUB 12, @10
	SUB @0, 9
	SUB <-0, @6
	SUB @27, @406
	SUB @127, 100
	SUB @27, @406
	SUB #72, @200
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	JMP -1, @-20
	SUB #72, @200
	JMP -1, @-20
	JMN @12, #200
	SUB #141, 6
	SUB <-0, @6
	MOV -1, <-20
	CMP -7, <-420
	MOV -1, <-20
	ADD 210, 30
	CMP -7, <-420
	SUB 12, @10
	MOV 47, <220
	MOV -1, <-20
	MOV -7, <-20
	ADD 90, 20
	DJN -1, @-20
