verilog work "seven_seg.vf"
verilog work "counter0_9.vf"
verilog work "final.vf"
