

================================================================
== Vitis HLS Report for 'clefia'
================================================================
* Date:           Tue Dec  6 19:11:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      278|        ?|  2.780 us|         ?|  279|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_ClefiaKeySet256_fu_148                   |ClefiaKeySet256                   |     1530|     1790|  15.300 us|  17.900 us|  1530|  1790|       no|
        |grp_ClefiaKeySet192_fu_162                   |ClefiaKeySet192                   |     1398|     1618|  13.980 us|  16.180 us|  1398|  1618|       no|
        |grp_ClefiaKeySet128_fu_176                   |ClefiaKeySet128                   |      563|      563|   5.630 us|   5.630 us|   563|   563|       no|
        |grp_ClefiaEncrypt_1_fu_190                   |ClefiaEncrypt_1                   |      126|        ?|   1.260 us|          ?|   126|     ?|       no|
        |grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205  |clefia_Pipeline_VITIS_LOOP_116_1  |       19|       19|   0.190 us|   0.190 us|    19|    19|       no|
        |grp_ClefiaDecrypt_1_fu_212                   |ClefiaDecrypt_1                   |      126|        ?|   1.260 us|          ?|   126|     ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       27|    -|    4621|  19859|    0|
|Memory           |        1|    -|       8|      2|    0|
|Multiplexer      |        -|    -|       -|    380|    -|
|Register         |        -|    -|      60|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       28|    0|    4689|  20301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|    0|       4|     38|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |grp_ClefiaDecrypt_1_fu_212                   |ClefiaDecrypt_1                   |        4|   0|  782|  3215|    0|
    |grp_ClefiaEncrypt_1_fu_190                   |ClefiaEncrypt_1                   |        4|   0|  780|  3221|    0|
    |grp_ClefiaKeySet128_fu_176                   |ClefiaKeySet128                   |        5|   0|  985|  4080|    0|
    |grp_ClefiaKeySet192_fu_162                   |ClefiaKeySet192                   |        7|   0|  854|  4519|    0|
    |grp_ClefiaKeySet256_fu_148                   |ClefiaKeySet256                   |        7|   0|  894|  4444|    0|
    |grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205  |clefia_Pipeline_VITIS_LOOP_116_1  |        0|   0|   12|    60|    0|
    |control_s_axi_U                              |control_s_axi                     |        0|   0|  314|   320|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |       27|   0| 4621| 19859|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |ct_U   |ct_RAM_AUTO_1R1W  |        0|  8|   2|    0|    16|    8|     1|          128|
    |rk_U   |rk_RAM_AUTO_1R1W  |        1|  0|   0|    0|   224|    8|     1|         1792|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        1|  8|   2|    0|   240|   16|     2|         1920|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op41_call_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_call_state2    |       and|   0|  0|   2|           1|           1|
    |grp_fu_226_p2                    |      icmp|   0|  0|  18|          32|           8|
    |grp_fu_232_p2                    |      icmp|   0|  0|  18|          32|           9|
    |icmp_ln395_fu_238_p2             |      icmp|   0|  0|  18|          32|           8|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  60|          99|          28|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |Clefia_enc_address0  |  14|          3|    4|         12|
    |Clefia_enc_ce0       |  14|          3|    1|          3|
    |Clefia_enc_we0       |   9|          2|    1|          2|
    |ap_NS_fsm            |  65|         12|    1|         12|
    |ct_address0          |  14|          3|    4|         12|
    |ct_ce0               |  14|          3|    1|          3|
    |ct_we0               |   9|          2|    1|          2|
    |grp_fu_226_p0        |  14|          3|   32|         96|
    |grp_fu_232_p0        |  14|          3|   32|         96|
    |r_1_reg_126          |  20|          4|    4|         16|
    |r_reg_104            |  20|          4|    4|         16|
    |rk_address0          |  31|          6|    8|         48|
    |rk_address1          |  31|          6|    8|         48|
    |rk_ce0               |  31|          6|    1|          6|
    |rk_ce1               |  31|          6|    1|          6|
    |rk_d0                |  20|          4|    8|         32|
    |rk_we0               |  20|          4|    1|          4|
    |rk_we1               |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 380|         76|  113|        416|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  11|   0|   11|          0|
    |grp_ClefiaDecrypt_1_fu_212_ap_start_reg                   |   1|   0|    1|          0|
    |grp_ClefiaEncrypt_1_fu_190_ap_start_reg                   |   1|   0|    1|          0|
    |grp_ClefiaKeySet128_fu_176_ap_start_reg                   |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_fu_162_ap_start_reg                   |   1|   0|    1|          0|
    |grp_ClefiaKeySet256_fu_148_ap_start_reg                   |   1|   0|    1|          0|
    |grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln395_reg_250                                        |   1|   0|    1|          0|
    |icmp_ln398_reg_254                                        |   1|   0|    1|          0|
    |icmp_ln401_reg_258                                        |   1|   0|    1|          0|
    |key_bitlen_read_reg_244                                   |  32|   0|   32|          0|
    |r_1_reg_126                                               |   4|   0|    5|          1|
    |r_reg_104                                                 |   4|   0|    5|          1|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  60|   0|   62|          2|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        clefia|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        clefia|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        clefia|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

