<audio_structure set="Audio Structure Profile Select" upload="Audio Structure Profile Update">
    <Audio>
        <Handset>
            <GSM mode="0">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x0" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x2" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x4" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x6" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x8" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xa" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xc" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xe" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x10" visible="true" val="0xfc05" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x12" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x14" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x16" visible="true" val="0xcf57" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x18" visible="true" val="0x07ec" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1a" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1c" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1e" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x20" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x22" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x24" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x26" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x28" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2a" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2c" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2e" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x30" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x32" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x34" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x36" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x38" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3a" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x3c" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x3e" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x40" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x42" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x44" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x46" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x48" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4a" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x4c" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x4e" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x50" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x52" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x54" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x56" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x58" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x5a" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x5c" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x5e" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x60" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x62" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x64" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x66" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x68" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x6a" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x6c" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x6e" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x70" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x72" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x74" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x76" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x78" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x7a" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x7c" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x7e" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x80" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x82" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x84" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x86" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x88" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x8a" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x8c" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x8e" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x90" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x92" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x94" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x96" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x98" visible="true" val="0x01" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x9a" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x9c" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9e" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xa0" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xa2" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa4" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa6" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa8" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xaa" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xac" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xae" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xb0" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xb2" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xb4" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xb6" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xb8" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xba" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xbc" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xbe" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xc0" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xc2" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xc4" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xc6" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xc8" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xca" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xcc" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xce" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xd0" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xd2" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xd4" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xd6" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xd8" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xda" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xdc" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xde" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xe0" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xe2" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xe4" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xe6" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xe8" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xea" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xec" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xee" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xf0" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xf2" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xf4" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xf6" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xf8" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xfa" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xfc" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xfe" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x100" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x102" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x104" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x106" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x108" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x10a" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x10c" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x10e" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x110" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x112" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x114" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x116" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x118" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x11a" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x11c" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x11e" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x120" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x122" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x124" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x126" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x128" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x12a" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x12c" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x12e" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x130" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x132" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x134" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x136" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x138" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x13a" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x13c" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x13e" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x140" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x142" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x144" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x146" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x148" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x14a" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x14c" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x14e" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x150" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x152" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x154" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x156" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x158" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x15a" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x15c" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x15e" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x160" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x162" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x164" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x166" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x168" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x16a" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x16c" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x16e" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x170" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x172" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x174" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x176" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x178" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x17a" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x17c" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x17e" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x180" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x182" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x184" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x186" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x188" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x18a" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x18c" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x18e" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x190" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x192" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x194" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x196" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x198" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x19a" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x19c" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x19e" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x1a0" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x1a2" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x1a4" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x1a6" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x1a8" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x1aa" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x1ac" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x1ae" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1b0" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1b2" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1b4" visible="true" val="0x048c" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1b6" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x1b8" visible="true" val="0x2ac0" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x1ba" visible="true" val="0xff96" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x1bc" visible="true" val="0xfb95" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x1be" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1c0" visible="true" val="0x3271" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x1c2" visible="true" val="0x30a5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x1c4" visible="true" val="0xdf" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1c6" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1c8" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1ca" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1cc" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1ce" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1d0" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1d2" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1d4" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x1d6" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x1d8" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x1da" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1dc" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1de" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1e0" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1e2" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1e4" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x1e6" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x1e8" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x1ea" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1ec" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x1ee" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x1f0" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x1f2" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x1f4" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x1f6" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x1f8" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1fa" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1fc" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1fe" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x200" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x202" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x204" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x206" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x208" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x20a" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x20c" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x20e" visible="true" val="0x2111" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x210" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x212" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x214" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x216" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x218" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x21a" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x21c" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x21e" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x220" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x222" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x224" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x226" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x228" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x22a" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x22c" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x22e" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x230" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x232" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x234" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x236" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x238" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x23a" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x23c" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x23e" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x240" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x242" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x244" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x246" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x248" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x24a" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x24c" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x24e" visible="true" val="0x169a" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x250" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x252" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x254" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x256" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x258" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x25a" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x25c" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x25e" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x260" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x262" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x264" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x266" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x268" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x26a" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x26c" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x26e" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x270" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x272" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x274" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x276" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x278" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x27a" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x27c" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x27e" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x280" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x282" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x284" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x286" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x288" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x28a" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x28c" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x28e" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x290" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x292" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x294" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x296" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x298" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29a" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29c" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29e" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a0" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a2" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a4" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a6" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a8" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2aa" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ac" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ae" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2b0" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2b2" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2b4" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2b6" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2b8" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ba" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2bc" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2be" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2c0" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2c2" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2c4" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2c6" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2c8" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ca" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cc" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ce" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d0" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d2" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d4" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d6" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d8" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2da" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2dc" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2de" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2e0" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2e2" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2e4" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2e6" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2e8" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ea" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ec" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ee" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2f0" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2f2" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2f4" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2f6" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2f8" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fa" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fc" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fe" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x300" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x302" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x304" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x306" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x308" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x30a" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x30c" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x30e" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x310" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x312" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x314" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x316" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x318" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x31a" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x31c" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x31e" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x320" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x322" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x324" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x326" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x328" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x32a" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x32c" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x32e" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x330" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x332" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x334" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x336" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x338" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33a" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33c" />
            </GSM>
            <TDMA mode="1">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x33e" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x340" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x342" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x344" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x346" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x348" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x34a" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x34c" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x34e" visible="true" val="0xfc05" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x350" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x352" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x354" visible="true" val="0xcf57" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x356" visible="true" val="0x07ec" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x358" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x35a" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x35c" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x35e" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x360" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x362" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x364" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x366" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x368" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x36a" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x36c" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x36e" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x370" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x372" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x374" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x376" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x378" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x37a" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x37c" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x37e" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x380" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x382" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x384" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x386" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x388" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x38a" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x38c" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x38e" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x390" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x392" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x394" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x396" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x398" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x39a" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x39c" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x39e" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x3a0" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3a2" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x3a4" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x3a6" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x3a8" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x3aa" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x3ac" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x3ae" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x3b0" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x3b2" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3b4" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3b6" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x3b8" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x3ba" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x3bc" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3be" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x3c0" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x3c2" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x3c4" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x3c6" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x3c8" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x3ca" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x3cc" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3ce" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x3d0" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x3d2" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x3d4" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x3d6" visible="true" val="0x01" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x3d8" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x3da" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x3dc" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x3de" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x3e0" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3e2" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3e4" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x3e6" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x3e8" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x3ea" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x3ec" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3ee" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x3f0" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3f2" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3f4" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x3f6" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x3f8" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x3fa" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x3fc" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x3fe" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x400" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x402" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x404" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x406" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x408" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x40a" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x40c" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x40e" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x410" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x412" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x414" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x416" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x418" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x41a" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x41c" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x41e" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x420" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x422" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x424" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x426" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x428" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x42a" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x42c" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x42e" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x430" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x432" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x434" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x436" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x438" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x43a" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x43c" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x43e" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x440" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x442" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x444" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x446" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x448" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x44a" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x44c" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x44e" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x450" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x452" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x454" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x456" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x458" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x45a" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x45c" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x45e" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x460" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x462" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x464" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x466" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x468" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x46a" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x46c" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x46e" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x470" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x472" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x474" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x476" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x478" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x47a" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x47c" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x47e" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x480" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x482" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x484" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x486" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x488" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x48a" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x48c" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x48e" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x490" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x492" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x494" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x496" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x498" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x49a" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x49c" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x49e" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4a0" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4a2" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4a4" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4a6" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4a8" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4aa" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4ac" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4ae" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4b0" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4b2" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4b4" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4b6" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4b8" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4ba" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4bc" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4be" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4c0" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4c2" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4c4" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4c6" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4c8" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4ca" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4cc" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4ce" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4d0" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4d2" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4d4" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4d6" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4d8" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4da" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x4dc" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x4de" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x4e0" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x4e2" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x4e4" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x4e6" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x4e8" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x4ea" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4ec" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4ee" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4f0" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4f2" visible="true" val="0x048c" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x4f4" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x4f6" visible="true" val="0x2ac0" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x4f8" visible="true" val="0xff96" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x4fa" visible="true" val="0xfb95" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x4fc" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4fe" visible="true" val="0x3271" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x500" visible="true" val="0x30a5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x502" visible="true" val="0xdf" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x504" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x506" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x508" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x50a" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x50c" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x50e" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x510" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x512" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x514" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x516" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x518" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x51a" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x51c" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x51e" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x520" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x522" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x524" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x526" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x528" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x52a" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x52c" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x52e" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x530" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x532" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x534" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x536" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x538" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x53a" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x53c" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x53e" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x540" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x542" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x544" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x546" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x548" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x54a" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x54c" visible="true" val="0x2111" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x54e" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x550" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x552" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x554" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x556" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x558" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x55a" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x55c" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x55e" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x560" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x562" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x564" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x566" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x568" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x56a" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x56c" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x56e" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x570" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x572" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x574" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x576" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x578" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x57a" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x57c" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x57e" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x580" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x582" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x584" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x586" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x588" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x58a" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x58c" visible="true" val="0x169a" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x58e" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x590" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x592" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x594" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x596" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x598" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x59a" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x59c" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x59e" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x5a0" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x5a2" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x5a4" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x5a6" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x5a8" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x5aa" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x5ac" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x5ae" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x5b0" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x5b2" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5b4" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5b6" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5b8" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ba" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5bc" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5be" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5c0" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5c2" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5c4" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5c6" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5c8" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ca" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5cc" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ce" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d0" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d2" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d4" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d6" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d8" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5da" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dc" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5de" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e0" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e2" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e4" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e6" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e8" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ea" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ec" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ee" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5f0" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5f2" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5f4" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5f6" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5f8" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5fa" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5fc" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5fe" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x600" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x602" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x604" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x606" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x608" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60a" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60c" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60e" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x610" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x612" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x614" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x616" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x618" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x61a" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x61c" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x61e" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x620" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x622" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x624" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x626" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x628" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x62a" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x62c" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x62e" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x630" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x632" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x634" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x636" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x638" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63a" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63c" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63e" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x640" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x642" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x644" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x646" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x648" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x64a" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x64c" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x64e" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x650" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x652" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x654" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x656" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x658" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x65a" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x65c" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x65e" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x660" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x662" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x664" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x666" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x668" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x66a" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x66c" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x66e" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x670" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x672" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x674" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x676" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x678" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67a" />
            </TDMA>
            <WCDMA_NB mode="2">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x67c" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x67e" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x680" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x682" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x684" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x686" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x688" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x68a" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x68c" visible="true" val="0xfc05" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x68e" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x690" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x692" visible="true" val="0xcf57" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x694" visible="true" val="0x07ec" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x696" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x698" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x69a" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x69c" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x69e" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x6a0" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x6a2" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x6a4" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x6a6" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x6a8" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x6aa" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x6ac" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x6ae" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x6b0" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x6b2" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x6b4" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x6b6" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x6b8" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x6ba" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x6bc" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x6be" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6c0" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x6c2" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x6c4" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x6c6" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x6c8" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x6ca" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x6cc" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6ce" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6d0" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6d2" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6d4" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x6d6" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x6d8" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x6da" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x6dc" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x6de" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x6e0" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x6e2" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x6e4" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x6e6" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x6e8" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x6ea" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x6ec" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x6ee" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x6f0" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6f2" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6f4" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x6f6" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x6f8" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x6fa" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6fc" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x6fe" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x700" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x702" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x704" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x706" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x708" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x70a" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x70c" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x70e" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x710" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x712" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x714" visible="true" val="0x01" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x716" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x718" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x71a" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x71c" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x71e" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x720" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x722" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x724" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x726" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x728" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x72a" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x72c" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x72e" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x730" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x732" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x734" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x736" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x738" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x73a" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x73c" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x73e" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x740" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x742" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x744" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x746" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x748" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x74a" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x74c" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x74e" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x750" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x752" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x754" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x756" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x758" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x75a" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x75c" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x75e" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x760" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x762" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x764" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x766" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x768" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x76a" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x76c" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x76e" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x770" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x772" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x774" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x776" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x778" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x77a" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x77c" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x77e" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x780" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x782" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x784" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x786" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x788" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x78a" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x78c" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x78e" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x790" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x792" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x794" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x796" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x798" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x79a" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x79c" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x79e" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x7a0" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x7a2" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x7a4" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x7a6" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x7a8" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x7aa" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x7ac" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x7ae" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x7b0" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x7b2" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x7b4" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x7b6" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x7b8" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7ba" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7bc" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7be" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7c0" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7c2" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7c4" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7c6" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7c8" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7ca" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7cc" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7ce" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7d0" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7d2" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7d4" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7d6" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7d8" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7da" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7dc" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7de" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7e0" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7e2" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7e4" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7e6" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7e8" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7ea" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7ec" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7ee" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7f0" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7f2" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7f4" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7f6" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7f8" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7fa" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7fc" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7fe" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x800" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x802" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x804" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x806" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x808" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x80a" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x80c" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x80e" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x810" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x812" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x814" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x816" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x818" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x81a" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x81c" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x81e" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x820" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x822" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x824" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x826" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x828" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x82a" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x82c" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x82e" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x830" visible="true" val="0x048c" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x832" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x834" visible="true" val="0x2ac0" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x836" visible="true" val="0xff96" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x838" visible="true" val="0xfb95" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x83a" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x83c" visible="true" val="0x3271" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x83e" visible="true" val="0x30a5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x840" visible="true" val="0xdf" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x842" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x844" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x846" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x848" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x84a" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x84c" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x84e" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x850" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x852" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x854" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x856" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x858" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x85a" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x85c" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x85e" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x860" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x862" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x864" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x866" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x868" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x86a" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x86c" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x86e" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x870" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x872" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x874" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x876" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x878" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x87a" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x87c" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x87e" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x880" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x882" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x884" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x886" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x888" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x88a" visible="true" val="0x2111" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x88c" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x88e" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x890" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x892" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x894" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x896" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x898" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x89a" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x89c" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x89e" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x8a0" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x8a2" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x8a4" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x8a6" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x8a8" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8aa" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8ac" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8ae" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8b0" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8b2" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8b4" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8b6" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x8b8" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x8ba" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x8bc" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x8be" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8c0" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8c2" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8c4" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8c6" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8c8" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8ca" visible="true" val="0x169a" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8cc" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8ce" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8d0" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8d2" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8d4" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8d6" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8d8" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8da" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8dc" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x8de" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x8e0" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x8e2" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x8e4" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x8e6" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x8e8" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x8ea" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x8ec" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x8ee" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x8f0" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8f2" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8f4" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8f6" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8f8" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8fa" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8fc" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8fe" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x900" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x902" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x904" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x906" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x908" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x90a" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x90c" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x90e" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x910" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x912" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x914" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x916" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x918" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91a" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91c" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91e" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x920" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x922" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x924" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x926" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x928" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x92a" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x92c" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x92e" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x930" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x932" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x934" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x936" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x938" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x93a" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x93c" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x93e" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x940" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x942" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x944" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x946" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x948" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94a" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94c" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94e" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x950" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x952" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x954" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x956" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x958" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x95a" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x95c" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x95e" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x960" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x962" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x964" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x966" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x968" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x96a" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x96c" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x96e" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x970" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x972" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x974" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x976" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x978" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97a" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97c" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97e" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x980" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x982" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x984" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x986" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x988" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x98a" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x98c" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x98e" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x990" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x992" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x994" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x996" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x998" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x99a" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x99c" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x99e" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9a0" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9a2" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9a4" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9a6" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9a8" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9aa" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ac" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ae" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b0" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b2" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b4" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b6" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b8" />
            </WCDMA_NB>
            <WCDMA_WB mode="3">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x9ba" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x9bc" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x9be" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x9c0" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x9c2" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x9c4" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9c6" visible="true" val="0x2234" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9c8" visible="true" val="0xe784" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x9ca" visible="true" val="0xfc04" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x9cc" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9ce" visible="true" val="0x2e7f" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x9d0" visible="true" val="0x33c5" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x9d2" visible="true" val="0xfc03" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x9d4" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9d6" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9d8" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9da" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9dc" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9de" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x9e0" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x9e2" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x9e4" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x9e6" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9e8" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9ea" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9ec" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9ee" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9f0" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x9f2" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x9f4" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x9f6" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9f8" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9fa" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9fc" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9fe" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xa00" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xa02" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xa04" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xa06" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xa08" visible="true" val="0x04" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xa0a" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xa0c" val="0x00" visible="true" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xa0e" val="0x00" visible="true" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xa10" val="0x00" visible="true" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xa12" val="0x00" visible="true" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xa14" val="0x00" visible="true" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xa16" val="0x00" visible="true" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xa18" val="0x1000" visible="true" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xa1a" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xa1c" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xa1e" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xa20" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xa22" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xa24" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xa26" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xa28" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xa2a" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xa2c" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xa2e" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa30" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa32" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xa34" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xa36" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xa38" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa3a" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xa3c" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xa3e" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xa40" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xa42" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xa44" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xa46" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xa48" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa4a" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xa4c" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xa4e" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xa50" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xa52" visible="true" val="0x01" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xa54" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xa56" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xa58" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xa5a" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xa5c" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa5e" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa60" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa62" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xa64" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xa66" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xa68" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xa6a" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa6c" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa6e" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa70" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xa72" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xa74" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xa76" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xa78" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xa7a" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xa7c" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xa7e" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xa80" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xa82" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xa84" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa86" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa88" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa8a" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa8c" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa8e" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa90" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa92" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xa94" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa96" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa98" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa9a" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa9c" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa9e" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xaa0" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xaa2" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xaa4" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xaa6" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xaa8" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xaaa" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xaac" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xaae" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xab0" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xab2" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xab4" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xab6" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xab8" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xaba" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xabc" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xabe" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xac0" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xac2" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xac4" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xac6" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xac8" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xaca" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xacc" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xace" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xad0" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xad2" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xad4" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xad6" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xad8" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xada" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xadc" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xade" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xae0" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xae2" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xae4" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xae6" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xae8" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xaea" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xaec" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xaee" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xaf0" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xaf2" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xaf4" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xaf6" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xaf8" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xafa" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xafc" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xafe" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb00" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb02" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb04" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb06" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb08" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb0a" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb0c" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb0e" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb10" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb12" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb14" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb16" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb18" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb1a" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb1c" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb1e" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb20" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb22" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb24" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb26" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb28" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb2a" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb2c" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb2e" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb30" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb32" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb34" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb36" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb38" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb3a" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb3c" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb3e" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb40" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb42" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb44" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb46" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb48" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb4a" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb4c" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb4e" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb50" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb52" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb54" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb56" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xb58" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xb5a" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xb5c" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xb5e" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xb60" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xb62" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xb64" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xb66" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xb68" val="0x0107" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xb6a" visible="true" val="0x3d88" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xb6c" visible="true" val="0x3fcc" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xb6e" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xb70" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xb72" visible="true" val="0x36a9" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xb74" visible="true" val="0x2b71" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xb76" visible="true" val="0xfdb6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xb78" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xb7a" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xb7c" visible="true" val="0xe783" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xb7e" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xb80" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xb82" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xb84" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xb86" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xb88" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xb8a" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xb8c" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xb8e" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xb90" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xb92" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xb94" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xb96" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xb98" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xb9a" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xb9c" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xb9e" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xba0" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xba2" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xba4" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xba6" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xba8" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xbaa" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xbac" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xbae" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xbb0" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xbb2" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xbb4" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xbb6" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xbb8" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xbba" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xbbc" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xbbe" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xbc0" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xbc2" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xbc4" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xbc6" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xbc8" visible="true" val="0x11" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xbca" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xbcc" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xbce" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xbd0" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xbd2" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xbd4" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xbd6" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xbd8" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xbda" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xbdc" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xbde" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xbe0" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xbe2" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xbe4" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xbe6" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xbe8" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xbea" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xbec" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xbee" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xbf0" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xbf2" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xbf4" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xbf6" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xbf8" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xbfa" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xbfc" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xbfe" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xc00" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xc02" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xc04" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xc06" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xc08" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xc0a" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xc0c" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xc0e" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xc10" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xc12" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xc14" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xc16" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xc18" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xc1a" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xc1c" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xc1e" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xc20" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xc22" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xc24" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xc26" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xc28" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xc2a" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xc2c" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xc2e" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc30" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc32" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc34" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc36" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc38" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc3a" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc3c" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc3e" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc40" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc42" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc44" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc46" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc48" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc4a" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc4c" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc4e" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc50" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc52" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc54" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc56" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc58" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc5a" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc5c" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc5e" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc60" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc62" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc64" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc66" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc68" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc6a" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc6c" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc6e" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc70" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc72" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc74" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc76" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc78" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc7a" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc7c" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc7e" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc80" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc82" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc84" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc86" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc88" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc8a" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc8c" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc8e" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc90" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc92" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc94" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc96" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc98" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc9a" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc9c" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xc9e" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xca0" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xca2" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xca4" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xca6" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xca8" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcaa" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcac" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcae" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcb0" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcb2" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcb4" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcb6" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcb8" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcba" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcbc" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcbe" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcc0" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcc2" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcc4" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcc6" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcc8" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcca" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xccc" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcce" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcd0" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcd2" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcd4" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcd6" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcd8" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcda" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcdc" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcde" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xce0" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xce2" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xce4" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xce6" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xce8" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcea" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcec" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcee" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcf0" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcf2" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcf4" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xcf6" />
            </WCDMA_WB>
            <VOLTE_NB mode="4">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0xcf8" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0xcfa" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0xcfc" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0xcfe" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0xd00" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xd02" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xd04" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xd06" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xd08" visible="true" val="0xfc05" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xd0a" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xd0c" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xd0e" visible="true" val="0xcf57" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xd10" visible="true" val="0x07ec" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xd12" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xd14" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xd16" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xd18" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xd1a" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xd1c" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xd1e" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xd20" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xd22" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xd24" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xd26" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xd28" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xd2a" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xd2c" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xd2e" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xd30" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xd32" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xd34" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xd36" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xd38" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xd3a" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xd3c" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xd3e" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xd40" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xd42" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xd44" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xd46" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xd48" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xd4a" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xd4c" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xd4e" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xd50" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xd52" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xd54" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xd56" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xd58" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xd5a" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xd5c" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xd5e" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xd60" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xd62" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xd64" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xd66" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xd68" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xd6a" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xd6c" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xd6e" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xd70" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xd72" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xd74" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xd76" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xd78" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xd7a" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xd7c" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xd7e" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xd80" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xd82" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xd84" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xd86" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xd88" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xd8a" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xd8c" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xd8e" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xd90" visible="true" val="0x01" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xd92" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xd94" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xd96" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xd98" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xd9a" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xd9c" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xd9e" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xda0" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xda2" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xda4" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xda6" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xda8" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xdaa" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xdac" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xdae" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xdb0" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xdb2" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xdb4" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xdb6" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xdb8" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xdba" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xdbc" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xdbe" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xdc0" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xdc2" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xdc4" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xdc6" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xdc8" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xdca" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xdcc" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xdce" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xdd0" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xdd2" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xdd4" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xdd6" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xdd8" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xdda" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xddc" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xdde" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xde0" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xde2" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xde4" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xde6" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xde8" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xdea" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xdec" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xdee" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xdf0" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xdf2" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xdf4" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xdf6" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xdf8" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xdfa" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xdfc" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xdfe" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xe00" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xe02" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xe04" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xe06" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xe08" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xe0a" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xe0c" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xe0e" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xe10" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xe12" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xe14" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xe16" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xe18" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xe1a" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xe1c" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xe1e" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xe20" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xe22" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xe24" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xe26" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xe28" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xe2a" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xe2c" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xe2e" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xe30" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xe32" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xe34" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xe36" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xe38" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xe3a" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xe3c" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xe3e" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xe40" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xe42" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xe44" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xe46" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xe48" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xe4a" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xe4c" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xe4e" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xe50" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xe52" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xe54" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xe56" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xe58" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xe5a" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xe5c" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xe5e" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xe60" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xe62" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xe64" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xe66" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xe68" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xe6a" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xe6c" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xe6e" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xe70" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xe72" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xe74" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xe76" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xe78" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xe7a" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xe7c" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xe7e" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xe80" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xe82" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xe84" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xe86" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xe88" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xe8a" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xe8c" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xe8e" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xe90" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xe92" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xe94" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xe96" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xe98" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xe9a" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xe9c" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xe9e" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xea0" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xea2" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xea4" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xea6" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xea8" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xeaa" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xeac" visible="true" val="0x048c" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xeae" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xeb0" visible="true" val="0x2ac0" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xeb2" visible="true" val="0xff96" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xeb4" visible="true" val="0xfb95" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xeb6" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xeb8" visible="true" val="0x3271" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xeba" visible="true" val="0x30a5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xebc" visible="true" val="0xdf" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xebe" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xec0" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xec2" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xec4" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xec6" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xec8" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xeca" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xecc" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xece" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xed0" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xed2" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xed4" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xed6" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xed8" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xeda" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xedc" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xede" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xee0" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xee2" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xee4" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xee6" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xee8" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xeea" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xeec" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xeee" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xef0" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xef2" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xef4" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xef6" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xef8" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xefa" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xefc" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xefe" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xf00" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xf02" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xf04" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xf06" visible="true" val="0x2111" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xf08" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xf0a" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xf0c" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xf0e" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xf10" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xf12" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xf14" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xf16" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xf18" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xf1a" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xf1c" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xf1e" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xf20" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xf22" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xf24" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xf26" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xf28" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xf2a" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xf2c" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xf2e" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xf30" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xf32" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xf34" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xf36" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xf38" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xf3a" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xf3c" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xf3e" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xf40" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xf42" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xf44" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xf46" visible="true" val="0x169a" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xf48" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xf4a" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xf4c" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xf4e" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xf50" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xf52" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xf54" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xf56" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xf58" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xf5a" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xf5c" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xf5e" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xf60" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xf62" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xf64" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xf66" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xf68" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xf6a" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xf6c" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf6e" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf70" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf72" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf74" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf76" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf78" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf7a" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf7c" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf7e" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf80" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf82" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf84" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf86" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf88" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf8a" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf8c" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf8e" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf90" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf92" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf94" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf96" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf98" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf9a" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf9c" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xf9e" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfa0" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfa2" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfa4" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfa6" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfa8" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfaa" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfac" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfae" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfb0" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfb2" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfb4" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfb6" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfb8" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfba" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfbc" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfbe" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfc0" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfc2" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfc4" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfc6" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfc8" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfca" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfcc" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfce" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfd0" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfd2" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfd4" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfd6" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfd8" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfda" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfdc" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfde" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfe0" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfe2" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfe4" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfe6" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfe8" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfea" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfec" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xfee" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xff0" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xff2" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xff4" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xff6" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xff8" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xffa" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xffc" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xffe" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1000" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1002" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1004" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1006" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1008" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x100a" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x100c" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x100e" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1010" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1012" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1014" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1016" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1018" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x101a" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x101c" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x101e" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1020" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1022" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1024" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1026" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1028" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x102a" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x102c" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x102e" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1030" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1032" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1034" />
            </VOLTE_NB>
            <VOLTE_WB mode="5">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x1036" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x1038" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x103a" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x103c" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x103e" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x1040" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1042" visible="true" val="0x2234" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1044" visible="true" val="0xe784" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1046" visible="true" val="0xfc04" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1048" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x104a" visible="true" val="0x2e7f" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x104c" visible="true" val="0x33c5" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x104e" visible="true" val="0xfc03" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1050" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1052" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1054" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1056" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1058" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x105a" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x105c" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x105e" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1060" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x1062" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x1064" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x1066" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1068" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x106a" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x106c" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x106e" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1070" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x1072" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x1074" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x1076" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1078" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x107a" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x107c" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x107e" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x1080" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x1082" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x1084" visible="true" val="0x04" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1086" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1088" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x108a" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x108c" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x108e" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x1090" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x1092" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x1094" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x1096" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x1098" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x109a" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x109c" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x109e" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x10a0" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x10a2" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x10a4" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x10a6" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x10a8" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x10aa" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x10ac" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x10ae" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x10b0" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x10b2" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x10b4" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x10b6" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x10b8" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x10ba" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x10bc" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x10be" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x10c0" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x10c2" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x10c4" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x10c6" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x10c8" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x10ca" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x10cc" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x10ce" visible="true" val="0x01" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x10d0" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x10d2" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x10d4" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x10d6" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x10d8" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x10da" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x10dc" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x10de" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x10e0" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x10e2" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x10e4" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x10e6" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x10e8" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x10ea" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x10ec" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x10ee" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x10f0" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x10f2" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x10f4" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x10f6" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x10f8" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x10fa" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x10fc" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x10fe" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x1100" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1102" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1104" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1106" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1108" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x110a" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x110c" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x110e" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x1110" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1112" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1114" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1116" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1118" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x111a" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x111c" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x111e" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1120" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1122" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1124" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1126" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1128" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x112a" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x112c" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x112e" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1130" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1132" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1134" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1136" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1138" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x113a" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x113c" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x113e" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1140" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1142" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1144" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1146" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1148" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x114a" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x114c" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x114e" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1150" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1152" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x1154" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x1156" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x1158" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x115a" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x115c" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x115e" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x1160" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x1162" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x1164" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x1166" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x1168" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x116a" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x116c" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x116e" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x1170" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x1172" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1174" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1176" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1178" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x117a" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x117c" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x117e" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1180" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1182" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1184" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1186" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1188" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x118a" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x118c" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x118e" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1190" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1192" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1194" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1196" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1198" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x119a" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x119c" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x119e" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x11a0" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x11a2" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x11a4" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x11a6" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x11a8" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x11aa" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x11ac" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x11ae" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x11b0" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x11b2" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x11b4" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x11b6" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x11b8" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x11ba" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x11bc" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x11be" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x11c0" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x11c2" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x11c4" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x11c6" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x11c8" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x11ca" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x11cc" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x11ce" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x11d0" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x11d2" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x11d4" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x11d6" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x11d8" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x11da" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x11dc" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x11de" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x11e0" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x11e2" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x11e4" val="0x0107" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x11e6" visible="true" val="0x3d88" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x11e8" visible="true" val="0x3fcc" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x11ea" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x11ec" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x11ee" visible="true" val="0x36a9" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x11f0" visible="true" val="0x2b71" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x11f2" visible="true" val="0xfdb6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x11f4" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x11f6" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x11f8" visible="true" val="0xe783" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x11fa" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x11fc" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x11fe" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1200" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1202" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1204" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1206" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1208" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x120a" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x120c" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x120e" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x1210" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1212" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1214" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1216" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1218" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x121a" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x121c" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x121e" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x1220" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1222" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x1224" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x1226" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x1228" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x122a" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x122c" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x122e" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1230" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1232" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1234" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x1236" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x1238" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x123a" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x123c" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x123e" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x1240" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x1242" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1244" visible="true" val="0x11" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x1246" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x1248" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x124a" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x124c" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x124e" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x1250" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x1252" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x1254" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1256" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x1258" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x125a" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x125c" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x125e" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x1260" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x1262" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1264" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1266" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1268" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x126a" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x126c" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x126e" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1270" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x1272" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x1274" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x1276" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x1278" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x127a" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x127c" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x127e" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x1280" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1282" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1284" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1286" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1288" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x128a" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x128c" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x128e" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x1290" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1292" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1294" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1296" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x1298" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x129a" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x129c" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x129e" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x12a0" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x12a2" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x12a4" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x12a6" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x12a8" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x12aa" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ac" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ae" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12b0" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12b2" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12b4" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12b6" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12b8" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ba" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12bc" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12be" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12c0" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12c2" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12c4" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12c6" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12c8" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ca" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12cc" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ce" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12d0" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12d2" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12d4" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12d6" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12d8" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12da" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12dc" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12de" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12e0" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12e2" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12e4" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12e6" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12e8" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ea" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ec" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12ee" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12f0" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12f2" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12f4" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12f6" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12f8" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12fa" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12fc" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x12fe" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1300" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1302" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1304" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1306" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1308" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x130a" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x130c" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x130e" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1310" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1312" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1314" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1316" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1318" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x131a" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x131c" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x131e" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1320" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1322" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1324" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1326" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1328" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x132a" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x132c" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x132e" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1330" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1332" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1334" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1336" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1338" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x133a" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x133c" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x133e" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1340" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1342" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1344" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1346" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1348" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x134a" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x134c" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x134e" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1350" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1352" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1354" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1356" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1358" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x135a" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x135c" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x135e" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1360" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1362" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1364" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1366" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1368" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x136a" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x136c" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x136e" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1370" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1372" />
            </VOLTE_WB>
            <VOIP mode="6">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x1374" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x1376" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x1378" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x137a" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x137c" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x137e" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1380" visible="true" val="0x2234" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1382" visible="true" val="0xe784" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1384" visible="true" val="0xfc04" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1386" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1388" visible="true" val="0x2e7f" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x138a" visible="true" val="0x33c5" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x138c" visible="true" val="0xfc03" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x138e" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1390" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1392" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1394" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1396" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1398" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x139a" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x139c" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x139e" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x13a0" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x13a2" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x13a4" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x13a6" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x13a8" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x13aa" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x13ac" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x13ae" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x13b0" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x13b2" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x13b4" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x13b6" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x13b8" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x13ba" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x13bc" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x13be" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x13c0" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x13c2" visible="true" val="0x04" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x13c4" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x13c6" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x13c8" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x13ca" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x13cc" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x13ce" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x13d0" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x13d2" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x13d4" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x13d6" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x13d8" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x13da" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x13dc" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x13de" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x13e0" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x13e2" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x13e4" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x13e6" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x13e8" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x13ea" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x13ec" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x13ee" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x13f0" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x13f2" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x13f4" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x13f6" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x13f8" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x13fa" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x13fc" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x13fe" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x1400" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x1402" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x1404" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x1406" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x1408" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x140a" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x140c" visible="true" val="0x01" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x140e" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x1410" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1412" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x1414" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x1416" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x1418" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x141a" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x141c" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x141e" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x1420" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x1422" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1424" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1426" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1428" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x142a" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x142c" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x142e" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x1430" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x1432" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x1434" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x1436" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x1438" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x143a" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x143c" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x143e" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1440" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1442" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1444" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1446" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1448" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x144a" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x144c" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x144e" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1450" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1452" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1454" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1456" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1458" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x145a" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x145c" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x145e" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1460" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1462" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1464" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1466" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1468" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x146a" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x146c" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x146e" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1470" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1472" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1474" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1476" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1478" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x147a" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x147c" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x147e" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1480" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1482" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1484" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1486" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x1488" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x148a" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x148c" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x148e" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1490" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x1492" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x1494" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x1496" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x1498" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x149a" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x149c" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x149e" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x14a0" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x14a2" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x14a4" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x14a6" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x14a8" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x14aa" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x14ac" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x14ae" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x14b0" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x14b2" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x14b4" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x14b6" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x14b8" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x14ba" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x14bc" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x14be" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x14c0" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x14c2" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x14c4" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x14c6" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x14c8" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x14ca" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x14cc" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x14ce" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x14d0" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x14d2" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x14d4" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x14d6" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x14d8" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x14da" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x14dc" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x14de" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x14e0" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x14e2" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x14e4" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x14e6" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x14e8" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x14ea" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x14ec" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x14ee" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x14f0" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x14f2" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x14f4" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x14f6" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x14f8" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x14fa" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x14fc" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x14fe" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1500" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1502" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1504" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1506" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1508" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x150a" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x150c" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x150e" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1510" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x1512" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x1514" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x1516" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x1518" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x151a" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x151c" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x151e" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x1520" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x1522" val="0x0107" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1524" visible="true" val="0x3d88" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1526" visible="true" val="0x3fcc" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1528" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x152a" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x152c" visible="true" val="0x36a9" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x152e" visible="true" val="0x2b71" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x1530" visible="true" val="0xfdb6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x1532" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1534" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x1536" visible="true" val="0xe783" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x1538" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x153a" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x153c" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x153e" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1540" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1542" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1544" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1546" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1548" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x154a" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x154c" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x154e" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1550" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1552" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1554" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1556" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1558" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x155a" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x155c" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x155e" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1560" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x1562" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x1564" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x1566" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x1568" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x156a" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x156c" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x156e" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1570" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1572" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x1574" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x1576" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x1578" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x157a" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x157c" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x157e" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x1580" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1582" visible="true" val="0x11" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x1584" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x1586" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x1588" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x158a" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x158c" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x158e" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x1590" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x1592" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1594" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x1596" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x1598" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x159a" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x159c" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x159e" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x15a0" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x15a2" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x15a4" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x15a6" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x15a8" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x15aa" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x15ac" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x15ae" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x15b0" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x15b2" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x15b4" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x15b6" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x15b8" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x15ba" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x15bc" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x15be" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x15c0" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x15c2" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x15c4" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x15c6" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x15c8" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x15ca" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x15cc" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x15ce" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x15d0" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x15d2" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x15d4" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x15d6" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x15d8" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x15da" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x15dc" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x15de" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x15e0" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x15e2" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x15e4" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x15e6" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x15e8" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15ea" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15ec" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15ee" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15f0" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15f2" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15f4" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15f6" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15f8" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15fa" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15fc" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x15fe" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1600" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1602" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1604" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1606" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1608" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x160a" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x160c" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x160e" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1610" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1612" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1614" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1616" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1618" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x161a" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x161c" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x161e" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1620" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1622" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1624" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1626" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1628" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x162a" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x162c" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x162e" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1630" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1632" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1634" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1636" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1638" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x163a" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x163c" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x163e" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1640" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1642" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1644" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1646" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1648" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x164a" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x164c" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x164e" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1650" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1652" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1654" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1656" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1658" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x165a" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x165c" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x165e" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1660" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1662" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1664" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1666" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1668" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x166a" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x166c" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x166e" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1670" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1672" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1674" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1676" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1678" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x167a" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x167c" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x167e" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1680" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1682" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1684" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1686" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1688" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x168a" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x168c" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x168e" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1690" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1692" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1694" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1696" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1698" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x169a" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x169c" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x169e" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16a0" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16a2" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16a4" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16a6" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16a8" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16aa" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16ac" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16ae" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x16b0" />
            </VOIP>
        </Handset>
        <Handsfree>
            <GSM mode="7">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x16b2" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x16b4" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x16b6" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x16b8" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x16ba" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x16bc" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x16be" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x16c0" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x16c2" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x16c4" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x16c6" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x16c8" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x16ca" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x16cc" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x16ce" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x16d0" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x16d2" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x16d4" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x16d6" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x16d8" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x16da" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x16dc" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x16de" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x16e0" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x16e2" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x16e4" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x16e6" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x16e8" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x16ea" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x16ec" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x16ee" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x16f0" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x16f2" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x16f4" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x16f6" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x16f8" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x16fa" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x16fc" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x16fe" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x1700" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1702" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1704" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1706" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x1708" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x170a" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x170c" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x170e" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x1710" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x1712" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x1714" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1716" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x1718" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x171a" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x171c" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x171e" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x1720" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x1722" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x1724" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x1726" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x1728" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x172a" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x172c" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x172e" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x1730" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x1732" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x1734" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x1736" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x1738" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x173a" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x173c" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x173e" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x1740" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x1742" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x1744" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x1746" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x1748" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x174a" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x174c" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x174e" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1750" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x1752" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x1754" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x1756" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x1758" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x175a" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x175c" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x175e" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x1760" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1762" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1764" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1766" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1768" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x176a" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x176c" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x176e" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x1770" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x1772" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x1774" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x1776" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x1778" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x177a" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x177c" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x177e" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1780" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1782" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1784" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1786" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1788" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x178a" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x178c" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x178e" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1790" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1792" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1794" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1796" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1798" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x179a" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x179c" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x179e" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x17a0" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x17a2" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x17a4" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x17a6" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x17a8" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x17aa" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x17ac" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x17ae" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x17b0" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x17b2" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x17b4" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x17b6" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x17b8" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x17ba" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x17bc" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x17be" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x17c0" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x17c2" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x17c4" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x17c6" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x17c8" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x17ca" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x17cc" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x17ce" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x17d0" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x17d2" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x17d4" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x17d6" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x17d8" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x17da" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x17dc" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x17de" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x17e0" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x17e2" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x17e4" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x17e6" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x17e8" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x17ea" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x17ec" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x17ee" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x17f0" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x17f2" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x17f4" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x17f6" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x17f8" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x17fa" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x17fc" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x17fe" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1800" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1802" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1804" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1806" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1808" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x180a" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x180c" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x180e" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1810" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1812" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1814" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1816" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1818" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x181a" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x181c" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x181e" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1820" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1822" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1824" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1826" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1828" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x182a" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x182c" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x182e" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1830" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1832" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1834" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1836" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1838" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x183a" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x183c" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x183e" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1840" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1842" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1844" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1846" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1848" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x184a" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x184c" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x184e" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x1850" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x1852" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x1854" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x1856" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x1858" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x185a" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x185c" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x185e" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x1860" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1862" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1864" visible="true" val="0x238d" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1866" visible="true" val="0x17b3" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1868" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x186a" visible="true" val="0x36a8" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x186c" visible="true" val="0x3b1f" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x186e" visible="true" val="0x09e8" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x1870" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1872" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x1874" visible="true" val="0xcc47" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x1876" visible="true" val="0xfa8c" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1878" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x187a" visible="true" val="0xfffffeea" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x187c" visible="true" val="0xffffff85" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x187e" visible="true" val="0xffffffb7" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1880" visible="true" val="0xffffff41" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1882" visible="true" val="0x0d" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1884" visible="true" val="0x18" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1886" visible="true" val="0x014c" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x1888" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x188a" visible="true" val="0x0236" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x188c" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x188e" visible="true" val="0x026a" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1890" visible="true" val="0x99" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1892" visible="true" val="0x01c5" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1894" visible="true" val="0x37" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1896" visible="true" val="0x0244" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x1898" visible="true" val="0x6b" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x189a" visible="true" val="0xffffef98" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x189c" visible="true" val="0x6b" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x189e" visible="true" val="0x0244" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x18a0" visible="true" val="0x37" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x18a2" visible="true" val="0x01c5" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x18a4" visible="true" val="0x99" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x18a6" visible="true" val="0x026a" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x18a8" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x18aa" visible="true" val="0x0236" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x18ac" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x18ae" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x18b0" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x18b2" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x18b4" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x18b6" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x18b8" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x18ba" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x18bc" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x18be" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x18c0" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x18c2" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x18c4" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x18c6" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x18c8" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x18ca" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x18cc" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x18ce" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x18d0" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x18d2" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x18d4" val="0x00" visible="true" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x18d6" val="0x00" visible="true" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x18d8" val="0x0514" visible="true" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x18da" val="0x07d0" visible="true" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x18dc" val="0x0960" visible="true" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x18de" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x18e0" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x18e2" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x18e4" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x18e6" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x18e8" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x18ea" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x18ec" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x18ee" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x18f0" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x18f2" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x18f4" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x18f6" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x18f8" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x18fa" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x18fc" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x18fe" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1900" visible="true" val="0x7f18" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1902" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1904" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1906" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1908" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x190a" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x190c" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x190e" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1910" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1912" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x1914" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x1916" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x1918" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x191a" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x191c" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x191e" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x1920" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x1922" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x1924" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x1926" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1928" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x192a" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x192c" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x192e" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1930" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1932" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1934" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1936" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1938" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x193a" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x193c" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x193e" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1940" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1942" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1944" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1946" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1948" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x194a" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x194c" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x194e" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1950" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1952" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1954" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1956" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1958" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x195a" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x195c" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x195e" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1960" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1962" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1964" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1966" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1968" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x196a" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x196c" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x196e" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1970" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1972" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1974" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1976" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1978" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x197a" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x197c" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x197e" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1980" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1982" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1984" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1986" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1988" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x198a" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x198c" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x198e" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1990" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1992" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1994" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1996" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1998" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x199a" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x199c" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x199e" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19a0" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19a2" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19a4" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19a6" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19a8" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19aa" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ac" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ae" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19b0" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19b2" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19b4" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19b6" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19b8" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ba" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19bc" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19be" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19c0" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19c2" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19c4" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19c6" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19c8" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ca" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19cc" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ce" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19d0" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19d2" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19d4" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19d6" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19d8" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19da" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19dc" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19de" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19e0" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19e2" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19e4" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19e6" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19e8" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ea" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ec" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x19ee" />
            </GSM>
            <TDMA mode="8">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x19f0" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x19f2" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x19f4" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x19f6" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x19f8" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x19fa" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x19fc" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x19fe" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1a00" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1a02" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1a04" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x1a06" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x1a08" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1a0a" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1a0c" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1a0e" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1a10" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1a12" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1a14" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1a16" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1a18" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1a1a" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x1a1c" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x1a1e" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x1a20" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1a22" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1a24" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1a26" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1a28" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1a2a" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x1a2c" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x1a2e" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x1a30" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1a32" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x1a34" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x1a36" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x1a38" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x1a3a" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x1a3c" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x1a3e" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1a40" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1a42" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1a44" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x1a46" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x1a48" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x1a4a" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x1a4c" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x1a4e" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x1a50" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x1a52" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1a54" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x1a56" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x1a58" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x1a5a" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x1a5c" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x1a5e" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x1a60" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x1a62" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x1a64" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x1a66" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x1a68" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x1a6a" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x1a6c" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x1a6e" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x1a70" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x1a72" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x1a74" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x1a76" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x1a78" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x1a7a" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x1a7c" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x1a7e" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x1a80" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x1a82" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x1a84" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x1a86" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x1a88" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x1a8a" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x1a8c" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1a8e" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x1a90" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x1a92" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x1a94" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x1a96" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x1a98" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x1a9a" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x1a9c" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x1a9e" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1aa0" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1aa2" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1aa4" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1aa6" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x1aa8" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x1aaa" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x1aac" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x1aae" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x1ab0" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x1ab2" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x1ab4" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x1ab6" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x1ab8" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x1aba" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1abc" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1abe" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1ac0" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1ac2" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1ac4" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1ac6" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1ac8" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x1aca" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1acc" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1ace" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1ad0" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1ad2" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1ad4" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1ad6" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x1ad8" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1ada" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1adc" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1ade" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1ae0" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1ae2" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1ae4" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x1ae6" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x1ae8" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1aea" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1aec" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1aee" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1af0" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1af2" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1af4" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x1af6" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1af8" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1afa" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1afc" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1afe" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1b00" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1b02" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x1b04" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x1b06" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1b08" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1b0a" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1b0c" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x1b0e" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x1b10" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x1b12" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x1b14" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x1b16" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x1b18" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x1b1a" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x1b1c" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x1b1e" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x1b20" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x1b22" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x1b24" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x1b26" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x1b28" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x1b2a" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x1b2c" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1b2e" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1b30" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1b32" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1b34" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1b36" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1b38" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1b3a" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1b3c" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1b3e" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1b40" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1b42" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1b44" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1b46" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1b48" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1b4a" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1b4c" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1b4e" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1b50" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1b52" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1b54" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1b56" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1b58" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1b5a" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1b5c" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1b5e" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1b60" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1b62" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1b64" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1b66" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1b68" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1b6a" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1b6c" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1b6e" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1b70" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1b72" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1b74" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1b76" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1b78" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1b7a" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1b7c" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1b7e" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1b80" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1b82" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1b84" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1b86" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1b88" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1b8a" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1b8c" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x1b8e" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x1b90" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x1b92" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x1b94" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x1b96" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x1b98" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x1b9a" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x1b9c" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x1b9e" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1ba0" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1ba2" visible="true" val="0x238d" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1ba4" visible="true" val="0x17b3" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1ba6" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x1ba8" visible="true" val="0x36a8" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x1baa" visible="true" val="0x3b1f" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x1bac" visible="true" val="0x09e8" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x1bae" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1bb0" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x1bb2" visible="true" val="0xcc47" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x1bb4" visible="true" val="0xfa8c" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1bb6" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1bb8" visible="true" val="0xfffffeea" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1bba" visible="true" val="0xffffff85" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1bbc" visible="true" val="0xffffffb7" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1bbe" visible="true" val="0xffffff41" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1bc0" visible="true" val="0x0d" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1bc2" visible="true" val="0x18" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1bc4" visible="true" val="0x014c" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x1bc6" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x1bc8" visible="true" val="0x0236" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x1bca" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1bcc" visible="true" val="0x026a" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1bce" visible="true" val="0x99" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1bd0" visible="true" val="0x01c5" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1bd2" visible="true" val="0x37" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1bd4" visible="true" val="0x0244" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x1bd6" visible="true" val="0x6b" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x1bd8" visible="true" val="0xffffef98" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x1bda" visible="true" val="0x6b" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1bdc" visible="true" val="0x0244" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x1bde" visible="true" val="0x37" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x1be0" visible="true" val="0x01c5" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x1be2" visible="true" val="0x99" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x1be4" visible="true" val="0x026a" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x1be6" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x1be8" visible="true" val="0x0236" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1bea" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1bec" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1bee" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x1bf0" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x1bf2" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x1bf4" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x1bf6" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x1bf8" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x1bfa" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x1bfc" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1bfe" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x1c00" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x1c02" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x1c04" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x1c06" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x1c08" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x1c0a" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x1c0c" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x1c0e" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1c10" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x1c12" val="0x00" visible="true" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x1c14" val="0x00" visible="true" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x1c16" val="0x0514" visible="true" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x1c18" val="0x07d0" visible="true" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x1c1a" val="0x0960" visible="true" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x1c1c" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1c1e" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1c20" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1c22" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1c24" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1c26" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1c28" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1c2a" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x1c2c" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x1c2e" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x1c30" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x1c32" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1c34" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1c36" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1c38" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x1c3a" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1c3c" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1c3e" visible="true" val="0x7f18" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1c40" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1c42" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1c44" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1c46" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x1c48" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x1c4a" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1c4c" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1c4e" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1c50" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x1c52" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x1c54" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x1c56" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x1c58" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x1c5a" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x1c5c" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x1c5e" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x1c60" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x1c62" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x1c64" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c66" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c68" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c6a" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c6c" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c6e" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c70" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c72" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c74" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c76" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c78" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c7a" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c7c" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c7e" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c80" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c82" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c84" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c86" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c88" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c8a" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c8c" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c8e" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c90" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c92" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c94" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c96" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c98" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c9a" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c9c" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1c9e" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ca0" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ca2" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ca4" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ca6" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ca8" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1caa" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cac" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cae" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cb0" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cb2" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cb4" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cb6" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cb8" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cba" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cbc" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cbe" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cc0" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cc2" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cc4" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cc6" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cc8" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cca" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ccc" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cce" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cd0" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cd2" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cd4" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cd6" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cd8" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cda" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cdc" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cde" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ce0" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ce2" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ce4" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ce6" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ce8" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cea" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cec" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cee" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cf0" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cf2" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cf4" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cf6" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cf8" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cfa" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cfc" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1cfe" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d00" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d02" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d04" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d06" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d08" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d0a" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d0c" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d0e" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d10" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d12" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d14" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d16" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d18" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d1a" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d1c" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d1e" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d20" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d22" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d24" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d26" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d28" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d2a" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1d2c" />
            </TDMA>
            <WCDMA_NB mode="9">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x1d2e" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x1d30" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x1d32" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x1d34" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x1d36" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x1d38" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1d3a" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1d3c" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1d3e" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1d40" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1d42" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x1d44" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x1d46" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1d48" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1d4a" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1d4c" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1d4e" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1d50" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1d52" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1d54" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1d56" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1d58" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x1d5a" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x1d5c" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x1d5e" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1d60" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1d62" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1d64" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1d66" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1d68" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x1d6a" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x1d6c" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x1d6e" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1d70" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x1d72" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x1d74" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x1d76" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x1d78" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x1d7a" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x1d7c" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1d7e" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1d80" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1d82" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x1d84" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x1d86" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x1d88" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x1d8a" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x1d8c" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x1d8e" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x1d90" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x1d92" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x1d94" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x1d96" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x1d98" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x1d9a" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x1d9c" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x1d9e" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x1da0" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x1da2" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x1da4" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x1da6" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x1da8" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x1daa" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x1dac" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x1dae" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x1db0" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x1db2" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x1db4" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x1db6" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x1db8" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x1dba" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x1dbc" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x1dbe" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x1dc0" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x1dc2" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x1dc4" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x1dc6" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x1dc8" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x1dca" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1dcc" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x1dce" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x1dd0" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x1dd2" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x1dd4" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x1dd6" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x1dd8" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x1dda" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x1ddc" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1dde" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1de0" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1de2" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1de4" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x1de6" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x1de8" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x1dea" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x1dec" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x1dee" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x1df0" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x1df2" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x1df4" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x1df6" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x1df8" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1dfa" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1dfc" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1dfe" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1e00" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1e02" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1e04" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1e06" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x1e08" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x1e0a" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x1e0c" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x1e0e" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1e10" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1e12" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1e14" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x1e16" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1e18" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1e1a" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1e1c" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1e1e" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1e20" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1e22" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x1e24" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x1e26" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1e28" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1e2a" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1e2c" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1e2e" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1e30" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1e32" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x1e34" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1e36" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1e38" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1e3a" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1e3c" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1e3e" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1e40" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x1e42" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x1e44" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1e46" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1e48" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1e4a" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x1e4c" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x1e4e" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x1e50" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x1e52" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x1e54" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x1e56" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x1e58" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x1e5a" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x1e5c" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x1e5e" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x1e60" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x1e62" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x1e64" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x1e66" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x1e68" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x1e6a" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1e6c" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1e6e" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1e70" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1e72" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1e74" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1e76" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1e78" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1e7a" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1e7c" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1e7e" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1e80" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1e82" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1e84" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1e86" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1e88" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1e8a" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1e8c" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1e8e" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1e90" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1e92" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1e94" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1e96" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1e98" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1e9a" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1e9c" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1e9e" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1ea0" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1ea2" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1ea4" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1ea6" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1ea8" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1eaa" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1eac" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1eae" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1eb0" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1eb2" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1eb4" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1eb6" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1eb8" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1eba" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1ebc" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1ebe" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1ec0" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1ec2" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1ec4" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1ec6" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1ec8" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1eca" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x1ecc" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x1ece" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x1ed0" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x1ed2" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x1ed4" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x1ed6" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x1ed8" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x1eda" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x1edc" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x1ede" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x1ee0" visible="true" val="0x238d" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x1ee2" visible="true" val="0x17b3" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x1ee4" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x1ee6" visible="true" val="0x36a8" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x1ee8" visible="true" val="0x3b1f" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x1eea" visible="true" val="0x09e8" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x1eec" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x1eee" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x1ef0" visible="true" val="0xcc47" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x1ef2" visible="true" val="0xfa8c" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x1ef4" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x1ef6" visible="true" val="0xfffffeea" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x1ef8" visible="true" val="0xffffff85" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x1efa" visible="true" val="0xffffffb7" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x1efc" visible="true" val="0xffffff41" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x1efe" visible="true" val="0x0d" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x1f00" visible="true" val="0x18" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x1f02" visible="true" val="0x014c" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x1f04" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x1f06" visible="true" val="0x0236" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x1f08" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x1f0a" visible="true" val="0x026a" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x1f0c" visible="true" val="0x99" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x1f0e" visible="true" val="0x01c5" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x1f10" visible="true" val="0x37" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x1f12" visible="true" val="0x0244" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x1f14" visible="true" val="0x6b" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x1f16" visible="true" val="0xffffef98" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x1f18" visible="true" val="0x6b" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x1f1a" visible="true" val="0x0244" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x1f1c" visible="true" val="0x37" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x1f1e" visible="true" val="0x01c5" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x1f20" visible="true" val="0x99" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x1f22" visible="true" val="0x026a" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x1f24" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x1f26" visible="true" val="0x0236" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x1f28" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x1f2a" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x1f2c" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x1f2e" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x1f30" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x1f32" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x1f34" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x1f36" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x1f38" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x1f3a" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x1f3c" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x1f3e" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x1f40" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x1f42" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x1f44" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x1f46" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x1f48" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x1f4a" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x1f4c" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x1f4e" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x1f50" val="0x00" visible="true" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x1f52" val="0x00" visible="true" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x1f54" val="0x0514" visible="true" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x1f56" val="0x07d0" visible="true" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x1f58" val="0x0960" visible="true" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x1f5a" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x1f5c" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x1f5e" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x1f60" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x1f62" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x1f64" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x1f66" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x1f68" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x1f6a" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x1f6c" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x1f6e" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x1f70" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x1f72" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x1f74" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x1f76" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x1f78" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x1f7a" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x1f7c" visible="true" val="0x7f18" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x1f7e" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x1f80" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x1f82" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x1f84" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x1f86" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x1f88" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x1f8a" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x1f8c" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x1f8e" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x1f90" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x1f92" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x1f94" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x1f96" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x1f98" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x1f9a" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x1f9c" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x1f9e" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x1fa0" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x1fa2" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fa4" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fa6" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fa8" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1faa" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fac" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fae" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fb0" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fb2" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fb4" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fb6" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fb8" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fba" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fbc" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fbe" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fc0" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fc2" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fc4" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fc6" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fc8" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fca" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fcc" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fce" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fd0" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fd2" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fd4" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fd6" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fd8" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fda" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fdc" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fde" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fe0" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fe2" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fe4" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fe6" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fe8" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fea" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fec" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1fee" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ff0" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ff2" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ff4" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ff6" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ff8" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ffa" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ffc" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x1ffe" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2000" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2002" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2004" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2006" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2008" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x200a" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x200c" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x200e" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2010" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2012" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2014" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2016" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2018" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x201a" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x201c" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x201e" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2020" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2022" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2024" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2026" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2028" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x202a" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x202c" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x202e" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2030" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2032" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2034" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2036" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2038" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x203a" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x203c" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x203e" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2040" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2042" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2044" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2046" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2048" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x204a" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x204c" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x204e" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2050" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2052" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2054" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2056" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2058" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x205a" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x205c" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x205e" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2060" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2062" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2064" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2066" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2068" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x206a" />
            </WCDMA_NB>
            <WCDMA_WB mode="10">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x206c" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x206e" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x2070" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x2072" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x2074" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x2076" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x2078" visible="true" val="0x36a9" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x207a" visible="true" val="0x3b20" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x207c" visible="true" val="0x07f6" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x207e" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x2080" visible="true" val="0x3d88" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x2082" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x2084" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2086" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x2088" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x208a" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x208c" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x208e" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x2090" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x2092" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x2094" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2096" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2098" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x209a" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x209c" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x209e" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x20a0" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x20a2" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x20a4" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x20a6" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x20a8" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x20aa" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x20ac" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x20ae" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x20b0" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x20b2" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x20b4" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x20b6" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x20b8" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x20ba" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x20bc" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x20be" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x20c0" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x20c2" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x20c4" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x20c6" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x20c8" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x20ca" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x20cc" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x20ce" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x20d0" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x20d2" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x20d4" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x20d6" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x20d8" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x20da" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x20dc" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x20de" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x20e0" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x20e2" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x20e4" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x20e6" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x20e8" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x20ea" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x20ec" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x20ee" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x20f0" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x20f2" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x20f4" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x20f6" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x20f8" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x20fa" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x20fc" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x20fe" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x2100" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x2102" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x2104" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2106" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2108" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x210a" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x210c" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x210e" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x2110" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x2112" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2114" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2116" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2118" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x211a" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x211c" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x211e" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x2120" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x2122" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x2124" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x2126" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x2128" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x212a" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x212c" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x212e" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x2130" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x2132" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x2134" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2136" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2138" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x213a" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x213c" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x213e" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2140" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2142" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2144" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x2146" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x2148" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x214a" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x214c" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x214e" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x2150" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2152" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2154" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2156" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2158" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x215a" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x215c" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x215e" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2160" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2162" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2164" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2166" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2168" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x216a" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x216c" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x216e" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2170" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2172" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2174" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2176" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2178" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x217a" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x217c" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x217e" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2180" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2182" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2184" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2186" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2188" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x218a" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x218c" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x218e" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x2190" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x2192" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x2194" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x2196" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x2198" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x219a" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x219c" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x219e" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x21a0" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x21a2" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x21a4" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x21a6" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x21a8" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x21aa" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x21ac" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x21ae" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x21b0" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x21b2" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x21b4" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x21b6" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x21b8" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x21ba" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x21bc" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x21be" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x21c0" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x21c2" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x21c4" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x21c6" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x21c8" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x21ca" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x21cc" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x21ce" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x21d0" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x21d2" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x21d4" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x21d6" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x21d8" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x21da" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x21dc" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x21de" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x21e0" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x21e2" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x21e4" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x21e6" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x21e8" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x21ea" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x21ec" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x21ee" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x21f0" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x21f2" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x21f4" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x21f6" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x21f8" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x21fa" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x21fc" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x21fe" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2200" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2202" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2204" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2206" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2208" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x220a" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x220c" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x220e" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x2210" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x2212" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x2214" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x2216" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x2218" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x221a" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x221c" visible="true" val="0x3b29" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x221e" visible="true" val="0x3ec5" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x2220" visible="true" val="0x1110" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x2222" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x2224" visible="true" val="0x2ac3" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x2226" visible="true" val="0x14f7" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x2228" visible="true" val="0xfa90" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x222a" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x222c" visible="true" val="0x2e7f" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x222e" visible="true" val="0x3871" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x2230" visible="true" val="0x0bef" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2232" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x2234" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x2236" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x2238" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x223a" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x223c" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x223e" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2240" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2242" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2244" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x2246" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x2248" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x224a" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x224c" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x224e" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x2250" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x2252" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x2254" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x2256" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x2258" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x225a" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x225c" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x225e" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x2260" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x2262" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x2264" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x2266" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x2268" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x226a" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x226c" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x226e" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x2270" visible="true" val="0xfffffffc" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x2272" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x2274" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2276" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2278" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x227a" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x227c" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x227e" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x2280" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x2282" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2284" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2286" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2288" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x228a" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x228c" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x228e" val="0x00" visible="true" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x2290" val="0x00" visible="true" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x2292" val="0x0514" visible="true" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x2294" val="0x07d0" visible="true" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x2296" val="0x0960" visible="true" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2298" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x229a" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x229c" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x229e" visible="true" val="0xfffffffb" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x22a0" visible="true" val="0x5db4" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x22a2" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x22a4" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x22a6" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x22a8" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x22aa" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x22ac" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x22ae" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x22b0" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x22b2" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x22b4" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x22b6" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x22b8" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x22ba" visible="true" val="0x7f18" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x22bc" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x22be" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x22c0" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x22c2" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x22c4" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x22c6" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x22c8" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x22ca" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x22cc" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x22ce" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x22d0" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x22d2" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x22d4" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x22d6" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x22d8" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x22da" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x22dc" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x22de" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x22e0" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22e2" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22e4" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22e6" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22e8" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22ea" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22ec" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22ee" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22f0" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22f2" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22f4" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22f6" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22f8" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22fa" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22fc" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x22fe" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2300" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2302" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2304" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2306" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2308" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x230a" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x230c" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x230e" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2310" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2312" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2314" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2316" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2318" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x231a" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x231c" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x231e" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2320" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2322" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2324" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2326" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2328" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x232a" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x232c" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x232e" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2330" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2332" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2334" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2336" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2338" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x233a" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x233c" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x233e" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2340" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2342" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2344" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2346" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2348" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x234a" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x234c" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x234e" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2350" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2352" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2354" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2356" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2358" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x235a" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x235c" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x235e" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2360" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2362" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2364" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2366" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2368" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x236a" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x236c" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x236e" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2370" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2372" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2374" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2376" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2378" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x237a" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x237c" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x237e" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2380" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2382" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2384" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2386" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2388" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x238a" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x238c" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x238e" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2390" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2392" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2394" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2396" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2398" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x239a" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x239c" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x239e" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x23a0" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x23a2" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x23a4" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x23a6" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x23a8" />
            </WCDMA_WB>
            <VOLTE_NB mode="11">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x23aa" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x23ac" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x23ae" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x23b0" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x23b2" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x23b4" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x23b6" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x23b8" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x23ba" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x23bc" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x23be" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x23c0" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x23c2" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x23c4" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x23c6" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x23c8" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x23ca" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x23cc" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x23ce" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x23d0" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x23d2" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x23d4" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x23d6" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x23d8" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x23da" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x23dc" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x23de" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x23e0" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x23e2" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x23e4" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x23e6" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x23e8" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x23ea" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x23ec" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x23ee" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x23f0" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x23f2" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x23f4" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x23f6" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x23f8" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x23fa" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x23fc" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x23fe" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x2400" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x2402" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x2404" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x2406" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x2408" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x240a" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x240c" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x240e" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x2410" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x2412" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x2414" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x2416" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x2418" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x241a" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x241c" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x241e" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x2420" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x2422" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x2424" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x2426" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x2428" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x242a" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x242c" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x242e" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x2430" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x2432" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x2434" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x2436" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x2438" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x243a" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x243c" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x243e" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x2440" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x2442" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2444" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2446" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x2448" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x244a" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x244c" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x244e" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x2450" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2452" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2454" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2456" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x2458" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x245a" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x245c" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x245e" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x2460" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x2462" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x2464" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x2466" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x2468" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x246a" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x246c" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x246e" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x2470" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x2472" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2474" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2476" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2478" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x247a" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x247c" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x247e" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2480" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2482" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x2484" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x2486" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x2488" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x248a" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x248c" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x248e" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2490" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2492" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2494" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2496" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2498" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x249a" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x249c" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x249e" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x24a0" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x24a2" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x24a4" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x24a6" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x24a8" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x24aa" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x24ac" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x24ae" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x24b0" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x24b2" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x24b4" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x24b6" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x24b8" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x24ba" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x24bc" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x24be" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x24c0" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x24c2" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x24c4" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x24c6" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x24c8" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x24ca" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x24cc" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x24ce" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x24d0" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x24d2" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x24d4" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x24d6" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x24d8" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x24da" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x24dc" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x24de" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x24e0" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x24e2" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x24e4" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x24e6" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x24e8" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x24ea" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x24ec" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x24ee" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x24f0" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x24f2" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x24f4" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x24f6" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x24f8" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x24fa" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x24fc" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x24fe" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2500" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2502" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2504" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2506" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2508" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x250a" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x250c" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x250e" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2510" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2512" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2514" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2516" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2518" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x251a" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x251c" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x251e" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2520" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2522" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2524" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2526" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2528" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x252a" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x252c" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x252e" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2530" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2532" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2534" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2536" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2538" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x253a" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x253c" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x253e" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2540" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2542" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2544" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2546" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x2548" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x254a" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x254c" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x254e" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x2550" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x2552" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x2554" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x2556" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x2558" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x255a" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x255c" visible="true" val="0x238d" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x255e" visible="true" val="0x17b3" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x2560" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x2562" visible="true" val="0x36a8" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x2564" visible="true" val="0x3b1f" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x2566" visible="true" val="0x09e8" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x2568" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x256a" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x256c" visible="true" val="0xcc47" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x256e" visible="true" val="0xfa8c" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2570" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x2572" visible="true" val="0xfffffeea" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x2574" visible="true" val="0xffffff85" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x2576" visible="true" val="0xffffffb7" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x2578" visible="true" val="0xffffff41" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x257a" visible="true" val="0x0d" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x257c" visible="true" val="0x18" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x257e" visible="true" val="0x014c" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2580" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2582" visible="true" val="0x0236" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x2584" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x2586" visible="true" val="0x026a" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x2588" visible="true" val="0x99" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x258a" visible="true" val="0x01c5" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x258c" visible="true" val="0x37" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x258e" visible="true" val="0x0244" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x2590" visible="true" val="0x6b" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x2592" visible="true" val="0xffffef98" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x2594" visible="true" val="0x6b" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x2596" visible="true" val="0x0244" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x2598" visible="true" val="0x37" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x259a" visible="true" val="0x01c5" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x259c" visible="true" val="0x99" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x259e" visible="true" val="0x026a" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x25a0" visible="true" val="0xffffff58" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x25a2" visible="true" val="0x0236" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x25a4" visible="true" val="0xffffffbb" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x25a6" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x25a8" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x25aa" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x25ac" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x25ae" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x25b0" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x25b2" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x25b4" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x25b6" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x25b8" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x25ba" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x25bc" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x25be" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x25c0" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x25c2" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x25c4" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x25c6" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x25c8" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x25ca" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x25cc" val="0x00" visible="true" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x25ce" val="0x00" visible="true" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x25d0" val="0x0514" visible="true" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x25d2" val="0x07d0" visible="true" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x25d4" val="0x0960" visible="true" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x25d6" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x25d8" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x25da" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x25dc" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x25de" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x25e0" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x25e2" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x25e4" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x25e6" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x25e8" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x25ea" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x25ec" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x25ee" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x25f0" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x25f2" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x25f4" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x25f6" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x25f8" visible="true" val="0x7f18" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x25fa" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x25fc" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x25fe" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2600" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2602" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2604" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2606" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2608" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x260a" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x260c" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x260e" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x2610" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x2612" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x2614" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x2616" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x2618" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x261a" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x261c" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x261e" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2620" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2622" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2624" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2626" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2628" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x262a" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x262c" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x262e" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2630" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2632" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2634" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2636" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2638" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x263a" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x263c" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x263e" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2640" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2642" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2644" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2646" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2648" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x264a" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x264c" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x264e" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2650" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2652" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2654" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2656" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2658" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x265a" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x265c" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x265e" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2660" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2662" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2664" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2666" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2668" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x266a" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x266c" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x266e" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2670" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2672" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2674" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2676" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2678" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x267a" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x267c" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x267e" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2680" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2682" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2684" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2686" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2688" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x268a" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x268c" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x268e" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2690" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2692" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2694" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2696" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2698" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x269a" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x269c" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x269e" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26a0" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26a2" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26a4" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26a6" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26a8" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26aa" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26ac" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26ae" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26b0" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26b2" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26b4" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26b6" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26b8" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26ba" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26bc" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26be" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26c0" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26c2" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26c4" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26c6" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26c8" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26ca" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26cc" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26ce" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26d0" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26d2" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26d4" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26d6" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26d8" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26da" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26dc" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26de" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26e0" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26e2" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26e4" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x26e6" />
            </VOLTE_NB>
            <VOLTE_WB mode="12">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x26e8" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x26ea" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x26ec" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x26ee" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x26f0" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x26f2" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x26f4" visible="true" val="0x36a9" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x26f6" visible="true" val="0x3b20" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x26f8" visible="true" val="0x07f6" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x26fa" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x26fc" visible="true" val="0x3d88" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x26fe" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x2700" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2702" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x2704" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x2706" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x2708" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x270a" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x270c" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x270e" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x2710" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2712" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2714" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2716" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x2718" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x271a" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x271c" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x271e" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x2720" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x2722" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x2724" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x2726" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x2728" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x272a" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x272c" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x272e" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x2730" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x2732" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x2734" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x2736" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x2738" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x273a" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x273c" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x273e" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x2740" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x2742" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x2744" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x2746" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x2748" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x274a" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x274c" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x274e" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x2750" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x2752" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x2754" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x2756" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x2758" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x275a" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x275c" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x275e" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x2760" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x2762" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x2764" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x2766" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x2768" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x276a" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x276c" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x276e" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x2770" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x2772" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x2774" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x2776" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x2778" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x277a" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x277c" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x277e" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x2780" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2782" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2784" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x2786" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x2788" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x278a" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x278c" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x278e" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2790" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2792" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2794" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x2796" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x2798" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x279a" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x279c" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x279e" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x27a0" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x27a2" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x27a4" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x27a6" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x27a8" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x27aa" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x27ac" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x27ae" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x27b0" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x27b2" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x27b4" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x27b6" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x27b8" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x27ba" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x27bc" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x27be" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x27c0" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x27c2" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x27c4" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x27c6" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x27c8" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x27ca" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x27cc" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x27ce" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x27d0" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x27d2" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x27d4" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x27d6" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x27d8" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x27da" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x27dc" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x27de" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x27e0" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x27e2" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x27e4" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x27e6" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x27e8" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x27ea" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x27ec" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x27ee" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x27f0" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x27f2" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x27f4" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x27f6" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x27f8" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x27fa" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x27fc" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x27fe" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2800" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2802" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2804" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x2806" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x2808" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x280a" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x280c" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x280e" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x2810" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x2812" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x2814" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x2816" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x2818" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x281a" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x281c" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x281e" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x2820" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x2822" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x2824" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2826" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2828" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x282a" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x282c" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x282e" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2830" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2832" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2834" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2836" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2838" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x283a" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x283c" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x283e" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2840" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2842" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2844" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2846" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2848" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x284a" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x284c" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x284e" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2850" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2852" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2854" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2856" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2858" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x285a" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x285c" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x285e" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2860" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2862" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2864" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2866" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2868" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x286a" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x286c" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x286e" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2870" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2872" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2874" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2876" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2878" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x287a" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x287c" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x287e" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2880" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2882" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2884" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x2886" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x2888" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x288a" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x288c" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x288e" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x2890" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x2892" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x2894" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x2896" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x2898" visible="true" val="0x3b29" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x289a" visible="true" val="0x3ec5" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x289c" visible="true" val="0x1110" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x289e" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x28a0" visible="true" val="0x2ac3" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x28a2" visible="true" val="0x14f7" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x28a4" visible="true" val="0xfa90" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x28a6" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x28a8" visible="true" val="0x2e7f" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x28aa" visible="true" val="0x3871" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x28ac" visible="true" val="0x0bef" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x28ae" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x28b0" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x28b2" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x28b4" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x28b6" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x28b8" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x28ba" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x28bc" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x28be" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x28c0" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x28c2" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x28c4" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x28c6" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x28c8" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x28ca" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x28cc" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x28ce" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x28d0" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x28d2" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x28d4" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x28d6" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x28d8" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x28da" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x28dc" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x28de" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x28e0" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x28e2" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x28e4" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x28e6" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x28e8" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x28ea" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x28ec" visible="true" val="0xfffffffc" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x28ee" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x28f0" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x28f2" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x28f4" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x28f6" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x28f8" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x28fa" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x28fc" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x28fe" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2900" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2902" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2904" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x2906" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x2908" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x290a" val="0x00" visible="true" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x290c" val="0x00" visible="true" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x290e" val="0x0514" visible="true" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x2910" val="0x07d0" visible="true" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x2912" val="0x0960" visible="true" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2914" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2916" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2918" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x291a" visible="true" val="0xfffffffb" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x291c" visible="true" val="0x5db4" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x291e" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2920" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2922" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x2924" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x2926" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x2928" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x292a" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x292c" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x292e" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2930" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2932" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2934" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2936" visible="true" val="0x7f18" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2938" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x293a" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x293c" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x293e" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2940" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2942" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2944" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2946" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2948" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x294a" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x294c" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x294e" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x2950" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x2952" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x2954" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x2956" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x2958" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x295a" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x295c" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x295e" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2960" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2962" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2964" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2966" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2968" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x296a" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x296c" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x296e" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2970" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2972" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2974" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2976" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2978" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x297a" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x297c" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x297e" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2980" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2982" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2984" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2986" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2988" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x298a" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x298c" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x298e" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2990" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2992" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2994" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2996" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2998" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x299a" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x299c" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x299e" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29a0" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29a2" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29a4" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29a6" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29a8" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29aa" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ac" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ae" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29b0" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29b2" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29b4" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29b6" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29b8" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ba" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29bc" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29be" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29c0" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29c2" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29c4" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29c6" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29c8" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ca" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29cc" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ce" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29d0" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29d2" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29d4" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29d6" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29d8" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29da" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29dc" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29de" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29e0" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29e2" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29e4" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29e6" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29e8" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ea" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ec" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29ee" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29f0" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29f2" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29f4" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29f6" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29f8" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29fa" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29fc" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x29fe" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a00" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a02" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a04" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a06" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a08" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a0a" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a0c" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a0e" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a10" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a12" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a14" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a16" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a18" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a1a" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a1c" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a1e" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a20" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a22" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2a24" />
            </VOLTE_WB>
            <VOIP mode="13">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x2a26" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x2a28" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x2a2a" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x2a2c" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x2a2e" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x2a30" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x2a32" visible="true" val="0x36a9" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x2a34" visible="true" val="0x3b20" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x2a36" visible="true" val="0x07f6" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x2a38" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x2a3a" visible="true" val="0x3d88" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x2a3c" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x2a3e" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2a40" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x2a42" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x2a44" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x2a46" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x2a48" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x2a4a" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x2a4c" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x2a4e" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2a50" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2a52" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2a54" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x2a56" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x2a58" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x2a5a" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x2a5c" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x2a5e" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x2a60" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x2a62" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x2a64" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x2a66" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x2a68" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x2a6a" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x2a6c" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x2a6e" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x2a70" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x2a72" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x2a74" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x2a76" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x2a78" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x2a7a" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x2a7c" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x2a7e" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x2a80" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x2a82" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x2a84" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x2a86" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x2a88" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x2a8a" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x2a8c" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x2a8e" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x2a90" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x2a92" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x2a94" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x2a96" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x2a98" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x2a9a" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x2a9c" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x2a9e" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x2aa0" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x2aa2" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x2aa4" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x2aa6" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x2aa8" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x2aaa" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x2aac" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x2aae" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x2ab0" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x2ab2" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x2ab4" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x2ab6" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x2ab8" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x2aba" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x2abc" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x2abe" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2ac0" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2ac2" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x2ac4" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x2ac6" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x2ac8" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x2aca" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x2acc" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2ace" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2ad0" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2ad2" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x2ad4" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x2ad6" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x2ad8" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x2ada" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x2adc" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x2ade" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x2ae0" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x2ae2" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x2ae4" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x2ae6" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x2ae8" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x2aea" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x2aec" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x2aee" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2af0" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2af2" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2af4" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2af6" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2af8" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2afa" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2afc" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2afe" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x2b00" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x2b02" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x2b04" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x2b06" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x2b08" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x2b0a" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2b0c" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2b0e" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2b10" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2b12" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2b14" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x2b16" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x2b18" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2b1a" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2b1c" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2b1e" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2b20" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2b22" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2b24" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x2b26" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x2b28" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2b2a" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2b2c" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2b2e" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2b30" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2b32" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x2b34" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x2b36" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2b38" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2b3a" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2b3c" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2b3e" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2b40" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2b42" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x2b44" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x2b46" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x2b48" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x2b4a" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x2b4c" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x2b4e" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x2b50" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x2b52" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x2b54" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x2b56" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x2b58" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x2b5a" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x2b5c" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x2b5e" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x2b60" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x2b62" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2b64" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2b66" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2b68" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2b6a" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2b6c" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2b6e" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2b70" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2b72" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2b74" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2b76" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2b78" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2b7a" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2b7c" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2b7e" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2b80" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2b82" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2b84" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2b86" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2b88" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2b8a" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2b8c" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2b8e" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2b90" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2b92" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2b94" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2b96" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2b98" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2b9a" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2b9c" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2b9e" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2ba0" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2ba2" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2ba4" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2ba6" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2ba8" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2baa" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2bac" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2bae" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2bb0" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2bb2" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2bb4" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2bb6" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2bb8" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2bba" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2bbc" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2bbe" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2bc0" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2bc2" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x2bc4" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x2bc6" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x2bc8" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x2bca" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x2bcc" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x2bce" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x2bd0" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x2bd2" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x2bd4" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x2bd6" visible="true" val="0x3b29" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x2bd8" visible="true" val="0x3ec5" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x2bda" visible="true" val="0x1110" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x2bdc" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x2bde" visible="true" val="0x2ac3" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x2be0" visible="true" val="0x14f7" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x2be2" visible="true" val="0xfa90" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x2be4" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x2be6" visible="true" val="0x2e7f" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x2be8" visible="true" val="0x3871" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x2bea" visible="true" val="0x0bef" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2bec" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x2bee" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x2bf0" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x2bf2" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x2bf4" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x2bf6" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x2bf8" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2bfa" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2bfc" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2bfe" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x2c00" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x2c02" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x2c04" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x2c06" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x2c08" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x2c0a" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x2c0c" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x2c0e" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x2c10" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x2c12" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x2c14" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x2c16" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x2c18" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x2c1a" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x2c1c" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x2c1e" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x2c20" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x2c22" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x2c24" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x2c26" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x2c28" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x2c2a" visible="true" val="0xfffffffc" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x2c2c" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x2c2e" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2c30" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2c32" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x2c34" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x2c36" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x2c38" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x2c3a" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x2c3c" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2c3e" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2c40" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2c42" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x2c44" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x2c46" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x2c48" val="0x00" visible="true" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x2c4a" val="0x00" visible="true" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x2c4c" val="0x0514" visible="true" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x2c4e" val="0x07d0" visible="true" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x2c50" val="0x0960" visible="true" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2c52" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2c54" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2c56" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2c58" visible="true" val="0xfffffffb" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2c5a" visible="true" val="0x5db4" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2c5c" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2c5e" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2c60" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x2c62" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x2c64" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x2c66" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x2c68" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x2c6a" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x2c6c" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2c6e" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2c70" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2c72" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2c74" visible="true" val="0x01" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2c76" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x2c78" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x2c7a" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2c7c" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2c7e" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2c80" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2c82" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2c84" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2c86" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x2c88" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x2c8a" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x2c8c" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x2c8e" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x2c90" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x2c92" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x2c94" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x2c96" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x2c98" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x2c9a" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2c9c" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2c9e" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ca0" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ca2" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ca4" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ca6" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ca8" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2caa" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cac" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cae" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cb0" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cb2" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cb4" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cb6" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cb8" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cba" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cbc" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cbe" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cc0" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cc2" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cc4" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cc6" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cc8" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cca" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ccc" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cce" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cd0" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cd2" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cd4" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cd6" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cd8" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cda" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cdc" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cde" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ce0" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ce2" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ce4" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ce6" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ce8" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cea" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cec" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cee" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cf0" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cf2" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cf4" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cf6" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cf8" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cfa" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cfc" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2cfe" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d00" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d02" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d04" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d06" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d08" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d0a" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d0c" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d0e" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d10" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d12" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d14" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d16" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d18" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d1a" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d1c" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d1e" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d20" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d22" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d24" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d26" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d28" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d2a" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d2c" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d2e" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d30" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d32" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d34" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d36" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d38" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d3a" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d3c" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d3e" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d40" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d42" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d44" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d46" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d48" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d4a" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d4c" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d4e" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d50" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d52" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d54" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d56" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d58" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d5a" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d5c" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d5e" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d60" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2d62" />
            </VOIP>
        </Handsfree>
        <Headset4P>
            <GSM mode="14">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x2d64" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x2d66" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x2d68" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x2d6a" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x2d6c" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x2d6e" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x2d70" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x2d72" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x2d74" visible="true" val="0xf7" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x2d76" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x2d78" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x2d7a" visible="true" val="0xc4e1" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x2d7c" visible="true" val="0x07f1" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2d7e" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x2d80" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x2d82" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x2d84" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x2d86" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x2d88" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x2d8a" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x2d8c" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2d8e" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2d90" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2d92" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x2d94" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x2d96" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x2d98" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x2d9a" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x2d9c" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x2d9e" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x2da0" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x2da2" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x2da4" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x2da6" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x2da8" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x2daa" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x2dac" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x2dae" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x2db0" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x2db2" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x2db4" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x2db6" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x2db8" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x2dba" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x2dbc" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x2dbe" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x2dc0" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x2dc2" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x2dc4" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x2dc6" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x2dc8" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x2dca" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x2dcc" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x2dce" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x2dd0" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x2dd2" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x2dd4" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x2dd6" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x2dd8" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x2dda" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x2ddc" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x2dde" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x2de0" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x2de2" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x2de4" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x2de6" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x2de8" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x2dea" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x2dec" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x2dee" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x2df0" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x2df2" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x2df4" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x2df6" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x2df8" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x2dfa" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x2dfc" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2dfe" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2e00" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x2e02" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x2e04" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x2e06" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x2e08" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x2e0a" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2e0c" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2e0e" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2e10" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x2e12" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x2e14" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x2e16" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x2e18" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x2e1a" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x2e1c" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x2e1e" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x2e20" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x2e22" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x2e24" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x2e26" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x2e28" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x2e2a" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x2e2c" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2e2e" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2e30" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2e32" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2e34" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2e36" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2e38" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2e3a" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2e3c" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x2e3e" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x2e40" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x2e42" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x2e44" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x2e46" visible="true" val="0x3fb2" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x2e48" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2e4a" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2e4c" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2e4e" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2e50" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2e52" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x2e54" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x2e56" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2e58" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2e5a" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2e5c" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2e5e" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2e60" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2e62" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x2e64" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x2e66" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2e68" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2e6a" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2e6c" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2e6e" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2e70" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x2e72" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x2e74" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2e76" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2e78" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2e7a" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2e7c" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2e7e" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2e80" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x2e82" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x2e84" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x2e86" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x2e88" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x2e8a" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x2e8c" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x2e8e" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x2e90" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x2e92" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x2e94" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x2e96" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x2e98" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x2e9a" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x2e9c" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x2e9e" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x2ea0" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2ea2" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2ea4" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2ea6" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2ea8" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2eaa" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2eac" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2eae" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2eb0" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2eb2" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2eb4" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2eb6" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2eb8" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2eba" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2ebc" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2ebe" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2ec0" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2ec2" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2ec4" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2ec6" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2ec8" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2eca" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2ecc" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2ece" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2ed0" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2ed2" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2ed4" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2ed6" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2ed8" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2eda" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2edc" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2ede" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2ee0" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2ee2" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2ee4" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2ee6" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2ee8" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2eea" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2eec" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2eee" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2ef0" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2ef2" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2ef4" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2ef6" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2ef8" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2efa" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2efc" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2efe" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2f00" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x2f02" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x2f04" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x2f06" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x2f08" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x2f0a" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x2f0c" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x2f0e" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x2f10" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x2f12" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x2f14" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x2f16" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x2f18" visible="true" val="0xfdaf" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x2f1a" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x2f1c" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x2f1e" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x2f20" visible="true" val="0x07c7" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x2f22" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x2f24" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x2f26" visible="true" val="0xec3d" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x2f28" visible="true" val="0xfd11" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x2f2a" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x2f2c" visible="true" val="0xfffffdf1" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x2f2e" visible="true" val="0xffffff76" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x2f30" visible="true" val="0xffffff9e" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x2f32" visible="true" val="0xfffffea1" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x2f34" visible="true" val="0xfffffff5" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x2f36" visible="true" val="0x2a" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x2f38" visible="true" val="0x01ce" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x2f3a" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x2f3c" visible="true" val="0x03bf" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x2f3e" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x2f40" visible="true" val="0x0358" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x2f42" visible="true" val="0xf7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x2f44" visible="true" val="0x017c" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x2f46" visible="true" val="0xc8" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x2f48" visible="true" val="0x01f5" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x2f4a" visible="true" val="0x0103" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x2f4c" visible="true" val="0xffffeccc" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x2f4e" visible="true" val="0x0103" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x2f50" visible="true" val="0x01f5" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x2f52" visible="true" val="0xc8" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x2f54" visible="true" val="0x017c" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x2f56" visible="true" val="0xf7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x2f58" visible="true" val="0x0358" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x2f5a" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x2f5c" visible="true" val="0x03bf" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x2f5e" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x2f60" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x2f62" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x2f64" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x2f66" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x2f68" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x2f6a" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x2f6c" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x2f6e" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x2f70" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x2f72" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x2f74" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x2f76" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x2f78" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x2f7a" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x2f7c" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x2f7e" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x2f80" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x2f82" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x2f84" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x2f86" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x2f88" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x2f8a" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x2f8c" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x2f8e" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x2f90" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x2f92" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x2f94" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x2f96" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x2f98" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x2f9a" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x2f9c" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x2f9e" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x2fa0" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x2fa2" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x2fa4" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x2fa6" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x2fa8" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x2faa" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x2fac" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x2fae" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x2fb0" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x2fb2" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x2fb4" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x2fb6" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x2fb8" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x2fba" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x2fbc" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x2fbe" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x2fc0" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x2fc2" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x2fc4" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x2fc6" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x2fc8" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x2fca" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x2fcc" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x2fce" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x2fd0" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x2fd2" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x2fd4" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x2fd6" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x2fd8" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fda" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fdc" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fde" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fe0" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fe2" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fe4" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fe6" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fe8" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fea" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fec" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2fee" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ff0" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ff2" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ff4" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ff6" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ff8" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ffa" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ffc" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x2ffe" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3000" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3002" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3004" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3006" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3008" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x300a" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x300c" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x300e" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3010" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3012" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3014" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3016" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3018" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x301a" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x301c" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x301e" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3020" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3022" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3024" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3026" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3028" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x302a" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x302c" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x302e" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3030" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3032" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3034" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3036" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3038" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x303a" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x303c" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x303e" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3040" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3042" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3044" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3046" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3048" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x304a" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x304c" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x304e" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3050" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3052" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3054" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3056" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3058" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x305a" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x305c" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x305e" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3060" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3062" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3064" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3066" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3068" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x306a" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x306c" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x306e" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3070" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3072" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3074" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3076" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3078" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x307a" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x307c" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x307e" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3080" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3082" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3084" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3086" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3088" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x308a" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x308c" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x308e" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3090" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3092" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3094" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3096" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3098" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x309a" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x309c" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x309e" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x30a0" />
            </GSM>
            <TDMA mode="15">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x30a2" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x30a4" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x30a6" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x30a8" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x30aa" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x30ac" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x30ae" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x30b0" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x30b2" visible="true" val="0xf7" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x30b4" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x30b6" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x30b8" visible="true" val="0xc4e1" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x30ba" visible="true" val="0x07f1" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x30bc" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x30be" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x30c0" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x30c2" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x30c4" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x30c6" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x30c8" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x30ca" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x30cc" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x30ce" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x30d0" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x30d2" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x30d4" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x30d6" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x30d8" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x30da" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x30dc" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x30de" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x30e0" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x30e2" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x30e4" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x30e6" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x30e8" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x30ea" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x30ec" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x30ee" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x30f0" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x30f2" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x30f4" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x30f6" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x30f8" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x30fa" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x30fc" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x30fe" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x3100" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x3102" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x3104" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3106" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x3108" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x310a" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x310c" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x310e" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x3110" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x3112" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x3114" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x3116" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3118" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x311a" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x311c" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x311e" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x3120" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3122" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x3124" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x3126" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x3128" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x312a" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x312c" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x312e" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x3130" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3132" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x3134" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x3136" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x3138" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x313a" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x313c" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x313e" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x3140" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x3142" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x3144" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3146" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3148" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x314a" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x314c" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x314e" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x3150" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3152" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x3154" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3156" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3158" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x315a" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x315c" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x315e" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x3160" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x3162" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x3164" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x3166" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x3168" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x316a" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x316c" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x316e" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3170" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3172" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3174" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3176" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3178" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x317a" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x317c" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x317e" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3180" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3182" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3184" visible="true" val="0x3fb2" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3186" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3188" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x318a" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x318c" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x318e" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3190" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3192" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3194" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3196" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3198" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x319a" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x319c" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x319e" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x31a0" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x31a2" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x31a4" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x31a6" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x31a8" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x31aa" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x31ac" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x31ae" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x31b0" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x31b2" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x31b4" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x31b6" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x31b8" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x31ba" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x31bc" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x31be" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x31c0" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x31c2" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x31c4" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x31c6" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x31c8" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x31ca" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x31cc" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x31ce" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x31d0" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x31d2" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x31d4" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x31d6" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x31d8" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x31da" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x31dc" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x31de" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x31e0" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x31e2" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x31e4" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x31e6" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x31e8" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x31ea" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x31ec" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x31ee" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x31f0" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x31f2" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x31f4" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x31f6" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x31f8" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x31fa" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x31fc" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x31fe" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3200" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3202" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3204" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3206" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3208" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x320a" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x320c" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x320e" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3210" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3212" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3214" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3216" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3218" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x321a" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x321c" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x321e" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3220" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3222" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3224" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3226" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3228" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x322a" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x322c" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x322e" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3230" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3232" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3234" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3236" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3238" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x323a" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x323c" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x323e" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x3240" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x3242" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x3244" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x3246" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x3248" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x324a" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x324c" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x324e" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x3250" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x3252" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x3254" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x3256" visible="true" val="0xfdaf" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x3258" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x325a" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x325c" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x325e" visible="true" val="0x07c7" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x3260" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x3262" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x3264" visible="true" val="0xec3d" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x3266" visible="true" val="0xfd11" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x3268" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x326a" visible="true" val="0xfffffdf1" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x326c" visible="true" val="0xffffff76" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x326e" visible="true" val="0xffffff9e" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x3270" visible="true" val="0xfffffea1" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x3272" visible="true" val="0xfffffff5" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x3274" visible="true" val="0x2a" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x3276" visible="true" val="0x01ce" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x3278" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x327a" visible="true" val="0x03bf" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x327c" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x327e" visible="true" val="0x0358" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x3280" visible="true" val="0xf7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x3282" visible="true" val="0x017c" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3284" visible="true" val="0xc8" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3286" visible="true" val="0x01f5" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x3288" visible="true" val="0x0103" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x328a" visible="true" val="0xffffeccc" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x328c" visible="true" val="0x0103" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x328e" visible="true" val="0x01f5" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x3290" visible="true" val="0xc8" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x3292" visible="true" val="0x017c" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3294" visible="true" val="0xf7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x3296" visible="true" val="0x0358" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x3298" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x329a" visible="true" val="0x03bf" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x329c" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x329e" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x32a0" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x32a2" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x32a4" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x32a6" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x32a8" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x32aa" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x32ac" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x32ae" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x32b0" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x32b2" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x32b4" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x32b6" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x32b8" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x32ba" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x32bc" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x32be" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x32c0" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x32c2" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x32c4" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x32c6" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x32c8" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x32ca" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x32cc" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x32ce" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x32d0" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x32d2" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x32d4" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x32d6" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x32d8" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x32da" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x32dc" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x32de" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x32e0" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x32e2" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x32e4" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x32e6" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x32e8" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x32ea" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x32ec" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x32ee" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x32f0" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x32f2" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x32f4" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x32f6" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x32f8" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x32fa" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x32fc" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x32fe" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3300" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3302" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x3304" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x3306" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x3308" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x330a" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x330c" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x330e" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x3310" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x3312" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x3314" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x3316" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3318" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x331a" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x331c" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x331e" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3320" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3322" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3324" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3326" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3328" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x332a" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x332c" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x332e" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3330" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3332" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3334" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3336" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3338" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x333a" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x333c" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x333e" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3340" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3342" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3344" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3346" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3348" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x334a" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x334c" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x334e" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3350" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3352" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3354" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3356" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3358" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x335a" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x335c" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x335e" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3360" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3362" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3364" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3366" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3368" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x336a" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x336c" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x336e" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3370" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3372" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3374" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3376" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3378" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x337a" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x337c" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x337e" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3380" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3382" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3384" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3386" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3388" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x338a" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x338c" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x338e" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3390" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3392" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3394" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3396" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3398" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x339a" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x339c" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x339e" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33a0" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33a2" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33a4" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33a6" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33a8" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33aa" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33ac" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33ae" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33b0" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33b2" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33b4" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33b6" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33b8" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33ba" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33bc" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33be" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33c0" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33c2" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33c4" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33c6" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33c8" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33ca" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33cc" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33ce" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33d0" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33d2" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33d4" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33d6" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33d8" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33da" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33dc" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x33de" />
            </TDMA>
            <WCDMA_NB mode="16">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x33e0" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x33e2" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x33e4" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x33e6" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x33e8" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x33ea" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x33ec" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x33ee" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x33f0" visible="true" val="0xf7" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x33f2" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x33f4" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x33f6" visible="true" val="0xc4e1" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x33f8" visible="true" val="0x07f1" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x33fa" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x33fc" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x33fe" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x3400" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x3402" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x3404" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x3406" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x3408" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x340a" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x340c" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x340e" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x3410" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x3412" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x3414" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x3416" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3418" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x341a" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x341c" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x341e" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x3420" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x3422" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x3424" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x3426" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3428" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x342a" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x342c" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x342e" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x3430" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x3432" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x3434" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x3436" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x3438" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x343a" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x343c" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x343e" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x3440" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x3442" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3444" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x3446" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x3448" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x344a" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x344c" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x344e" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x3450" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x3452" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x3454" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3456" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3458" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x345a" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x345c" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x345e" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3460" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x3462" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x3464" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x3466" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x3468" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x346a" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x346c" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x346e" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3470" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x3472" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x3474" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x3476" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x3478" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x347a" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x347c" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x347e" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x3480" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x3482" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3484" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3486" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x3488" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x348a" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x348c" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x348e" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3490" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x3492" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3494" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3496" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x3498" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x349a" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x349c" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x349e" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x34a0" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x34a2" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x34a4" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x34a6" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x34a8" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x34aa" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x34ac" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x34ae" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x34b0" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x34b2" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x34b4" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x34b6" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x34b8" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x34ba" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x34bc" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x34be" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x34c0" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x34c2" visible="true" val="0x3fb2" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x34c4" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x34c6" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x34c8" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x34ca" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x34cc" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x34ce" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x34d0" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x34d2" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x34d4" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x34d6" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x34d8" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x34da" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x34dc" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x34de" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x34e0" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x34e2" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x34e4" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x34e6" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x34e8" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x34ea" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x34ec" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x34ee" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x34f0" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x34f2" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x34f4" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x34f6" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x34f8" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x34fa" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x34fc" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x34fe" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x3500" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x3502" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x3504" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x3506" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x3508" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x350a" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x350c" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x350e" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x3510" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x3512" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x3514" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x3516" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x3518" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x351a" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x351c" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x351e" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3520" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3522" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3524" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3526" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3528" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x352a" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x352c" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x352e" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3530" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3532" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3534" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3536" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3538" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x353a" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x353c" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x353e" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3540" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3542" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3544" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3546" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3548" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x354a" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x354c" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x354e" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3550" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3552" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3554" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3556" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3558" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x355a" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x355c" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x355e" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3560" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3562" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3564" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3566" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3568" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x356a" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x356c" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x356e" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3570" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3572" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3574" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3576" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3578" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x357a" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x357c" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x357e" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x3580" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x3582" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x3584" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x3586" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x3588" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x358a" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x358c" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x358e" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x3590" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x3592" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x3594" visible="true" val="0xfdaf" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x3596" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x3598" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x359a" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x359c" visible="true" val="0x07c7" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x359e" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x35a0" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x35a2" visible="true" val="0xec3d" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x35a4" visible="true" val="0xfd11" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x35a6" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x35a8" visible="true" val="0xfffffdf1" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x35aa" visible="true" val="0xffffff76" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x35ac" visible="true" val="0xffffff9e" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x35ae" visible="true" val="0xfffffea1" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x35b0" visible="true" val="0xfffffff5" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x35b2" visible="true" val="0x2a" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x35b4" visible="true" val="0x01ce" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x35b6" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x35b8" visible="true" val="0x03bf" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x35ba" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x35bc" visible="true" val="0x0358" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x35be" visible="true" val="0xf7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x35c0" visible="true" val="0x017c" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x35c2" visible="true" val="0xc8" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x35c4" visible="true" val="0x01f5" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x35c6" visible="true" val="0x0103" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x35c8" visible="true" val="0xffffeccc" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x35ca" visible="true" val="0x0103" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x35cc" visible="true" val="0x01f5" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x35ce" visible="true" val="0xc8" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x35d0" visible="true" val="0x017c" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x35d2" visible="true" val="0xf7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x35d4" visible="true" val="0x0358" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x35d6" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x35d8" visible="true" val="0x03bf" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x35da" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x35dc" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x35de" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x35e0" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x35e2" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x35e4" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x35e6" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x35e8" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x35ea" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x35ec" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x35ee" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x35f0" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x35f2" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x35f4" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x35f6" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x35f8" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x35fa" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x35fc" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x35fe" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3600" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x3602" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x3604" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x3606" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x3608" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x360a" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x360c" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x360e" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3610" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3612" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3614" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3616" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3618" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x361a" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x361c" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x361e" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x3620" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x3622" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3624" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3626" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3628" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x362a" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x362c" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x362e" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3630" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3632" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3634" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3636" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3638" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x363a" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x363c" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x363e" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3640" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x3642" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x3644" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x3646" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x3648" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x364a" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x364c" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x364e" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x3650" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x3652" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x3654" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3656" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3658" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x365a" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x365c" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x365e" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3660" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3662" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3664" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3666" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3668" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x366a" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x366c" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x366e" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3670" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3672" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3674" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3676" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3678" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x367a" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x367c" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x367e" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3680" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3682" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3684" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3686" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3688" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x368a" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x368c" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x368e" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3690" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3692" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3694" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3696" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3698" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x369a" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x369c" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x369e" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36a0" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36a2" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36a4" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36a6" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36a8" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36aa" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ac" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ae" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36b0" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36b2" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36b4" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36b6" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36b8" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ba" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36bc" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36be" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36c0" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36c2" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36c4" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36c6" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36c8" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ca" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36cc" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ce" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36d0" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36d2" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36d4" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36d6" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36d8" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36da" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36dc" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36de" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36e0" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36e2" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36e4" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36e6" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36e8" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ea" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ec" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36ee" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36f0" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36f2" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36f4" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36f6" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36f8" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36fa" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36fc" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x36fe" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3700" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3702" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3704" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3706" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3708" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x370a" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x370c" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x370e" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3710" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3712" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3714" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3716" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3718" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x371a" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x371c" />
            </WCDMA_NB>
            <WCDMA_WB mode="17">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x371e" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x3720" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x3722" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x3724" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x3726" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x3728" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x372a" visible="true" val="0x1a82" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x372c" visible="true" val="0x00" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x372e" visible="true" val="0xfa06" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x3730" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x3732" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x3734" visible="true" val="0x115f" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x3736" visible="true" val="0xfc05" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x3738" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x373a" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x373c" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x373e" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x3740" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x3742" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x3744" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x3746" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x3748" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x374a" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x374c" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x374e" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x3750" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x3752" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x3754" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3756" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3758" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x375a" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x375c" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x375e" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x3760" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x3762" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x3764" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3766" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x3768" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x376a" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x376c" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x376e" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x3770" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x3772" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x3774" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x3776" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x3778" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x377a" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x377c" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x377e" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x3780" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3782" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x3784" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x3786" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x3788" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x378a" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x378c" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x378e" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x3790" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x3792" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3794" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3796" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x3798" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x379a" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x379c" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x379e" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x37a0" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x37a2" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x37a4" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x37a6" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x37a8" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x37aa" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x37ac" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x37ae" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x37b0" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x37b2" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x37b4" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x37b6" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x37b8" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x37ba" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x37bc" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x37be" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x37c0" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x37c2" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x37c4" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x37c6" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x37c8" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x37ca" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x37cc" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x37ce" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x37d0" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x37d2" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x37d4" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x37d6" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x37d8" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x37da" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x37dc" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x37de" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x37e0" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x37e2" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x37e4" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x37e6" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x37e8" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x37ea" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x37ec" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x37ee" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x37f0" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x37f2" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x37f4" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x37f6" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x37f8" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x37fa" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x37fc" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x37fe" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3800" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3802" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3804" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3806" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3808" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x380a" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x380c" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x380e" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3810" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3812" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3814" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3816" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3818" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x381a" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x381c" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x381e" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3820" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3822" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3824" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3826" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x3828" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x382a" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x382c" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x382e" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3830" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3832" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3834" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3836" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3838" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x383a" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x383c" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x383e" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x3840" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x3842" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x3844" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x3846" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x3848" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x384a" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x384c" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x384e" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x3850" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x3852" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x3854" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x3856" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x3858" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x385a" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x385c" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x385e" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3860" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3862" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3864" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3866" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3868" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x386a" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x386c" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x386e" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3870" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3872" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3874" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3876" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3878" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x387a" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x387c" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x387e" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3880" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3882" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3884" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3886" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3888" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x388a" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x388c" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x388e" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3890" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3892" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3894" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3896" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3898" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x389a" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x389c" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x389e" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x38a0" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x38a2" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x38a4" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x38a6" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x38a8" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x38aa" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x38ac" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x38ae" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x38b0" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x38b2" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x38b4" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x38b6" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x38b8" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x38ba" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x38bc" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x38be" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x38c0" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x38c2" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x38c4" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x38c6" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x38c8" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x38ca" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x38cc" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x38ce" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x38d0" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x38d2" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x38d4" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x38d6" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x38d8" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x38da" visible="true" val="0xfc08" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x38dc" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x38de" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x38e0" visible="true" val="0xd674" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x38e2" visible="true" val="0xfc08" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x38e4" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x38e6" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x38e8" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x38ea" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x38ec" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x38ee" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x38f0" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x38f2" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x38f4" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x38f6" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x38f8" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x38fa" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x38fc" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x38fe" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3900" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3902" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x3904" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x3906" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x3908" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x390a" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x390c" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x390e" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3910" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x3912" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x3914" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x3916" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x3918" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x391a" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x391c" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x391e" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x3920" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x3922" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x3924" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x3926" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x3928" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x392a" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x392c" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x392e" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x3930" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3932" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3934" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x3936" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x3938" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x393a" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x393c" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x393e" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x3940" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x3942" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x3944" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x3946" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x3948" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x394a" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x394c" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x394e" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3950" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3952" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3954" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3956" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3958" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x395a" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x395c" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x395e" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x3960" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3962" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3964" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3966" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3968" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x396a" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x396c" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x396e" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3970" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3972" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3974" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3976" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3978" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x397a" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x397c" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x397e" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x3980" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x3982" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x3984" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x3986" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x3988" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x398a" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x398c" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x398e" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x3990" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x3992" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3994" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3996" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3998" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x399a" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x399c" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x399e" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39a0" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39a2" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39a4" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39a6" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39a8" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39aa" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ac" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ae" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39b0" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39b2" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39b4" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39b6" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39b8" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ba" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39bc" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39be" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39c0" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39c2" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39c4" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39c6" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39c8" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ca" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39cc" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ce" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39d0" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39d2" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39d4" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39d6" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39d8" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39da" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39dc" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39de" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39e0" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39e2" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39e4" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39e6" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39e8" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ea" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ec" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39ee" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39f0" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39f2" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39f4" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39f6" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39f8" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39fa" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39fc" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x39fe" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a00" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a02" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a04" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a06" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a08" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a0a" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a0c" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a0e" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a10" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a12" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a14" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a16" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a18" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a1a" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a1c" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a1e" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a20" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a22" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a24" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a26" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a28" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a2a" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a2c" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a2e" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a30" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a32" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a34" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a36" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a38" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a3a" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a3c" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a3e" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a40" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a42" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a44" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a46" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a48" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a4a" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a4c" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a4e" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a50" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a52" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a54" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a56" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a58" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3a5a" />
            </WCDMA_WB>
            <VOLTE_NB mode="18">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x3a5c" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x3a5e" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x3a60" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x3a62" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x3a64" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x3a66" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x3a68" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x3a6a" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x3a6c" visible="true" val="0xf7" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x3a6e" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x3a70" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x3a72" visible="true" val="0xc4e1" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x3a74" visible="true" val="0x07f1" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x3a76" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3a78" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x3a7a" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x3a7c" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x3a7e" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x3a80" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x3a82" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x3a84" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x3a86" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x3a88" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x3a8a" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x3a8c" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x3a8e" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x3a90" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x3a92" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3a94" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3a96" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x3a98" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x3a9a" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x3a9c" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x3a9e" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x3aa0" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x3aa2" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3aa4" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x3aa6" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x3aa8" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x3aaa" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x3aac" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x3aae" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x3ab0" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x3ab2" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x3ab4" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x3ab6" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x3ab8" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x3aba" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x3abc" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x3abe" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3ac0" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x3ac2" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x3ac4" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x3ac6" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x3ac8" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x3aca" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x3acc" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x3ace" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x3ad0" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3ad2" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3ad4" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x3ad6" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x3ad8" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x3ada" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3adc" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x3ade" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x3ae0" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x3ae2" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x3ae4" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x3ae6" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x3ae8" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x3aea" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3aec" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x3aee" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x3af0" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x3af2" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x3af4" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x3af6" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x3af8" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x3afa" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x3afc" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x3afe" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3b00" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3b02" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x3b04" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x3b06" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x3b08" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x3b0a" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3b0c" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x3b0e" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3b10" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3b12" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x3b14" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x3b16" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x3b18" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x3b1a" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x3b1c" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x3b1e" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x3b20" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x3b22" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x3b24" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x3b26" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3b28" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3b2a" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3b2c" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3b2e" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3b30" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3b32" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3b34" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x3b36" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x3b38" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3b3a" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3b3c" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3b3e" visible="true" val="0x3fb2" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3b40" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3b42" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3b44" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3b46" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x3b48" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3b4a" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3b4c" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3b4e" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3b50" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3b52" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3b54" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3b56" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3b58" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3b5a" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3b5c" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3b5e" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3b60" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3b62" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3b64" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x3b66" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3b68" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3b6a" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3b6c" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3b6e" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3b70" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3b72" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3b74" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3b76" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3b78" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x3b7a" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x3b7c" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x3b7e" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x3b80" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x3b82" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x3b84" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x3b86" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x3b88" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x3b8a" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x3b8c" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x3b8e" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x3b90" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x3b92" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x3b94" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x3b96" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x3b98" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3b9a" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3b9c" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3b9e" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3ba0" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3ba2" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3ba4" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3ba6" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3ba8" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3baa" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3bac" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3bae" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3bb0" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3bb2" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3bb4" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3bb6" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3bb8" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3bba" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3bbc" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3bbe" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3bc0" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3bc2" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3bc4" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3bc6" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3bc8" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3bca" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3bcc" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3bce" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3bd0" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3bd2" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3bd4" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3bd6" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3bd8" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3bda" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3bdc" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3bde" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3be0" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3be2" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3be4" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3be6" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3be8" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3bea" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3bec" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3bee" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3bf0" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3bf2" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3bf4" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3bf6" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3bf8" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x3bfa" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x3bfc" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x3bfe" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x3c00" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x3c02" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x3c04" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x3c06" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x3c08" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x3c0a" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x3c0c" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x3c0e" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x3c10" visible="true" val="0xfdaf" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x3c12" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x3c14" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x3c16" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x3c18" visible="true" val="0x07c7" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x3c1a" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x3c1c" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x3c1e" visible="true" val="0xec3d" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x3c20" visible="true" val="0xfd11" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x3c22" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x3c24" visible="true" val="0xfffffdf1" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x3c26" visible="true" val="0xffffff76" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x3c28" visible="true" val="0xffffff9e" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x3c2a" visible="true" val="0xfffffea1" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x3c2c" visible="true" val="0xfffffff5" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x3c2e" visible="true" val="0x2a" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x3c30" visible="true" val="0x01ce" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x3c32" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x3c34" visible="true" val="0x03bf" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x3c36" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x3c38" visible="true" val="0x0358" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x3c3a" visible="true" val="0xf7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x3c3c" visible="true" val="0x017c" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3c3e" visible="true" val="0xc8" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3c40" visible="true" val="0x01f5" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x3c42" visible="true" val="0x0103" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x3c44" visible="true" val="0xffffeccc" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x3c46" visible="true" val="0x0103" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x3c48" visible="true" val="0x01f5" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x3c4a" visible="true" val="0xc8" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x3c4c" visible="true" val="0x017c" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3c4e" visible="true" val="0xf7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x3c50" visible="true" val="0x0358" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x3c52" visible="true" val="0xfffffe6b" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x3c54" visible="true" val="0x03bf" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x3c56" visible="true" val="0xffffff22" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x3c58" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x3c5a" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x3c5c" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x3c5e" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x3c60" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x3c62" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x3c64" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x3c66" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x3c68" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x3c6a" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x3c6c" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x3c6e" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3c70" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3c72" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x3c74" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x3c76" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x3c78" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x3c7a" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3c7c" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x3c7e" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x3c80" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x3c82" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x3c84" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x3c86" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x3c88" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3c8a" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3c8c" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3c8e" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3c90" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3c92" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3c94" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3c96" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x3c98" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x3c9a" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x3c9c" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x3c9e" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3ca0" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3ca2" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3ca4" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3ca6" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3ca8" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x3caa" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3cac" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3cae" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3cb0" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3cb2" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3cb4" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3cb6" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3cb8" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3cba" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3cbc" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x3cbe" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x3cc0" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x3cc2" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x3cc4" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x3cc6" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x3cc8" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x3cca" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x3ccc" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x3cce" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x3cd0" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cd2" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cd4" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cd6" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cd8" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cda" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cdc" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cde" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3ce0" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3ce2" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3ce4" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3ce6" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3ce8" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cea" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cec" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cee" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cf0" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cf2" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cf4" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cf6" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cf8" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cfa" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cfc" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3cfe" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d00" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d02" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d04" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d06" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d08" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d0a" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d0c" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d0e" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d10" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d12" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d14" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d16" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d18" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d1a" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d1c" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d1e" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d20" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d22" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d24" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d26" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d28" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d2a" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d2c" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d2e" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d30" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d32" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d34" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d36" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d38" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d3a" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d3c" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d3e" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d40" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d42" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d44" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d46" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d48" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d4a" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d4c" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d4e" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d50" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d52" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d54" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d56" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d58" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d5a" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d5c" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d5e" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d60" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d62" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d64" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d66" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d68" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d6a" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d6c" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d6e" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d70" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d72" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d74" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d76" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d78" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d7a" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d7c" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d7e" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d80" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d82" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d84" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d86" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d88" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d8a" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d8c" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d8e" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d90" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d92" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d94" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d96" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x3d98" />
            </VOLTE_NB>
            <VOLTE_WB mode="19">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x3d9a" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x3d9c" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x3d9e" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x3da0" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x3da2" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x3da4" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x3da6" visible="true" val="0x1a82" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x3da8" visible="true" val="0x00" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x3daa" visible="true" val="0xfa06" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x3dac" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x3dae" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x3db0" visible="true" val="0x115f" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x3db2" visible="true" val="0xfc05" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x3db4" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3db6" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x3db8" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x3dba" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x3dbc" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x3dbe" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x3dc0" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x3dc2" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x3dc4" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x3dc6" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x3dc8" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x3dca" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x3dcc" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x3dce" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x3dd0" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3dd2" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3dd4" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x3dd6" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x3dd8" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x3dda" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x3ddc" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x3dde" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x3de0" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3de2" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x3de4" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x3de6" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x3de8" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x3dea" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x3dec" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x3dee" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x3df0" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x3df2" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x3df4" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x3df6" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x3df8" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x3dfa" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x3dfc" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x3dfe" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x3e00" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x3e02" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x3e04" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x3e06" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x3e08" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x3e0a" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x3e0c" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x3e0e" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3e10" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x3e12" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x3e14" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x3e16" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x3e18" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3e1a" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x3e1c" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x3e1e" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x3e20" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x3e22" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x3e24" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x3e26" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x3e28" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x3e2a" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x3e2c" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x3e2e" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x3e30" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x3e32" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x3e34" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x3e36" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x3e38" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x3e3a" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x3e3c" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3e3e" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3e40" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x3e42" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x3e44" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x3e46" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x3e48" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3e4a" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x3e4c" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3e4e" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3e50" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x3e52" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x3e54" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x3e56" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x3e58" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x3e5a" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x3e5c" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x3e5e" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x3e60" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x3e62" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x3e64" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3e66" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3e68" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3e6a" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3e6c" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3e6e" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3e70" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3e72" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x3e74" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x3e76" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x3e78" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x3e7a" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3e7c" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3e7e" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3e80" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3e82" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3e84" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x3e86" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3e88" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3e8a" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3e8c" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3e8e" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3e90" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3e92" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3e94" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3e96" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3e98" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3e9a" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3e9c" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3e9e" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3ea0" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3ea2" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x3ea4" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3ea6" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3ea8" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3eaa" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3eac" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3eae" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3eb0" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3eb2" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3eb4" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3eb6" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x3eb8" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x3eba" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x3ebc" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x3ebe" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x3ec0" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x3ec2" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x3ec4" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x3ec6" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x3ec8" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x3eca" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x3ecc" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x3ece" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x3ed0" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x3ed2" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x3ed4" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x3ed6" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3ed8" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3eda" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3edc" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3ede" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3ee0" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3ee2" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3ee4" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3ee6" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3ee8" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3eea" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3eec" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3eee" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3ef0" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3ef2" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3ef4" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3ef6" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3ef8" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3efa" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3efc" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3efe" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3f00" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3f02" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3f04" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3f06" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3f08" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3f0a" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3f0c" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3f0e" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3f10" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3f12" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3f14" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3f16" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3f18" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3f1a" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3f1c" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3f1e" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3f20" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3f22" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3f24" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3f26" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3f28" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3f2a" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3f2c" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3f2e" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3f30" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3f32" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3f34" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3f36" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x3f38" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x3f3a" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x3f3c" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x3f3e" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x3f40" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x3f42" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x3f44" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x3f46" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x3f48" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x3f4a" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x3f4c" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x3f4e" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x3f50" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x3f52" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x3f54" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x3f56" visible="true" val="0xfc08" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x3f58" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x3f5a" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x3f5c" visible="true" val="0xd674" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x3f5e" visible="true" val="0xfc08" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x3f60" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x3f62" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x3f64" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x3f66" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x3f68" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x3f6a" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x3f6c" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x3f6e" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x3f70" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x3f72" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x3f74" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x3f76" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x3f78" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x3f7a" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x3f7c" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x3f7e" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x3f80" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x3f82" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x3f84" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x3f86" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x3f88" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x3f8a" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x3f8c" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x3f8e" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x3f90" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x3f92" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x3f94" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x3f96" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x3f98" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x3f9a" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x3f9c" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x3f9e" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x3fa0" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x3fa2" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x3fa4" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x3fa6" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x3fa8" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x3faa" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x3fac" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x3fae" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x3fb0" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x3fb2" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x3fb4" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x3fb6" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x3fb8" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x3fba" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x3fbc" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x3fbe" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x3fc0" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x3fc2" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x3fc4" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x3fc6" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x3fc8" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x3fca" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x3fcc" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x3fce" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x3fd0" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x3fd2" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x3fd4" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x3fd6" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x3fd8" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x3fda" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x3fdc" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x3fde" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x3fe0" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x3fe2" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x3fe4" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x3fe6" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x3fe8" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x3fea" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x3fec" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x3fee" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x3ff0" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x3ff2" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x3ff4" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x3ff6" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x3ff8" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x3ffa" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x3ffc" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x3ffe" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x4000" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x4002" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x4004" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x4006" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x4008" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x400a" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x400c" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x400e" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4010" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4012" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4014" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4016" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4018" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x401a" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x401c" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x401e" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4020" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4022" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4024" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4026" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4028" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x402a" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x402c" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x402e" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4030" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4032" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4034" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4036" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4038" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x403a" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x403c" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x403e" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4040" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4042" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4044" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4046" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4048" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x404a" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x404c" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x404e" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4050" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4052" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4054" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4056" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4058" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x405a" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x405c" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x405e" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4060" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4062" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4064" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4066" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4068" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x406a" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x406c" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x406e" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4070" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4072" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4074" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4076" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4078" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x407a" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x407c" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x407e" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4080" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4082" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4084" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4086" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4088" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x408a" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x408c" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x408e" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4090" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4092" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4094" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4096" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4098" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x409a" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x409c" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x409e" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40a0" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40a2" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40a4" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40a6" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40a8" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40aa" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40ac" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40ae" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40b0" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40b2" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40b4" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40b6" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40b8" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40ba" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40bc" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40be" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40c0" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40c2" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40c4" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40c6" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40c8" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40ca" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40cc" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40ce" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40d0" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40d2" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40d4" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x40d6" />
            </VOLTE_WB>
            <VOIP mode="20">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x40d8" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x40da" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x40dc" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x40de" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x40e0" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x40e2" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x40e4" visible="true" val="0x1a82" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x40e6" visible="true" val="0x00" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x40e8" visible="true" val="0xfa06" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x40ea" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x40ec" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x40ee" visible="true" val="0x115f" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x40f0" visible="true" val="0xfc05" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x40f2" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x40f4" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x40f6" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x40f8" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x40fa" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x40fc" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x40fe" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x4100" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x4102" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x4104" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x4106" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x4108" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x410a" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x410c" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x410e" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x4110" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x4112" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x4114" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x4116" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4118" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x411a" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x411c" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x411e" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x4120" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4122" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x4124" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x4126" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x4128" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x412a" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x412c" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x412e" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x4130" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x4132" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x4134" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x4136" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x4138" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x413a" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x413c" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x413e" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x4140" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x4142" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x4144" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x4146" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x4148" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x414a" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x414c" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x414e" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x4150" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x4152" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x4154" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x4156" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x4158" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x415a" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x415c" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x415e" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x4160" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x4162" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x4164" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x4166" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x4168" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x416a" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x416c" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x416e" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x4170" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x4172" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x4174" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x4176" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x4178" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x417a" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x417c" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x417e" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x4180" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x4182" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4184" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x4186" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4188" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x418a" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x418c" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x418e" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x4190" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x4192" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x4194" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x4196" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x4198" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x419a" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x419c" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x419e" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x41a0" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x41a2" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x41a4" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x41a6" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x41a8" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x41aa" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x41ac" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x41ae" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x41b0" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x41b2" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x41b4" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x41b6" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x41b8" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x41ba" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x41bc" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x41be" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x41c0" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x41c2" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x41c4" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x41c6" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x41c8" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x41ca" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x41cc" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x41ce" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x41d0" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x41d2" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x41d4" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x41d6" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x41d8" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x41da" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x41dc" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x41de" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x41e0" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x41e2" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x41e4" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x41e6" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x41e8" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x41ea" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x41ec" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x41ee" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x41f0" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x41f2" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x41f4" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x41f6" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x41f8" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x41fa" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x41fc" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x41fe" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x4200" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x4202" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x4204" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x4206" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x4208" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x420a" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x420c" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x420e" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x4210" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x4212" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x4214" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4216" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4218" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x421a" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x421c" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x421e" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4220" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4222" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4224" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4226" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4228" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x422a" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x422c" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x422e" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4230" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4232" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4234" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4236" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4238" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x423a" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x423c" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x423e" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4240" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4242" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4244" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4246" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4248" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x424a" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x424c" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x424e" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4250" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4252" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4254" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4256" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4258" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x425a" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x425c" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x425e" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4260" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4262" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4264" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4266" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4268" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x426a" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x426c" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x426e" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4270" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4272" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4274" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x4276" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x4278" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x427a" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x427c" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x427e" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x4280" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x4282" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x4284" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4286" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4288" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x428a" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x428c" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x428e" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x4290" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x4292" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x4294" visible="true" val="0xfc08" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x4296" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4298" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x429a" visible="true" val="0xd674" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x429c" visible="true" val="0xfc08" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x429e" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x42a0" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x42a2" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x42a4" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x42a6" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x42a8" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x42aa" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x42ac" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x42ae" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x42b0" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x42b2" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x42b4" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x42b6" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x42b8" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x42ba" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x42bc" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x42be" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x42c0" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x42c2" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x42c4" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x42c6" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x42c8" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x42ca" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x42cc" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x42ce" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x42d0" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x42d2" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x42d4" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x42d6" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x42d8" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x42da" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x42dc" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x42de" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x42e0" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x42e2" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x42e4" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x42e6" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x42e8" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x42ea" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x42ec" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x42ee" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x42f0" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x42f2" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x42f4" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x42f6" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x42f8" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x42fa" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x42fc" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x42fe" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x4300" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x4302" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x4304" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4306" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4308" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x430a" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x430c" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x430e" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4310" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4312" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x4314" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x4316" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x4318" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x431a" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x431c" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x431e" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x4320" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x4322" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4324" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4326" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4328" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x432a" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x432c" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x432e" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x4330" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x4332" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4334" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4336" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4338" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x433a" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x433c" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x433e" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x4340" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x4342" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x4344" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x4346" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x4348" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x434a" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x434c" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x434e" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4350" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4352" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4354" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4356" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4358" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x435a" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x435c" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x435e" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4360" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4362" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4364" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4366" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4368" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x436a" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x436c" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x436e" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4370" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4372" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4374" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4376" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4378" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x437a" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x437c" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x437e" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4380" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4382" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4384" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4386" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4388" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x438a" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x438c" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x438e" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4390" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4392" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4394" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4396" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4398" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x439a" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x439c" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x439e" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43a0" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43a2" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43a4" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43a6" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43a8" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43aa" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ac" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ae" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43b0" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43b2" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43b4" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43b6" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43b8" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ba" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43bc" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43be" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43c0" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43c2" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43c4" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43c6" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43c8" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ca" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43cc" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ce" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43d0" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43d2" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43d4" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43d6" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43d8" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43da" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43dc" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43de" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43e0" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43e2" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43e4" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43e6" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43e8" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ea" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ec" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43ee" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43f0" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43f2" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43f4" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43f6" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43f8" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43fa" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43fc" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x43fe" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4400" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4402" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4404" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4406" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4408" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x440a" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x440c" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x440e" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4410" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4412" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4414" />
            </VOIP>
        </Headset4P>
        <Headset3P>
            <GSM mode="21">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x4416" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x4418" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x441a" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x441c" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x441e" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4420" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4422" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4424" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4426" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x4428" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x442a" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x442c" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x442e" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x4430" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x4432" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x4434" visible="true" val="0xfffffeea" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x4436" visible="true" val="0xffffff85" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x4438" visible="true" val="0xffffffb7" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x443a" visible="true" val="0xffffff41" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x443c" visible="true" val="0x0d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x443e" visible="true" val="0x18" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x4440" visible="true" val="0x014c" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x4442" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x4444" visible="true" val="0x0236" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x4446" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x4448" visible="true" val="0x026a" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x444a" visible="true" val="0x99" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x444c" visible="true" val="0x01c5" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x444e" visible="true" val="0x37" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x4450" visible="true" val="0x0244" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x4452" visible="true" val="0x6b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x4454" visible="true" val="0xffffef98" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4456" visible="true" val="0x6b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4458" visible="true" val="0x0244" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x445a" visible="true" val="0x37" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x445c" visible="true" val="0x01c5" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x445e" visible="true" val="0x99" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4460" visible="true" val="0x026a" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x4462" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x4464" visible="true" val="0x0236" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x4466" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x4468" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x446a" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x446c" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x446e" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x4470" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x4472" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x4474" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x4476" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x4478" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x447a" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x447c" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x447e" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x4480" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x4482" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x4484" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x4486" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x4488" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x448a" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x448c" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x448e" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x4490" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x4492" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x4494" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x4496" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x4498" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x449a" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x449c" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x449e" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x44a0" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x44a2" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x44a4" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x44a6" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x44a8" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x44aa" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x44ac" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x44ae" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x44b0" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x44b2" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x44b4" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x44b6" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x44b8" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x44ba" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x44bc" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x44be" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x44c0" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x44c2" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x44c4" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x44c6" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x44c8" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x44ca" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x44cc" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x44ce" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x44d0" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x44d2" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x44d4" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x44d6" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x44d8" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x44da" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x44dc" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x44de" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x44e0" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x44e2" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x44e4" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x44e6" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x44e8" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x44ea" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x44ec" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x44ee" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x44f0" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x44f2" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x44f4" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x44f6" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x44f8" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x44fa" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x44fc" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x44fe" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4500" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4502" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4504" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4506" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4508" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x450a" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x450c" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x450e" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4510" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4512" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4514" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4516" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4518" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x451a" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x451c" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x451e" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4520" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4522" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4524" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4526" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4528" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x452a" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x452c" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x452e" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4530" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4532" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x4534" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x4536" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x4538" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x453a" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x453c" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x453e" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x4540" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x4542" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x4544" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x4546" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x4548" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x454a" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x454c" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x454e" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x4550" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x4552" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4554" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4556" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4558" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x455a" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x455c" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x455e" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4560" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4562" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4564" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4566" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4568" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x456a" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x456c" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x456e" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4570" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4572" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4574" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4576" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4578" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x457a" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x457c" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x457e" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4580" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4582" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4584" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4586" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4588" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x458a" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x458c" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x458e" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4590" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4592" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4594" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4596" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4598" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x459a" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x459c" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x459e" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x45a0" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x45a2" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x45a4" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x45a6" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x45a8" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x45aa" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x45ac" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x45ae" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x45b0" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x45b2" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x45b4" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x45b6" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x45b8" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x45ba" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x45bc" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x45be" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x45c0" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x45c2" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x45c4" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x45c6" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x45c8" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x45ca" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x45cc" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x45ce" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x45d0" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x45d2" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x45d4" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x45d6" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x45d8" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x45da" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x45dc" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x45de" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x45e0" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x45e2" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x45e4" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x45e6" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x45e8" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x45ea" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x45ec" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x45ee" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x45f0" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x45f2" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x45f4" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x45f6" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x45f8" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x45fa" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x45fc" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x45fe" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4600" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4602" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x4604" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x4606" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x4608" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x460a" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x460c" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x460e" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x4610" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x4612" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x4614" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x4616" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x4618" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x461a" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x461c" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x461e" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x4620" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x4622" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x4624" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x4626" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x4628" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x462a" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x462c" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x462e" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x4630" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4632" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x4634" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4636" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x4638" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x463a" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x463c" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x463e" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x4640" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x4642" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4644" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4646" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4648" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x464a" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x464c" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x464e" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4650" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x4652" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x4654" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x4656" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x4658" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x465a" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x465c" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x465e" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x4660" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4662" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4664" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4666" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4668" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x466a" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x466c" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x466e" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x4670" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4672" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4674" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4676" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x4678" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x467a" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x467c" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x467e" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x4680" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x4682" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x4684" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x4686" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x4688" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x468a" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x468c" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x468e" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4690" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4692" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4694" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4696" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4698" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x469a" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x469c" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x469e" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46a0" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46a2" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46a4" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46a6" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46a8" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46aa" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ac" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ae" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46b0" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46b2" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46b4" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46b6" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46b8" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ba" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46bc" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46be" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46c0" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46c2" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46c4" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46c6" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46c8" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ca" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46cc" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ce" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46d0" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46d2" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46d4" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46d6" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46d8" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46da" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46dc" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46de" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46e0" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46e2" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46e4" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46e6" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46e8" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ea" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ec" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46ee" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46f0" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46f2" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46f4" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46f6" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46f8" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46fa" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46fc" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x46fe" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4700" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4702" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4704" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4706" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4708" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x470a" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x470c" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x470e" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4710" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4712" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4714" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4716" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4718" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x471a" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x471c" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x471e" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4720" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4722" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4724" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4726" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4728" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x472a" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x472c" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x472e" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4730" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4732" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4734" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4736" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4738" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x473a" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x473c" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x473e" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4740" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4742" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4744" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4746" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4748" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x474a" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x474c" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x474e" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4750" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4752" />
            </GSM>
            <TDMA mode="22">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x4754" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x4756" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x4758" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x475a" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x475c" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x475e" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4760" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4762" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4764" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x4766" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4768" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x476a" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x476c" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x476e" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x4770" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x4772" visible="true" val="0xfffffeea" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x4774" visible="true" val="0xffffff85" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x4776" visible="true" val="0xffffffb7" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x4778" visible="true" val="0xffffff41" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x477a" visible="true" val="0x0d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x477c" visible="true" val="0x18" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x477e" visible="true" val="0x014c" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x4780" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x4782" visible="true" val="0x0236" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x4784" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x4786" visible="true" val="0x026a" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x4788" visible="true" val="0x99" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x478a" visible="true" val="0x01c5" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x478c" visible="true" val="0x37" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x478e" visible="true" val="0x0244" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x4790" visible="true" val="0x6b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x4792" visible="true" val="0xffffef98" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4794" visible="true" val="0x6b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4796" visible="true" val="0x0244" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x4798" visible="true" val="0x37" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x479a" visible="true" val="0x01c5" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x479c" visible="true" val="0x99" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x479e" visible="true" val="0x026a" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x47a0" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x47a2" visible="true" val="0x0236" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x47a4" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x47a6" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x47a8" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x47aa" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x47ac" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x47ae" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x47b0" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x47b2" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x47b4" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x47b6" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x47b8" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x47ba" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x47bc" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x47be" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x47c0" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x47c2" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x47c4" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x47c6" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x47c8" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x47ca" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x47cc" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x47ce" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x47d0" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x47d2" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x47d4" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x47d6" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x47d8" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x47da" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x47dc" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x47de" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x47e0" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x47e2" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x47e4" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x47e6" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x47e8" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x47ea" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x47ec" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x47ee" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x47f0" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x47f2" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x47f4" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x47f6" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x47f8" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x47fa" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x47fc" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x47fe" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4800" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x4802" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4804" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x4806" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x4808" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x480a" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x480c" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x480e" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x4810" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x4812" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x4814" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x4816" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x4818" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x481a" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x481c" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x481e" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4820" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4822" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4824" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4826" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4828" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x482a" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x482c" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x482e" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x4830" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x4832" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x4834" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4836" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4838" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x483a" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x483c" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x483e" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4840" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4842" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4844" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4846" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4848" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x484a" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x484c" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x484e" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4850" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4852" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4854" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4856" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x4858" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x485a" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x485c" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x485e" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4860" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4862" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4864" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4866" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x4868" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x486a" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x486c" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x486e" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4870" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x4872" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x4874" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x4876" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x4878" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x487a" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x487c" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x487e" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x4880" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x4882" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x4884" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x4886" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x4888" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x488a" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x488c" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x488e" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x4890" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4892" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4894" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4896" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4898" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x489a" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x489c" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x489e" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x48a0" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x48a2" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x48a4" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x48a6" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x48a8" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x48aa" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x48ac" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x48ae" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x48b0" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x48b2" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x48b4" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x48b6" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x48b8" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x48ba" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x48bc" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x48be" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x48c0" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x48c2" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x48c4" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x48c6" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x48c8" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x48ca" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x48cc" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x48ce" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x48d0" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x48d2" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x48d4" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x48d6" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x48d8" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x48da" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x48dc" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x48de" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x48e0" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x48e2" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x48e4" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x48e6" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x48e8" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x48ea" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x48ec" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x48ee" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x48f0" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x48f2" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x48f4" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x48f6" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x48f8" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x48fa" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x48fc" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x48fe" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x4900" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4902" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4904" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4906" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4908" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x490a" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x490c" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x490e" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x4910" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x4912" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4914" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x4916" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x4918" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x491a" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x491c" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x491e" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x4920" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x4922" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x4924" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x4926" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x4928" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x492a" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x492c" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x492e" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x4930" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x4932" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x4934" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x4936" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x4938" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x493a" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x493c" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x493e" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4940" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x4942" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x4944" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x4946" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4948" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x494a" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x494c" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x494e" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x4950" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x4952" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x4954" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x4956" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x4958" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x495a" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x495c" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x495e" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x4960" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x4962" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x4964" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x4966" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x4968" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x496a" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x496c" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x496e" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4970" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x4972" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4974" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x4976" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x4978" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x497a" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x497c" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x497e" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x4980" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4982" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4984" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4986" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4988" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x498a" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x498c" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x498e" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x4990" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x4992" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x4994" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x4996" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4998" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x499a" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x499c" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x499e" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x49a0" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x49a2" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x49a4" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x49a6" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x49a8" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x49aa" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x49ac" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x49ae" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x49b0" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x49b2" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x49b4" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x49b6" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x49b8" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x49ba" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x49bc" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x49be" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x49c0" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x49c2" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x49c4" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x49c6" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x49c8" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49ca" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49cc" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49ce" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49d0" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49d2" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49d4" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49d6" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49d8" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49da" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49dc" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49de" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49e0" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49e2" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49e4" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49e6" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49e8" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49ea" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49ec" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49ee" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49f0" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49f2" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49f4" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49f6" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49f8" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49fa" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49fc" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x49fe" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a00" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a02" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a04" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a06" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a08" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a0a" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a0c" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a0e" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a10" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a12" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a14" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a16" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a18" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a1a" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a1c" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a1e" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a20" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a22" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a24" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a26" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a28" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a2a" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a2c" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a2e" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a30" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a32" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a34" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a36" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a38" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a3a" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a3c" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a3e" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a40" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a42" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a44" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a46" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a48" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a4a" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a4c" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a4e" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a50" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a52" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a54" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a56" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a58" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a5a" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a5c" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a5e" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a60" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a62" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a64" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a66" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a68" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a6a" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a6c" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a6e" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a70" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a72" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a74" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a76" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a78" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a7a" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a7c" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a7e" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a80" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a82" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a84" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a86" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a88" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a8a" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a8c" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a8e" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4a90" />
            </TDMA>
            <WCDMA_NB mode="23">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x4a92" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x4a94" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x4a96" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x4a98" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x4a9a" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4a9c" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4a9e" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4aa0" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4aa2" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x4aa4" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4aa6" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x4aa8" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x4aaa" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x4aac" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x4aae" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x4ab0" visible="true" val="0xfffffeea" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x4ab2" visible="true" val="0xffffff85" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x4ab4" visible="true" val="0xffffffb7" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x4ab6" visible="true" val="0xffffff41" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x4ab8" visible="true" val="0x0d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x4aba" visible="true" val="0x18" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x4abc" visible="true" val="0x014c" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x4abe" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x4ac0" visible="true" val="0x0236" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x4ac2" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x4ac4" visible="true" val="0x026a" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x4ac6" visible="true" val="0x99" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x4ac8" visible="true" val="0x01c5" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x4aca" visible="true" val="0x37" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x4acc" visible="true" val="0x0244" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x4ace" visible="true" val="0x6b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x4ad0" visible="true" val="0xffffef98" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4ad2" visible="true" val="0x6b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4ad4" visible="true" val="0x0244" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x4ad6" visible="true" val="0x37" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x4ad8" visible="true" val="0x01c5" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x4ada" visible="true" val="0x99" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4adc" visible="true" val="0x026a" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x4ade" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x4ae0" visible="true" val="0x0236" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x4ae2" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x4ae4" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x4ae6" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x4ae8" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x4aea" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x4aec" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x4aee" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x4af0" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x4af2" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x4af4" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x4af6" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x4af8" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x4afa" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x4afc" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x4afe" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x4b00" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x4b02" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x4b04" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x4b06" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x4b08" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x4b0a" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x4b0c" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x4b0e" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x4b10" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x4b12" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x4b14" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x4b16" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x4b18" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x4b1a" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x4b1c" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x4b1e" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x4b20" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x4b22" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x4b24" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x4b26" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x4b28" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x4b2a" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x4b2c" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x4b2e" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x4b30" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x4b32" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x4b34" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x4b36" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x4b38" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x4b3a" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x4b3c" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4b3e" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x4b40" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4b42" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x4b44" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x4b46" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x4b48" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x4b4a" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x4b4c" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x4b4e" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x4b50" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x4b52" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x4b54" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x4b56" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x4b58" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x4b5a" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x4b5c" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4b5e" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4b60" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4b62" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4b64" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4b66" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4b68" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4b6a" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x4b6c" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x4b6e" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x4b70" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x4b72" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4b74" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4b76" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x4b78" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x4b7a" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4b7c" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4b7e" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4b80" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4b82" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4b84" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4b86" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x4b88" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x4b8a" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4b8c" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4b8e" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4b90" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4b92" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4b94" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x4b96" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x4b98" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4b9a" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4b9c" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4b9e" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4ba0" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4ba2" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4ba4" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x4ba6" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x4ba8" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4baa" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4bac" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4bae" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x4bb0" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x4bb2" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x4bb4" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x4bb6" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x4bb8" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x4bba" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x4bbc" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x4bbe" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x4bc0" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x4bc2" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x4bc4" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x4bc6" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x4bc8" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x4bca" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x4bcc" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x4bce" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4bd0" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4bd2" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4bd4" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4bd6" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4bd8" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4bda" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4bdc" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4bde" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4be0" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4be2" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4be4" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4be6" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4be8" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4bea" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4bec" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4bee" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4bf0" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4bf2" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4bf4" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4bf6" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4bf8" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4bfa" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4bfc" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4bfe" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4c00" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4c02" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4c04" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4c06" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4c08" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4c0a" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4c0c" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4c0e" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4c10" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4c12" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4c14" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4c16" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4c18" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4c1a" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4c1c" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4c1e" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4c20" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4c22" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4c24" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4c26" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4c28" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4c2a" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4c2c" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4c2e" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x4c30" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x4c32" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x4c34" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x4c36" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x4c38" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x4c3a" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x4c3c" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x4c3e" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4c40" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4c42" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4c44" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4c46" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x4c48" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x4c4a" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x4c4c" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x4c4e" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x4c50" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4c52" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x4c54" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x4c56" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x4c58" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x4c5a" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x4c5c" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x4c5e" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x4c60" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x4c62" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x4c64" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x4c66" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x4c68" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x4c6a" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x4c6c" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x4c6e" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x4c70" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x4c72" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x4c74" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x4c76" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x4c78" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x4c7a" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4c7c" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4c7e" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x4c80" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x4c82" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x4c84" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4c86" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x4c88" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x4c8a" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x4c8c" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x4c8e" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x4c90" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x4c92" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x4c94" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x4c96" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x4c98" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x4c9a" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x4c9c" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x4c9e" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x4ca0" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x4ca2" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x4ca4" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x4ca6" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x4ca8" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x4caa" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x4cac" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4cae" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x4cb0" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4cb2" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x4cb4" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x4cb6" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x4cb8" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x4cba" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x4cbc" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x4cbe" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4cc0" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4cc2" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4cc4" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4cc6" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4cc8" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4cca" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4ccc" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x4cce" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x4cd0" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x4cd2" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x4cd4" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4cd6" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4cd8" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x4cda" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x4cdc" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4cde" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4ce0" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4ce2" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4ce4" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4ce6" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4ce8" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x4cea" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x4cec" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4cee" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4cf0" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4cf2" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x4cf4" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x4cf6" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x4cf8" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x4cfa" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x4cfc" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x4cfe" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x4d00" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x4d02" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x4d04" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x4d06" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d08" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d0a" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d0c" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d0e" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d10" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d12" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d14" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d16" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d18" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d1a" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d1c" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d1e" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d20" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d22" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d24" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d26" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d28" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d2a" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d2c" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d2e" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d30" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d32" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d34" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d36" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d38" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d3a" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d3c" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d3e" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d40" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d42" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d44" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d46" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d48" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d4a" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d4c" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d4e" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d50" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d52" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d54" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d56" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d58" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d5a" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d5c" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d5e" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d60" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d62" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d64" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d66" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d68" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d6a" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d6c" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d6e" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d70" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d72" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d74" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d76" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d78" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d7a" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d7c" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d7e" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d80" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d82" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d84" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d86" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d88" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d8a" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d8c" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d8e" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d90" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d92" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d94" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d96" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d98" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d9a" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d9c" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4d9e" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4da0" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4da2" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4da4" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4da6" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4da8" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4daa" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dac" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dae" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4db0" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4db2" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4db4" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4db6" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4db8" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dba" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dbc" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dbe" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dc0" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dc2" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dc4" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dc6" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dc8" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dca" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dcc" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x4dce" />
            </WCDMA_NB>
            <WCDMA_WB mode="24">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x4dd0" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x4dd2" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x4dd4" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x4dd6" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x4dd8" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4dda" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4ddc" visible="true" val="0x36a9" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4dde" visible="true" val="0x3b20" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4de0" visible="true" val="0x07f6" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x4de2" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4de4" visible="true" val="0x3d88" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x4de6" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x4de8" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x4dea" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x4dec" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x4dee" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x4df0" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x4df2" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x4df4" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x4df6" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x4df8" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x4dfa" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x4dfc" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x4dfe" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x4e00" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x4e02" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x4e04" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x4e06" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x4e08" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x4e0a" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x4e0c" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x4e0e" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4e10" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4e12" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x4e14" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x4e16" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x4e18" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4e1a" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x4e1c" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x4e1e" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x4e20" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x4e22" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x4e24" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x4e26" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x4e28" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x4e2a" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x4e2c" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x4e2e" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x4e30" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x4e32" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x4e34" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x4e36" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x4e38" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x4e3a" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x4e3c" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x4e3e" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x4e40" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x4e42" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x4e44" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x4e46" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x4e48" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x4e4a" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x4e4c" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x4e4e" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x4e50" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x4e52" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x4e54" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x4e56" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x4e58" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x4e5a" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x4e5c" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x4e5e" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x4e60" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x4e62" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x4e64" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x4e66" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x4e68" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x4e6a" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x4e6c" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x4e6e" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x4e70" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x4e72" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x4e74" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x4e76" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x4e78" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x4e7a" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4e7c" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x4e7e" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4e80" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x4e82" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x4e84" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x4e86" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x4e88" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x4e8a" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x4e8c" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x4e8e" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x4e90" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x4e92" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x4e94" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x4e96" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x4e98" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x4e9a" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4e9c" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4e9e" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4ea0" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4ea2" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4ea4" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4ea6" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4ea8" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x4eaa" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x4eac" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x4eae" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x4eb0" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4eb2" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4eb4" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x4eb6" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x4eb8" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4eba" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4ebc" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4ebe" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4ec0" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4ec2" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4ec4" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x4ec6" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x4ec8" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4eca" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4ecc" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4ece" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x4ed0" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x4ed2" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x4ed4" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x4ed6" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x4ed8" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x4eda" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x4edc" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x4ede" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x4ee0" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x4ee2" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x4ee4" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x4ee6" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x4ee8" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x4eea" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x4eec" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x4eee" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x4ef0" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x4ef2" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x4ef4" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x4ef6" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x4ef8" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x4efa" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x4efc" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x4efe" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x4f00" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x4f02" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x4f04" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x4f06" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x4f08" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x4f0a" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x4f0c" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4f0e" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4f10" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4f12" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4f14" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4f16" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4f18" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4f1a" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4f1c" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4f1e" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4f20" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4f22" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4f24" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4f26" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4f28" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4f2a" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4f2c" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4f2e" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4f30" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4f32" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4f34" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4f36" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4f38" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4f3a" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4f3c" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4f3e" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4f40" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4f42" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4f44" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4f46" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4f48" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4f4a" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4f4c" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4f4e" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4f50" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4f52" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4f54" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4f56" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4f58" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4f5a" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4f5c" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4f5e" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4f60" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x4f62" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x4f64" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x4f66" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x4f68" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x4f6a" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x4f6c" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x4f6e" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x4f70" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x4f72" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x4f74" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x4f76" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x4f78" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x4f7a" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x4f7c" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x4f7e" val="0x0107" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x4f80" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x4f82" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x4f84" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x4f86" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x4f88" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x4f8a" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x4f8c" visible="true" val="0xfc03" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x4f8e" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x4f90" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x4f92" visible="true" val="0xd670" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x4f94" visible="true" val="0xfc03" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x4f96" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x4f98" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x4f9a" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x4f9c" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x4f9e" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x4fa0" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x4fa2" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x4fa4" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x4fa6" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x4fa8" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x4faa" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x4fac" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x4fae" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x4fb0" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x4fb2" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x4fb4" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x4fb6" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x4fb8" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x4fba" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x4fbc" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x4fbe" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x4fc0" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x4fc2" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x4fc4" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x4fc6" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x4fc8" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x4fca" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x4fcc" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x4fce" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x4fd0" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x4fd2" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x4fd4" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x4fd6" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x4fd8" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x4fda" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x4fdc" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x4fde" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x4fe0" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x4fe2" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x4fe4" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x4fe6" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x4fe8" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x4fea" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x4fec" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x4fee" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x4ff0" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x4ff2" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x4ff4" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x4ff6" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x4ff8" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x4ffa" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x4ffc" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x4ffe" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5000" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5002" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5004" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5006" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5008" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x500a" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x500c" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x500e" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x5010" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x5012" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5014" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5016" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5018" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x501a" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x501c" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x501e" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5020" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5022" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5024" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5026" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5028" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x502a" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x502c" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x502e" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5030" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x5032" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x5034" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x5036" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x5038" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x503a" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x503c" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x503e" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x5040" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x5042" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x5044" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5046" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5048" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x504a" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x504c" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x504e" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5050" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5052" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5054" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5056" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5058" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x505a" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x505c" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x505e" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5060" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5062" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5064" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5066" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5068" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x506a" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x506c" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x506e" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5070" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5072" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5074" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5076" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5078" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x507a" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x507c" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x507e" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5080" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5082" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5084" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5086" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5088" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x508a" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x508c" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x508e" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5090" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5092" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5094" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5096" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5098" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x509a" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x509c" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x509e" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50a0" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50a2" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50a4" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50a6" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50a8" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50aa" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ac" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ae" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50b0" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50b2" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50b4" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50b6" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50b8" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ba" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50bc" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50be" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50c0" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50c2" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50c4" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50c6" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50c8" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ca" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50cc" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ce" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50d0" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50d2" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50d4" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50d6" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50d8" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50da" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50dc" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50de" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50e0" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50e2" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50e4" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50e6" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50e8" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ea" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ec" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50ee" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50f0" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50f2" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50f4" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50f6" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50f8" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50fa" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50fc" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x50fe" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5100" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5102" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5104" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5106" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5108" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x510a" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x510c" />
            </WCDMA_WB>
            <VOLTE_NB mode="25">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x510e" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x5110" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x5112" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x5114" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x5116" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5118" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x511a" visible="true" val="0x3274" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x511c" visible="true" val="0x13c6" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x511e" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x5120" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x5122" visible="true" val="0x209b" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x5124" visible="true" val="0xcf58" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x5126" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5128" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x512a" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x512c" visible="true" val="0xfffffeea" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x512e" visible="true" val="0xffffff85" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x5130" visible="true" val="0xffffffb7" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x5132" visible="true" val="0xffffff41" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x5134" visible="true" val="0x0d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x5136" visible="true" val="0x18" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x5138" visible="true" val="0x014c" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x513a" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x513c" visible="true" val="0x0236" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x513e" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x5140" visible="true" val="0x026a" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x5142" visible="true" val="0x99" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x5144" visible="true" val="0x01c5" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x5146" visible="true" val="0x37" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x5148" visible="true" val="0x0244" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x514a" visible="true" val="0x6b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x514c" visible="true" val="0xffffef98" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x514e" visible="true" val="0x6b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x5150" visible="true" val="0x0244" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x5152" visible="true" val="0x37" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x5154" visible="true" val="0x01c5" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x5156" visible="true" val="0x99" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5158" visible="true" val="0x026a" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x515a" visible="true" val="0xffffff58" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x515c" visible="true" val="0x0236" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x515e" visible="true" val="0xffffffbb" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x5160" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x5162" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x5164" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x5166" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x5168" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x516a" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x516c" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x516e" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x5170" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x5172" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x5174" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x5176" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x5178" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x517a" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x517c" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x517e" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x5180" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x5182" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5184" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5186" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x5188" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x518a" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x518c" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x518e" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x5190" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x5192" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x5194" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x5196" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x5198" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x519a" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x519c" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x519e" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x51a0" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x51a2" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x51a4" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x51a6" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x51a8" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x51aa" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x51ac" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x51ae" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x51b0" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x51b2" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x51b4" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x51b6" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x51b8" visible="true" val="0x03e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x51ba" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x51bc" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x51be" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x51c0" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x51c2" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x51c4" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x51c6" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x51c8" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x51ca" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x51cc" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x51ce" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x51d0" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x51d2" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x51d4" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x51d6" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x51d8" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x51da" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x51dc" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x51de" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x51e0" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x51e2" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x51e4" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x51e6" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x51e8" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x51ea" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x51ec" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x51ee" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x51f0" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x51f2" visible="true" val="0x7f18" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x51f4" visible="true" val="0x7f18" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x51f6" visible="true" val="0x7f18" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x51f8" visible="true" val="0x7f18" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x51fa" visible="true" val="0x7f18" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x51fc" visible="true" val="0x7f18" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x51fe" visible="true" val="0x7f18" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5200" visible="true" val="0x7f18" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5202" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5204" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5206" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5208" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x520a" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x520c" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x520e" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5210" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5212" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5214" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5216" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5218" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x521a" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x521c" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x521e" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5220" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5222" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5224" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5226" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5228" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x522a" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x522c" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x522e" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x5230" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x5232" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x5234" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x5236" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x5238" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x523a" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x523c" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x523e" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x5240" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x5242" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x5244" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x5246" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x5248" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x524a" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x524c" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x524e" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5250" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5252" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5254" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5256" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5258" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x525a" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x525c" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x525e" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5260" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5262" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5264" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5266" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5268" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x526a" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x526c" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x526e" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5270" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5272" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5274" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5276" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5278" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x527a" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x527c" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x527e" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5280" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5282" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5284" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5286" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5288" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x528a" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x528c" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x528e" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5290" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5292" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5294" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5296" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5298" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x529a" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x529c" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x529e" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x52a0" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x52a2" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x52a4" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x52a6" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x52a8" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x52aa" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x52ac" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x52ae" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x52b0" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x52b2" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x52b4" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x52b6" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x52b8" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x52ba" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x52bc" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x52be" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x52c0" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x52c2" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x52c4" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x52c6" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x52c8" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x52ca" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x52cc" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x52ce" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x52d0" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x52d2" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x52d4" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x52d6" visible="true" val="0xfffffeb3" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x52d8" visible="true" val="0xffffff78" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x52da" visible="true" val="0xffffffa9" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x52dc" visible="true" val="0xffffff15" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x52de" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x52e0" visible="true" val="0x1c" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x52e2" visible="true" val="0x0167" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x52e4" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x52e6" visible="true" val="0x0284" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x52e8" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x52ea" visible="true" val="0x02a0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x52ec" visible="true" val="0xb7" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x52ee" visible="true" val="0x01bb" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x52f0" visible="true" val="0x54" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x52f2" visible="true" val="0x023b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x52f4" visible="true" val="0x8e" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x52f6" visible="true" val="0xffffef04" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x52f8" visible="true" val="0x8e" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x52fa" visible="true" val="0x023b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x52fc" visible="true" val="0x54" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x52fe" visible="true" val="0x01bb" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x5300" visible="true" val="0xb7" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5302" visible="true" val="0x02a0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5304" visible="true" val="0xffffff26" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x5306" visible="true" val="0x0284" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x5308" visible="true" val="0xffffff9d" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x530a" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x530c" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x530e" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x5310" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x5312" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x5314" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x5316" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x5318" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x531a" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x531c" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x531e" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x5320" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x5322" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x5324" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x5326" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x5328" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x532a" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x532c" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x532e" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x5330" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x5332" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x5334" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x5336" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x5338" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x533a" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x533c" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x533e" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5340" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5342" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5344" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5346" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5348" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x534a" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x534c" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x534e" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x5350" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5352" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5354" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5356" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5358" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x535a" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x535c" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x535e" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5360" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5362" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5364" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5366" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5368" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x536a" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x536c" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x536e" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x5370" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x5372" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x5374" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x5376" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x5378" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x537a" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x537c" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x537e" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x5380" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x5382" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5384" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5386" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5388" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x538a" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x538c" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x538e" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5390" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5392" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5394" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5396" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5398" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x539a" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x539c" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x539e" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53a0" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53a2" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53a4" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53a6" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53a8" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53aa" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ac" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ae" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53b0" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53b2" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53b4" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53b6" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53b8" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ba" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53bc" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53be" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53c0" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53c2" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53c4" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53c6" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53c8" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ca" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53cc" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ce" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53d0" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53d2" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53d4" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53d6" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53d8" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53da" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53dc" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53de" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53e0" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53e2" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53e4" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53e6" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53e8" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ea" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ec" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53ee" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53f0" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53f2" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53f4" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53f6" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53f8" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53fa" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53fc" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x53fe" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5400" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5402" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5404" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5406" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5408" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x540a" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x540c" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x540e" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5410" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5412" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5414" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5416" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5418" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x541a" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x541c" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x541e" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5420" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5422" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5424" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5426" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5428" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x542a" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x542c" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x542e" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5430" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5432" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5434" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5436" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5438" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x543a" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x543c" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x543e" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5440" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5442" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5444" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5446" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5448" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x544a" />
            </VOLTE_NB>
            <VOLTE_WB mode="26">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x544c" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x544e" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x5450" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x5452" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x5454" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5456" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x5458" visible="true" val="0x36a9" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x545a" visible="true" val="0x3b20" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x545c" visible="true" val="0x07f6" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x545e" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x5460" visible="true" val="0x3d88" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x5462" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x5464" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5466" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x5468" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x546a" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x546c" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x546e" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x5470" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x5472" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x5474" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x5476" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x5478" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x547a" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x547c" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x547e" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x5480" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x5482" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x5484" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x5486" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x5488" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x548a" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x548c" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x548e" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x5490" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x5492" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x5494" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5496" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5498" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x549a" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x549c" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x549e" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x54a0" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x54a2" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x54a4" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x54a6" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x54a8" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x54aa" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x54ac" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x54ae" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x54b0" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x54b2" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x54b4" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x54b6" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x54b8" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x54ba" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x54bc" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x54be" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x54c0" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x54c2" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x54c4" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x54c6" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x54c8" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x54ca" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x54cc" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x54ce" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x54d0" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x54d2" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x54d4" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x54d6" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x54d8" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x54da" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x54dc" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x54de" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x54e0" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x54e2" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x54e4" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x54e6" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x54e8" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x54ea" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x54ec" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x54ee" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x54f0" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x54f2" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x54f4" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x54f6" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x54f8" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x54fa" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x54fc" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x54fe" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x5500" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x5502" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x5504" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x5506" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x5508" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x550a" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x550c" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x550e" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x5510" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x5512" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x5514" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x5516" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5518" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x551a" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x551c" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x551e" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5520" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5522" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5524" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x5526" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x5528" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x552a" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x552c" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x552e" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5530" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5532" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5534" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5536" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5538" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x553a" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x553c" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x553e" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5540" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5542" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5544" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5546" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5548" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x554a" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x554c" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x554e" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5550" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5552" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5554" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5556" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5558" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x555a" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x555c" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x555e" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5560" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5562" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5564" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5566" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5568" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x556a" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x556c" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x556e" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x5570" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x5572" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x5574" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x5576" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x5578" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x557a" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x557c" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x557e" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x5580" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x5582" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x5584" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x5586" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x5588" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x558a" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x558c" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x558e" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5590" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5592" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5594" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5596" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5598" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x559a" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x559c" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x559e" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x55a0" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x55a2" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x55a4" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x55a6" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x55a8" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x55aa" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x55ac" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x55ae" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x55b0" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x55b2" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x55b4" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x55b6" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x55b8" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x55ba" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x55bc" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x55be" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x55c0" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x55c2" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x55c4" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x55c6" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x55c8" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x55ca" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x55cc" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x55ce" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x55d0" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x55d2" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x55d4" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x55d6" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x55d8" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x55da" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x55dc" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x55de" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x55e0" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x55e2" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x55e4" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x55e6" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x55e8" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x55ea" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x55ec" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x55ee" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x55f0" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x55f2" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x55f4" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x55f6" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x55f8" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x55fa" val="0x0107" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x55fc" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x55fe" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x5600" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x5602" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x5604" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x5606" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x5608" visible="true" val="0xfc03" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x560a" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x560c" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x560e" visible="true" val="0xd670" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x5610" visible="true" val="0xfc03" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5612" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x5614" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x5616" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x5618" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x561a" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x561c" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x561e" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x5620" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x5622" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x5624" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x5626" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x5628" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x562a" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x562c" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x562e" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x5630" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x5632" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x5634" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x5636" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x5638" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x563a" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x563c" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x563e" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5640" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5642" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x5644" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x5646" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x5648" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x564a" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x564c" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x564e" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x5650" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x5652" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x5654" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x5656" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x5658" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x565a" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x565c" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x565e" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x5660" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x5662" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x5664" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x5666" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x5668" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x566a" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x566c" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x566e" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x5670" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x5672" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x5674" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x5676" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x5678" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x567a" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x567c" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x567e" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5680" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5682" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5684" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5686" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x5688" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x568a" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x568c" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x568e" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5690" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5692" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5694" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5696" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5698" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x569a" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x569c" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x569e" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x56a0" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x56a2" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x56a4" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x56a6" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x56a8" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x56aa" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x56ac" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x56ae" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x56b0" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x56b2" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x56b4" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x56b6" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x56b8" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x56ba" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x56bc" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x56be" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x56c0" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56c2" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56c4" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56c6" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56c8" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56ca" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56cc" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56ce" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56d0" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56d2" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56d4" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56d6" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56d8" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56da" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56dc" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56de" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56e0" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56e2" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56e4" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56e6" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56e8" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56ea" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56ec" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56ee" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56f0" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56f2" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56f4" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56f6" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56f8" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56fa" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56fc" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x56fe" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5700" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5702" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5704" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5706" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5708" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x570a" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x570c" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x570e" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5710" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5712" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5714" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5716" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5718" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x571a" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x571c" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x571e" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5720" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5722" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5724" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5726" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5728" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x572a" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x572c" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x572e" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5730" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5732" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5734" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5736" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5738" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x573a" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x573c" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x573e" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5740" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5742" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5744" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5746" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5748" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x574a" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x574c" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x574e" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5750" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5752" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5754" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5756" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5758" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x575a" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x575c" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x575e" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5760" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5762" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5764" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5766" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5768" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x576a" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x576c" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x576e" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5770" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5772" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5774" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5776" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5778" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x577a" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x577c" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x577e" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5780" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5782" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5784" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5786" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5788" />
            </VOLTE_WB>
            <VOIP mode="27">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x578a" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x578c" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x578e" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x5790" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x5792" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5794" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x5796" visible="true" val="0x36a9" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x5798" visible="true" val="0x3b20" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x579a" visible="true" val="0x07f6" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x579c" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x579e" visible="true" val="0x3d88" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x57a0" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x57a2" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x57a4" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x57a6" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x57a8" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x57aa" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x57ac" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x57ae" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x57b0" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x57b2" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x57b4" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x57b6" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x57b8" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x57ba" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x57bc" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x57be" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x57c0" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x57c2" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x57c4" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x57c6" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x57c8" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x57ca" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x57cc" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x57ce" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x57d0" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x57d2" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x57d4" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x57d6" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x57d8" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x57da" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x57dc" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x57de" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x57e0" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x57e2" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x57e4" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x57e6" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x57e8" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x57ea" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x57ec" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x57ee" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x57f0" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x57f2" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x57f4" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x57f6" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x57f8" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x57fa" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x57fc" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x57fe" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5800" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5802" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x5804" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x5806" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x5808" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x580a" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x580c" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x580e" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x5810" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x5812" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x5814" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x5816" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x5818" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x581a" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x581c" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x581e" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x5820" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x5822" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x5824" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x5826" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x5828" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x582a" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x582c" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x582e" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x5830" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x5832" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x5834" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x5836" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x5838" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x583a" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x583c" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x583e" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x5840" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x5842" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x5844" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x5846" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x5848" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x584a" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x584c" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x584e" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x5850" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x5852" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x5854" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5856" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5858" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x585a" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x585c" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x585e" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5860" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5862" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x5864" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x5866" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x5868" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x586a" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x586c" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x586e" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5870" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5872" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5874" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5876" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5878" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x587a" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x587c" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x587e" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5880" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5882" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5884" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5886" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5888" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x588a" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x588c" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x588e" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5890" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5892" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5894" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5896" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5898" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x589a" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x589c" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x589e" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x58a0" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x58a2" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x58a4" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x58a6" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x58a8" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x58aa" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x58ac" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x58ae" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x58b0" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x58b2" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x58b4" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x58b6" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x58b8" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x58ba" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x58bc" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x58be" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x58c0" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x58c2" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x58c4" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x58c6" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x58c8" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x58ca" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x58cc" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x58ce" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x58d0" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x58d2" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x58d4" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x58d6" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x58d8" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x58da" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x58dc" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x58de" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x58e0" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x58e2" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x58e4" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x58e6" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x58e8" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x58ea" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x58ec" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x58ee" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x58f0" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x58f2" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x58f4" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x58f6" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x58f8" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x58fa" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x58fc" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x58fe" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5900" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5902" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5904" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5906" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5908" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x590a" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x590c" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x590e" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5910" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5912" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5914" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5916" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5918" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x591a" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x591c" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x591e" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5920" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5922" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5924" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5926" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x5928" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x592a" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x592c" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x592e" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x5930" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x5932" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x5934" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x5936" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5938" val="0x0107" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x593a" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x593c" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x593e" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x5940" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x5942" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x5944" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x5946" visible="true" val="0xfc03" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x5948" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x594a" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x594c" visible="true" val="0xd670" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x594e" visible="true" val="0xfc03" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5950" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x5952" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x5954" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x5956" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x5958" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x595a" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x595c" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x595e" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x5960" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x5962" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x5964" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x5966" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x5968" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x596a" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x596c" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x596e" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x5970" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x5972" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x5974" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x5976" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x5978" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x597a" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x597c" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x597e" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5980" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x5982" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x5984" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x5986" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x5988" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x598a" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x598c" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x598e" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x5990" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x5992" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x5994" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x5996" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x5998" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x599a" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x599c" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x599e" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x59a0" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x59a2" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x59a4" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x59a6" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x59a8" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x59aa" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x59ac" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x59ae" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x59b0" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x59b2" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x59b4" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x59b6" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x59b8" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x59ba" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x59bc" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x59be" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x59c0" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x59c2" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x59c4" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x59c6" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x59c8" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x59ca" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x59cc" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x59ce" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x59d0" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x59d2" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x59d4" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x59d6" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x59d8" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x59da" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x59dc" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x59de" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x59e0" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x59e2" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x59e4" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x59e6" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x59e8" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x59ea" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x59ec" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x59ee" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x59f0" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x59f2" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x59f4" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x59f6" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x59f8" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x59fa" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x59fc" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x59fe" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a00" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a02" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a04" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a06" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a08" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a0a" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a0c" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a0e" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a10" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a12" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a14" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a16" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a18" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a1a" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a1c" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a1e" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a20" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a22" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a24" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a26" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a28" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a2a" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a2c" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a2e" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a30" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a32" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a34" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a36" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a38" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a3a" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a3c" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a3e" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a40" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a42" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a44" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a46" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a48" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a4a" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a4c" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a4e" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a50" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a52" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a54" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a56" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a58" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a5a" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a5c" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a5e" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a60" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a62" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a64" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a66" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a68" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a6a" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a6c" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a6e" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a70" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a72" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a74" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a76" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a78" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a7a" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a7c" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a7e" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a80" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a82" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a84" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a86" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a88" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a8a" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a8c" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a8e" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a90" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a92" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a94" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a96" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a98" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a9a" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a9c" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5a9e" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aa0" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aa2" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aa4" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aa6" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aa8" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aaa" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aac" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aae" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ab0" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ab2" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ab4" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ab6" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ab8" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5aba" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5abc" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5abe" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ac0" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ac2" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ac4" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ac6" />
            </VOIP>
        </Headset3P>
        <BTHS>
            <GSM mode="28">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x5ac8" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x5aca" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x5acc" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x5ace" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x5ad0" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5ad2" visible="true" val="0x00" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x5ad4" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x5ad6" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x5ad8" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x5ada" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x5adc" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x5ade" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x5ae0" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5ae2" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x5ae4" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x5ae6" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x5ae8" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x5aea" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x5aec" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x5aee" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x5af0" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x5af2" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x5af4" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x5af6" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x5af8" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x5afa" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x5afc" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x5afe" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x5b00" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x5b02" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x5b04" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x5b06" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x5b08" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x5b0a" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x5b0c" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x5b0e" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x5b10" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5b12" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5b14" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x5b16" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x5b18" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x5b1a" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x5b1c" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x5b1e" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x5b20" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x5b22" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x5b24" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x5b26" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x5b28" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x5b2a" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x5b2c" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x5b2e" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x5b30" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x5b32" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x5b34" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x5b36" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x5b38" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x5b3a" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x5b3c" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5b3e" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5b40" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x5b42" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x5b44" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x5b46" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x5b48" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x5b4a" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x5b4c" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x5b4e" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x5b50" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x5b52" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x5b54" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x5b56" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x5b58" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x5b5a" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x5b5c" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x5b5e" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x5b60" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x5b62" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x5b64" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x5b66" visible="true" val="0x11" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x5b68" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x5b6a" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x5b6c" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x5b6e" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x5b70" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x5b72" visible="true" val="0x32" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x5b74" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x5b76" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x5b78" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x5b7a" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x5b7c" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x5b7e" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x5b80" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x5b82" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x5b84" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x5b86" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x5b88" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x5b8a" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x5b8c" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x5b8e" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x5b90" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x5b92" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5b94" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5b96" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5b98" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5b9a" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5b9c" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5b9e" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5ba0" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x5ba2" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x5ba4" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x5ba6" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x5ba8" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5baa" visible="true" val="0x0e43" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5bac" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5bae" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5bb0" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5bb2" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5bb4" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5bb6" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5bb8" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5bba" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5bbc" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5bbe" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5bc0" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5bc2" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5bc4" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5bc6" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5bc8" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5bca" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5bcc" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5bce" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5bd0" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5bd2" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5bd4" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5bd6" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5bd8" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5bda" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5bdc" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5bde" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5be0" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5be2" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5be4" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x5be6" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x5be8" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x5bea" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x5bec" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x5bee" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x5bf0" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x5bf2" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x5bf4" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x5bf6" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x5bf8" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x5bfa" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x5bfc" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x5bfe" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x5c00" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x5c02" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x5c04" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5c06" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5c08" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5c0a" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5c0c" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5c0e" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5c10" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5c12" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5c14" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5c16" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5c18" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5c1a" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5c1c" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5c1e" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5c20" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5c22" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5c24" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5c26" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5c28" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5c2a" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5c2c" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5c2e" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5c30" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5c32" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5c34" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5c36" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5c38" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5c3a" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5c3c" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5c3e" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5c40" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5c42" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5c44" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5c46" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5c48" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5c4a" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5c4c" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5c4e" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5c50" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5c52" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5c54" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5c56" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5c58" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5c5a" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5c5c" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5c5e" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5c60" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5c62" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5c64" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x5c66" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x5c68" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x5c6a" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x5c6c" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x5c6e" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x5c70" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x5c72" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x5c74" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5c76" visible="true" val="0x00" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x5c78" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x5c7a" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x5c7c" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x5c7e" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x5c80" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x5c82" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x5c84" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x5c86" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x5c88" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x5c8a" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x5c8c" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5c8e" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x5c90" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x5c92" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x5c94" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x5c96" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x5c98" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x5c9a" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x5c9c" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x5c9e" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x5ca0" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x5ca2" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x5ca4" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x5ca6" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x5ca8" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x5caa" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x5cac" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x5cae" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x5cb0" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x5cb2" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x5cb4" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x5cb6" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x5cb8" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x5cba" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5cbc" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5cbe" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x5cc0" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x5cc2" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x5cc4" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x5cc6" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x5cc8" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x5cca" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x5ccc" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x5cce" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x5cd0" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x5cd2" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x5cd4" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x5cd6" visible="true" val="0x2011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x5cd8" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x5cda" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x5cdc" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x5cde" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x5ce0" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x5ce2" visible="true" val="0x0384" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x5ce4" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x5ce6" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x5ce8" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x5cea" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x5cec" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x5cee" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x5cf0" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x5cf2" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x5cf4" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5cf6" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5cf8" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5cfa" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5cfc" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5cfe" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5d00" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5d02" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x5d04" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x5d06" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x5d08" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x5d0a" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5d0c" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5d0e" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5d10" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5d12" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5d14" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5d16" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5d18" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5d1a" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5d1c" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5d1e" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5d20" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5d22" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5d24" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5d26" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5d28" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x5d2a" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x5d2c" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x5d2e" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x5d30" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x5d32" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x5d34" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x5d36" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x5d38" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x5d3a" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x5d3c" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d3e" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d40" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d42" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d44" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d46" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d48" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d4a" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d4c" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d4e" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d50" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d52" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d54" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d56" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d58" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d5a" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d5c" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d5e" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d60" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d62" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d64" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d66" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d68" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d6a" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d6c" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d6e" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d70" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d72" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d74" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d76" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d78" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d7a" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d7c" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d7e" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d80" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d82" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d84" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d86" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d88" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d8a" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d8c" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d8e" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d90" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d92" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d94" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d96" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d98" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d9a" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d9c" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5d9e" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5da0" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5da2" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5da4" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5da6" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5da8" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5daa" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dac" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dae" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5db0" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5db2" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5db4" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5db6" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5db8" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dba" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dbc" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dbe" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dc0" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dc2" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dc4" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dc6" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dc8" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dca" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dcc" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dce" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dd0" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dd2" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dd4" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dd6" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dd8" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dda" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5ddc" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dde" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5de0" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5de2" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5de4" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5de6" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5de8" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dea" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dec" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dee" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5df0" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5df2" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5df4" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5df6" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5df8" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dfa" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dfc" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5dfe" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e00" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e02" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x5e04" />
            </GSM>
            <TDMA mode="29">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x5e06" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x5e08" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x5e0a" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x5e0c" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x5e0e" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5e10" visible="true" val="0x00" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x5e12" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x5e14" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x5e16" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x5e18" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x5e1a" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x5e1c" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x5e1e" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5e20" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x5e22" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x5e24" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x5e26" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x5e28" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x5e2a" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x5e2c" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x5e2e" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x5e30" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x5e32" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x5e34" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x5e36" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x5e38" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x5e3a" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x5e3c" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x5e3e" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x5e40" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x5e42" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x5e44" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x5e46" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x5e48" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x5e4a" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x5e4c" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x5e4e" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5e50" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5e52" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x5e54" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x5e56" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x5e58" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x5e5a" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x5e5c" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x5e5e" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x5e60" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x5e62" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x5e64" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x5e66" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x5e68" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x5e6a" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x5e6c" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x5e6e" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x5e70" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x5e72" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x5e74" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x5e76" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x5e78" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x5e7a" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5e7c" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x5e7e" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x5e80" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x5e82" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x5e84" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x5e86" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x5e88" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x5e8a" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x5e8c" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x5e8e" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x5e90" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x5e92" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x5e94" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x5e96" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x5e98" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x5e9a" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x5e9c" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x5e9e" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x5ea0" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x5ea2" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x5ea4" visible="true" val="0x11" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x5ea6" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x5ea8" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x5eaa" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x5eac" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x5eae" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x5eb0" visible="true" val="0x32" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x5eb2" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x5eb4" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x5eb6" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x5eb8" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x5eba" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x5ebc" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x5ebe" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x5ec0" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x5ec2" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x5ec4" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x5ec6" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x5ec8" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x5eca" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x5ecc" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x5ece" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x5ed0" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5ed2" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5ed4" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5ed6" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5ed8" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5eda" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5edc" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5ede" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x5ee0" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x5ee2" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x5ee4" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x5ee6" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5ee8" visible="true" val="0x0e43" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5eea" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5eec" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5eee" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5ef0" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5ef2" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5ef4" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5ef6" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5ef8" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5efa" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5efc" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5efe" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5f00" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5f02" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5f04" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x5f06" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x5f08" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x5f0a" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x5f0c" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x5f0e" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x5f10" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x5f12" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x5f14" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x5f16" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x5f18" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x5f1a" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x5f1c" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x5f1e" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x5f20" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x5f22" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x5f24" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x5f26" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x5f28" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x5f2a" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x5f2c" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x5f2e" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x5f30" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x5f32" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x5f34" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x5f36" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x5f38" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x5f3a" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x5f3c" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x5f3e" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x5f40" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x5f42" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5f44" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5f46" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5f48" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5f4a" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5f4c" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5f4e" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5f50" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5f52" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5f54" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5f56" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5f58" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5f5a" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5f5c" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5f5e" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5f60" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5f62" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5f64" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5f66" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5f68" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5f6a" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5f6c" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5f6e" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5f70" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5f72" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5f74" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5f76" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5f78" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5f7a" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5f7c" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5f7e" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5f80" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5f82" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5f84" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5f86" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5f88" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x5f8a" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5f8c" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5f8e" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5f90" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5f92" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5f94" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5f96" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x5f98" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x5f9a" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x5f9c" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x5f9e" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x5fa0" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x5fa2" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x5fa4" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x5fa6" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x5fa8" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x5faa" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x5fac" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x5fae" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x5fb0" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x5fb2" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x5fb4" visible="true" val="0x00" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x5fb6" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x5fb8" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x5fba" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x5fbc" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x5fbe" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x5fc0" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x5fc2" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x5fc4" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x5fc6" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x5fc8" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x5fca" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x5fcc" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x5fce" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x5fd0" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x5fd2" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x5fd4" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x5fd6" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x5fd8" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x5fda" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x5fdc" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x5fde" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x5fe0" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x5fe2" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x5fe4" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x5fe6" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x5fe8" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x5fea" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x5fec" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x5fee" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x5ff0" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x5ff2" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x5ff4" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x5ff6" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x5ff8" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x5ffa" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x5ffc" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x5ffe" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x6000" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6002" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6004" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6006" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6008" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x600a" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x600c" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x600e" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x6010" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x6012" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x6014" visible="true" val="0x2011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x6016" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x6018" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x601a" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x601c" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x601e" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x6020" visible="true" val="0x0384" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x6022" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x6024" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x6026" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x6028" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x602a" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x602c" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x602e" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x6030" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x6032" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6034" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6036" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6038" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x603a" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x603c" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x603e" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6040" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x6042" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x6044" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x6046" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x6048" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x604a" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x604c" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x604e" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6050" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6052" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6054" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6056" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6058" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x605a" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x605c" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x605e" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6060" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x6062" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6064" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6066" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x6068" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x606a" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x606c" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x606e" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x6070" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x6072" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x6074" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x6076" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x6078" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x607a" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x607c" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x607e" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6080" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6082" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6084" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6086" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6088" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x608a" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x608c" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x608e" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6090" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6092" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6094" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6096" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6098" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x609a" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x609c" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x609e" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60a0" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60a2" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60a4" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60a6" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60a8" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60aa" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ac" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ae" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60b0" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60b2" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60b4" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60b6" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60b8" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ba" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60bc" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60be" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60c0" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60c2" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60c4" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60c6" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60c8" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ca" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60cc" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ce" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60d0" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60d2" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60d4" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60d6" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60d8" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60da" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60dc" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60de" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60e0" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60e2" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60e4" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60e6" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60e8" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ea" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ec" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60ee" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60f0" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60f2" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60f4" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60f6" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60f8" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60fa" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60fc" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x60fe" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6100" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6102" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6104" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6106" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6108" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x610a" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x610c" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x610e" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6110" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6112" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6114" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6116" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6118" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x611a" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x611c" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x611e" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6120" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6122" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6124" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6126" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6128" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x612a" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x612c" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x612e" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6130" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6132" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6134" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6136" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6138" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x613a" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x613c" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x613e" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6140" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6142" />
            </TDMA>
            <WCDMA_NB mode="30">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x6144" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x6146" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x6148" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x614a" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x614c" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x614e" visible="true" val="0x00" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x6150" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6152" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6154" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6156" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6158" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x615a" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x615c" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x615e" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x6160" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x6162" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x6164" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x6166" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x6168" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x616a" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x616c" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x616e" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x6170" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x6172" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x6174" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x6176" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x6178" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x617a" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x617c" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x617e" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x6180" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x6182" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x6184" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x6186" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6188" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x618a" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x618c" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x618e" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x6190" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x6192" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x6194" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6196" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6198" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x619a" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x619c" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x619e" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x61a0" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x61a2" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x61a4" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x61a6" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x61a8" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x61aa" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x61ac" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x61ae" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x61b0" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x61b2" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x61b4" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x61b6" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x61b8" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x61ba" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x61bc" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x61be" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x61c0" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x61c2" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x61c4" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x61c6" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x61c8" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x61ca" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x61cc" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x61ce" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x61d0" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x61d2" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x61d4" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x61d6" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x61d8" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x61da" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x61dc" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x61de" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x61e0" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x61e2" visible="true" val="0x11" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x61e4" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x61e6" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x61e8" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x61ea" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x61ec" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x61ee" visible="true" val="0x32" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x61f0" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x61f2" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x61f4" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x61f6" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x61f8" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x61fa" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x61fc" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x61fe" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x6200" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x6202" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x6204" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x6206" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x6208" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x620a" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x620c" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x620e" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6210" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6212" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6214" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6216" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6218" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x621a" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x621c" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x621e" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x6220" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6222" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6224" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6226" visible="true" val="0x0e43" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6228" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x622a" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x622c" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x622e" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6230" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6232" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6234" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6236" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6238" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x623a" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x623c" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x623e" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6240" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6242" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6244" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6246" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6248" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x624a" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x624c" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x624e" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6250" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6252" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6254" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6256" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6258" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x625a" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x625c" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x625e" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6260" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x6262" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x6264" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x6266" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x6268" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x626a" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x626c" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x626e" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x6270" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x6272" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x6274" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x6276" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x6278" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x627a" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x627c" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x627e" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x6280" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6282" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6284" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6286" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6288" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x628a" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x628c" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x628e" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6290" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6292" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6294" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6296" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6298" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x629a" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x629c" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x629e" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x62a0" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x62a2" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x62a4" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x62a6" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x62a8" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x62aa" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x62ac" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x62ae" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x62b0" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x62b2" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x62b4" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x62b6" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x62b8" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x62ba" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x62bc" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x62be" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x62c0" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x62c2" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x62c4" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x62c6" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x62c8" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x62ca" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x62cc" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x62ce" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x62d0" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x62d2" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x62d4" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x62d6" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x62d8" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x62da" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x62dc" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x62de" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x62e0" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x62e2" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x62e4" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x62e6" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x62e8" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x62ea" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x62ec" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x62ee" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x62f0" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x62f2" visible="true" val="0x00" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x62f4" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x62f6" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x62f8" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x62fa" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x62fc" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x62fe" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x6300" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x6302" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6304" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6306" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x6308" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x630a" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x630c" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x630e" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x6310" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x6312" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x6314" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x6316" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x6318" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x631a" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x631c" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x631e" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x6320" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x6322" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x6324" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x6326" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x6328" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x632a" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x632c" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x632e" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x6330" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6332" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x6334" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x6336" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x6338" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x633a" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x633c" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x633e" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6340" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6342" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6344" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6346" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x6348" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x634a" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x634c" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x634e" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x6350" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x6352" visible="true" val="0x2011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x6354" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x6356" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x6358" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x635a" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x635c" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x635e" visible="true" val="0x0384" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x6360" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x6362" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x6364" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x6366" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x6368" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x636a" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x636c" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x636e" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x6370" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6372" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6374" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6376" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6378" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x637a" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x637c" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x637e" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x6380" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x6382" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x6384" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x6386" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6388" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x638a" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x638c" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x638e" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6390" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6392" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6394" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6396" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6398" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x639a" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x639c" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x639e" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x63a0" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x63a2" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x63a4" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x63a6" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x63a8" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x63aa" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x63ac" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x63ae" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x63b0" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x63b2" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x63b4" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x63b6" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x63b8" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63ba" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63bc" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63be" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63c0" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63c2" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63c4" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63c6" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63c8" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63ca" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63cc" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63ce" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63d0" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63d2" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63d4" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63d6" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63d8" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63da" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63dc" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63de" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63e0" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63e2" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63e4" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63e6" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63e8" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63ea" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63ec" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63ee" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63f0" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63f2" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63f4" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63f6" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63f8" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63fa" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63fc" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x63fe" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6400" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6402" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6404" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6406" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6408" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x640a" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x640c" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x640e" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6410" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6412" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6414" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6416" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6418" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x641a" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x641c" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x641e" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6420" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6422" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6424" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6426" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6428" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x642a" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x642c" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x642e" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6430" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6432" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6434" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6436" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6438" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x643a" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x643c" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x643e" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6440" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6442" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6444" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6446" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6448" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x644a" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x644c" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x644e" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6450" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6452" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6454" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6456" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6458" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x645a" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x645c" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x645e" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6460" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6462" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6464" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6466" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6468" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x646a" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x646c" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x646e" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6470" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6472" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6474" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6476" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6478" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x647a" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x647c" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x647e" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6480" />
            </WCDMA_NB>
            <WCDMA_WB mode="31">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x6482" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x6484" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x6486" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x6488" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x648a" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x648c" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x648e" visible="true" val="0x1d81" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6490" visible="true" val="0x3d98" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6492" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6494" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6496" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6498" visible="true" val="0x13c6" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x649a" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x649c" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x649e" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x64a0" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x64a2" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x64a4" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x64a6" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x64a8" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x64aa" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x64ac" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x64ae" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x64b0" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x64b2" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x64b4" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x64b6" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x64b8" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x64ba" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x64bc" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x64be" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x64c0" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x64c2" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x64c4" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x64c6" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x64c8" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x64ca" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x64cc" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x64ce" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x64d0" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x64d2" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x64d4" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x64d6" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x64d8" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x64da" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x64dc" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x64de" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x64e0" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x64e2" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x64e4" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x64e6" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x64e8" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x64ea" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x64ec" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x64ee" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x64f0" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x64f2" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x64f4" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x64f6" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x64f8" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x64fa" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x64fc" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x64fe" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x6500" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6502" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x6504" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x6506" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x6508" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x650a" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x650c" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x650e" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x6510" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6512" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x6514" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x6516" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x6518" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x651a" visible="true" val="0x00" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x651c" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x651e" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x6520" visible="true" val="0x1311" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x6522" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x6524" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x6526" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x6528" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x652a" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x652c" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x652e" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x6530" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x6532" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x6534" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6536" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6538" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x653a" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x653c" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x653e" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x6540" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x6542" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x6544" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x6546" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x6548" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x654a" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x654c" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x654e" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6550" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6552" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6554" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6556" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6558" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x655a" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x655c" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x655e" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6560" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6562" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6564" visible="true" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6566" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6568" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x656a" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x656c" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x656e" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6570" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6572" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6574" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6576" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6578" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x657a" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x657c" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x657e" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6580" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6582" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6584" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6586" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6588" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x658a" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x658c" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x658e" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6590" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6592" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6594" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6596" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6598" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x659a" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x659c" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x659e" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x65a0" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x65a2" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x65a4" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x65a6" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x65a8" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x65aa" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x65ac" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x65ae" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x65b0" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x65b2" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x65b4" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x65b6" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x65b8" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x65ba" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x65bc" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x65be" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x65c0" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x65c2" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x65c4" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x65c6" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x65c8" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x65ca" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x65cc" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x65ce" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x65d0" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x65d2" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x65d4" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x65d6" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x65d8" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x65da" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x65dc" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x65de" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x65e0" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x65e2" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x65e4" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x65e6" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x65e8" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x65ea" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x65ec" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x65ee" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x65f0" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x65f2" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x65f4" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x65f6" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x65f8" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x65fa" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x65fc" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x65fe" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6600" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6602" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6604" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6606" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6608" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x660a" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x660c" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x660e" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6610" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6612" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6614" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6616" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6618" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x661a" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x661c" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x661e" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x6620" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x6622" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x6624" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x6626" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x6628" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x662a" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x662c" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x662e" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x6630" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x6632" visible="true" val="0x2ac3" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6634" visible="true" val="0x13c6" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6636" visible="true" val="0x0349" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6638" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x663a" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x663c" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x663e" visible="true" val="0x00" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x6640" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6642" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6644" visible="true" val="0xd677" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x6646" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x6648" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x664a" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x664c" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x664e" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x6650" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x6652" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x6654" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x6656" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x6658" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x665a" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x665c" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x665e" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x6660" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x6662" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x6664" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x6666" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x6668" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x666a" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x666c" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x666e" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6670" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x6672" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x6674" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x6676" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x6678" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x667a" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x667c" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x667e" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6680" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6682" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6684" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x6686" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x6688" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x668a" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x668c" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x668e" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x6690" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x6692" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x6694" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x6696" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x6698" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x669a" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x669c" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x669e" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x66a0" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x66a2" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x66a4" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x66a6" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x66a8" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x66aa" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x66ac" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x66ae" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x66b0" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x66b2" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x66b4" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x66b6" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x66b8" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x66ba" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x66bc" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x66be" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x66c0" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x66c2" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x66c4" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x66c6" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x66c8" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x66ca" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x66cc" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x66ce" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x66d0" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x66d2" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x66d4" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x66d6" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x66d8" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x66da" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x66dc" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x66de" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x66e0" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x66e2" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x66e4" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x66e6" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x66e8" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x66ea" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x66ec" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x66ee" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x66f0" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x66f2" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x66f4" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x66f6" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x66f8" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x66fa" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x66fc" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x66fe" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6700" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6702" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6704" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6706" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6708" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x670a" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x670c" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x670e" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6710" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6712" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6714" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6716" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6718" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x671a" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x671c" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x671e" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6720" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6722" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6724" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6726" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6728" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x672a" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x672c" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x672e" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6730" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6732" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6734" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6736" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6738" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x673a" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x673c" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x673e" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6740" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6742" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6744" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6746" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6748" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x674a" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x674c" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x674e" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6750" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6752" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6754" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6756" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6758" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x675a" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x675c" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x675e" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6760" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6762" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6764" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6766" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6768" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x676a" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x676c" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x676e" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6770" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6772" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6774" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6776" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6778" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x677a" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x677c" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x677e" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6780" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6782" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6784" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6786" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6788" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x678a" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x678c" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x678e" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6790" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6792" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6794" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6796" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6798" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x679a" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x679c" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x679e" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67a0" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67a2" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67a4" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67a6" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67a8" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67aa" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67ac" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67ae" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67b0" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67b2" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67b4" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67b6" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67b8" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67ba" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67bc" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x67be" />
            </WCDMA_WB>
            <VOLTE_NB mode="32">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x67c0" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x67c2" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x67c4" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x67c6" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x67c8" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x67ca" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x67cc" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x67ce" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x67d0" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x67d2" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x67d4" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x67d6" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x67d8" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x67da" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x67dc" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x67de" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x67e0" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x67e2" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x67e4" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x67e6" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x67e8" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x67ea" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x67ec" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x67ee" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x67f0" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x67f2" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x67f4" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x67f6" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x67f8" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x67fa" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x67fc" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x67fe" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x6800" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x6802" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6804" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x6806" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x6808" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x680a" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x680c" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x680e" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x6810" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6812" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6814" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6816" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6818" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x681a" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x681c" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x681e" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x6820" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x6822" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x6824" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x6826" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x6828" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x682a" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x682c" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x682e" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x6830" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x6832" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x6834" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6836" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6838" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x683a" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x683c" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x683e" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6840" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x6842" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x6844" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x6846" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x6848" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x684a" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x684c" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x684e" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6850" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x6852" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x6854" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x6856" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x6858" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x685a" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x685c" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x685e" visible="true" val="0x11" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x6860" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x6862" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x6864" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x6866" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x6868" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x686a" visible="true" val="0x32" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x686c" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x686e" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x6870" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x6872" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6874" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6876" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x6878" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x687a" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x687c" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x687e" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x6880" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x6882" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x6884" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x6886" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x6888" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x688a" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x688c" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x688e" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6890" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6892" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6894" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6896" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6898" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x689a" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x689c" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x689e" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x68a0" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x68a2" visible="true" val="0x0e43" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x68a4" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x68a6" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x68a8" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x68aa" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x68ac" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x68ae" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x68b0" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x68b2" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x68b4" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x68b6" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x68b8" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x68ba" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x68bc" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x68be" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x68c0" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x68c2" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x68c4" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x68c6" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x68c8" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x68ca" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x68cc" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x68ce" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x68d0" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x68d2" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x68d4" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x68d6" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x68d8" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x68da" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x68dc" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x68de" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x68e0" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x68e2" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x68e4" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x68e6" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x68e8" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x68ea" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x68ec" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x68ee" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x68f0" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x68f2" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x68f4" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x68f6" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x68f8" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x68fa" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x68fc" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x68fe" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6900" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6902" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6904" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6906" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6908" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x690a" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x690c" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x690e" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6910" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6912" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6914" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6916" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6918" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x691a" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x691c" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x691e" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6920" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6922" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6924" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6926" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6928" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x692a" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x692c" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x692e" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6930" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6932" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6934" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6936" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6938" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x693a" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x693c" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x693e" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6940" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6942" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6944" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6946" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6948" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x694a" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x694c" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x694e" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6950" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6952" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6954" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6956" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6958" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x695a" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x695c" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x695e" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x6960" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x6962" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x6964" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x6966" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x6968" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x696a" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x696c" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x696e" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x6970" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6972" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6974" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6976" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x6978" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x697a" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x697c" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x697e" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6980" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6982" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x6984" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x6986" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x6988" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x698a" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x698c" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x698e" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x6990" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x6992" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x6994" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x6996" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x6998" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x699a" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x699c" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x699e" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x69a0" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x69a2" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x69a4" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x69a6" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x69a8" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x69aa" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x69ac" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x69ae" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x69b0" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x69b2" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x69b4" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x69b6" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x69b8" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x69ba" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x69bc" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x69be" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x69c0" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x69c2" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x69c4" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x69c6" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x69c8" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x69ca" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x69cc" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x69ce" visible="true" val="0x2011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x69d0" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x69d2" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x69d4" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x69d6" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x69d8" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x69da" visible="true" val="0x0384" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x69dc" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x69de" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x69e0" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x69e2" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x69e4" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x69e6" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x69e8" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x69ea" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x69ec" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x69ee" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x69f0" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x69f2" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x69f4" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x69f6" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x69f8" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x69fa" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x69fc" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x69fe" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x6a00" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x6a02" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6a04" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6a06" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6a08" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6a0a" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6a0c" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6a0e" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6a10" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6a12" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6a14" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6a16" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6a18" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6a1a" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x6a1c" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6a1e" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6a20" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x6a22" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x6a24" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x6a26" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x6a28" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x6a2a" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x6a2c" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x6a2e" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x6a30" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x6a32" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x6a34" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a36" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a38" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a3a" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a3c" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a3e" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a40" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a42" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a44" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a46" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a48" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a4a" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a4c" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a4e" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a50" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a52" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a54" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a56" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a58" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a5a" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a5c" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a5e" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a60" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a62" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a64" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a66" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a68" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a6a" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a6c" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a6e" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a70" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a72" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a74" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a76" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a78" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a7a" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a7c" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a7e" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a80" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a82" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a84" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a86" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a88" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a8a" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a8c" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a8e" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a90" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a92" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a94" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a96" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a98" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a9a" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a9c" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6a9e" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aa0" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aa2" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aa4" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aa6" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aa8" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aaa" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aac" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aae" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ab0" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ab2" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ab4" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ab6" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ab8" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aba" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6abc" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6abe" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ac0" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ac2" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ac4" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ac6" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ac8" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aca" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6acc" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ace" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ad0" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ad2" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ad4" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ad6" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ad8" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ada" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6adc" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ade" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ae0" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ae2" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ae4" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ae6" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ae8" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aea" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aec" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6aee" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6af0" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6af2" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6af4" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6af6" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6af8" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6afa" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6afc" />
            </VOLTE_NB>
            <VOLTE_WB mode="33">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x6afe" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x6b00" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x6b02" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x6b04" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x6b06" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x6b08" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x6b0a" visible="true" val="0x1d81" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6b0c" visible="true" val="0x3d98" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6b0e" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6b10" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6b12" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6b14" visible="true" val="0x13c6" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x6b16" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x6b18" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x6b1a" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x6b1c" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x6b1e" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x6b20" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x6b22" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x6b24" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x6b26" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x6b28" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x6b2a" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x6b2c" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x6b2e" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x6b30" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x6b32" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x6b34" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x6b36" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x6b38" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x6b3a" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x6b3c" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x6b3e" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x6b40" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6b42" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x6b44" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x6b46" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x6b48" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x6b4a" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x6b4c" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x6b4e" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6b50" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6b52" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6b54" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6b56" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x6b58" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x6b5a" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x6b5c" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x6b5e" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x6b60" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x6b62" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x6b64" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x6b66" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x6b68" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x6b6a" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x6b6c" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x6b6e" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x6b70" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x6b72" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6b74" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6b76" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x6b78" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x6b7a" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x6b7c" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6b7e" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x6b80" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x6b82" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x6b84" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x6b86" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x6b88" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x6b8a" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x6b8c" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6b8e" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x6b90" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x6b92" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x6b94" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x6b96" visible="true" val="0x00" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x6b98" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x6b9a" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x6b9c" visible="true" val="0x1311" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x6b9e" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x6ba0" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x6ba2" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x6ba4" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x6ba6" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x6ba8" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x6baa" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x6bac" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x6bae" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x6bb0" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6bb2" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6bb4" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x6bb6" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x6bb8" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x6bba" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x6bbc" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x6bbe" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x6bc0" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x6bc2" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x6bc4" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x6bc6" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x6bc8" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6bca" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6bcc" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6bce" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6bd0" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6bd2" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6bd4" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6bd6" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x6bd8" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x6bda" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6bdc" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6bde" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6be0" visible="true" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6be2" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6be4" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6be6" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6be8" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6bea" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6bec" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6bee" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6bf0" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6bf2" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6bf4" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6bf6" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x6bf8" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6bfa" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6bfc" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6bfe" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6c00" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6c02" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6c04" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6c06" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6c08" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6c0a" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6c0c" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6c0e" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6c10" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6c12" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6c14" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x6c16" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6c18" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6c1a" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x6c1c" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x6c1e" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x6c20" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x6c22" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x6c24" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x6c26" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x6c28" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x6c2a" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x6c2c" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x6c2e" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x6c30" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x6c32" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x6c34" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x6c36" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x6c38" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x6c3a" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6c3c" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6c3e" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6c40" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6c42" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6c44" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6c46" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6c48" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6c4a" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6c4c" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6c4e" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6c50" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6c52" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6c54" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6c56" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6c58" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6c5a" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6c5c" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6c5e" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6c60" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6c62" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6c64" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6c66" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6c68" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6c6a" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6c6c" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6c6e" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6c70" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6c72" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6c74" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6c76" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6c78" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6c7a" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6c7c" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6c7e" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6c80" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6c82" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6c84" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6c86" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6c88" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6c8a" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6c8c" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6c8e" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6c90" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6c92" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6c94" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6c96" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6c98" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6c9a" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x6c9c" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x6c9e" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x6ca0" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x6ca2" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x6ca4" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x6ca6" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x6ca8" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x6caa" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x6cac" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x6cae" visible="true" val="0x2ac3" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6cb0" visible="true" val="0x13c6" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6cb2" visible="true" val="0x0349" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6cb4" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x6cb6" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x6cb8" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x6cba" visible="true" val="0x00" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x6cbc" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6cbe" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6cc0" visible="true" val="0xd677" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x6cc2" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x6cc4" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x6cc6" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x6cc8" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x6cca" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x6ccc" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x6cce" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x6cd0" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x6cd2" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x6cd4" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x6cd6" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x6cd8" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x6cda" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x6cdc" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x6cde" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x6ce0" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x6ce2" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x6ce4" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x6ce6" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x6ce8" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x6cea" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6cec" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x6cee" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x6cf0" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x6cf2" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x6cf4" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x6cf6" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x6cf8" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6cfa" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6cfc" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6cfe" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6d00" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x6d02" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x6d04" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x6d06" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x6d08" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x6d0a" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x6d0c" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x6d0e" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x6d10" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x6d12" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x6d14" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x6d16" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x6d18" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x6d1a" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x6d1c" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x6d1e" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x6d20" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x6d22" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x6d24" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x6d26" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x6d28" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x6d2a" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6d2c" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6d2e" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6d30" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6d32" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6d34" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6d36" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6d38" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x6d3a" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x6d3c" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x6d3e" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x6d40" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6d42" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6d44" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6d46" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6d48" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6d4a" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6d4c" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6d4e" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6d50" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6d52" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6d54" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6d56" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6d58" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x6d5a" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6d5c" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6d5e" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x6d60" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x6d62" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x6d64" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x6d66" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x6d68" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x6d6a" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x6d6c" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x6d6e" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x6d70" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x6d72" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d74" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d76" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d78" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d7a" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d7c" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d7e" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d80" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d82" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d84" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d86" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d88" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d8a" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d8c" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d8e" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d90" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d92" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d94" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d96" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d98" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d9a" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d9c" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6d9e" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6da0" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6da2" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6da4" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6da6" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6da8" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6daa" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dac" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dae" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6db0" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6db2" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6db4" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6db6" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6db8" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dba" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dbc" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dbe" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dc0" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dc2" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dc4" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dc6" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dc8" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dca" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dcc" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dce" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dd0" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dd2" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dd4" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dd6" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dd8" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dda" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6ddc" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dde" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6de0" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6de2" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6de4" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6de6" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6de8" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dea" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dec" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dee" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6df0" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6df2" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6df4" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6df6" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6df8" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dfa" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dfc" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6dfe" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e00" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e02" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e04" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e06" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e08" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e0a" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e0c" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e0e" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e10" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e12" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e14" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e16" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e18" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e1a" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e1c" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e1e" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e20" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e22" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e24" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e26" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e28" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e2a" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e2c" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e2e" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e30" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e32" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e34" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e36" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e38" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x6e3a" />
            </VOLTE_WB>
            <VOIP mode="34">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x6e3c" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x6e3e" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x6e40" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x6e42" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x6e44" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x6e46" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x6e48" visible="true" val="0x1d81" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6e4a" visible="true" val="0x3d98" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6e4c" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6e4e" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6e50" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6e52" visible="true" val="0x13c6" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x6e54" visible="true" val="0x034c" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x6e56" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x6e58" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x6e5a" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x6e5c" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x6e5e" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x6e60" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x6e62" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x6e64" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x6e66" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x6e68" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x6e6a" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x6e6c" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x6e6e" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x6e70" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x6e72" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x6e74" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x6e76" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x6e78" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x6e7a" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x6e7c" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x6e7e" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x6e80" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x6e82" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x6e84" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x6e86" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x6e88" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x6e8a" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x6e8c" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x6e8e" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x6e90" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x6e92" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x6e94" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x6e96" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x6e98" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x6e9a" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x6e9c" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x6e9e" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x6ea0" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x6ea2" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x6ea4" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x6ea6" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x6ea8" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x6eaa" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x6eac" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x6eae" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x6eb0" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6eb2" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x6eb4" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x6eb6" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x6eb8" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x6eba" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6ebc" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x6ebe" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x6ec0" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x6ec2" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x6ec4" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x6ec6" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x6ec8" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x6eca" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x6ecc" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x6ece" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x6ed0" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x6ed2" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x6ed4" visible="true" val="0x00" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x6ed6" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x6ed8" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x6eda" visible="true" val="0x1311" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x6edc" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x6ede" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x6ee0" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x6ee2" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x6ee4" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x6ee6" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x6ee8" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x6eea" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x6eec" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x6eee" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6ef0" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6ef2" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x6ef4" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x6ef6" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x6ef8" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x6efa" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x6efc" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x6efe" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x6f00" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x6f02" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x6f04" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x6f06" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6f08" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6f0a" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6f0c" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6f0e" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6f10" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6f12" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6f14" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x6f16" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x6f18" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x6f1a" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x6f1c" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6f1e" visible="true" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6f20" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6f22" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6f24" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6f26" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6f28" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6f2a" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6f2c" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6f2e" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6f30" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6f32" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6f34" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x6f36" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6f38" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6f3a" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x6f3c" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x6f3e" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x6f40" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x6f42" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x6f44" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x6f46" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x6f48" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x6f4a" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x6f4c" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x6f4e" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x6f50" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x6f52" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x6f54" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x6f56" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x6f58" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x6f5a" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x6f5c" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x6f5e" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x6f60" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x6f62" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x6f64" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x6f66" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x6f68" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x6f6a" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x6f6c" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x6f6e" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x6f70" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x6f72" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x6f74" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x6f76" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x6f78" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6f7a" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6f7c" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6f7e" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6f80" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6f82" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6f84" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6f86" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6f88" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6f8a" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6f8c" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6f8e" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6f90" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6f92" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6f94" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6f96" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6f98" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6f9a" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6f9c" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6f9e" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6fa0" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6fa2" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6fa4" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6fa6" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6fa8" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6faa" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6fac" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6fae" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6fb0" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6fb2" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6fb4" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6fb6" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6fb8" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6fba" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6fbc" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6fbe" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x6fc0" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6fc2" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6fc4" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6fc6" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6fc8" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6fca" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6fcc" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x6fce" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x6fd0" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x6fd2" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x6fd4" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x6fd6" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x6fd8" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x6fda" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x6fdc" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x6fde" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x6fe0" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x6fe2" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x6fe4" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x6fe6" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x6fe8" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x6fea" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x6fec" visible="true" val="0x2ac3" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x6fee" visible="true" val="0x13c6" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x6ff0" visible="true" val="0x0349" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x6ff2" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x6ff4" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x6ff6" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x6ff8" visible="true" val="0x00" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x6ffa" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x6ffc" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x6ffe" visible="true" val="0xd677" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x7000" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x7002" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7004" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x7006" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x7008" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x700a" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x700c" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x700e" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x7010" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x7012" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x7014" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x7016" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x7018" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x701a" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x701c" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x701e" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x7020" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x7022" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x7024" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x7026" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x7028" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x702a" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x702c" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x702e" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x7030" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x7032" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x7034" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x7036" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x7038" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x703a" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x703c" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x703e" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x7040" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x7042" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x7044" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7046" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7048" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x704a" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x704c" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x704e" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x7050" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x7052" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7054" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7056" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7058" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x705a" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x705c" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x705e" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x7060" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x7062" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x7064" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x7066" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x7068" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x706a" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x706c" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x706e" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7070" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7072" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7074" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7076" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x7078" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x707a" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x707c" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x707e" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x7080" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x7082" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7084" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7086" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7088" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x708a" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x708c" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x708e" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7090" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7092" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7094" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7096" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7098" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x709a" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x709c" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x709e" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x70a0" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x70a2" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x70a4" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x70a6" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x70a8" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x70aa" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x70ac" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x70ae" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x70b0" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70b2" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70b4" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70b6" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70b8" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70ba" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70bc" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70be" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70c0" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70c2" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70c4" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70c6" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70c8" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70ca" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70cc" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70ce" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70d0" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70d2" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70d4" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70d6" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70d8" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70da" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70dc" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70de" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70e0" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70e2" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70e4" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70e6" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70e8" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70ea" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70ec" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70ee" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70f0" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70f2" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70f4" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70f6" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70f8" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70fa" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70fc" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x70fe" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7100" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7102" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7104" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7106" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7108" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x710a" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x710c" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x710e" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7110" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7112" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7114" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7116" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7118" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x711a" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x711c" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x711e" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7120" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7122" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7124" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7126" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7128" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x712a" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x712c" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x712e" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7130" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7132" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7134" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7136" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7138" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x713a" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x713c" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x713e" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7140" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7142" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7144" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7146" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7148" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x714a" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x714c" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x714e" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7150" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7152" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7154" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7156" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7158" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x715a" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x715c" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x715e" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7160" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7162" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7164" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7166" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7168" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x716a" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x716c" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x716e" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7170" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7172" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7174" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7176" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7178" />
            </VOIP>
        </BTHS>
        <BTHSNREC>
            <GSM mode="35">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x717a" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x717c" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x717e" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x7180" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x7182" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x7184" visible="true" val="0x00" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x7186" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x7188" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x718a" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x718c" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x718e" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x7190" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x7192" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x7194" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x7196" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7198" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x719a" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x719c" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x719e" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x71a0" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x71a2" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x71a4" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x71a6" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x71a8" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x71aa" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x71ac" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x71ae" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x71b0" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x71b2" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x71b4" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x71b6" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x71b8" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x71ba" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x71bc" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x71be" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x71c0" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x71c2" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x71c4" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x71c6" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x71c8" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x71ca" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x71cc" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x71ce" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x71d0" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x71d2" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x71d4" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x71d6" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x71d8" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x71da" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x71dc" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x71de" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x71e0" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x71e2" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x71e4" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x71e6" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x71e8" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x71ea" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x71ec" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x71ee" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x71f0" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x71f2" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x71f4" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x71f6" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x71f8" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x71fa" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x71fc" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x71fe" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x7200" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x7202" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x7204" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x7206" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x7208" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x720a" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x720c" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x720e" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x7210" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x7212" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7214" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7216" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7218" visible="true" val="0x11" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x721a" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x721c" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x721e" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x7220" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7222" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7224" visible="true" val="0x64" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7226" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x7228" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x722a" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x722c" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x722e" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x7230" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x7232" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x7234" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x7236" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x7238" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x723a" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x723c" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x723e" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x7240" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x7242" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x7244" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7246" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7248" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x724a" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x724c" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x724e" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7250" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7252" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x7254" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x7256" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x7258" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x725a" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x725c" visible="true" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x725e" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7260" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7262" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7264" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7266" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7268" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x726a" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x726c" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x726e" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7270" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7272" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7274" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7276" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7278" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x727a" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x727c" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x727e" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7280" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7282" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7284" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7286" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7288" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x728a" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x728c" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x728e" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7290" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7292" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7294" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7296" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x7298" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x729a" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x729c" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x729e" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x72a0" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x72a2" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x72a4" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x72a6" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x72a8" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x72aa" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x72ac" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x72ae" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x72b0" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x72b2" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x72b4" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x72b6" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x72b8" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x72ba" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x72bc" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x72be" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x72c0" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x72c2" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x72c4" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x72c6" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x72c8" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x72ca" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x72cc" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x72ce" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x72d0" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x72d2" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x72d4" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x72d6" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x72d8" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x72da" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x72dc" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x72de" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x72e0" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x72e2" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x72e4" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x72e6" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x72e8" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x72ea" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x72ec" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x72ee" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x72f0" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x72f2" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x72f4" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x72f6" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x72f8" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x72fa" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x72fc" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x72fe" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7300" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7302" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7304" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7306" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7308" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x730a" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x730c" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x730e" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7310" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7312" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7314" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7316" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x7318" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x731a" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x731c" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x731e" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x7320" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x7322" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x7324" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x7326" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x7328" visible="true" val="0x00" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x732a" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x732c" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x732e" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x7330" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x7332" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x7334" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x7336" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x7338" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x733a" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x733c" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x733e" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x7340" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7342" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x7344" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x7346" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x7348" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x734a" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x734c" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x734e" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x7350" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x7352" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x7354" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x7356" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x7358" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x735a" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x735c" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x735e" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x7360" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x7362" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x7364" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x7366" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x7368" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x736a" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x736c" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x736e" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x7370" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x7372" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x7374" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x7376" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x7378" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x737a" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x737c" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x737e" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x7380" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x7382" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7384" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7386" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7388" visible="true" val="0x2011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x738a" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x738c" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x738e" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x7390" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7392" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7394" visible="true" val="0x0384" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7396" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x7398" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x739a" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x739c" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x739e" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x73a0" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x73a2" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x73a4" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x73a6" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x73a8" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x73aa" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x73ac" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x73ae" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x73b0" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x73b2" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x73b4" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x73b6" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x73b8" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x73ba" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x73bc" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x73be" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x73c0" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x73c2" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x73c4" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x73c6" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x73c8" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x73ca" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x73cc" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x73ce" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x73d0" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x73d2" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x73d4" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x73d6" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x73d8" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x73da" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x73dc" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x73de" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x73e0" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x73e2" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x73e4" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x73e6" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x73e8" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x73ea" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x73ec" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x73ee" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73f0" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73f2" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73f4" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73f6" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73f8" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73fa" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73fc" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x73fe" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7400" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7402" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7404" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7406" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7408" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x740a" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x740c" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x740e" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7410" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7412" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7414" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7416" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7418" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x741a" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x741c" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x741e" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7420" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7422" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7424" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7426" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7428" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x742a" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x742c" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x742e" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7430" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7432" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7434" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7436" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7438" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x743a" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x743c" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x743e" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7440" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7442" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7444" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7446" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7448" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x744a" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x744c" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x744e" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7450" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7452" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7454" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7456" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7458" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x745a" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x745c" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x745e" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7460" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7462" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7464" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7466" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7468" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x746a" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x746c" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x746e" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7470" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7472" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7474" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7476" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7478" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x747a" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x747c" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x747e" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7480" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7482" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7484" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7486" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7488" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x748a" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x748c" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x748e" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7490" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7492" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7494" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7496" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7498" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x749a" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x749c" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x749e" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74a0" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74a2" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74a4" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74a6" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74a8" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74aa" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74ac" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74ae" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74b0" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74b2" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74b4" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x74b6" />
            </GSM>
            <TDMA mode="36">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x74b8" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x74ba" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x74bc" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x74be" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x74c0" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x74c2" visible="true" val="0x00" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x74c4" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x74c6" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x74c8" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x74ca" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x74cc" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x74ce" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x74d0" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x74d2" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x74d4" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x74d6" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x74d8" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x74da" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x74dc" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x74de" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x74e0" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x74e2" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x74e4" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x74e6" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x74e8" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x74ea" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x74ec" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x74ee" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x74f0" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x74f2" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x74f4" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x74f6" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x74f8" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x74fa" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x74fc" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x74fe" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x7500" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x7502" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x7504" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x7506" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x7508" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x750a" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x750c" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x750e" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x7510" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x7512" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x7514" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x7516" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x7518" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x751a" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x751c" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x751e" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x7520" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x7522" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x7524" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x7526" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x7528" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x752a" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x752c" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x752e" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x7530" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x7532" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x7534" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x7536" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7538" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x753a" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x753c" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x753e" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x7540" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x7542" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x7544" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x7546" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7548" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x754a" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x754c" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x754e" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x7550" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7552" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7554" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7556" visible="true" val="0x11" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x7558" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x755a" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x755c" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x755e" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7560" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7562" visible="true" val="0x64" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7564" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x7566" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x7568" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x756a" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x756c" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x756e" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x7570" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x7572" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x7574" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x7576" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x7578" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x757a" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x757c" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x757e" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x7580" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x7582" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7584" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7586" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7588" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x758a" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x758c" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x758e" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7590" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x7592" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x7594" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x7596" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x7598" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x759a" visible="true" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x759c" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x759e" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x75a0" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x75a2" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x75a4" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x75a6" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x75a8" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x75aa" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x75ac" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x75ae" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x75b0" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x75b2" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x75b4" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x75b6" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x75b8" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x75ba" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x75bc" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x75be" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x75c0" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x75c2" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x75c4" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x75c6" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x75c8" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x75ca" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x75cc" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x75ce" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x75d0" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x75d2" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x75d4" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x75d6" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x75d8" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x75da" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x75dc" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x75de" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x75e0" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x75e2" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x75e4" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x75e6" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x75e8" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x75ea" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x75ec" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x75ee" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x75f0" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x75f2" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x75f4" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x75f6" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x75f8" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x75fa" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x75fc" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x75fe" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7600" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7602" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7604" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7606" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7608" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x760a" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x760c" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x760e" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7610" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7612" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7614" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7616" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7618" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x761a" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x761c" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x761e" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7620" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7622" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7624" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7626" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7628" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x762a" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x762c" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x762e" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7630" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7632" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7634" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7636" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7638" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x763a" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x763c" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x763e" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7640" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7642" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7644" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7646" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7648" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x764a" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x764c" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x764e" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7650" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7652" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7654" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x7656" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x7658" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x765a" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x765c" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x765e" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x7660" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x7662" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x7664" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x7666" visible="true" val="0x00" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x7668" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x766a" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x766c" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x766e" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x7670" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x7672" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x7674" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x7676" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x7678" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x767a" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x767c" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x767e" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7680" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x7682" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x7684" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x7686" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x7688" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x768a" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x768c" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x768e" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x7690" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x7692" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x7694" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x7696" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x7698" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x769a" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x769c" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x769e" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x76a0" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x76a2" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x76a4" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x76a6" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x76a8" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x76aa" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x76ac" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x76ae" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x76b0" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x76b2" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x76b4" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x76b6" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x76b8" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x76ba" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x76bc" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x76be" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x76c0" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x76c2" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x76c4" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x76c6" visible="true" val="0x2011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x76c8" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x76ca" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x76cc" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x76ce" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x76d0" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x76d2" visible="true" val="0x0384" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x76d4" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x76d6" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x76d8" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x76da" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x76dc" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x76de" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x76e0" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x76e2" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x76e4" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x76e6" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x76e8" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x76ea" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x76ec" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x76ee" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x76f0" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x76f2" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x76f4" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x76f6" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x76f8" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x76fa" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x76fc" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x76fe" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7700" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7702" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7704" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7706" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7708" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x770a" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x770c" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x770e" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7710" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7712" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7714" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7716" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7718" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x771a" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x771c" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x771e" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x7720" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x7722" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x7724" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x7726" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x7728" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x772a" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x772c" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x772e" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7730" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7732" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7734" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7736" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7738" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x773a" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x773c" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x773e" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7740" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7742" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7744" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7746" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7748" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x774a" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x774c" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x774e" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7750" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7752" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7754" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7756" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7758" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x775a" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x775c" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x775e" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7760" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7762" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7764" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7766" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7768" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x776a" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x776c" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x776e" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7770" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7772" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7774" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7776" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7778" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x777a" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x777c" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x777e" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7780" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7782" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7784" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7786" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7788" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x778a" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x778c" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x778e" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7790" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7792" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7794" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7796" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7798" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x779a" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x779c" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x779e" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77a0" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77a2" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77a4" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77a6" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77a8" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77aa" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ac" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ae" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77b0" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77b2" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77b4" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77b6" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77b8" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ba" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77bc" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77be" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77c0" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77c2" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77c4" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77c6" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77c8" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ca" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77cc" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ce" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77d0" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77d2" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77d4" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77d6" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77d8" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77da" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77dc" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77de" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77e0" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77e2" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77e4" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77e6" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77e8" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ea" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ec" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77ee" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77f0" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77f2" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x77f4" />
            </TDMA>
            <WCDMA_NB mode="37">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x77f6" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x77f8" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x77fa" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x77fc" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x77fe" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x7800" visible="true" val="0x00" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x7802" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x7804" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x7806" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x7808" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x780a" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x780c" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x780e" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x7810" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x7812" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7814" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x7816" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x7818" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x781a" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x781c" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x781e" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x7820" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x7822" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x7824" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x7826" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x7828" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x782a" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x782c" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x782e" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x7830" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x7832" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x7834" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x7836" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x7838" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x783a" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x783c" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x783e" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x7840" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x7842" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x7844" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x7846" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x7848" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x784a" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x784c" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x784e" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x7850" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x7852" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x7854" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x7856" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x7858" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x785a" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x785c" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x785e" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x7860" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x7862" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x7864" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x7866" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x7868" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x786a" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x786c" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x786e" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x7870" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x7872" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x7874" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7876" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x7878" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x787a" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x787c" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x787e" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x7880" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x7882" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x7884" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7886" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x7888" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x788a" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x788c" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x788e" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7890" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7892" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7894" visible="true" val="0x11" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x7896" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x7898" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x789a" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x789c" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x789e" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x78a0" visible="true" val="0x64" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x78a2" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x78a4" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x78a6" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x78a8" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x78aa" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x78ac" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x78ae" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x78b0" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x78b2" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x78b4" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x78b6" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x78b8" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x78ba" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x78bc" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x78be" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x78c0" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x78c2" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x78c4" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x78c6" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x78c8" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x78ca" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x78cc" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x78ce" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x78d0" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x78d2" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x78d4" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x78d6" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x78d8" visible="true" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x78da" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x78dc" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x78de" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x78e0" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x78e2" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x78e4" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x78e6" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x78e8" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x78ea" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x78ec" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x78ee" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x78f0" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x78f2" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x78f4" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x78f6" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x78f8" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x78fa" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x78fc" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x78fe" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7900" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7902" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7904" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7906" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7908" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x790a" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x790c" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x790e" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7910" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7912" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x7914" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x7916" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x7918" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x791a" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x791c" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x791e" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x7920" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x7922" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x7924" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x7926" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x7928" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x792a" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x792c" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x792e" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x7930" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x7932" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7934" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7936" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7938" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x793a" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x793c" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x793e" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7940" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7942" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7944" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7946" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7948" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x794a" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x794c" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x794e" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7950" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7952" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7954" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7956" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7958" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x795a" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x795c" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x795e" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7960" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7962" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7964" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7966" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7968" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x796a" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x796c" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x796e" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7970" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7972" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7974" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7976" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7978" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x797a" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x797c" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x797e" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7980" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7982" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7984" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7986" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7988" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x798a" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x798c" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x798e" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7990" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7992" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x7994" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x7996" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x7998" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x799a" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x799c" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x799e" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x79a0" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x79a2" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x79a4" visible="true" val="0x00" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x79a6" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x79a8" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x79aa" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x79ac" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x79ae" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x79b0" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x79b2" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x79b4" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x79b6" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x79b8" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x79ba" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x79bc" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x79be" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x79c0" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x79c2" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x79c4" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x79c6" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x79c8" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x79ca" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x79cc" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x79ce" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x79d0" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x79d2" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x79d4" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x79d6" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x79d8" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x79da" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x79dc" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x79de" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x79e0" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x79e2" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x79e4" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x79e6" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x79e8" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x79ea" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x79ec" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x79ee" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x79f0" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x79f2" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x79f4" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x79f6" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x79f8" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x79fa" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x79fc" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x79fe" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7a00" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7a02" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7a04" visible="true" val="0x2011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x7a06" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x7a08" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x7a0a" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x7a0c" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7a0e" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7a10" visible="true" val="0x0384" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7a12" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x7a14" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x7a16" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x7a18" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x7a1a" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x7a1c" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x7a1e" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x7a20" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x7a22" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7a24" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7a26" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7a28" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7a2a" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7a2c" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7a2e" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7a30" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x7a32" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x7a34" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x7a36" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x7a38" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x7a3a" visible="true" val="0x1000" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x7a3c" visible="true" val="0x1000" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7a3e" visible="true" val="0x1000" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7a40" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7a42" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7a44" visible="true" val="0x1000" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7a46" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7a48" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7a4a" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7a4c" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7a4e" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7a50" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7a52" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7a54" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7a56" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x7a58" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x7a5a" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x7a5c" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x7a5e" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x7a60" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x7a62" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x7a64" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x7a66" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x7a68" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x7a6a" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a6c" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a6e" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a70" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a72" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a74" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a76" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a78" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a7a" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a7c" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a7e" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a80" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a82" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a84" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a86" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a88" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a8a" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a8c" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a8e" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a90" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a92" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a94" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a96" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a98" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a9a" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a9c" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7a9e" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aa0" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aa2" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aa4" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aa6" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aa8" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aaa" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aac" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aae" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ab0" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ab2" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ab4" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ab6" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ab8" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aba" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7abc" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7abe" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ac0" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ac2" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ac4" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ac6" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ac8" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aca" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7acc" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ace" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ad0" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ad2" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ad4" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ad6" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ad8" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ada" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7adc" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ade" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ae0" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ae2" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ae4" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ae6" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ae8" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aea" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aec" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7aee" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7af0" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7af2" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7af4" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7af6" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7af8" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7afa" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7afc" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7afe" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b00" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b02" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b04" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b06" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b08" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b0a" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b0c" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b0e" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b10" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b12" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b14" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b16" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b18" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b1a" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b1c" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b1e" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b20" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b22" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b24" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b26" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b28" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b2a" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b2c" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b2e" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b30" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7b32" />
            </WCDMA_NB>
            <WCDMA_WB mode="38">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x7b34" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x7b36" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x7b38" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x7b3a" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x7b3c" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x7b3e" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x7b40" visible="true" val="0x1a82" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x7b42" visible="true" val="0x00" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x7b44" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x7b46" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x7b48" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x7b4a" visible="true" val="0x13c6" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x7b4c" visible="true" val="0x0342" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x7b4e" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x7b50" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7b52" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x7b54" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x7b56" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x7b58" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x7b5a" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x7b5c" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x7b5e" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x7b60" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x7b62" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x7b64" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x7b66" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x7b68" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x7b6a" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x7b6c" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x7b6e" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x7b70" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x7b72" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x7b74" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x7b76" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x7b78" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x7b7a" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x7b7c" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x7b7e" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x7b80" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x7b82" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x7b84" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x7b86" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x7b88" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x7b8a" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x7b8c" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x7b8e" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x7b90" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x7b92" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x7b94" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x7b96" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x7b98" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x7b9a" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x7b9c" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x7b9e" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x7ba0" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x7ba2" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x7ba4" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x7ba6" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x7ba8" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x7baa" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x7bac" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x7bae" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x7bb0" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x7bb2" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7bb4" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x7bb6" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x7bb8" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x7bba" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x7bbc" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x7bbe" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x7bc0" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x7bc2" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7bc4" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x7bc6" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x7bc8" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x7bca" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x7bcc" visible="true" val="0x00" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7bce" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7bd0" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7bd2" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x7bd4" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x7bd6" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x7bd8" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x7bda" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7bdc" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7bde" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7be0" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x7be2" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x7be4" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x7be6" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x7be8" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x7bea" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x7bec" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x7bee" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x7bf0" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x7bf2" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x7bf4" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x7bf6" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x7bf8" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x7bfa" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x7bfc" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x7bfe" visible="true" val="0x00" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7c00" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7c02" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7c04" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7c06" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7c08" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7c0a" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7c0c" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x7c0e" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x7c10" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x7c12" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x7c14" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x7c16" visible="true" val="0x11f4" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x7c18" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7c1a" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7c1c" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7c1e" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7c20" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7c22" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7c24" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7c26" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7c28" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7c2a" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7c2c" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7c2e" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7c30" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7c32" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x7c34" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x7c36" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7c38" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7c3a" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7c3c" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7c3e" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7c40" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7c42" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7c44" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7c46" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7c48" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7c4a" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7c4c" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7c4e" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7c50" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x7c52" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x7c54" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x7c56" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x7c58" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x7c5a" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x7c5c" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x7c5e" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x7c60" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x7c62" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x7c64" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x7c66" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x7c68" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x7c6a" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x7c6c" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x7c6e" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x7c70" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7c72" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7c74" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7c76" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7c78" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7c7a" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7c7c" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7c7e" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7c80" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7c82" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7c84" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7c86" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7c88" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7c8a" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7c8c" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7c8e" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7c90" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7c92" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7c94" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7c96" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7c98" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7c9a" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7c9c" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7c9e" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7ca0" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7ca2" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7ca4" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7ca6" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7ca8" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7caa" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7cac" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7cae" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7cb0" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7cb2" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7cb4" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7cb6" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7cb8" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7cba" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7cbc" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7cbe" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7cc0" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7cc2" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7cc4" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7cc6" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7cc8" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7cca" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7ccc" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7cce" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7cd0" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x7cd2" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x7cd4" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x7cd6" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x7cd8" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x7cda" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x7cdc" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x7cde" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x7ce0" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x7ce2" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x7ce4" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x7ce6" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x7ce8" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x7cea" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x7cec" visible="true" val="0x2ac3" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x7cee" visible="true" val="0x13c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x7cf0" visible="true" val="0x0346" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x7cf2" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x7cf4" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x7cf6" visible="true" val="0xd677" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x7cf8" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x7cfa" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7cfc" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x7cfe" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x7d00" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x7d02" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x7d04" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x7d06" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x7d08" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x7d0a" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x7d0c" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x7d0e" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x7d10" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x7d12" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x7d14" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x7d16" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x7d18" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x7d1a" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x7d1c" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x7d1e" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x7d20" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x7d22" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x7d24" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x7d26" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x7d28" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x7d2a" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x7d2c" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x7d2e" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x7d30" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x7d32" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x7d34" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x7d36" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x7d38" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x7d3a" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x7d3c" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7d3e" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7d40" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7d42" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x7d44" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x7d46" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x7d48" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x7d4a" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7d4c" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7d4e" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7d50" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x7d52" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x7d54" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x7d56" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x7d58" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x7d5a" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x7d5c" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x7d5e" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x7d60" visible="true" val="0x00" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7d62" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7d64" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7d66" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7d68" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7d6a" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7d6c" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7d6e" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x7d70" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x7d72" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x7d74" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x7d76" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x7d78" visible="true" val="0x1425" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x7d7a" visible="true" val="0x1425" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7d7c" visible="true" val="0x1425" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7d7e" visible="true" val="0x1425" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7d80" visible="true" val="0x1425" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7d82" visible="true" val="0x1425" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7d84" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7d86" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7d88" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7d8a" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7d8c" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7d8e" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7d90" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7d92" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7d94" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x7d96" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x7d98" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x7d9a" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x7d9c" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x7d9e" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x7da0" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x7da2" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x7da4" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x7da6" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x7da8" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7daa" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dac" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dae" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7db0" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7db2" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7db4" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7db6" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7db8" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dba" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dbc" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dbe" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dc0" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dc2" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dc4" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dc6" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dc8" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dca" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dcc" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dce" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dd0" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dd2" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dd4" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dd6" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dd8" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dda" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7ddc" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dde" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7de0" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7de2" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7de4" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7de6" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7de8" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dea" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dec" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dee" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7df0" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7df2" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7df4" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7df6" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7df8" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dfa" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dfc" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7dfe" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e00" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e02" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e04" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e06" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e08" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e0a" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e0c" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e0e" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e10" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e12" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e14" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e16" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e18" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e1a" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e1c" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e1e" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e20" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e22" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e24" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e26" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e28" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e2a" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e2c" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e2e" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e30" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e32" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e34" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e36" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e38" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e3a" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e3c" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e3e" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e40" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e42" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e44" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e46" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e48" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e4a" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e4c" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e4e" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e50" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e52" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e54" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e56" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e58" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e5a" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e5c" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e5e" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e60" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e62" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e64" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e66" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e68" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e6a" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e6c" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e6e" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x7e70" />
            </WCDMA_WB>
            <VOLTE_NB mode="39">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x7e72" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x7e74" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x7e76" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x7e78" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x7e7a" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x7e7c" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x7e7e" visible="true" val="0x2738" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x7e80" visible="true" val="0x2170" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x7e82" visible="true" val="0x04ad" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x7e84" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x7e86" visible="true" val="0x1a82" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x7e88" visible="true" val="0xc4e0" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x7e8a" visible="true" val="0x07f6" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x7e8c" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x7e8e" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x7e90" visible="true" val="0xffffff1f" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x7e92" visible="true" val="0xffffff97" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x7e94" visible="true" val="0xffffffc9" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x7e96" visible="true" val="0xffffff6d" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x7e98" visible="true" val="0x1d" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x7e9a" visible="true" val="0x16" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x7e9c" visible="true" val="0x0135" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x7e9e" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x7ea0" visible="true" val="0x01f3" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x7ea2" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x7ea4" visible="true" val="0x0239" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x7ea6" visible="true" val="0x7a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x7ea8" visible="true" val="0x01cc" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x7eaa" visible="true" val="0x1d" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x7eac" visible="true" val="0x0246" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x7eae" visible="true" val="0x4b" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x7eb0" visible="true" val="0xfffff01d" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x7eb2" visible="true" val="0x4b" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x7eb4" visible="true" val="0x0246" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x7eb6" visible="true" val="0x1d" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x7eb8" visible="true" val="0x01cc" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x7eba" visible="true" val="0x7a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x7ebc" visible="true" val="0x0239" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x7ebe" visible="true" val="0xffffff83" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x7ec0" visible="true" val="0x01f3" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x7ec2" visible="true" val="0xffffffd4" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x7ec4" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x7ec6" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x7ec8" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x7eca" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x7ecc" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x7ece" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x7ed0" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x7ed2" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x7ed4" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x7ed6" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x7ed8" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x7eda" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x7edc" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x7ede" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x7ee0" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x7ee2" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x7ee4" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x7ee6" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x7ee8" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x7eea" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x7eec" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x7eee" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x7ef0" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7ef2" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x7ef4" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x7ef6" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x7ef8" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x7efa" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x7efc" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x7efe" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x7f00" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x7f02" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x7f04" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x7f06" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x7f08" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x7f0a" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x7f0c" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x7f0e" visible="true" val="0x01" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x7f10" visible="true" val="0x0211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x7f12" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x7f14" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x7f16" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x7f18" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x7f1a" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x7f1c" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x7f1e" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x7f20" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x7f22" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x7f24" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x7f26" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x7f28" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x7f2a" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x7f2c" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x7f2e" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x7f30" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x7f32" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x7f34" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x7f36" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x7f38" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x7f3a" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x7f3c" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7f3e" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7f40" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7f42" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7f44" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7f46" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7f48" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7f4a" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x7f4c" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x7f4e" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x7f50" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x7f52" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x7f54" visible="true" val="0x3fb2" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x7f56" visible="true" val="0x3fb2" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7f58" visible="true" val="0x3fb2" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7f5a" visible="true" val="0x3fb2" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7f5c" visible="true" val="0x3fb2" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7f5e" visible="true" val="0x3fb2" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7f60" visible="true" val="0x3fb2" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7f62" visible="true" val="0x3fb2" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7f64" visible="true" val="0x3fb2" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7f66" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7f68" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7f6a" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7f6c" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7f6e" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7f70" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x7f72" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x7f74" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x7f76" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x7f78" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x7f7a" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x7f7c" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x7f7e" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x7f80" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x7f82" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x7f84" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x7f86" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x7f88" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x7f8a" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x7f8c" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x7f8e" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x7f90" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x7f92" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x7f94" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x7f96" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x7f98" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x7f9a" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x7f9c" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x7f9e" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x7fa0" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x7fa2" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x7fa4" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x7fa6" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x7fa8" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x7faa" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x7fac" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x7fae" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7fb0" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7fb2" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7fb4" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7fb6" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7fb8" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7fba" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7fbc" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7fbe" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7fc0" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7fc2" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7fc4" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7fc6" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7fc8" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7fca" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7fcc" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7fce" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7fd0" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7fd2" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7fd4" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7fd6" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7fd8" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7fda" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7fdc" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7fde" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7fe0" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7fe2" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7fe4" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7fe6" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7fe8" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7fea" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7fec" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7fee" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7ff0" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x7ff2" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x7ff4" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x7ff6" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x7ff8" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x7ffa" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x7ffc" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x7ffe" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8000" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8002" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8004" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8006" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8008" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x800a" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x800c" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x800e" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x8010" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x8012" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x8014" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x8016" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x8018" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x801a" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x801c" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x801e" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x8020" visible="true" val="0x07" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x8022" visible="true" val="0x2e7f" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x8024" visible="true" val="0x3c0b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x8026" visible="true" val="0xfdaa" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x8028" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x802a" visible="true" val="0x2e7f" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x802c" visible="true" val="0x2170" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x802e" visible="true" val="0x07f6" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x8030" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x8032" visible="true" val="0x1a82" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x8034" visible="true" val="0xec3a" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x8036" visible="true" val="0xfd0d" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x8038" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x803a" visible="true" val="0xfffffe79" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x803c" visible="true" val="0xffffff6f" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x803e" visible="true" val="0xffffff9f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x8040" visible="true" val="0xfffffee9" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x8042" visible="true" val="0xfffffff6" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x8044" visible="true" val="0x21" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8046" visible="true" val="0x0187" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x8048" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x804a" visible="true" val="0x02dc" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x804c" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x804e" visible="true" val="0x02da" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x8050" visible="true" val="0xd4" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8052" visible="true" val="0x01ac" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8054" visible="true" val="0x73" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8056" visible="true" val="0x022a" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x8058" visible="true" val="0xb4" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x805a" visible="true" val="0xffffee5f" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x805c" visible="true" val="0xb4" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x805e" visible="true" val="0x022a" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x8060" visible="true" val="0x73" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x8062" visible="true" val="0x01ac" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x8064" visible="true" val="0xd4" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x8066" visible="true" val="0x02da" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x8068" visible="true" val="0xfffffeed" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x806a" visible="true" val="0x02dc" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x806c" visible="true" val="0xffffff79" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x806e" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8070" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8072" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8074" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x8076" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x8078" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x807a" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x807c" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x807e" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x8080" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x8082" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x8084" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8086" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8088" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x808a" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x808c" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x808e" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x8090" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x8092" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x8094" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x8096" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x8098" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x809a" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x809c" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x809e" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x80a0" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x80a2" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x80a4" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x80a6" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x80a8" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x80aa" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x80ac" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x80ae" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x80b0" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x80b2" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x80b4" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x80b6" visible="true" val="0x05ad" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x80b8" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x80ba" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x80bc" visible="true" val="0x0805" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x80be" visible="true" val="0x1000" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x80c0" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x80c2" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x80c4" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x80c6" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x80c8" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x80ca" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x80cc" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x80ce" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x80d0" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x80d2" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x80d4" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x80d6" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x80d8" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x80da" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x80dc" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x80de" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x80e0" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x80e2" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x80e4" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x80e6" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80e8" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80ea" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80ec" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80ee" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80f0" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80f2" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80f4" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80f6" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80f8" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80fa" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80fc" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x80fe" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8100" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8102" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8104" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8106" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8108" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x810a" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x810c" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x810e" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8110" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8112" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8114" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8116" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8118" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x811a" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x811c" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x811e" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8120" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8122" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8124" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8126" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8128" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x812a" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x812c" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x812e" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8130" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8132" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8134" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8136" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8138" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x813a" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x813c" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x813e" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8140" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8142" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8144" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8146" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8148" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x814a" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x814c" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x814e" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8150" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8152" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8154" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8156" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8158" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x815a" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x815c" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x815e" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8160" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8162" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8164" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8166" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8168" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x816a" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x816c" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x816e" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8170" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8172" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8174" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8176" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8178" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x817a" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x817c" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x817e" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8180" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8182" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8184" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8186" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8188" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x818a" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x818c" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x818e" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8190" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8192" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8194" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8196" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8198" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x819a" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x819c" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x819e" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81a0" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81a2" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81a4" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81a6" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81a8" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81aa" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81ac" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x81ae" />
            </VOLTE_NB>
            <VOLTE_WB mode="40">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x81b0" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x81b2" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x81b4" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x81b6" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x81b8" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x81ba" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x81bc" visible="true" val="0x1a82" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x81be" visible="true" val="0x00" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x81c0" visible="true" val="0xfa06" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x81c2" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x81c4" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x81c6" visible="true" val="0x115f" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x81c8" visible="true" val="0xfc05" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x81ca" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x81cc" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x81ce" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x81d0" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x81d2" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x81d4" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x81d6" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x81d8" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x81da" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x81dc" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x81de" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x81e0" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x81e2" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x81e4" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x81e6" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x81e8" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x81ea" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x81ec" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x81ee" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x81f0" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x81f2" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x81f4" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x81f6" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x81f8" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x81fa" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x81fc" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x81fe" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x8200" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x8202" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8204" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8206" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8208" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x820a" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x820c" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x820e" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x8210" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x8212" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8214" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x8216" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x8218" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x821a" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x821c" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x821e" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x8220" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x8222" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x8224" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8226" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8228" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x822a" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x822c" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x822e" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x8230" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x8232" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x8234" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x8236" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x8238" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x823a" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x823c" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x823e" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x8240" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x8242" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x8244" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x8246" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x8248" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x824a" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x824c" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x824e" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x8250" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x8252" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8254" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8256" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x8258" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x825a" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x825c" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x825e" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x8260" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x8262" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x8264" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x8266" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x8268" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x826a" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x826c" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x826e" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x8270" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x8272" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x8274" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x8276" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x8278" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x827a" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x827c" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x827e" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8280" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8282" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8284" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8286" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8288" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x828a" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x828c" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x828e" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x8290" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8292" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8294" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8296" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8298" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x829a" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x829c" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x829e" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x82a0" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x82a2" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x82a4" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x82a6" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x82a8" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x82aa" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x82ac" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x82ae" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x82b0" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x82b2" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x82b4" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x82b6" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x82b8" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x82ba" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x82bc" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x82be" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x82c0" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x82c2" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x82c4" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x82c6" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x82c8" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x82ca" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x82cc" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x82ce" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x82d0" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x82d2" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x82d4" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x82d6" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x82d8" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x82da" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x82dc" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x82de" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x82e0" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x82e2" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x82e4" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x82e6" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x82e8" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x82ea" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x82ec" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x82ee" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x82f0" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x82f2" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x82f4" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x82f6" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x82f8" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x82fa" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x82fc" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x82fe" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8300" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8302" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8304" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8306" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8308" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x830a" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x830c" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x830e" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8310" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8312" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8314" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8316" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8318" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x831a" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x831c" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x831e" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8320" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8322" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8324" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8326" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8328" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x832a" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x832c" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x832e" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8330" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8332" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8334" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8336" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8338" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x833a" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x833c" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x833e" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8340" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8342" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8344" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8346" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8348" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x834a" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x834c" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x834e" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x8350" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x8352" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x8354" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x8356" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x8358" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x835a" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x835c" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x835e" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x8360" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x8362" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x8364" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x8366" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x8368" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x836a" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x836c" visible="true" val="0xfc08" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x836e" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x8370" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x8372" visible="true" val="0xd674" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x8374" visible="true" val="0xfc08" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x8376" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x8378" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x837a" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x837c" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x837e" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x8380" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x8382" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8384" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x8386" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x8388" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x838a" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x838c" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x838e" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8390" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8392" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8394" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x8396" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x8398" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x839a" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x839c" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x839e" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x83a0" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x83a2" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x83a4" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x83a6" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x83a8" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x83aa" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x83ac" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x83ae" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x83b0" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x83b2" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x83b4" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x83b6" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x83b8" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x83ba" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x83bc" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x83be" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x83c0" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x83c2" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x83c4" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x83c6" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x83c8" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x83ca" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x83cc" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x83ce" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x83d0" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x83d2" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x83d4" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x83d6" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x83d8" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x83da" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x83dc" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x83de" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x83e0" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x83e2" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x83e4" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x83e6" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x83e8" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x83ea" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x83ec" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x83ee" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x83f0" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x83f2" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x83f4" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x83f6" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x83f8" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x83fa" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x83fc" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x83fe" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8400" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8402" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8404" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8406" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8408" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x840a" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x840c" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x840e" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8410" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x8412" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x8414" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x8416" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x8418" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x841a" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x841c" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x841e" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x8420" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x8422" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x8424" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8426" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8428" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x842a" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x842c" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x842e" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8430" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8432" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8434" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8436" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8438" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x843a" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x843c" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x843e" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8440" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8442" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8444" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8446" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8448" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x844a" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x844c" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x844e" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8450" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8452" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8454" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8456" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8458" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x845a" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x845c" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x845e" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8460" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8462" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8464" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8466" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8468" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x846a" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x846c" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x846e" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8470" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8472" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8474" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8476" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8478" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x847a" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x847c" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x847e" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8480" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8482" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8484" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8486" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8488" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x848a" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x848c" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x848e" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8490" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8492" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8494" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8496" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8498" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x849a" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x849c" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x849e" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84a0" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84a2" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84a4" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84a6" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84a8" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84aa" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84ac" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84ae" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84b0" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84b2" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84b4" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84b6" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84b8" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84ba" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84bc" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84be" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84c0" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84c2" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84c4" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84c6" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84c8" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84ca" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84cc" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84ce" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84d0" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84d2" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84d4" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84d6" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84d8" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84da" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84dc" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84de" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84e0" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84e2" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84e4" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84e6" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84e8" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84ea" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x84ec" />
            </VOLTE_WB>
            <VOIP mode="41">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x84ee" visible="true" val="0x10" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x84f0" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x84f2" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x84f4" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x84f6" visible="true" val="0x00" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x84f8" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x84fa" visible="true" val="0x1a82" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x84fc" visible="true" val="0x00" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x84fe" visible="true" val="0xfa06" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x8500" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x8502" visible="true" val="0x2ac3" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x8504" visible="true" val="0x115f" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x8506" visible="true" val="0xfc05" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x8508" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x850a" val="0x01" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x850c" visible="true" val="0x00" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x850e" visible="true" val="0x00" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x8510" visible="true" val="0x00" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x8512" visible="true" val="0x00" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x8514" visible="true" val="0x00" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x8516" visible="true" val="0x00" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8518" visible="true" val="0x00" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x851a" visible="true" val="0x00" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x851c" visible="true" val="0x00" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x851e" visible="true" val="0x00" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x8520" visible="true" val="0x00" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x8522" visible="true" val="0x00" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8524" visible="true" val="0x00" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8526" visible="true" val="0x00" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8528" visible="true" val="0x00" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x852a" visible="true" val="0x00" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x852c" visible="true" val="0x00" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x852e" visible="true" val="0x00" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x8530" visible="true" val="0x00" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x8532" visible="true" val="0x00" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x8534" visible="true" val="0x00" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x8536" visible="true" val="0x00" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x8538" visible="true" val="0x00" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x853a" visible="true" val="0x00" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x853c" visible="true" val="0x00" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x853e" visible="true" val="0x00" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x8540" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8542" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8544" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8546" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x8548" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x854a" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x854c" visible="true" val="0x1000" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x854e" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x8550" visible="true" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8552" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x8554" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x8556" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x8558" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x855a" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x855c" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x855e" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x8560" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x8562" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8564" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8566" visible="true" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x8568" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x856a" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x856c" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x856e" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x8570" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x8572" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x8574" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x8576" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x8578" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x857a" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x857c" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x857e" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x8580" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x8582" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x8584" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x8586" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x8588" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x858a" visible="true" val="0x00" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x858c" visible="true" val="0x1011" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x858e" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x8590" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8592" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8594" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x8596" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x8598" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x859a" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x859c" visible="false" val="0x6" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x859e" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x85a0" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x85a2" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x85a4" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x85a6" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x85a8" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x85aa" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x85ac" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x85ae" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x85b0" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x85b2" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x85b4" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x85b6" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x85b8" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x85ba" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x85bc" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x85be" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x85c0" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x85c2" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x85c4" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x85c6" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x85c8" visible="true" val="0x00" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x85ca" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x85cc" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x85ce" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x85d0" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x85d2" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x85d4" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x85d6" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x85d8" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x85da" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x85dc" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x85de" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x85e0" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x85e2" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x85e4" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x85e6" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x85e8" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x85ea" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x85ec" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x85ee" visible="true" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x85f0" visible="true" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x85f2" visible="true" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x85f4" visible="true" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x85f6" visible="true" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x85f8" visible="true" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x85fa" visible="true" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x85fc" visible="true" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x85fe" visible="true" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8600" visible="false" val="0x0" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8602" visible="false" val="0x0" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8604" visible="false" val="0x0" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8606" visible="false" val="0x0" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8608" visible="false" val="0x0" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x860a" visible="false" val="0x0" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x860c" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x860e" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x8610" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x8612" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x8614" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x8616" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x8618" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x861a" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x861c" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x861e" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x8620" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x8622" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x8624" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x8626" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x8628" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x862a" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x862c" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x862e" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8630" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8632" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8634" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8636" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8638" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x863a" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x863c" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x863e" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8640" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8642" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8644" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8646" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8648" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x864a" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x864c" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x864e" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8650" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8652" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8654" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8656" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8658" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x865a" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x865c" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x865e" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8660" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8662" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8664" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8666" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8668" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x866a" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x866c" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x866e" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8670" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8672" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8674" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8676" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8678" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x867a" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x867c" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x867e" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8680" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8682" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8684" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8686" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8688" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x868a" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x868c" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x868e" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x8690" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x8692" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x8694" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x8696" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x8698" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x869a" visible="false" val="0x0" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x869c" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x869e" visible="true" val="0x36a9" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x86a0" visible="true" val="0x2990" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x86a2" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x86a4" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x86a6" visible="true" val="0x3274" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x86a8" visible="true" val="0x0c7c" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x86aa" visible="true" val="0xfc08" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x86ac" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x86ae" visible="true" val="0x3274" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x86b0" visible="true" val="0xd674" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x86b2" visible="true" val="0xfc08" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x86b4" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x86b6" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x86b8" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x86ba" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x86bc" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x86be" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x86c0" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x86c2" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x86c4" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x86c6" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x86c8" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x86ca" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x86cc" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x86ce" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x86d0" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x86d2" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x86d4" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x86d6" visible="true" val="0x00" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x86d8" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x86da" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x86dc" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x86de" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x86e0" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x86e2" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x86e4" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x86e6" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x86e8" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x86ea" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x86ec" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x86ee" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x86f0" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x86f2" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x86f4" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x86f6" visible="true" val="0x1000" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x86f8" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x86fa" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x86fc" visible="true" val="0x1011" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x86fe" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x8700" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8702" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8704" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x8706" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x8708" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x870a" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x870c" visible="false" val="0x6" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x870e" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x8710" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x8712" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x8714" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x8716" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x8718" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x871a" visible="true" val="0x01" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x871c" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x871e" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8720" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8722" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8724" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8726" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8728" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x872a" visible="true" val="0x00" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x872c" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x872e" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x8730" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8732" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8734" visible="true" val="0x05ad" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8736" visible="true" val="0x0805" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8738" visible="true" val="0x0b54" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x873a" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x873c" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x873e" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8740" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8742" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8744" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8746" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8748" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x874a" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x874c" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x874e" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x8750" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x8752" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x8754" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x8756" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x8758" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x875a" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x875c" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x875e" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x8760" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x8762" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8764" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8766" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8768" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x876a" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x876c" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x876e" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8770" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8772" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8774" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8776" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8778" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x877a" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x877c" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x877e" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8780" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8782" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8784" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8786" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8788" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x878a" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x878c" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x878e" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8790" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8792" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8794" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8796" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8798" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x879a" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x879c" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x879e" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87a0" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87a2" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87a4" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87a6" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87a8" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87aa" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ac" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ae" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87b0" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87b2" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87b4" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87b6" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87b8" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ba" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87bc" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87be" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87c0" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87c2" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87c4" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87c6" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87c8" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ca" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87cc" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ce" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87d0" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87d2" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87d4" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87d6" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87d8" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87da" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87dc" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87de" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87e0" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87e2" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87e4" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87e6" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87e8" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ea" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ec" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87ee" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87f0" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87f2" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87f4" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87f6" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87f8" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87fa" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87fc" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x87fe" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8800" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8802" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8804" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8806" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8808" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x880a" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x880c" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x880e" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8810" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8812" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8814" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8816" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8818" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x881a" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x881c" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x881e" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8820" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8822" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8824" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8826" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8828" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x882a" />
            </VOIP>
        </BTHSNREC>
    </Audio>
    <Music>
        <Headset>
            <Playback mode="42" visible="false">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x882c" visible="false" val="0x8" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x882e" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x8830" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x8832" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x8834" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x8836" visible="true" val="0x3" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x8838" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x883a" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x883c" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x883e" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x8840" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x8842" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x8844" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x8846" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8848" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x884a" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x884c" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x884e" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x8850" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x8852" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x8854" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8856" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x8858" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x885a" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x885c" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x885e" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x8860" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8862" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8864" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8866" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x8868" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x886a" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x886c" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x886e" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x8870" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x8872" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x8874" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x8876" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x8878" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x887a" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x887c" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x887e" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8880" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8882" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8884" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x8886" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x8888" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x888a" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x888c" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x888e" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8890" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x8892" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x8894" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x8896" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x8898" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x889a" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x889c" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x889e" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x88a0" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x88a2" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x88a4" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x88a6" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x88a8" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x88aa" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x88ac" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x88ae" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x88b0" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x88b2" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x88b4" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x88b6" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x88b8" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x88ba" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x88bc" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x88be" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x88c0" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x88c2" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x88c4" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x88c6" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x88c8" visible="true" val="0x301" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x88ca" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x88cc" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x88ce" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x88d0" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x88d2" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x88d4" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x88d6" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x88d8" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x88da" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x88dc" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x88de" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x88e0" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x88e2" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x88e4" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x88e6" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x88e8" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x88ea" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x88ec" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x88ee" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x88f0" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x88f2" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x88f4" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x88f6" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x88f8" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x88fa" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x88fc" visible="true" val="0xffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x88fe" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8900" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8902" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8904" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x8906" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x8908" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x890a" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x890c" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x890e" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8910" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8912" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8914" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8916" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8918" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x891a" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x891c" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x891e" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8920" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8922" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8924" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8926" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8928" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x892a" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x892c" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x892e" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8930" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8932" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8934" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8936" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8938" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x893a" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x893c" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x893e" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8940" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8942" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8944" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8946" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8948" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x894a" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x894c" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x894e" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x8950" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x8952" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x8954" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x8956" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x8958" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x895a" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x895c" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x895e" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x8960" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x8962" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x8964" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x8966" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x8968" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x896a" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x896c" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x896e" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8970" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8972" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8974" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8976" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8978" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x897a" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x897c" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x897e" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8980" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8982" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8984" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8986" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8988" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x898a" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x898c" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x898e" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8990" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8992" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8994" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8996" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8998" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x899a" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x899c" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x899e" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x89a0" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x89a2" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x89a4" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x89a6" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x89a8" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x89aa" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x89ac" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x89ae" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x89b0" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x89b2" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x89b4" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x89b6" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x89b8" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x89ba" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x89bc" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x89be" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x89c0" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x89c2" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x89c4" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x89c6" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x89c8" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x89ca" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x89cc" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x89ce" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x89d0" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x89d2" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x89d4" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x89d6" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x89d8" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x89da" visible="true" val="0x107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x89dc" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x89de" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x89e0" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x89e2" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x89e4" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x89e6" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x89e8" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x89ea" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x89ec" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x89ee" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x89f0" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x89f2" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x89f4" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x89f6" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x89f8" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x89fa" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x89fc" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x89fe" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8a00" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x8a02" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x8a04" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x8a06" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x8a08" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x8a0a" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8a0c" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8a0e" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8a10" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x8a12" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x8a14" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x8a16" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x8a18" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x8a1a" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x8a1c" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x8a1e" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x8a20" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x8a22" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x8a24" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x8a26" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x8a28" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8a2a" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8a2c" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8a2e" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x8a30" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x8a32" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x8a34" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x8a36" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x8a38" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x8a3a" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x8a3c" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x8a3e" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8a40" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8a42" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x8a44" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x8a46" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x8a48" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x8a4a" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x8a4c" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x8a4e" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x8a50" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x8a52" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x8a54" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x8a56" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x8a58" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8a5a" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8a5c" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8a5e" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8a60" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8a62" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8a64" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8a66" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x8a68" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x8a6a" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x8a6c" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x8a6e" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8a70" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8a72" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8a74" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8a76" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8a78" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8a7a" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8a7c" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8a7e" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8a80" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8a82" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8a84" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8a86" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8a88" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8a8a" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8a8c" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x8a8e" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x8a90" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x8a92" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x8a94" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x8a96" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x8a98" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x8a9a" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x8a9c" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x8a9e" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x8aa0" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aa2" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aa4" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aa6" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aa8" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aaa" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aac" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aae" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ab0" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ab2" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ab4" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ab6" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ab8" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aba" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8abc" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8abe" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ac0" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ac2" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ac4" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ac6" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ac8" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aca" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8acc" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ace" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ad0" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ad2" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ad4" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ad6" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ad8" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ada" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8adc" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ade" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ae0" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ae2" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ae4" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ae6" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ae8" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aea" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aec" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8aee" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8af0" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8af2" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8af4" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8af6" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8af8" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8afa" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8afc" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8afe" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b00" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b02" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b04" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b06" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b08" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b0a" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b0c" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b0e" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b10" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b12" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b14" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b16" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b18" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b1a" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b1c" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b1e" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b20" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b22" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b24" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b26" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b28" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b2a" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b2c" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b2e" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b30" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b32" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b34" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b36" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b38" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b3a" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b3c" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b3e" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b40" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b42" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b44" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b46" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b48" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b4a" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b4c" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b4e" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b50" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b52" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b54" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b56" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b58" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b5a" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b5c" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b5e" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b60" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b62" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b64" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b66" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8b68" />
            </Playback>
            <Record mode="43" visible="true">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x8b6a" visible="true" val="0x30" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x8b6c" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x8b6e" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x8b70" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x8b72" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x8b74" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x8b76" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x8b78" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x8b7a" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x8b7c" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x8b7e" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x8b80" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x8b82" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x8b84" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8b86" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x8b88" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x8b8a" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x8b8c" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x8b8e" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x8b90" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x8b92" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8b94" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x8b96" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x8b98" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x8b9a" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x8b9c" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x8b9e" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8ba0" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8ba2" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8ba4" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x8ba6" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x8ba8" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x8baa" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x8bac" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x8bae" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x8bb0" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x8bb2" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x8bb4" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x8bb6" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x8bb8" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x8bba" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x8bbc" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8bbe" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8bc0" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8bc2" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x8bc4" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x8bc6" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x8bc8" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x8bca" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x8bcc" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8bce" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x8bd0" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x8bd2" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x8bd4" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x8bd6" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x8bd8" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x8bda" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x8bdc" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x8bde" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8be0" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8be2" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x8be4" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x8be6" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x8be8" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x8bea" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x8bec" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x8bee" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x8bf0" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x8bf2" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x8bf4" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x8bf6" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x8bf8" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x8bfa" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x8bfc" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x8bfe" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x8c00" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x8c02" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x8c04" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x8c06" val="0x301" visible="false" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x8c08" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x8c0a" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x8c0c" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8c0e" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8c10" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x8c12" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x8c14" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x8c16" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x8c18" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x8c1a" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x8c1c" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x8c1e" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x8c20" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x8c22" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x8c24" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x8c26" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x8c28" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x8c2a" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x8c2c" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x8c2e" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x8c30" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x8c32" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x8c34" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8c36" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8c38" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8c3a" val="0xffe2" visible="false" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8c3c" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8c3e" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8c40" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8c42" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x8c44" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x8c46" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x8c48" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x8c4a" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8c4c" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8c4e" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8c50" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8c52" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8c54" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8c56" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8c58" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8c5a" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8c5c" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8c5e" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8c60" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8c62" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8c64" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8c66" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8c68" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8c6a" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8c6c" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8c6e" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8c70" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8c72" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8c74" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8c76" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8c78" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8c7a" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8c7c" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8c7e" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8c80" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8c82" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8c84" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8c86" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x8c88" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x8c8a" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x8c8c" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x8c8e" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x8c90" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x8c92" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x8c94" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x8c96" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x8c98" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x8c9a" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x8c9c" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x8c9e" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x8ca0" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x8ca2" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x8ca4" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x8ca6" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8ca8" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8caa" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8cac" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8cae" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8cb0" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8cb2" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8cb4" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8cb6" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8cb8" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8cba" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8cbc" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8cbe" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8cc0" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8cc2" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8cc4" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8cc6" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8cc8" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8cca" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8ccc" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8cce" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8cd0" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8cd2" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8cd4" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8cd6" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8cd8" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8cda" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8cdc" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8cde" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8ce0" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8ce2" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8ce4" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8ce6" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8ce8" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8cea" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8cec" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8cee" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8cf0" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8cf2" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8cf4" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8cf6" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8cf8" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8cfa" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8cfc" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8cfe" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8d00" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8d02" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8d04" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8d06" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x8d08" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x8d0a" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x8d0c" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x8d0e" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x8d10" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x8d12" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x8d14" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x8d16" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x8d18" visible="true" val="0x0107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x8d1a" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x8d1c" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x8d1e" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x8d20" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x8d22" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x8d24" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x8d26" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x8d28" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x8d2a" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x8d2c" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x8d2e" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x8d30" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x8d32" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x8d34" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x8d36" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x8d38" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x8d3a" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x8d3c" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8d3e" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x8d40" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x8d42" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x8d44" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x8d46" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x8d48" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8d4a" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8d4c" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8d4e" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x8d50" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x8d52" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x8d54" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x8d56" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x8d58" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x8d5a" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x8d5c" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x8d5e" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x8d60" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x8d62" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x8d64" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x8d66" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8d68" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8d6a" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8d6c" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x8d6e" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x8d70" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x8d72" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x8d74" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x8d76" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x8d78" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x8d7a" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x8d7c" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8d7e" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8d80" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x8d82" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x8d84" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x8d86" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x8d88" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x8d8a" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x8d8c" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x8d8e" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x8d90" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x8d92" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x8d94" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x8d96" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8d98" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8d9a" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8d9c" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8d9e" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8da0" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8da2" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8da4" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x8da6" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x8da8" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x8daa" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x8dac" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8dae" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8db0" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8db2" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8db4" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8db6" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8db8" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8dba" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8dbc" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8dbe" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8dc0" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8dc2" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8dc4" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8dc6" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8dc8" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8dca" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x8dcc" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x8dce" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x8dd0" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x8dd2" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x8dd4" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x8dd6" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x8dd8" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x8dda" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x8ddc" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x8dde" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8de0" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8de2" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8de4" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8de6" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8de8" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8dea" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8dec" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8dee" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8df0" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8df2" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8df4" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8df6" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8df8" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8dfa" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8dfc" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8dfe" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e00" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e02" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e04" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e06" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e08" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e0a" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e0c" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e0e" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e10" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e12" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e14" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e16" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e18" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e1a" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e1c" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e1e" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e20" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e22" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e24" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e26" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e28" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e2a" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e2c" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e2e" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e30" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e32" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e34" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e36" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e38" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e3a" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e3c" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e3e" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e40" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e42" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e44" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e46" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e48" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e4a" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e4c" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e4e" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e50" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e52" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e54" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e56" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e58" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e5a" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e5c" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e5e" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e60" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e62" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e64" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e66" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e68" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e6a" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e6c" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e6e" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e70" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e72" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e74" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e76" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e78" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e7a" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e7c" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e7e" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e80" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e82" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e84" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e86" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e88" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e8a" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e8c" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e8e" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e90" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e92" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e94" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e96" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e98" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e9a" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e9c" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8e9e" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ea0" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ea2" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ea4" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x8ea6" />
            </Record>
            <FM mode="44" visible="false">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x8ea8" visible="false" val="0x8" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x8eaa" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x8eac" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x8eae" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x8eb0" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x8eb2" visible="true" val="0x3" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x8eb4" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x8eb6" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x8eb8" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x8eba" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x8ebc" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x8ebe" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x8ec0" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x8ec2" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8ec4" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x8ec6" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x8ec8" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x8eca" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x8ecc" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x8ece" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x8ed0" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x8ed2" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x8ed4" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x8ed6" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x8ed8" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x8eda" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x8edc" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x8ede" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x8ee0" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x8ee2" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x8ee4" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x8ee6" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x8ee8" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x8eea" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x8eec" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x8eee" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x8ef0" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x8ef2" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x8ef4" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x8ef6" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x8ef8" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x8efa" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x8efc" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x8efe" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x8f00" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x8f02" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x8f04" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x8f06" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x8f08" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x8f0a" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x8f0c" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x8f0e" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x8f10" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x8f12" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x8f14" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x8f16" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x8f18" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x8f1a" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x8f1c" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8f1e" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x8f20" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x8f22" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x8f24" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x8f26" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x8f28" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x8f2a" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x8f2c" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x8f2e" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x8f30" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x8f32" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x8f34" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x8f36" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x8f38" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x8f3a" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x8f3c" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x8f3e" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x8f40" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x8f42" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x8f44" visible="true" val="0x301" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x8f46" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x8f48" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x8f4a" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x8f4c" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x8f4e" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x8f50" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x8f52" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x8f54" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x8f56" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x8f58" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x8f5a" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x8f5c" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x8f5e" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x8f60" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x8f62" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x8f64" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x8f66" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x8f68" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x8f6a" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x8f6c" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x8f6e" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x8f70" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x8f72" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8f74" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8f76" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8f78" visible="true" val="0xffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8f7a" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8f7c" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8f7e" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8f80" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x8f82" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x8f84" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x8f86" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x8f88" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8f8a" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8f8c" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8f8e" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8f90" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8f92" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8f94" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8f96" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8f98" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8f9a" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8f9c" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8f9e" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8fa0" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8fa2" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8fa4" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8fa6" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x8fa8" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x8faa" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x8fac" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x8fae" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x8fb0" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x8fb2" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x8fb4" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x8fb6" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x8fb8" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x8fba" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x8fbc" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x8fbe" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x8fc0" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x8fc2" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x8fc4" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x8fc6" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x8fc8" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x8fca" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x8fcc" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x8fce" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x8fd0" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x8fd2" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x8fd4" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x8fd6" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x8fd8" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x8fda" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x8fdc" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x8fde" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x8fe0" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x8fe2" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x8fe4" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8fe6" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8fe8" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8fea" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8fec" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8fee" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8ff0" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x8ff2" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x8ff4" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x8ff6" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x8ff8" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x8ffa" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x8ffc" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x8ffe" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9000" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9002" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9004" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9006" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9008" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x900a" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x900c" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x900e" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9010" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9012" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9014" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9016" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9018" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x901a" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x901c" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x901e" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9020" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9022" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9024" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9026" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9028" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x902a" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x902c" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x902e" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9030" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9032" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9034" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9036" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9038" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x903a" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x903c" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x903e" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9040" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9042" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9044" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x9046" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x9048" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x904a" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x904c" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x904e" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x9050" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x9052" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x9054" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x9056" visible="true" val="0x107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9058" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x905a" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x905c" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x905e" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x9060" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x9062" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x9064" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x9066" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9068" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x906a" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x906c" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x906e" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9070" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9072" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9074" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9076" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x9078" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x907a" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x907c" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x907e" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9080" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9082" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9084" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9086" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9088" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x908a" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x908c" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x908e" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9090" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9092" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9094" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9096" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x9098" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x909a" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x909c" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x909e" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x90a0" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x90a2" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x90a4" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x90a6" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x90a8" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x90aa" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x90ac" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x90ae" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x90b0" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x90b2" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x90b4" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x90b6" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x90b8" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x90ba" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x90bc" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x90be" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x90c0" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x90c2" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x90c4" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x90c6" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x90c8" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x90ca" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x90cc" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x90ce" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x90d0" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x90d2" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x90d4" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x90d6" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x90d8" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x90da" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x90dc" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x90de" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x90e0" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x90e2" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x90e4" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x90e6" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x90e8" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x90ea" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x90ec" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x90ee" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x90f0" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x90f2" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x90f4" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x90f6" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x90f8" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x90fa" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x90fc" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x90fe" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9100" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9102" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9104" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9106" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9108" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x910a" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x910c" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x910e" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x9110" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x9112" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x9114" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x9116" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x9118" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x911a" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x911c" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x911e" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9120" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9122" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9124" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9126" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9128" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x912a" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x912c" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x912e" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9130" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9132" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9134" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9136" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9138" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x913a" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x913c" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x913e" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9140" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9142" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9144" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9146" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9148" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x914a" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x914c" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x914e" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9150" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9152" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9154" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9156" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9158" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x915a" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x915c" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x915e" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9160" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9162" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9164" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9166" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9168" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x916a" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x916c" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x916e" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9170" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9172" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9174" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9176" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9178" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x917a" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x917c" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x917e" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9180" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9182" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9184" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9186" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9188" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x918a" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x918c" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x918e" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9190" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9192" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9194" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9196" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9198" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x919a" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x919c" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x919e" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91a0" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91a2" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91a4" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91a6" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91a8" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91aa" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91ac" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91ae" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91b0" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91b2" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91b4" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91b6" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91b8" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91ba" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91bc" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91be" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91c0" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91c2" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91c4" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91c6" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91c8" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91ca" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91cc" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91ce" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91d0" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91d2" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91d4" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91d6" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91d8" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91da" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91dc" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91de" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91e0" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91e2" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x91e4" />
            </FM>
        </Headset>
        <Handsfree>
            <Playback mode="45" visible="false">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x91e6" visible="false" val="0x8" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x91e8" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x91ea" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x91ec" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x91ee" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x91f0" visible="true" val="0x3" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x91f2" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x91f4" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x91f6" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x91f8" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x91fa" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x91fc" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x91fe" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x9200" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9202" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9204" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9206" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9208" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x920a" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x920c" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x920e" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x9210" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x9212" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9214" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9216" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9218" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x921a" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x921c" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x921e" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x9220" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x9222" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9224" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9226" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9228" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x922a" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x922c" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x922e" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x9230" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x9232" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x9234" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x9236" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x9238" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x923a" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x923c" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x923e" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x9240" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x9242" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x9244" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x9246" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x9248" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x924a" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x924c" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x924e" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x9250" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x9252" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x9254" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x9256" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x9258" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x925a" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x925c" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x925e" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x9260" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x9262" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x9264" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x9266" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x9268" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x926a" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x926c" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x926e" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x9270" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x9272" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x9274" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x9276" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x9278" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x927a" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x927c" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x927e" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x9280" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x9282" visible="true" val="0x301" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9284" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x9286" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x9288" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x928a" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x928c" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x928e" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x9290" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x9292" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x9294" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9296" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x9298" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x929a" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x929c" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x929e" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x92a0" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x92a2" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x92a4" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x92a6" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x92a8" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x92aa" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x92ac" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x92ae" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x92b0" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x92b2" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x92b4" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x92b6" visible="true" val="0xffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x92b8" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x92ba" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x92bc" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x92be" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x92c0" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x92c2" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x92c4" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x92c6" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x92c8" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x92ca" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x92cc" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x92ce" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x92d0" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x92d2" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x92d4" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x92d6" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x92d8" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x92da" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x92dc" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x92de" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x92e0" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x92e2" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x92e4" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x92e6" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x92e8" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x92ea" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x92ec" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x92ee" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x92f0" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x92f2" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x92f4" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x92f6" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x92f8" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x92fa" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x92fc" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x92fe" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9300" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9302" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x9304" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x9306" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x9308" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x930a" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x930c" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x930e" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x9310" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x9312" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x9314" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x9316" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x9318" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x931a" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x931c" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x931e" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x9320" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x9322" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9324" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9326" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9328" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x932a" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x932c" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x932e" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9330" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9332" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9334" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9336" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9338" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x933a" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x933c" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x933e" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9340" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9342" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9344" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9346" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9348" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x934a" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x934c" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x934e" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9350" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9352" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9354" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9356" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9358" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x935a" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x935c" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x935e" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9360" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9362" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9364" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9366" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9368" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x936a" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x936c" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x936e" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9370" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9372" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9374" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9376" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9378" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x937a" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x937c" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x937e" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9380" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9382" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x9384" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x9386" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x9388" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x938a" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x938c" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x938e" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x9390" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x9392" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x9394" visible="true" val="0x107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9396" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9398" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x939a" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x939c" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x939e" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x93a0" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x93a2" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x93a4" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x93a6" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x93a8" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x93aa" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x93ac" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x93ae" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x93b0" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x93b2" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x93b4" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x93b6" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x93b8" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x93ba" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x93bc" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x93be" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x93c0" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x93c2" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x93c4" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x93c6" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x93c8" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x93ca" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x93cc" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x93ce" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x93d0" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x93d2" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x93d4" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x93d6" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x93d8" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x93da" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x93dc" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x93de" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x93e0" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x93e2" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x93e4" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x93e6" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x93e8" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x93ea" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x93ec" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x93ee" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x93f0" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x93f2" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x93f4" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x93f6" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x93f8" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x93fa" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x93fc" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x93fe" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x9400" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x9402" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x9404" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9406" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x9408" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x940a" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x940c" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x940e" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x9410" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x9412" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9414" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9416" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9418" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x941a" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x941c" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x941e" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9420" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x9422" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x9424" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x9426" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x9428" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x942a" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x942c" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x942e" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9430" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9432" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9434" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9436" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9438" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x943a" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x943c" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x943e" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9440" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9442" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9444" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9446" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x9448" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x944a" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x944c" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x944e" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x9450" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x9452" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x9454" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x9456" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x9458" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x945a" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x945c" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x945e" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9460" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9462" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9464" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9466" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9468" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x946a" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x946c" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x946e" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9470" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9472" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9474" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9476" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9478" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x947a" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x947c" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x947e" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9480" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9482" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9484" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9486" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9488" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x948a" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x948c" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x948e" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9490" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9492" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9494" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9496" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9498" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x949a" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x949c" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x949e" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94a0" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94a2" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94a4" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94a6" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94a8" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94aa" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ac" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ae" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94b0" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94b2" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94b4" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94b6" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94b8" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ba" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94bc" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94be" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94c0" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94c2" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94c4" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94c6" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94c8" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ca" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94cc" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ce" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94d0" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94d2" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94d4" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94d6" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94d8" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94da" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94dc" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94de" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94e0" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94e2" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94e4" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94e6" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94e8" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ea" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ec" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94ee" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94f0" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94f2" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94f4" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94f6" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94f8" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94fa" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94fc" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x94fe" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9500" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9502" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9504" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9506" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9508" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x950a" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x950c" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x950e" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9510" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9512" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9514" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9516" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9518" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x951a" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x951c" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x951e" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9520" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9522" />
            </Playback>
            <Record mode="46" visible="true">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x9524" visible="true" val="0x30" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x9526" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x9528" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x952a" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x952c" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x952e" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9530" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9532" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x9534" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x9536" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9538" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x953a" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x953c" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x953e" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9540" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9542" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9544" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9546" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9548" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x954a" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x954c" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x954e" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x9550" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9552" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9554" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9556" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9558" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x955a" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x955c" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x955e" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x9560" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9562" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9564" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9566" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9568" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x956a" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x956c" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x956e" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x9570" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x9572" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x9574" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x9576" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x9578" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x957a" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x957c" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x957e" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x9580" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x9582" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x9584" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x9586" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9588" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x958a" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x958c" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x958e" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x9590" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x9592" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x9594" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x9596" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x9598" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x959a" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x959c" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x959e" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x95a0" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x95a2" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x95a4" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x95a6" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x95a8" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x95aa" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x95ac" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x95ae" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x95b0" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x95b2" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x95b4" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x95b6" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x95b8" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x95ba" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x95bc" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x95be" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x95c0" val="0x301" visible="false" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x95c2" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x95c4" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x95c6" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x95c8" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x95ca" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x95cc" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x95ce" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x95d0" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x95d2" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x95d4" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x95d6" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x95d8" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x95da" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x95dc" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x95de" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x95e0" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x95e2" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x95e4" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x95e6" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x95e8" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x95ea" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x95ec" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x95ee" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x95f0" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x95f2" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x95f4" val="0xffe2" visible="false" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x95f6" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x95f8" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x95fa" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x95fc" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x95fe" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x9600" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x9602" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x9604" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9606" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9608" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x960a" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x960c" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x960e" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9610" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9612" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9614" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9616" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9618" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x961a" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x961c" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x961e" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9620" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9622" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9624" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9626" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9628" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x962a" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x962c" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x962e" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9630" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9632" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9634" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9636" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9638" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x963a" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x963c" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x963e" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9640" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x9642" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x9644" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x9646" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x9648" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x964a" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x964c" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x964e" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x9650" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x9652" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x9654" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x9656" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x9658" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x965a" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x965c" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x965e" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x9660" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9662" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9664" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9666" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9668" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x966a" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x966c" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x966e" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9670" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9672" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9674" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9676" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9678" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x967a" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x967c" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x967e" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9680" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9682" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9684" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9686" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9688" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x968a" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x968c" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x968e" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9690" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9692" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9694" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9696" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9698" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x969a" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x969c" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x969e" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x96a0" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x96a2" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x96a4" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x96a6" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x96a8" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x96aa" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x96ac" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x96ae" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x96b0" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x96b2" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x96b4" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x96b6" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x96b8" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x96ba" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x96bc" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x96be" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x96c0" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x96c2" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x96c4" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x96c6" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x96c8" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x96ca" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x96cc" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x96ce" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x96d0" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x96d2" visible="true" val="0x0107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x96d4" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x96d6" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x96d8" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x96da" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x96dc" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x96de" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x96e0" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x96e2" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x96e4" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x96e6" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x96e8" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x96ea" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x96ec" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x96ee" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x96f0" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x96f2" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x96f4" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x96f6" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x96f8" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x96fa" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x96fc" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x96fe" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9700" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9702" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9704" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x9706" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x9708" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x970a" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x970c" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x970e" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9710" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9712" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x9714" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x9716" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x9718" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x971a" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x971c" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x971e" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x9720" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x9722" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x9724" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x9726" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x9728" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x972a" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x972c" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x972e" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x9730" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9732" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x9734" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x9736" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x9738" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x973a" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x973c" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x973e" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x9740" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x9742" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9744" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x9746" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x9748" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x974a" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x974c" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x974e" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x9750" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9752" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9754" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9756" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9758" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x975a" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x975c" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x975e" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x9760" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x9762" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x9764" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x9766" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9768" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x976a" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x976c" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x976e" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9770" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9772" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9774" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9776" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9778" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x977a" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x977c" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x977e" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9780" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9782" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9784" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x9786" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x9788" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x978a" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x978c" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x978e" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x9790" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x9792" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x9794" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x9796" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x9798" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x979a" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x979c" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x979e" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97a0" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97a2" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97a4" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97a6" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97a8" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97aa" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ac" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ae" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97b0" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97b2" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97b4" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97b6" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97b8" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ba" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97bc" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97be" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97c0" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97c2" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97c4" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97c6" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97c8" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ca" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97cc" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ce" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97d0" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97d2" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97d4" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97d6" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97d8" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97da" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97dc" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97de" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97e0" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97e2" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97e4" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97e6" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97e8" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ea" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ec" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97ee" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97f0" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97f2" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97f4" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97f6" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97f8" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97fa" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97fc" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x97fe" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9800" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9802" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9804" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9806" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9808" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x980a" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x980c" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x980e" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9810" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9812" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9814" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9816" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9818" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x981a" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x981c" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x981e" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9820" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9822" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9824" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9826" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9828" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x982a" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x982c" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x982e" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9830" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9832" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9834" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9836" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9838" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x983a" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x983c" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x983e" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9840" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9842" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9844" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9846" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9848" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x984a" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x984c" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x984e" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9850" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9852" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9854" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9856" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9858" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x985a" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x985c" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x985e" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9860" />
            </Record>
            <FM mode="47" visible="false">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x9862" visible="false" val="0x8" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x9864" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x9866" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x9868" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x986a" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x986c" visible="true" val="0x3" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x986e" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9870" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x9872" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x9874" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9876" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x9878" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x987a" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x987c" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x987e" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9880" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9882" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9884" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9886" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x9888" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x988a" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x988c" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x988e" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9890" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9892" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9894" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9896" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9898" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x989a" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x989c" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x989e" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x98a0" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x98a2" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x98a4" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x98a6" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x98a8" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x98aa" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x98ac" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x98ae" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x98b0" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x98b2" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x98b4" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x98b6" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x98b8" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x98ba" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x98bc" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x98be" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x98c0" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x98c2" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x98c4" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x98c6" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x98c8" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x98ca" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x98cc" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x98ce" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x98d0" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x98d2" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x98d4" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x98d6" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x98d8" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x98da" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x98dc" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x98de" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x98e0" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x98e2" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x98e4" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x98e6" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x98e8" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x98ea" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x98ec" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x98ee" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x98f0" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x98f2" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x98f4" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x98f6" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x98f8" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x98fa" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x98fc" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x98fe" visible="true" val="0x301" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9900" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x9902" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x9904" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x9906" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x9908" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x990a" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x990c" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x990e" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x9910" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9912" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x9914" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x9916" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x9918" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x991a" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x991c" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x991e" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x9920" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x9922" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x9924" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x9926" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x9928" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x992a" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x992c" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x992e" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9930" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9932" visible="true" val="0xffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9934" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9936" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9938" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x993a" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x993c" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x993e" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x9940" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x9942" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9944" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9946" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9948" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x994a" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x994c" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x994e" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9950" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9952" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9954" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9956" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9958" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x995a" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x995c" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x995e" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9960" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9962" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9964" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9966" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9968" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x996a" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x996c" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x996e" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9970" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9972" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9974" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9976" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9978" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x997a" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x997c" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x997e" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x9980" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x9982" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x9984" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x9986" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x9988" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x998a" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x998c" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x998e" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x9990" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x9992" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x9994" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x9996" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x9998" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x999a" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x999c" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x999e" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x99a0" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x99a2" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x99a4" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x99a6" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x99a8" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x99aa" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x99ac" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x99ae" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x99b0" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x99b2" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x99b4" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x99b6" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x99b8" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x99ba" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x99bc" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x99be" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x99c0" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x99c2" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x99c4" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x99c6" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x99c8" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x99ca" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x99cc" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x99ce" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x99d0" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x99d2" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x99d4" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x99d6" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x99d8" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x99da" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x99dc" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x99de" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x99e0" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x99e2" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x99e4" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x99e6" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x99e8" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x99ea" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x99ec" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x99ee" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x99f0" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x99f2" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x99f4" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x99f6" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x99f8" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x99fa" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x99fc" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x99fe" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x9a00" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x9a02" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x9a04" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x9a06" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x9a08" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x9a0a" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x9a0c" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x9a0e" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x9a10" visible="true" val="0x107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9a12" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9a14" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x9a16" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x9a18" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x9a1a" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x9a1c" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x9a1e" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x9a20" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9a22" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x9a24" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x9a26" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x9a28" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9a2a" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9a2c" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9a2e" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9a30" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x9a32" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x9a34" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x9a36" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x9a38" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9a3a" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9a3c" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9a3e" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9a40" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9a42" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x9a44" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x9a46" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x9a48" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9a4a" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9a4c" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9a4e" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9a50" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x9a52" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x9a54" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x9a56" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x9a58" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x9a5a" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x9a5c" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x9a5e" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x9a60" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x9a62" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x9a64" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x9a66" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x9a68" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x9a6a" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x9a6c" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x9a6e" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9a70" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x9a72" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x9a74" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x9a76" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x9a78" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x9a7a" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x9a7c" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x9a7e" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x9a80" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9a82" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x9a84" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x9a86" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x9a88" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x9a8a" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x9a8c" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x9a8e" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9a90" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9a92" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9a94" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9a96" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9a98" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9a9a" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9a9c" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x9a9e" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x9aa0" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x9aa2" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x9aa4" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9aa6" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9aa8" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9aaa" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9aac" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9aae" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9ab0" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9ab2" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9ab4" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9ab6" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9ab8" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9aba" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9abc" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9abe" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9ac0" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9ac2" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x9ac4" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x9ac6" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x9ac8" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x9aca" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x9acc" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x9ace" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x9ad0" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x9ad2" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x9ad4" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x9ad6" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ad8" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ada" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9adc" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ade" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ae0" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ae2" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ae4" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ae6" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ae8" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9aea" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9aec" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9aee" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9af0" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9af2" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9af4" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9af6" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9af8" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9afa" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9afc" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9afe" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b00" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b02" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b04" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b06" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b08" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b0a" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b0c" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b0e" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b10" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b12" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b14" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b16" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b18" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b1a" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b1c" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b1e" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b20" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b22" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b24" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b26" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b28" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b2a" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b2c" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b2e" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b30" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b32" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b34" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b36" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b38" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b3a" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b3c" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b3e" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b40" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b42" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b44" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b46" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b48" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b4a" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b4c" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b4e" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b50" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b52" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b54" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b56" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b58" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b5a" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b5c" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b5e" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b60" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b62" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b64" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b66" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b68" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b6a" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b6c" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b6e" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b70" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b72" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b74" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b76" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b78" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b7a" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b7c" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b7e" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b80" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b82" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b84" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b86" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b88" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b8a" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b8c" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b8e" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b90" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b92" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b94" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b96" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b98" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b9a" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b9c" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9b9e" />
            </FM>
        </Handsfree>
        <Headfree visible="false">
            <Playback mode="48">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x9ba0" visible="false" val="0x8" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x9ba2" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x9ba4" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x9ba6" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x9ba8" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x9baa" visible="true" val="0x3" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9bac" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9bae" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x9bb0" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x9bb2" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9bb4" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x9bb6" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x9bb8" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x9bba" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9bbc" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9bbe" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9bc0" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9bc2" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9bc4" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x9bc6" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x9bc8" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x9bca" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x9bcc" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9bce" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9bd0" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9bd2" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9bd4" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9bd6" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x9bd8" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x9bda" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x9bdc" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9bde" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9be0" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9be2" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9be4" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x9be6" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x9be8" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x9bea" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x9bec" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x9bee" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x9bf0" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x9bf2" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x9bf4" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x9bf6" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x9bf8" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x9bfa" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x9bfc" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x9bfe" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x9c00" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x9c02" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9c04" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x9c06" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x9c08" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x9c0a" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x9c0c" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x9c0e" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x9c10" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x9c12" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x9c14" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x9c16" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x9c18" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x9c1a" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x9c1c" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x9c1e" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x9c20" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x9c22" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x9c24" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x9c26" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x9c28" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x9c2a" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x9c2c" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x9c2e" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x9c30" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x9c32" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x9c34" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x9c36" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x9c38" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x9c3a" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x9c3c" visible="true" val="0x301" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9c3e" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x9c40" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x9c42" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x9c44" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x9c46" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x9c48" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x9c4a" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x9c4c" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x9c4e" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9c50" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x9c52" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x9c54" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x9c56" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x9c58" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x9c5a" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x9c5c" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x9c5e" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x9c60" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x9c62" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x9c64" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x9c66" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x9c68" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x9c6a" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9c6c" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9c6e" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9c70" visible="true" val="0xffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9c72" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9c74" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9c76" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9c78" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x9c7a" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x9c7c" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x9c7e" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x9c80" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9c82" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9c84" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9c86" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9c88" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9c8a" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9c8c" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9c8e" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9c90" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9c92" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9c94" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9c96" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9c98" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9c9a" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9c9c" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9c9e" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9ca0" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9ca2" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9ca4" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9ca6" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9ca8" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9caa" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9cac" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9cae" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9cb0" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9cb2" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9cb4" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9cb6" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9cb8" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9cba" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9cbc" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x9cbe" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x9cc0" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0x9cc2" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0x9cc4" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0x9cc6" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0x9cc8" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0x9cca" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0x9ccc" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0x9cce" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0x9cd0" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0x9cd2" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0x9cd4" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0x9cd6" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0x9cd8" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0x9cda" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0x9cdc" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9cde" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9ce0" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9ce2" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9ce4" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9ce6" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9ce8" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9cea" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9cec" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9cee" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9cf0" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9cf2" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9cf4" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9cf6" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9cf8" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9cfa" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9cfc" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9cfe" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9d00" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9d02" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9d04" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9d06" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9d08" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9d0a" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9d0c" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9d0e" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9d10" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9d12" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9d14" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9d16" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9d18" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9d1a" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9d1c" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9d1e" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9d20" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9d22" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9d24" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9d26" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9d28" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9d2a" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9d2c" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9d2e" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9d30" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9d32" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9d34" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9d36" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9d38" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9d3a" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9d3c" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0x9d3e" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0x9d40" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0x9d42" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0x9d44" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0x9d46" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0x9d48" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0x9d4a" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0x9d4c" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x9d4e" visible="true" val="0x107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9d50" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9d52" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x9d54" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x9d56" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0x9d58" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0x9d5a" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0x9d5c" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0x9d5e" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9d60" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x9d62" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x9d64" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x9d66" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9d68" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9d6a" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9d6c" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9d6e" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x9d70" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x9d72" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x9d74" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x9d76" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9d78" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9d7a" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9d7c" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9d7e" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9d80" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x9d82" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x9d84" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x9d86" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9d88" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9d8a" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9d8c" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9d8e" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x9d90" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x9d92" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x9d94" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x9d96" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x9d98" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x9d9a" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x9d9c" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x9d9e" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x9da0" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x9da2" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x9da4" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x9da6" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x9da8" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x9daa" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x9dac" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9dae" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0x9db0" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0x9db2" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x9db4" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0x9db6" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x9db8" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0x9dba" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x9dbc" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0x9dbe" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9dc0" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0x9dc2" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0x9dc4" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0x9dc6" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0x9dc8" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0x9dca" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x9dcc" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9dce" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9dd0" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9dd2" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9dd4" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9dd6" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9dd8" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9dda" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0x9ddc" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0x9dde" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0x9de0" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0x9de2" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9de4" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9de6" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9de8" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9dea" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9dec" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9dee" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9df0" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9df2" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9df4" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9df6" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9df8" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9dfa" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9dfc" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9dfe" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9e00" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0x9e02" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0x9e04" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0x9e06" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0x9e08" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0x9e0a" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0x9e0c" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0x9e0e" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0x9e10" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0x9e12" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0x9e14" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e16" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e18" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e1a" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e1c" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e1e" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e20" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e22" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e24" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e26" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e28" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e2a" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e2c" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e2e" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e30" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e32" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e34" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e36" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e38" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e3a" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e3c" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e3e" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e40" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e42" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e44" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e46" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e48" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e4a" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e4c" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e4e" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e50" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e52" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e54" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e56" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e58" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e5a" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e5c" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e5e" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e60" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e62" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e64" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e66" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e68" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e6a" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e6c" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e6e" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e70" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e72" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e74" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e76" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e78" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e7a" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e7c" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e7e" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e80" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e82" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e84" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e86" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e88" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e8a" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e8c" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e8e" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e90" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e92" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e94" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e96" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e98" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e9a" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e9c" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9e9e" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ea0" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ea2" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ea4" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ea6" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ea8" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eaa" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eac" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eae" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eb0" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eb2" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eb4" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eb6" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eb8" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eba" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ebc" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ebe" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ec0" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ec2" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ec4" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ec6" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ec8" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eca" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ecc" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ece" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ed0" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ed2" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ed4" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ed6" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9ed8" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9eda" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0x9edc" />
            </Playback>
        </Headfree>
        <Handset visible="false">
            <Playback mode="49">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0x9ede" visible="false" val="0x8" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0x9ee0" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0x9ee2" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0x9ee4" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0x9ee6" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0x9ee8" visible="true" val="0x3" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0x9eea" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0x9eec" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0x9eee" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0x9ef0" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0x9ef2" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0x9ef4" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0x9ef6" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0x9ef8" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9efa" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0x9efc" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0x9efe" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0x9f00" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0x9f02" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0x9f04" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0x9f06" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0x9f08" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0x9f0a" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0x9f0c" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0x9f0e" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0x9f10" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0x9f12" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0x9f14" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0x9f16" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0x9f18" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0x9f1a" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0x9f1c" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0x9f1e" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0x9f20" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0x9f22" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0x9f24" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0x9f26" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0x9f28" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0x9f2a" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0x9f2c" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0x9f2e" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0x9f30" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0x9f32" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0x9f34" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0x9f36" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0x9f38" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0x9f3a" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0x9f3c" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0x9f3e" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0x9f40" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0x9f42" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0x9f44" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0x9f46" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0x9f48" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0x9f4a" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0x9f4c" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0x9f4e" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0x9f50" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0x9f52" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x9f54" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0x9f56" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0x9f58" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0x9f5a" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0x9f5c" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x9f5e" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0x9f60" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0x9f62" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0x9f64" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0x9f66" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0x9f68" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0x9f6a" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0x9f6c" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0x9f6e" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0x9f70" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0x9f72" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0x9f74" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0x9f76" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0x9f78" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0x9f7a" visible="true" val="0x301" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0x9f7c" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0x9f7e" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0x9f80" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0x9f82" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0x9f84" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0x9f86" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0x9f88" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0x9f8a" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0x9f8c" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0x9f8e" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0x9f90" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0x9f92" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0x9f94" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0x9f96" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0x9f98" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0x9f9a" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0x9f9c" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0x9f9e" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0x9fa0" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0x9fa2" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0x9fa4" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0x9fa6" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0x9fa8" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0x9faa" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0x9fac" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0x9fae" visible="true" val="0xffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0x9fb0" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0x9fb2" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0x9fb4" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0x9fb6" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0x9fb8" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0x9fba" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0x9fbc" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0x9fbe" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9fc0" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9fc2" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9fc4" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9fc6" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9fc8" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9fca" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9fcc" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9fce" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9fd0" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9fd2" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9fd4" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9fd6" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9fd8" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9fda" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9fdc" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0x9fde" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0x9fe0" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0x9fe2" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0x9fe4" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0x9fe6" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0x9fe8" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0x9fea" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0x9fec" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0x9fee" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0x9ff0" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0x9ff2" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0x9ff4" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0x9ff6" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0x9ff8" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0x9ffa" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0x9ffc" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0x9ffe" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xa000" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xa002" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xa004" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xa006" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xa008" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xa00a" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xa00c" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xa00e" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xa010" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xa012" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xa014" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xa016" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xa018" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xa01a" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa01c" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa01e" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa020" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa022" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa024" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa026" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa028" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa02a" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa02c" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa02e" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa030" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa032" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa034" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa036" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa038" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa03a" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa03c" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa03e" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa040" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa042" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa044" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa046" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa048" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa04a" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa04c" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa04e" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa050" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa052" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa054" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa056" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa058" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa05a" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa05c" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa05e" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa060" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa062" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa064" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa066" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa068" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa06a" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa06c" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa06e" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa070" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa072" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa074" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa076" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa078" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa07a" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xa07c" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xa07e" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xa080" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xa082" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xa084" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xa086" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xa088" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xa08a" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xa08c" visible="true" val="0x107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xa08e" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xa090" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xa092" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xa094" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xa096" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xa098" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xa09a" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xa09c" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xa09e" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xa0a0" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xa0a2" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xa0a4" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xa0a6" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xa0a8" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xa0aa" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xa0ac" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xa0ae" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xa0b0" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xa0b2" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xa0b4" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xa0b6" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xa0b8" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xa0ba" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xa0bc" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xa0be" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xa0c0" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xa0c2" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xa0c4" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xa0c6" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xa0c8" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xa0ca" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xa0cc" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xa0ce" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xa0d0" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xa0d2" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xa0d4" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xa0d6" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xa0d8" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xa0da" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xa0dc" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xa0de" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xa0e0" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xa0e2" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xa0e4" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xa0e6" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xa0e8" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xa0ea" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xa0ec" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xa0ee" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xa0f0" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa0f2" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa0f4" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa0f6" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xa0f8" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xa0fa" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xa0fc" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xa0fe" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xa100" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xa102" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xa104" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xa106" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xa108" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xa10a" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa10c" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa10e" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa110" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa112" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa114" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa116" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa118" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xa11a" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xa11c" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xa11e" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xa120" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa122" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa124" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa126" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa128" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa12a" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa12c" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa12e" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa130" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa132" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa134" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa136" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa138" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa13a" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa13c" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa13e" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xa140" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xa142" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xa144" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xa146" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xa148" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xa14a" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xa14c" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xa14e" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xa150" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xa152" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa154" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa156" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa158" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa15a" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa15c" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa15e" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa160" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa162" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa164" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa166" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa168" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa16a" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa16c" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa16e" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa170" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa172" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa174" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa176" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa178" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa17a" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa17c" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa17e" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa180" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa182" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa184" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa186" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa188" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa18a" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa18c" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa18e" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa190" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa192" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa194" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa196" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa198" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa19a" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa19c" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa19e" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1a0" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1a2" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1a4" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1a6" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1a8" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1aa" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ac" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ae" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1b0" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1b2" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1b4" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1b6" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1b8" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ba" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1bc" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1be" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1c0" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1c2" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1c4" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1c6" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1c8" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ca" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1cc" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ce" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1d0" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1d2" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1d4" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1d6" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1d8" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1da" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1dc" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1de" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1e0" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1e2" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1e4" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1e6" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1e8" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ea" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ec" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1ee" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1f0" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1f2" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1f4" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1f6" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1f8" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1fa" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1fc" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa1fe" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa200" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa202" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa204" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa206" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa208" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa20a" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa20c" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa20e" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa210" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa212" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa214" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa216" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa218" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa21a" />
            </Playback>
        </Handset>
        <Bluetooth>
            <Record mode="50" visible="true">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0xa21c" visible="true" val="0x30" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0xa21e" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0xa220" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0xa222" visible="false" val="0x0" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0xa224" visible="false" val="0x0" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xa226" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xa228" visible="false" val="0x2ac3" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xa22a" visible="false" val="0x259e" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xa22c" visible="false" val="0x33c" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xa22e" visible="false" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xa230" visible="false" val="0xcb9" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xa232" visible="false" val="0xec35" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xa234" visible="false" val="0xfdaa" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xa236" visible="false" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xa238" visible="false" val="0x1" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xa23a" visible="false" val="0x0" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xa23c" visible="false" val="0x0" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xa23e" visible="false" val="0x0" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xa240" visible="false" val="0x0" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xa242" visible="false" val="0x0" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xa244" visible="false" val="0x0" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xa246" visible="false" val="0x0" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xa248" visible="false" val="0x0" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xa24a" visible="false" val="0x0" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xa24c" visible="false" val="0x0" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xa24e" visible="false" val="0x0" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xa250" visible="false" val="0x0" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xa252" visible="false" val="0x0" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xa254" visible="false" val="0x0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xa256" visible="false" val="0x0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xa258" visible="false" val="0x0" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xa25a" visible="false" val="0x1000" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xa25c" visible="false" val="0x0" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xa25e" visible="false" val="0x0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xa260" visible="false" val="0x0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xa262" visible="false" val="0x0" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xa264" visible="false" val="0x0" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xa266" visible="false" val="0x0" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xa268" visible="false" val="0x0" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xa26a" visible="false" val="0x0" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xa26c" visible="false" val="0x0" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xa26e" visible="false" val="0x0" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xa270" visible="false" val="0x0" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xa272" visible="false" val="0x0" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xa274" visible="false" val="0x0" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xa276" visible="false" val="0x0" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xa278" visible="false" val="0x0" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xa27a" visible="false" val="0x0" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xa27c" visible="false" val="0x0" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xa27e" visible="false" val="0x40" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xa280" visible="false" val="0x1" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xa282" visible="false" val="0x0" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xa284" visible="false" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xa286" visible="false" val="0x0" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xa288" visible="false" val="0x0" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xa28a" visible="false" val="0x400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xa28c" visible="false" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xa28e" visible="false" val="0xbb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xa290" visible="false" val="0x3" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa292" visible="false" val="0x1c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa294" visible="false" val="0xfe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xa296" visible="false" val="0x400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xa298" visible="false" val="0x400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xa29a" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa29c" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xa29e" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xa2a0" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xa2a2" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xa2a4" visible="false" val="0x120" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xa2a6" visible="false" val="0x100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xa2a8" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xa2aa" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa2ac" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xa2ae" visible="false" val="0x0" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xa2b0" visible="false" val="0xa" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xa2b2" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xa2b4" visible="false" val="0x101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xa2b6" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xa2b8" val="0x301" visible="false" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xa2ba" visible="false" val="0x211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xa2bc" visible="false" val="0xe69c" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xa2be" visible="false" val="0xea84" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa2c0" visible="false" val="0x0" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa2c2" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa2c4" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xa2c6" visible="false" val="0x3e8" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xa2c8" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xa2ca" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xa2cc" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa2ce" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa2d0" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa2d2" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xa2d4" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xa2d6" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xa2d8" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xa2da" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xa2dc" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xa2de" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xa2e0" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xa2e2" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xa2e4" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xa2e6" visible="false" val="0x0" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa2e8" visible="false" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa2ea" visible="false" val="0x0" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa2ec" val="0xffe2" visible="false" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa2ee" visible="false" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa2f0" visible="false" val="0xfe0c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa2f2" visible="false" val="0xfe70" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa2f4" visible="false" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xa2f6" visible="false" val="0x0" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa2f8" visible="false" val="0x100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa2fa" visible="false" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa2fc" visible="false" val="0x100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa2fe" visible="false" val="0x1000" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa300" visible="false" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa302" visible="false" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa304" visible="false" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa306" visible="false" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa308" visible="false" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa30a" visible="false" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa30c" visible="false" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa30e" visible="false" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa310" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa312" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa314" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa316" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa318" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa31a" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa31c" visible="false" val="0x1000" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa31e" visible="false" val="0x1000" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa320" visible="false" val="0x1000" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa322" visible="false" val="0x1000" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa324" visible="false" val="0x1000" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa326" visible="false" val="0x1000" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa328" visible="false" val="0x1000" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa32a" visible="false" val="0x1000" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa32c" visible="false" val="0x1000" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa32e" visible="false" val="0x1000" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa330" visible="false" val="0x1000" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa332" visible="false" val="0x1000" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa334" visible="false" val="0x1000" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa336" visible="false" val="0x1000" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa338" visible="false" val="0x1000" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xa33a" visible="false" val="0x1000" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xa33c" visible="false" val="0x1000" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xa33e" visible="false" val="0x1000" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xa340" visible="false" val="0x1000" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xa342" visible="false" val="0x1000" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xa344" visible="false" val="0x1000" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xa346" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xa348" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xa34a" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xa34c" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xa34e" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xa350" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xa352" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xa354" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xa356" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xa358" visible="false" val="0x0" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa35a" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa35c" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa35e" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa360" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa362" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa364" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa366" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa368" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa36a" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa36c" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa36e" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa370" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa372" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa374" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa376" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa378" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa37a" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa37c" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa37e" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa380" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa382" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa384" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa386" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa388" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa38a" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa38c" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa38e" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa390" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa392" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa394" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa396" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa398" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa39a" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa39c" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa39e" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa3a0" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa3a2" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa3a4" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa3a6" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa3a8" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa3aa" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa3ac" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa3ae" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa3b0" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa3b2" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa3b4" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa3b6" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa3b8" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xa3ba" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xa3bc" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xa3be" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xa3c0" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xa3c2" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xa3c4" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xa3c6" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xa3c8" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xa3ca" visible="true" val="0x0107" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xa3cc" visible="false" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xa3ce" visible="false" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xa3d0" visible="false" val="0x0" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xa3d2" visible="false" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xa3d4" visible="false" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xa3d6" visible="false" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xa3d8" visible="false" val="0x0" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xa3da" visible="false" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xa3dc" visible="false" val="0xcba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xa3de" visible="false" val="0xc4e6" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xa3e0" visible="false" val="0x0" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xa3e2" visible="false" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xa3e4" visible="false" val="0x0" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xa3e6" visible="false" val="0x0" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xa3e8" visible="false" val="0x0" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xa3ea" visible="false" val="0x0" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xa3ec" visible="false" val="0x0" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xa3ee" visible="false" val="0x0" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xa3f0" visible="false" val="0x0" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xa3f2" visible="false" val="0x0" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xa3f4" visible="false" val="0x0" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xa3f6" visible="false" val="0x0" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xa3f8" visible="false" val="0x0" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xa3fa" visible="false" val="0x0" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xa3fc" visible="false" val="0x0" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xa3fe" visible="false" val="0x0" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xa400" visible="false" val="0x0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xa402" visible="false" val="0x0" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xa404" visible="false" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xa406" visible="false" val="0x0" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xa408" visible="false" val="0x0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xa40a" visible="false" val="0x0" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xa40c" visible="false" val="0x0" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xa40e" visible="false" val="0x0" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xa410" visible="false" val="0x0" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xa412" visible="false" val="0x0" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xa414" visible="false" val="0x0" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xa416" visible="false" val="0x0" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xa418" visible="false" val="0x0" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xa41a" visible="false" val="0x0" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xa41c" visible="false" val="0x0" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xa41e" visible="false" val="0x0" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xa420" visible="false" val="0x0" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xa422" visible="false" val="0x0" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xa424" visible="false" val="0x0" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xa426" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xa428" visible="false" val="0x1" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xa42a" visible="false" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xa42c" visible="false" val="0xe69c" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xa42e" visible="false" val="0xea84" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa430" visible="false" val="0x0" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa432" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa434" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xa436" visible="false" val="0x258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xa438" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xa43a" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xa43c" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xa43e" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xa440" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xa442" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xa444" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xa446" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xa448" visible="false" val="0x1" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa44a" visible="false" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa44c" visible="false" val="0xffab" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa44e" visible="false" val="0xffab" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa450" visible="false" val="0xb" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa452" visible="false" val="0xfc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa454" visible="false" val="0xfda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa456" visible="false" val="0x12" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xa458" visible="false" val="0x0" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xa45a" visible="false" val="0x0" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xa45c" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xa45e" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa460" visible="false" val="0x405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa462" visible="false" val="0x805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa464" visible="false" val="0xb54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa466" visible="false" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa468" visible="false" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa46a" visible="false" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa46c" visible="false" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa46e" visible="false" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa470" visible="false" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa472" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa474" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa476" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa478" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa47a" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa47c" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xa47e" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xa480" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xa482" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xa484" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xa486" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xa488" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xa48a" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xa48c" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xa48e" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xa490" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa492" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa494" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa496" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa498" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa49a" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa49c" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa49e" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4a0" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4a2" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4a4" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4a6" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4a8" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4aa" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ac" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ae" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4b0" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4b2" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4b4" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4b6" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4b8" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ba" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4bc" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4be" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4c0" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4c2" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4c4" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4c6" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4c8" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ca" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4cc" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ce" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4d0" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4d2" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4d4" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4d6" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4d8" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4da" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4dc" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4de" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4e0" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4e2" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4e4" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4e6" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4e8" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ea" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ec" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4ee" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4f0" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4f2" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4f4" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4f6" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4f8" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4fa" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4fc" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa4fe" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa500" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa502" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa504" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa506" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa508" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa50a" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa50c" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa50e" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa510" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa512" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa514" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa516" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa518" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa51a" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa51c" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa51e" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa520" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa522" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa524" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa526" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa528" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa52a" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa52c" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa52e" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa530" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa532" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa534" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa536" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa538" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa53a" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa53c" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa53e" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa540" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa542" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa544" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa546" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa548" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa54a" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa54c" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa54e" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa550" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa552" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa554" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa556" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa558" />
            </Record>
        </Bluetooth>
    </Music>
    <Loopback>
        <Handset>
            <MainMic mode="51">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0xa55a" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0xa55c" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0xa55e" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0xa560" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0xa562" visible="true" val="0x01" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xa564" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xa566" visible="true" val="0x3b29" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xa568" visible="true" val="0x3fcd" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xa56a" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xa56c" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xa56e" visible="true" val="0x3b29" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xa570" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xa572" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xa574" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xa576" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xa578" visible="true" val="0x02" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xa57a" visible="true" val="0x1d" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xa57c" visible="true" val="0x3f" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xa57e" visible="true" val="0x1a" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xa580" visible="true" val="0x7a" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xa582" visible="true" val="0x27" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xa584" visible="true" val="0xeb" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xa586" visible="true" val="0x0c" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xa588" visible="true" val="0x0141" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xa58a" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xa58c" visible="true" val="0x0195" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xa58e" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xa590" visible="true" val="0x01b9" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xa592" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xa594" visible="true" val="0x01f0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xa596" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xa598" visible="true" val="0xfffff194" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xa59a" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xa59c" visible="true" val="0x01f0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xa59e" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xa5a0" visible="true" val="0x01b9" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xa5a2" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xa5a4" visible="true" val="0x0195" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xa5a6" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xa5a8" visible="true" val="0x0141" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xa5aa" visible="true" val="0x0c" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xa5ac" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xa5ae" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xa5b0" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xa5b2" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xa5b4" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xa5b6" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xa5b8" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xa5ba" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xa5bc" visible="true" val="0x16" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xa5be" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xa5c0" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xa5c2" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xa5c4" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xa5c6" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xa5c8" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xa5ca" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xa5cc" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xa5ce" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa5d0" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa5d2" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xa5d4" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xa5d6" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xa5d8" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa5da" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xa5dc" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xa5de" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xa5e0" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xa5e2" visible="false" val="0x2001" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xa5e4" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xa5e6" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xa5e8" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa5ea" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xa5ec" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xa5ee" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xa5f0" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xa5f2" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xa5f4" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xa5f6" visible="true" val="0x0300" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xa5f8" visible="true" val="0x2211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xa5fa" visible="false" val="0xe809" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xa5fc" visible="false" val="0xf060" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa5fe" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa600" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa602" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xa604" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xa606" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xa608" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xa60a" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa60c" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa60e" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa610" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xa612" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xa614" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xa616" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xa618" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xa61a" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xa61c" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xa61e" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xa620" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xa622" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xa624" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa626" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa628" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa62a" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa62c" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa62e" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa630" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa632" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xa634" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa636" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa638" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa63a" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa63c" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa63e" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa640" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa642" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa644" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa646" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa648" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa64a" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa64c" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa64e" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa650" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa652" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa654" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa656" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa658" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa65a" visible="true" val="0x82" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa65c" visible="true" val="0x82" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa65e" visible="true" val="0x82" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa660" visible="true" val="0x82" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa662" visible="true" val="0x82" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa664" visible="true" val="0x82" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa666" visible="true" val="0x82" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa668" visible="true" val="0x82" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa66a" visible="true" val="0x82" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa66c" visible="false" val="0x82" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa66e" visible="false" val="0x82" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa670" visible="false" val="0x82" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa672" visible="false" val="0x82" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa674" visible="false" val="0x82" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa676" visible="false" val="0x82" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xa678" visible="false" val="0x265" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xa67a" visible="false" val="0x2d3" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xa67c" visible="false" val="0x400" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xa67e" visible="false" val="0x5a7" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xa680" visible="false" val="0x800" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xa682" visible="false" val="0xb50" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xa684" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xa686" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xa688" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xa68a" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xa68c" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xa68e" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xa690" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xa692" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xa694" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xa696" visible="false" val="0x1301" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa698" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa69a" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa69c" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa69e" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa6a0" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa6a2" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa6a4" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa6a6" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa6a8" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa6aa" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa6ac" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa6ae" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa6b0" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa6b2" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa6b4" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa6b6" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa6b8" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa6ba" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa6bc" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa6be" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa6c0" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa6c2" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa6c4" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa6c6" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa6c8" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa6ca" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa6cc" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa6ce" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa6d0" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa6d2" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa6d4" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa6d6" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa6d8" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa6da" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa6dc" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa6de" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa6e0" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa6e2" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa6e4" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa6e6" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa6e8" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa6ea" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa6ec" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa6ee" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa6f0" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa6f2" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa6f4" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa6f6" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xa6f8" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xa6fa" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xa6fc" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xa6fe" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xa700" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xa702" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xa704" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xa706" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xa708" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xa70a" visible="true" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xa70c" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xa70e" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xa710" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xa712" visible="true" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xa714" visible="true" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xa716" visible="true" val="0x00" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xa718" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xa71a" visible="true" val="0x0cba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xa71c" visible="true" val="0xc4e5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xa71e" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xa720" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xa722" visible="true" val="0xffffffc1" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xa724" visible="true" val="0xfffffff4" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xa726" visible="true" val="0x1b" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xa728" visible="true" val="0xfffffff2" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xa72a" visible="true" val="0x61" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xa72c" visible="true" val="0x20" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xa72e" visible="true" val="0xff" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xa730" visible="true" val="0x09" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xa732" visible="true" val="0x0162" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xa734" visible="true" val="0xffffffdb" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xa736" visible="true" val="0x01bf" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xa738" visible="true" val="0x17" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xa73a" visible="true" val="0x01cc" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xa73c" visible="true" val="0xffffffdc" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xa73e" visible="true" val="0x021b" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xa740" visible="true" val="0xffffffef" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xa742" visible="true" val="0xfffff155" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xa744" visible="true" val="0xffffffef" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xa746" visible="true" val="0x021b" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xa748" visible="true" val="0xffffffdc" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xa74a" visible="true" val="0x01cc" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xa74c" visible="true" val="0x17" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xa74e" visible="true" val="0x01bf" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xa750" visible="true" val="0xffffffdb" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xa752" visible="true" val="0x0162" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xa754" visible="true" val="0x09" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xa756" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xa758" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xa75a" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xa75c" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xa75e" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xa760" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xa762" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xa764" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xa766" visible="true" val="0x01" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xa768" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xa76a" visible="false" val="0xe890" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xa76c" visible="false" val="0xf060" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa76e" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa770" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa772" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xa774" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xa776" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xa778" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xa77a" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xa77c" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xa77e" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xa780" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xa782" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xa784" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xa786" visible="true" val="0x19" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa788" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa78a" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa78c" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa78e" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa790" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa792" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa794" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xa796" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xa798" visible="false" val="0x1" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xa79a" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xa79c" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa79e" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa7a0" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa7a2" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa7a4" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa7a6" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa7a8" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa7aa" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa7ac" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa7ae" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa7b0" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa7b2" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa7b4" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa7b6" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa7b8" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa7ba" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xa7bc" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xa7be" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xa7c0" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xa7c2" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xa7c4" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xa7c6" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xa7c8" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xa7ca" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xa7cc" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xa7ce" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7d0" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7d2" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7d4" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7d6" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7d8" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7da" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7dc" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7de" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7e0" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7e2" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7e4" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7e6" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7e8" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7ea" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7ec" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7ee" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7f0" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7f2" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7f4" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7f6" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7f8" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7fa" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7fc" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa7fe" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa800" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa802" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa804" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa806" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa808" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa80a" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa80c" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa80e" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa810" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa812" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa814" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa816" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa818" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa81a" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa81c" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa81e" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa820" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa822" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa824" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa826" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa828" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa82a" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa82c" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa82e" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa830" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa832" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa834" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa836" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa838" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa83a" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa83c" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa83e" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa840" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa842" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa844" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa846" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa848" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa84a" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa84c" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa84e" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa850" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa852" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa854" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa856" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa858" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa85a" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa85c" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa85e" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa860" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa862" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa864" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa866" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa868" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa86a" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa86c" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa86e" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa870" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa872" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa874" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa876" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa878" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa87a" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa87c" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa87e" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa880" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa882" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa884" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa886" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa888" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa88a" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa88c" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa88e" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa890" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa892" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa894" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xa896" />
            </MainMic>
        </Handset>
        <Handsfree>
            <MainMic mode="52">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0xa898" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0xa89a" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0xa89c" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0xa89e" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0xa8a0" visible="true" val="0x01" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xa8a2" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xa8a4" visible="true" val="0x3b29" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xa8a6" visible="true" val="0x3fcd" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xa8a8" visible="true" val="0xfa88" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xa8aa" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xa8ac" visible="true" val="0x3b29" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xa8ae" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xa8b0" visible="true" val="0xfa88" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xa8b2" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xa8b4" visible="true" val="0x00" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xa8b6" visible="true" val="0x02" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xa8b8" visible="true" val="0x1d" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xa8ba" visible="true" val="0x3f" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xa8bc" visible="true" val="0x1a" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xa8be" visible="true" val="0x7a" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xa8c0" visible="true" val="0x27" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xa8c2" visible="true" val="0xeb" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xa8c4" visible="true" val="0x0c" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xa8c6" visible="true" val="0x0141" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xa8c8" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xa8ca" visible="true" val="0x0195" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xa8cc" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xa8ce" visible="true" val="0x01b9" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xa8d0" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xa8d2" visible="true" val="0x01f0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xa8d4" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xa8d6" visible="true" val="0xfffff194" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xa8d8" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xa8da" visible="true" val="0x01f0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xa8dc" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xa8de" visible="true" val="0x01b9" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xa8e0" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xa8e2" visible="true" val="0x0195" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xa8e4" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xa8e6" visible="true" val="0x0141" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xa8e8" visible="true" val="0x0c" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xa8ea" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xa8ec" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xa8ee" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xa8f0" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xa8f2" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xa8f4" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xa8f6" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xa8f8" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xa8fa" visible="true" val="0x16" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xa8fc" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xa8fe" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xa900" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xa902" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xa904" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xa906" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xa908" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xa90a" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xa90c" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa90e" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xa910" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xa912" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xa914" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xa916" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa918" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xa91a" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xa91c" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xa91e" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xa920" visible="false" val="0x2001" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xa922" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xa924" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xa926" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xa928" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xa92a" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xa92c" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xa92e" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xa930" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xa932" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xa934" visible="true" val="0x0300" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xa936" visible="true" val="0x2211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xa938" visible="false" val="0xe809" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xa93a" visible="false" val="0xf060" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xa93c" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xa93e" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xa940" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xa942" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xa944" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xa946" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xa948" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa94a" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa94c" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa94e" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xa950" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xa952" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xa954" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xa956" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xa958" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xa95a" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xa95c" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xa95e" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xa960" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xa962" visible="true" val="0x0101" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa964" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa966" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa968" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa96a" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa96c" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa96e" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa970" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xa972" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xa974" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xa976" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xa978" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa97a" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa97c" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa97e" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa980" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa982" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa984" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa986" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa988" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa98a" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa98c" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa98e" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa990" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa992" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa994" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa996" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xa998" visible="true" val="0x82" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xa99a" visible="true" val="0x82" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xa99c" visible="true" val="0x82" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xa99e" visible="true" val="0x82" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xa9a0" visible="true" val="0x82" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xa9a2" visible="true" val="0x82" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xa9a4" visible="true" val="0x82" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xa9a6" visible="true" val="0x82" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xa9a8" visible="true" val="0x82" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xa9aa" visible="false" val="0x82" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xa9ac" visible="false" val="0x82" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xa9ae" visible="false" val="0x82" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xa9b0" visible="false" val="0x82" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xa9b2" visible="false" val="0x82" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xa9b4" visible="false" val="0x82" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xa9b6" visible="false" val="0x265" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xa9b8" visible="false" val="0x2d3" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xa9ba" visible="false" val="0x400" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xa9bc" visible="false" val="0x5a7" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xa9be" visible="false" val="0x800" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xa9c0" visible="false" val="0xb50" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xa9c2" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xa9c4" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xa9c6" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xa9c8" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xa9ca" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xa9cc" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xa9ce" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xa9d0" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xa9d2" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xa9d4" visible="false" val="0x1301" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa9d6" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa9d8" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa9da" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa9dc" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa9de" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa9e0" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa9e2" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa9e4" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa9e6" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa9e8" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa9ea" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa9ec" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa9ee" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa9f0" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xa9f2" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xa9f4" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xa9f6" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xa9f8" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xa9fa" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xa9fc" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xa9fe" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xaa00" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xaa02" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xaa04" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xaa06" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xaa08" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xaa0a" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xaa0c" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xaa0e" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xaa10" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xaa12" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xaa14" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xaa16" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xaa18" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xaa1a" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xaa1c" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xaa1e" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xaa20" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xaa22" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xaa24" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xaa26" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xaa28" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xaa2a" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xaa2c" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xaa2e" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xaa30" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xaa32" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xaa34" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xaa36" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xaa38" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xaa3a" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xaa3c" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xaa3e" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xaa40" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xaa42" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xaa44" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xaa46" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xaa48" visible="true" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xaa4a" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xaa4c" visible="true" val="0x034c" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xaa4e" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xaa50" visible="true" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xaa52" visible="true" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xaa54" visible="true" val="0xfc03" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xaa56" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xaa58" visible="true" val="0x0cba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xaa5a" visible="true" val="0xc4e4" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xaa5c" visible="true" val="0x0639" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xaa5e" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xaa60" visible="true" val="0x02" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xaa62" visible="true" val="0x1d" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xaa64" visible="true" val="0x3f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xaa66" visible="true" val="0x1a" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xaa68" visible="true" val="0x7a" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xaa6a" visible="true" val="0x27" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xaa6c" visible="true" val="0xeb" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xaa6e" visible="true" val="0x0c" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xaa70" visible="true" val="0x0141" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xaa72" visible="true" val="0xffffffdf" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xaa74" visible="true" val="0x0195" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xaa76" visible="true" val="0xffffffeb" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xaa78" visible="true" val="0x01b9" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xaa7a" visible="true" val="0xffffffc2" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xaa7c" visible="true" val="0x01f0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xaa7e" visible="true" val="0xffffffc6" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xaa80" visible="true" val="0xfffff194" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xaa82" visible="true" val="0xffffffc6" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xaa84" visible="true" val="0x01f0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xaa86" visible="true" val="0xffffffc2" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xaa88" visible="true" val="0x01b9" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xaa8a" visible="true" val="0xffffffeb" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xaa8c" visible="true" val="0x0195" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xaa8e" visible="true" val="0xffffffdf" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xaa90" visible="true" val="0x0141" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xaa92" visible="true" val="0x0c" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xaa94" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xaa96" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xaa98" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xaa9a" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xaa9c" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xaa9e" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xaaa0" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xaaa2" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xaaa4" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xaaa6" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xaaa8" visible="false" val="0xe890" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xaaaa" visible="false" val="0xf060" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xaaac" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xaaae" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xaab0" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xaab2" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xaab4" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xaab6" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xaab8" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xaaba" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xaabc" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xaabe" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xaac0" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xaac2" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xaac4" visible="true" val="0x19" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xaac6" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xaac8" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xaaca" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xaacc" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xaace" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xaad0" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xaad2" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xaad4" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xaad6" visible="false" val="0x1" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xaad8" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xaada" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xaadc" visible="true" val="0x169a" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xaade" visible="true" val="0x1fed" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xaae0" visible="true" val="0x2d18" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xaae2" visible="true" val="0x3fb2" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xaae4" visible="true" val="0x59fa" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xaae6" visible="true" val="0x7f18" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xaae8" visible="true" val="0x7f18" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xaaea" visible="true" val="0x7f18" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xaaec" visible="true" val="0x7f18" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xaaee" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xaaf0" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xaaf2" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xaaf4" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xaaf6" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xaaf8" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xaafa" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xaafc" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xaafe" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xab00" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xab02" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xab04" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xab06" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xab08" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xab0a" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xab0c" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab0e" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab10" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab12" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab14" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab16" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab18" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab1a" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab1c" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab1e" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab20" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab22" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab24" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab26" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab28" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab2a" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab2c" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab2e" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab30" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab32" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab34" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab36" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab38" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab3a" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab3c" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab3e" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab40" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab42" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab44" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab46" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab48" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab4a" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab4c" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab4e" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab50" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab52" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab54" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab56" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab58" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab5a" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab5c" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab5e" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab60" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab62" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab64" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab66" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab68" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab6a" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab6c" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab6e" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab70" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab72" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab74" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab76" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab78" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab7a" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab7c" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab7e" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab80" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab82" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab84" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab86" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab88" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab8a" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab8c" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab8e" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab90" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab92" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab94" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab96" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab98" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab9a" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab9c" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xab9e" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaba0" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaba2" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaba4" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaba6" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaba8" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabaa" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabac" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabae" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabb0" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabb2" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabb4" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabb6" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabb8" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabba" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabbc" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabbe" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabc0" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabc2" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabc4" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabc6" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabc8" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabca" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabcc" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabce" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabd0" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabd2" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xabd4" />
            </MainMic>
            <AuxMic mode="53">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0xabd6" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0xabd8" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0xabda" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0xabdc" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0xabde" visible="true" val="0x01" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xabe0" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xabe2" visible="true" val="0x3b29" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xabe4" visible="true" val="0x3fcd" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xabe6" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xabe8" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xabea" visible="true" val="0x3b29" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xabec" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xabee" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xabf0" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xabf2" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xabf4" visible="true" val="0x02" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xabf6" visible="true" val="0x1d" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xabf8" visible="true" val="0x3f" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xabfa" visible="true" val="0x1a" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xabfc" visible="true" val="0x7a" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xabfe" visible="true" val="0x27" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xac00" visible="true" val="0xeb" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xac02" visible="true" val="0x0c" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xac04" visible="true" val="0x0141" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xac06" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xac08" visible="true" val="0x0195" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xac0a" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xac0c" visible="true" val="0x01b9" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xac0e" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xac10" visible="true" val="0x01f0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xac12" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xac14" visible="true" val="0xfffff194" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xac16" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xac18" visible="true" val="0x01f0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xac1a" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xac1c" visible="true" val="0x01b9" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xac1e" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xac20" visible="true" val="0x0195" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xac22" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xac24" visible="true" val="0x0141" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xac26" visible="true" val="0x0c" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xac28" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xac2a" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xac2c" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xac2e" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xac30" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xac32" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xac34" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xac36" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xac38" visible="true" val="0x16" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xac3a" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xac3c" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xac3e" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xac40" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xac42" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xac44" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xac46" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xac48" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xac4a" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xac4c" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xac4e" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xac50" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xac52" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xac54" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xac56" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xac58" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xac5a" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xac5c" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xac5e" visible="false" val="0x2001" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xac60" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xac62" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xac64" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xac66" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xac68" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xac6a" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xac6c" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xac6e" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xac70" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xac72" visible="true" val="0x0300" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xac74" visible="true" val="0x2211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xac76" visible="false" val="0xe809" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xac78" visible="false" val="0xf060" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xac7a" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xac7c" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xac7e" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xac80" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xac82" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xac84" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xac86" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xac88" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xac8a" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xac8c" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xac8e" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xac90" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xac92" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xac94" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xac96" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xac98" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xac9a" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xac9c" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xac9e" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xaca0" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xaca2" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xaca4" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xaca6" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xaca8" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xacaa" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xacac" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xacae" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xacb0" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xacb2" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xacb4" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xacb6" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xacb8" visible="true" val="0x7f18" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xacba" visible="true" val="0x1000" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xacbc" visible="true" val="0x1000" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xacbe" visible="true" val="0x1000" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xacc0" visible="true" val="0x1000" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xacc2" visible="true" val="0x1000" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xacc4" visible="true" val="0x1000" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xacc6" visible="true" val="0x1000" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xacc8" visible="true" val="0x1000" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xacca" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xaccc" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xacce" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xacd0" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xacd2" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xacd4" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xacd6" visible="true" val="0x82" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xacd8" visible="true" val="0x82" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xacda" visible="true" val="0x82" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xacdc" visible="true" val="0x82" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xacde" visible="true" val="0x82" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xace0" visible="true" val="0x82" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xace2" visible="true" val="0x82" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xace4" visible="true" val="0x82" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xace6" visible="true" val="0x82" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xace8" visible="false" val="0x82" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xacea" visible="false" val="0x82" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xacec" visible="false" val="0x82" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xacee" visible="false" val="0x82" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xacf0" visible="false" val="0x82" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xacf2" visible="false" val="0x82" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xacf4" visible="false" val="0x265" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xacf6" visible="false" val="0x2d3" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xacf8" visible="false" val="0x400" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xacfa" visible="false" val="0x5a7" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xacfc" visible="false" val="0x800" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xacfe" visible="false" val="0xb50" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xad00" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xad02" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xad04" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xad06" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xad08" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xad0a" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xad0c" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xad0e" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xad10" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xad12" visible="false" val="0x1301" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xad14" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xad16" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xad18" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xad1a" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xad1c" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xad1e" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xad20" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xad22" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xad24" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xad26" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xad28" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xad2a" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xad2c" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xad2e" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xad30" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xad32" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xad34" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xad36" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xad38" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xad3a" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xad3c" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xad3e" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xad40" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xad42" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xad44" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xad46" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xad48" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xad4a" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xad4c" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xad4e" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xad50" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xad52" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xad54" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xad56" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xad58" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xad5a" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xad5c" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xad5e" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xad60" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xad62" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xad64" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xad66" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xad68" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xad6a" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xad6c" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xad6e" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xad70" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xad72" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xad74" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xad76" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xad78" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xad7a" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xad7c" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xad7e" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xad80" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xad82" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xad84" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xad86" visible="true" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xad88" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xad8a" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xad8c" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xad8e" visible="true" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xad90" visible="true" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xad92" visible="true" val="0x00" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xad94" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xad96" visible="true" val="0x0cba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xad98" visible="true" val="0xc4e5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xad9a" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xad9c" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xad9e" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xada0" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xada2" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xada4" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xada6" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xada8" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xadaa" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xadac" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xadae" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xadb0" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xadb2" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xadb4" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xadb6" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xadb8" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xadba" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xadbc" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xadbe" visible="true" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xadc0" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xadc2" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xadc4" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xadc6" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xadc8" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xadca" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xadcc" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xadce" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xadd0" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xadd2" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xadd4" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xadd6" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xadd8" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xadda" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xaddc" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xadde" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xade0" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xade2" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xade4" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xade6" visible="false" val="0xe890" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xade8" visible="false" val="0xf060" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xadea" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xadec" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xadee" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xadf0" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xadf2" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xadf4" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xadf6" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xadf8" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xadfa" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xadfc" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xadfe" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xae00" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xae02" visible="true" val="0x19" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xae04" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xae06" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xae08" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xae0a" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xae0c" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xae0e" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xae10" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xae12" visible="true" val="0x01" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xae14" visible="false" val="0x1" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xae16" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xae18" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xae1a" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xae1c" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xae1e" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xae20" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xae22" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xae24" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xae26" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xae28" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xae2a" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xae2c" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xae2e" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xae30" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xae32" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xae34" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xae36" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xae38" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xae3a" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xae3c" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xae3e" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xae40" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xae42" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xae44" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xae46" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xae48" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xae4a" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae4c" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae4e" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae50" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae52" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae54" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae56" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae58" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae5a" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae5c" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae5e" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae60" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae62" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae64" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae66" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae68" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae6a" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae6c" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae6e" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae70" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae72" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae74" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae76" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae78" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae7a" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae7c" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae7e" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae80" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae82" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae84" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae86" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae88" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae8a" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae8c" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae8e" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae90" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae92" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae94" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae96" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae98" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae9a" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae9c" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xae9e" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaea0" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaea2" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaea4" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaea6" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaea8" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeaa" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeac" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeae" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeb0" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeb2" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeb4" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeb6" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeb8" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeba" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaebc" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaebe" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaec0" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaec2" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaec4" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaec6" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaec8" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeca" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaecc" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaece" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaed0" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaed2" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaed4" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaed6" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaed8" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeda" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaedc" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaede" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaee0" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaee2" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaee4" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaee6" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaee8" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeea" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeec" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaeee" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaef0" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaef2" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaef4" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaef6" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaef8" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaefa" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaefc" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaefe" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf00" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf02" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf04" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf06" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf08" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf0a" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf0c" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf0e" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf10" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xaf12" />
            </AuxMic>
        </Handsfree>
        <Headset4P>
            <HeadMic mode="54">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0xaf14" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0xaf16" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0xaf18" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0xaf1a" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0xaf1c" visible="true" val="0x01" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xaf1e" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xaf20" visible="true" val="0x3b29" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xaf22" visible="true" val="0x3fcd" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xaf24" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xaf26" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xaf28" visible="true" val="0x3b29" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xaf2a" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xaf2c" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xaf2e" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xaf30" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xaf32" visible="true" val="0x02" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xaf34" visible="true" val="0x1d" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xaf36" visible="true" val="0x3f" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xaf38" visible="true" val="0x1a" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xaf3a" visible="true" val="0x7a" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xaf3c" visible="true" val="0x27" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xaf3e" visible="true" val="0xeb" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xaf40" visible="true" val="0x0c" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xaf42" visible="true" val="0x0141" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xaf44" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xaf46" visible="true" val="0x0195" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xaf48" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xaf4a" visible="true" val="0x01b9" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xaf4c" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xaf4e" visible="true" val="0x01f0" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xaf50" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xaf52" visible="true" val="0xfffff194" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xaf54" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xaf56" visible="true" val="0x01f0" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xaf58" visible="true" val="0xffffffc2" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xaf5a" visible="true" val="0x01b9" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xaf5c" visible="true" val="0xffffffeb" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xaf5e" visible="true" val="0x0195" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xaf60" visible="true" val="0xffffffdf" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xaf62" visible="true" val="0x0141" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xaf64" visible="true" val="0x0c" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xaf66" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xaf68" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xaf6a" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xaf6c" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xaf6e" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xaf70" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xaf72" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xaf74" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xaf76" visible="true" val="0x16" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xaf78" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xaf7a" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xaf7c" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xaf7e" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xaf80" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xaf82" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xaf84" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xaf86" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xaf88" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xaf8a" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xaf8c" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xaf8e" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xaf90" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xaf92" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xaf94" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xaf96" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xaf98" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xaf9a" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xaf9c" visible="false" val="0x2001" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xaf9e" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xafa0" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xafa2" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xafa4" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xafa6" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xafa8" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xafaa" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xafac" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xafae" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xafb0" visible="true" val="0x0300" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xafb2" visible="true" val="0x2211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xafb4" visible="false" val="0xe809" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xafb6" visible="false" val="0xf060" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xafb8" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xafba" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xafbc" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xafbe" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xafc0" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xafc2" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xafc4" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xafc6" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xafc8" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xafca" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xafcc" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xafce" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xafd0" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xafd2" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xafd4" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xafd6" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xafd8" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xafda" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xafdc" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xafde" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xafe0" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xafe2" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xafe4" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xafe6" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xafe8" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xafea" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xafec" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xafee" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xaff0" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xaff2" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xaff4" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xaff6" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xaff8" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xaffa" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xaffc" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xaffe" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xb000" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xb002" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xb004" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xb006" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xb008" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xb00a" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xb00c" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xb00e" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xb010" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xb012" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xb014" visible="true" val="0x82" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xb016" visible="true" val="0x82" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xb018" visible="true" val="0x82" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xb01a" visible="true" val="0x82" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xb01c" visible="true" val="0x82" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xb01e" visible="true" val="0x82" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xb020" visible="true" val="0x82" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xb022" visible="true" val="0x82" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xb024" visible="true" val="0x82" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xb026" visible="false" val="0x82" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xb028" visible="false" val="0x82" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xb02a" visible="false" val="0x82" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xb02c" visible="false" val="0x82" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xb02e" visible="false" val="0x82" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xb030" visible="false" val="0x82" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xb032" visible="false" val="0x265" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xb034" visible="false" val="0x2d3" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xb036" visible="false" val="0x400" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xb038" visible="false" val="0x5a7" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xb03a" visible="false" val="0x800" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xb03c" visible="false" val="0xb50" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xb03e" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xb040" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xb042" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xb044" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xb046" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xb048" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xb04a" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xb04c" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xb04e" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xb050" visible="false" val="0x1301" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb052" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb054" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb056" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb058" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb05a" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb05c" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb05e" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb060" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb062" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb064" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb066" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb068" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb06a" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb06c" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb06e" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb070" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb072" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb074" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb076" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb078" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb07a" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb07c" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb07e" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb080" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb082" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb084" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb086" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb088" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb08a" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb08c" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb08e" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb090" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb092" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb094" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb096" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb098" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb09a" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb09c" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb09e" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb0a0" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb0a2" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb0a4" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb0a6" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb0a8" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb0aa" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb0ac" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb0ae" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb0b0" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xb0b2" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xb0b4" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xb0b6" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xb0b8" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xb0ba" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xb0bc" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xb0be" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xb0c0" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xb0c2" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xb0c4" visible="true" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xb0c6" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xb0c8" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xb0ca" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xb0cc" visible="true" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xb0ce" visible="true" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xb0d0" visible="true" val="0x00" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xb0d2" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xb0d4" visible="true" val="0x0cba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xb0d6" visible="true" val="0xc4e5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xb0d8" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xb0da" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xb0dc" visible="true" val="0x00" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xb0de" visible="true" val="0x00" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xb0e0" visible="true" val="0x00" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xb0e2" visible="true" val="0x00" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xb0e4" visible="true" val="0x00" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xb0e6" visible="true" val="0x00" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xb0e8" visible="true" val="0x00" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xb0ea" visible="true" val="0x00" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xb0ec" visible="true" val="0x00" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xb0ee" visible="true" val="0x00" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xb0f0" visible="true" val="0x00" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xb0f2" visible="true" val="0x00" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xb0f4" visible="true" val="0x00" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xb0f6" visible="true" val="0x00" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xb0f8" visible="true" val="0x00" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xb0fa" visible="true" val="0x00" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xb0fc" visible="true" val="0x1000" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xb0fe" visible="true" val="0x00" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xb100" visible="true" val="0x00" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xb102" visible="true" val="0x00" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xb104" visible="true" val="0x00" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xb106" visible="true" val="0x00" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xb108" visible="true" val="0x00" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xb10a" visible="true" val="0x00" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xb10c" visible="true" val="0x00" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xb10e" visible="true" val="0x00" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xb110" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xb112" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xb114" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xb116" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xb118" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xb11a" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xb11c" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xb11e" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xb120" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xb122" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xb124" visible="false" val="0xe890" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xb126" visible="false" val="0xf060" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xb128" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xb12a" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xb12c" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xb12e" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xb130" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xb132" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xb134" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xb136" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xb138" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xb13a" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xb13c" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xb13e" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xb140" visible="true" val="0x19" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb142" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb144" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb146" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb148" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb14a" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb14c" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb14e" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xb150" visible="true" val="0x0100" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xb152" visible="false" val="0x1" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xb154" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xb156" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xb158" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xb15a" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xb15c" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xb15e" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xb160" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xb162" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xb164" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xb166" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xb168" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xb16a" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xb16c" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xb16e" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xb170" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xb172" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xb174" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xb176" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xb178" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xb17a" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xb17c" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xb17e" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xb180" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xb182" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xb184" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xb186" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xb188" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb18a" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb18c" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb18e" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb190" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb192" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb194" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb196" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb198" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb19a" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb19c" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb19e" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1a0" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1a2" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1a4" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1a6" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1a8" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1aa" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ac" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ae" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1b0" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1b2" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1b4" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1b6" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1b8" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ba" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1bc" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1be" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1c0" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1c2" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1c4" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1c6" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1c8" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ca" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1cc" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ce" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1d0" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1d2" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1d4" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1d6" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1d8" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1da" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1dc" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1de" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1e0" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1e2" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1e4" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1e6" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1e8" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ea" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ec" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1ee" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1f0" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1f2" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1f4" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1f6" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1f8" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1fa" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1fc" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb1fe" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb200" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb202" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb204" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb206" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb208" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb20a" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb20c" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb20e" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb210" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb212" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb214" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb216" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb218" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb21a" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb21c" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb21e" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb220" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb222" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb224" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb226" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb228" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb22a" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb22c" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb22e" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb230" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb232" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb234" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb236" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb238" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb23a" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb23c" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb23e" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb240" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb242" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb244" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb246" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb248" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb24a" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb24c" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb24e" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb250" />
            </HeadMic>
        </Headset4P>
        <Headset3P>
            <MainMic mode="55">
                <SampleRate offset="0" bits="16" Description="" t="u16" id="0xb252" visible="true" val="0x08" />
                <Audio_switch offset="0" bits="16" Description="" t="u16" id="0xb254" visible="false" val="0x101" />
                <Audio_version offset="0" bits="16" Description="" t="u16" id="0xb256" visible="false" val="0x0" />
                <sidetone_switch offset="0" bits="16" Description="" t="u16" id="0xb258" visible="true" val="0x00" />
                <aec_switch offset="0" bits="16" Description="" t="u16" id="0xb25a" visible="true" val="0x01" />
                <ul_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xb25c" visible="true" val="0x03" />
                <ul_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xb25e" visible="true" val="0x3b29" />
                <ul_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xb260" visible="true" val="0x3fcd" />
                <ul_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xb262" visible="true" val="0x00" />
                <ul_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xb264" visible="true" val="0x1000" />
                <ul_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xb266" visible="true" val="0x3b29" />
                <ul_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xb268" visible="true" val="0x3fcd" />
                <ul_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xb26a" visible="true" val="0x00" />
                <ul_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xb26c" visible="true" val="0x1000" />
                <ul_FIR_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xb26e" val="0x00" visible="true" />
                <ul_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xb270" visible="true" val="0xffffff88" />
                <ul_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xb272" visible="true" val="0xffffffcd" />
                <ul_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xb274" visible="true" val="0xfffffffb" />
                <ul_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xb276" visible="true" val="0xffffffc6" />
                <ul_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xb278" visible="true" val="0x46" />
                <ul_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xb27a" visible="true" val="0x19" />
                <ul_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xb27c" visible="true" val="0x0110" />
                <ul_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xb27e" visible="true" val="0xfffffffb" />
                <ul_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xb280" visible="true" val="0x0188" />
                <ul_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xb282" visible="true" val="0xffffffc5" />
                <ul_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xb284" visible="true" val="0x01e4" />
                <ul_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xb286" visible="true" val="0x3a" />
                <ul_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xb288" visible="true" val="0x01d1" />
                <ul_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xb28a" visible="true" val="0xfffffff0" />
                <ul_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xb28c" visible="true" val="0x0232" />
                <ul_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xb28e" visible="true" val="0x0f" />
                <ul_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xb290" visible="true" val="0xfffff0fb" />
                <ul_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xb292" visible="true" val="0x0f" />
                <ul_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xb294" visible="true" val="0x0232" />
                <ul_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xb296" visible="true" val="0xfffffff0" />
                <ul_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xb298" visible="true" val="0x01d1" />
                <ul_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xb29a" visible="true" val="0x3a" />
                <ul_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xb29c" visible="true" val="0x01e4" />
                <ul_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xb29e" visible="true" val="0xffffffc5" />
                <ul_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xb2a0" visible="true" val="0x0188" />
                <ul_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xb2a2" visible="true" val="0xfffffffb" />
                <ul_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xb2a4" visible="true" val="0x00" />
                <ul_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xb2a6" visible="true" val="0x00" />
                <ul_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xb2a8" visible="true" val="0x00" />
                <ul_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xb2aa" visible="true" val="0x00" />
                <ul_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xb2ac" visible="true" val="0x00" />
                <ul_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xb2ae" visible="true" val="0x00" />
                <ul_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xb2b0" visible="true" val="0x00" />
                <aec_enable offset="0" bits="16" Description="" t="u16" id="0xb2b2" visible="true" val="0x00" />
                <pdelay offset="0" bits="16" Description="" t="u16" id="0xb2b4" visible="true" val="0x16" />
                <dl_ref_HPF_enable offset="0" bits="16" Description="" t="u16" id="0xb2b6" visible="true" val="0x01" />
                <decor_filter_enable offset="0" bits="16" Description="" t="u16" id="0xb2b8" visible="true" val="0x00" />
                <fir_taps offset="0" bits="16" Description="" t="u16" id="0xb2ba" visible="true" val="0x80" />
                <Aec_frozen offset="0" bits="16" Description="" t="u16" id="0xb2bc" visible="true" val="0x00" />
                <coeff_frozen offset="0" bits="16" Description="" t="u16" id="0xb2be" visible="true" val="0x00" />
                <DT_dect_threshold offset="0" bits="16" Description="" t="u16" id="0xb2c0" visible="true" val="0x0400" />
                <Dt_noise_floor offset="0" bits="16" Description="" t="u16" id="0xb2c2" visible="true" val="0x20" />
                <step_size offset="0" bits="16" Description="" t="u16" id="0xb2c4" visible="true" val="0x0bb8" />
                <SA_ctrl offset="0" bits="16" Description="" t="u16" id="0xb2c6" visible="true" val="0x03" />
                <send_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xb2c8" visible="true" val="0x01c2" />
                <recv_threshold_freq offset="0" bits="16" Description="" t="u16" id="0xb2ca" visible="true" val="0xfffffe3e" />
                <send-attenu_in_dt offset="0" bits="16" Description="" t="u16" id="0xb2cc" visible="true" val="0x0400" />
                <send_attenu_in_rv offset="0" bits="16" Description="" t="u16" id="0xb2ce" visible="true" val="0x0400" />
                <send_threshold offset="0" bits="16" Description="" t="u16" id="0xb2d0" visible="false" val="0x2ee0" />
                <r2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xb2d2" visible="false" val="0x2ee0" />
                <recv_threshold offset="0" bits="16" Description="" t="u16" id="0xb2d4" visible="false" val="0x320" />
                <recv_only_sa_td offset="0" bits="16" Description="" t="u16" id="0xb2d6" visible="false" val="0x4b0" />
                <aec_ref_delay offset="0" bits="16" Description="" t="u16" id="0xb2d8" visible="false" val="0x40" />
                <aec_ul_delay offset="0" bits="16" Description="" t="u16" id="0xb2da" visible="false" val="0x2001" />
                <aec_cng_gain offset="0" bits="16" Description="" t="u16" id="0xb2dc" visible="true" val="0x0100" />
                <aec_tone_det_enable offset="0" bits="16" Description="" t="u16" id="0xb2de" visible="false" val="0x1" />
                <aec_tone_det_thd offset="0" bits="16" Description="" t="u16" id="0xb2e0" visible="false" val="0x4b0" />
                <s2dt_threshold offset="0" bits="16" Description="" t="u16" id="0xb2e2" visible="false" val="0xdac" />
                <coeff_norm_shift offset="0" bits="16" Description="" t="u16" id="0xb2e4" visible="true" val="0x00" />
                <Bn40 offset="0" bits="16" Description="" t="u16" id="0xb2e6" visible="true" val="0x0a" />
                <Sa_AR offset="0" bits="16" Description="" t="u16" id="0xb2e8" visible="false" val="0x4020" />
                <Clarity_switch offset="0" bits="16" Description="" t="u16" id="0xb2ea" visible="true" val="0x0101" />
                <ul_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xb2ec" visible="false" val="0x1111" />
                <ul_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xb2ee" visible="true" val="0x0300" />
                <ul_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xb2f0" visible="true" val="0x2211" />
                <ul_min_psne offset="0" bits="16" Description="" t="u16" id="0xb2f2" visible="false" val="0xe809" />
                <ul_max_psne offset="0" bits="16" Description="" t="u16" id="0xb2f4" visible="false" val="0xf060" />
                <ul_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xb2f6" visible="true" val="0x00" />
                <ul_ns_factor offset="0" bits="16" Description="" t="u16" id="0xb2f8" visible="false" val="0x64" />
                <ul_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xb2fa" visible="false" val="0xc8" />
                <ul_ns_limit offset="0" bits="16" Description="" t="u16" id="0xb2fc" visible="true" val="0x0258" />
                <ul_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xb2fe" visible="false" val="0x4b0" />
                <ul_dis_band offset="0" bits="16" Description="" t="u16" id="0xb300" visible="false" val="0xb" />
                <ul_dis_limit offset="0" bits="16" Description="" t="u16" id="0xb302" visible="false" val="0x960" />
                <ul_anr_rsv0 offset="0" bits="16" Description="" t="u16" id="0xb304" visible="false" val="0xffe8" />
                <ul_anr_rsv1 offset="0" bits="16" Description="" t="u16" id="0xb306" visible="false" val="0xfe34" />
                <ul_anr_rsv2 offset="0" bits="16" Description="" t="u16" id="0xb308" visible="false" val="0xfdf8" />
                <ul_anr_rsv3 offset="0" bits="16" Description="" t="u16" id="0xb30a" visible="false" val="0x50" />
                <ul_anr_rsv4 offset="0" bits="16" Description="" t="u16" id="0xb30c" visible="false" val="0x1e" />
                <ul_anr_rsv5 offset="0" bits="16" Description="" t="u16" id="0xb30e" visible="false" val="0xe69c" />
                <ul_anr_rsv6 offset="0" bits="16" Description="" t="u16" id="0xb310" visible="false" val="0xf448" />
                <ul_anr_rsv7 offset="0" bits="16" Description="" t="u16" id="0xb312" visible="false" val="0xec78" />
                <ul_anr_rsv8 offset="0" bits="16" Description="" t="u16" id="0xb314" visible="false" val="0xe69c" />
                <ul_anr_rsv9 offset="0" bits="16" Description="" t="u16" id="0xb316" visible="false" val="0xbbb" />
                <ul_anr_rsv10 offset="0" bits="16" Description="" t="u16" id="0xb318" visible="false" val="0x4b0" />
                <ul_anr_rsv11 offset="0" bits="16" Description="" t="u16" id="0xb31a" visible="false" val="0x12c" />
                <ul_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xb31c" visible="true" val="0x01" />
                <ul_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb31e" visible="true" val="0x1000" />
                <ul_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb320" visible="true" val="0x00" />
                <ul_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb322" visible="true" val="0xffffffe2" />
                <ul_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb324" visible="true" val="0x671f" />
                <ul_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb326" visible="true" val="0xfffffc7c" />
                <ul_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb328" visible="true" val="0xfffffda8" />
                <ul_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb32a" visible="true" val="0x213e" />
                <ul_noise_gain offset="0" bits="16" Description="" t="u16" id="0xb32c" visible="true" val="0x01" />
                <st_ng_rsv0 offset="0" bits="16" Description="" t="u16" id="0xb32e" visible="true" val="0x0100" />
                <st_ng_rsv1 offset="0" bits="16" Description="" t="u16" id="0xb330" visible="true" val="0x50" />
                <st_ng_rsv2 offset="0" bits="16" Description="" t="u16" id="0xb332" visible="true" val="0x0100" />
                <ul_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xb334" visible="true" val="0x4778" />
                <ul_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xb336" visible="true" val="0x4778" />
                <ul_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xb338" visible="true" val="0x4778" />
                <ul_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xb33a" visible="true" val="0x4778" />
                <ul_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xb33c" visible="true" val="0x4778" />
                <ul_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xb33e" visible="true" val="0x4778" />
                <ul_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xb340" visible="true" val="0x4778" />
                <ul_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xb342" visible="true" val="0x4778" />
                <ul_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xb344" visible="true" val="0x4778" />
                <ul_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xb346" visible="false" val="0x1000" />
                <ul_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xb348" visible="false" val="0x1000" />
                <ul_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xb34a" visible="false" val="0x1000" />
                <ul_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xb34c" visible="false" val="0x1000" />
                <ul_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xb34e" visible="false" val="0x1000" />
                <ul_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xb350" visible="false" val="0x1000" />
                <st_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xb352" visible="true" val="0x82" />
                <st_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xb354" visible="true" val="0x82" />
                <st_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xb356" visible="true" val="0x82" />
                <st_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xb358" visible="true" val="0x82" />
                <st_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xb35a" visible="true" val="0x82" />
                <st_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xb35c" visible="true" val="0x82" />
                <st_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xb35e" visible="true" val="0x82" />
                <st_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xb360" visible="true" val="0x82" />
                <st_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xb362" visible="true" val="0x82" />
                <st_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xb364" visible="false" val="0x82" />
                <st_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xb366" visible="false" val="0x82" />
                <st_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xb368" visible="false" val="0x82" />
                <st_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xb36a" visible="false" val="0x82" />
                <st_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xb36c" visible="false" val="0x82" />
                <st_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xb36e" visible="false" val="0x82" />
                <aec_compensate_volume1 offset="0" bits="16" Description="" t="u16" id="0xb370" visible="false" val="0x265" />
                <aec_compensate_volume2 offset="0" bits="16" Description="" t="u16" id="0xb372" visible="false" val="0x2d3" />
                <aec_compensate_volume3 offset="0" bits="16" Description="" t="u16" id="0xb374" visible="false" val="0x400" />
                <aec_compensate_volume4 offset="0" bits="16" Description="" t="u16" id="0xb376" visible="false" val="0x5a7" />
                <aec_compensate_volume5 offset="0" bits="16" Description="" t="u16" id="0xb378" visible="false" val="0x800" />
                <aec_compensate_volume6 offset="0" bits="16" Description="" t="u16" id="0xb37a" visible="false" val="0xb50" />
                <aec_compensate_volume7 offset="0" bits="16" Description="" t="u16" id="0xb37c" visible="false" val="0x1000" />
                <aec_compensate_volume8 offset="0" bits="16" Description="" t="u16" id="0xb37e" visible="false" val="0x1000" />
                <aec_compensate_volume9 offset="0" bits="16" Description="" t="u16" id="0xb380" visible="false" val="0x1000" />
                <aec_compensate_volume10 offset="0" bits="16" Description="" t="u16" id="0xb382" visible="false" val="0x1000" />
                <aec_compensate_volume11 offset="0" bits="16" Description="" t="u16" id="0xb384" visible="false" val="0x1000" />
                <aec_compensate_volume12 offset="0" bits="16" Description="" t="u16" id="0xb386" visible="false" val="0x1000" />
                <aec_compensate_volume13 offset="0" bits="16" Description="" t="u16" id="0xb388" visible="false" val="0x1000" />
                <aec_compensate_volume14 offset="0" bits="16" Description="" t="u16" id="0xb38a" visible="false" val="0x1000" />
                <aec_compensate_volume15 offset="0" bits="16" Description="" t="u16" id="0xb38c" visible="false" val="0x1000" />
                <MBDRC_switch offset="0" bits="16" Description="" t="u16" id="0xb38e" visible="false" val="0x1301" />
                <MBDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb390" visible="false" val="0x2000" />
                <BLDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb392" visible="false" val="0x0" />
                <BLDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb394" visible="false" val="0xffe2" />
                <BLDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb396" visible="false" val="0x6666" />
                <BLDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb398" visible="false" val="0xfe0c" />
                <BLDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb39a" visible="false" val="0xfe70" />
                <BLDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb39c" visible="false" val="0x2000" />
                <SLowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb39e" visible="false" val="0x1000" />
                <SLowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb3a0" visible="false" val="0x0" />
                <SLowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb3a2" visible="false" val="0x1e" />
                <SLowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb3a4" visible="false" val="0x6666" />
                <SLowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb3a6" visible="false" val="0xfda8" />
                <SLowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb3a8" visible="false" val="0xfe70" />
                <SLowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb3aa" visible="false" val="0x1000" />
                <LowDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb3ac" visible="false" val="0x1000" />
                <LowDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb3ae" visible="false" val="0x0" />
                <LowDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb3b0" visible="false" val="0x1e" />
                <LowDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb3b2" visible="false" val="0x6666" />
                <LowDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb3b4" visible="false" val="0xfda8" />
                <LowDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb3b6" visible="false" val="0xfe70" />
                <LowDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb3b8" visible="false" val="0x1000" />
                <MidDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb3ba" visible="false" val="0x1000" />
                <MidDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb3bc" visible="false" val="0x0" />
                <MidDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb3be" visible="false" val="0x1e" />
                <MidDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb3c0" visible="false" val="0x6666" />
                <MidDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb3c2" visible="false" val="0xfda8" />
                <MidDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb3c4" visible="false" val="0xfe70" />
                <MidDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb3c6" visible="false" val="0x1000" />
                <HighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb3c8" visible="false" val="0x1000" />
                <HighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb3ca" visible="false" val="0x0" />
                <HighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb3cc" visible="false" val="0x1e" />
                <HighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb3ce" visible="false" val="0x6666" />
                <HighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb3d0" visible="false" val="0xfda8" />
                <HighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb3d2" visible="false" val="0xfe70" />
                <HighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb3d4" visible="false" val="0x1000" />
                <ShighDRC_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb3d6" visible="false" val="0x1000" />
                <ShighDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb3d8" visible="false" val="0x0" />
                <ShighDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb3da" visible="false" val="0x1e" />
                <ShighDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb3dc" visible="false" val="0x6666" />
                <ShighDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb3de" visible="false" val="0xfda8" />
                <ShighDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb3e0" visible="false" val="0xfe70" />
                <ShighDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb3e2" visible="false" val="0x1000" />
                <PostDRC_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb3e4" visible="false" val="0x0" />
                <PostDRC_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb3e6" visible="false" val="0xffe2" />
                <PostDRC_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb3e8" visible="false" val="0x6666" />
                <PostDRC_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb3ea" visible="false" val="0xfda8" />
                <PostDRC_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb3ec" visible="false" val="0xfe70" />
                <PostDRC_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb3ee" visible="false" val="0x1000" />
                <BL_filter_f0 offset="0" bits="16" Description="" t="u16" id="0xb3f0" visible="false" val="0x3e8" />
                <BL_filter_bw offset="0" bits="16" Description="" t="u16" id="0xb3f2" visible="false" val="0x64" />
                <MBDRC_band_num offset="0" bits="16" Description="" t="u16" id="0xb3f4" visible="false" val="0x4" />
                <MBDRC_fx0 offset="0" bits="16" Description="" t="u16" id="0xb3f6" visible="false" val="0xb4" />
                <MBDRC_fx1 offset="0" bits="16" Description="" t="u16" id="0xb3f8" visible="false" val="0x230" />
                <MBDRC_fx2 offset="0" bits="16" Description="" t="u16" id="0xb3fa" visible="false" val="0x9c4" />
                <MBDRC_fx3 offset="0" bits="16" Description="" t="u16" id="0xb3fc" visible="false" val="0x1388" />
                <dl_EQ_AGC_switch offset="0" bits="16" Description="" t="u16" id="0xb3fe" visible="false" val="0x101" />
                <dl_EQ_switch offset="0" bits="16" Description="" t="u16" id="0xb400" val="0x07" visible="true" />
                <dl_EQ_bass_alpha offset="0" bits="16" Description="" t="u16" id="0xb402" visible="true" val="0x3274" />
                <dl_EQ_bass_beta offset="0" bits="16" Description="" t="u16" id="0xb404" visible="true" val="0x3e3b" />
                <dl_EQ_bass_gama offset="0" bits="16" Description="" t="u16" id="0xb406" visible="true" val="0x00" />
                <dl_EQ_bass_gain offset="0" bits="16" Description="" t="u16" id="0xb408" visible="true" val="0x1000" />
                <dl_EQ_mid_alpha offset="0" bits="16" Description="" t="u16" id="0xb40a" visible="true" val="0x1a82" />
                <dl_EQ_mid_beta offset="0" bits="16" Description="" t="u16" id="0xb40c" visible="true" val="0x33c6" />
                <dl_EQ_mid_gama offset="0" bits="16" Description="" t="u16" id="0xb40e" visible="true" val="0x00" />
                <dl_EQ_mid_gain offset="0" bits="16" Description="" t="u16" id="0xb410" visible="true" val="0x1000" />
                <dl_EQ_treble_alpha offset="0" bits="16" Description="" t="u16" id="0xb412" visible="true" val="0x0cba" />
                <dl_EQ_treble_beta offset="0" bits="16" Description="" t="u16" id="0xb414" visible="true" val="0xc4e5" />
                <dl_EQ_treble_gama offset="0" bits="16" Description="" t="u16" id="0xb416" visible="true" val="0x00" />
                <dl_EQ_treble_gain offset="0" bits="16" Description="" t="u16" id="0xb418" visible="true" val="0x1000" />
                <dl_fir_eq_coef00 offset="0" bits="16" Description="" t="u16" id="0xb41a" visible="true" val="0x02" />
                <dl_fir_eq_coef01 offset="0" bits="16" Description="" t="u16" id="0xb41c" visible="true" val="0x1d" />
                <dl_fir_eq_coef02 offset="0" bits="16" Description="" t="u16" id="0xb41e" visible="true" val="0x3f" />
                <dl_fir_eq_coef03 offset="0" bits="16" Description="" t="u16" id="0xb420" visible="true" val="0x1a" />
                <dl_fir_eq_coef04 offset="0" bits="16" Description="" t="u16" id="0xb422" visible="true" val="0x7a" />
                <dl_fir_eq_coef05 offset="0" bits="16" Description="" t="u16" id="0xb424" visible="true" val="0x27" />
                <dl_fir_eq_coef06 offset="0" bits="16" Description="" t="u16" id="0xb426" visible="true" val="0xeb" />
                <dl_fir_eq_coef07 offset="0" bits="16" Description="" t="u16" id="0xb428" visible="true" val="0x0c" />
                <dl_fir_eq_coef08 offset="0" bits="16" Description="" t="u16" id="0xb42a" visible="true" val="0x0141" />
                <dl_fir_eq_coef09 offset="0" bits="16" Description="" t="u16" id="0xb42c" visible="true" val="0xffffffdf" />
                <dl_fir_eq_coef10 offset="0" bits="16" Description="" t="u16" id="0xb42e" visible="true" val="0x0195" />
                <dl_fir_eq_coef11 offset="0" bits="16" Description="" t="u16" id="0xb430" visible="true" val="0xffffffeb" />
                <dl_fir_eq_coef12 offset="0" bits="16" Description="" t="u16" id="0xb432" visible="true" val="0x01b9" />
                <dl_fir_eq_coef13 offset="0" bits="16" Description="" t="u16" id="0xb434" visible="true" val="0xffffffc2" />
                <dl_fir_eq_coef14 offset="0" bits="16" Description="" t="u16" id="0xb436" visible="true" val="0x01f0" />
                <dl_fir_eq_coef15 offset="0" bits="16" Description="" t="u16" id="0xb438" visible="true" val="0xffffffc6" />
                <dl_fir_eq_coef16 offset="0" bits="16" Description="" t="u16" id="0xb43a" visible="true" val="0xfffff194" />
                <dl_fir_eq_coef17 offset="0" bits="16" Description="" t="u16" id="0xb43c" visible="true" val="0xffffffc6" />
                <dl_fir_eq_coef18 offset="0" bits="16" Description="" t="u16" id="0xb43e" visible="true" val="0x01f0" />
                <dl_fir_eq_coef19 offset="0" bits="16" Description="" t="u16" id="0xb440" visible="true" val="0xffffffc2" />
                <dl_fir_eq_coef20 offset="0" bits="16" Description="" t="u16" id="0xb442" visible="true" val="0x01b9" />
                <dl_fir_eq_coef21 offset="0" bits="16" Description="" t="u16" id="0xb444" visible="true" val="0xffffffeb" />
                <dl_fir_eq_coef22 offset="0" bits="16" Description="" t="u16" id="0xb446" visible="true" val="0x0195" />
                <dl_fir_eq_coef23 offset="0" bits="16" Description="" t="u16" id="0xb448" visible="true" val="0xffffffdf" />
                <dl_fir_eq_coef24 offset="0" bits="16" Description="" t="u16" id="0xb44a" visible="true" val="0x0141" />
                <dl_fir_eq_coef25 offset="0" bits="16" Description="" t="u16" id="0xb44c" visible="true" val="0x0c" />
                <dl_fir_eq_coef26 offset="0" bits="16" Description="" t="u16" id="0xb44e" visible="true" val="0x00" />
                <dl_fir_eq_coef27 offset="0" bits="16" Description="" t="u16" id="0xb450" visible="true" val="0x00" />
                <dl_fir_eq_coef28 offset="0" bits="16" Description="" t="u16" id="0xb452" visible="true" val="0x00" />
                <dl_fir_eq_coef29 offset="0" bits="16" Description="" t="u16" id="0xb454" visible="true" val="0x00" />
                <dl_fir_eq_coef30 offset="0" bits="16" Description="" t="u16" id="0xb456" visible="true" val="0x00" />
                <dl_fir_eq_coef31 offset="0" bits="16" Description="" t="u16" id="0xb458" visible="true" val="0x00" />
                <dl_fir_eq_coef32 offset="0" bits="16" Description="" t="u16" id="0xb45a" visible="true" val="0x00" />
                <dl_nr_modu1_switch offset="0" bits="16" Description="" t="u16" id="0xb45c" visible="false" val="0x1111" />
                <dl_nr_modu2_switch offset="0" bits="16" Description="" t="u16" id="0xb45e" visible="true" val="0x00" />
                <dl_nr_modu3_switch offset="0" bits="16" Description="" t="u16" id="0xb460" visible="true" val="0x2211" />
                <dl_min_psne offset="0" bits="16" Description="" t="u16" id="0xb462" visible="false" val="0xe890" />
                <dl_max_psne offset="0" bits="16" Description="" t="u16" id="0xb464" visible="false" val="0xf060" />
                <dl_nr_dgain offset="0" bits="16" Description="" t="u16" id="0xb466" visible="true" val="0x00" />
                <dl_ns_factor offset="0" bits="16" Description="" t="u16" id="0xb468" visible="false" val="0x64" />
                <dl_ns_up_factor offset="0" bits="16" Description="" t="u16" id="0xb46a" visible="false" val="0xc8" />
                <dl_ns_limit offset="0" bits="16" Description="" t="u16" id="0xb46c" visible="true" val="0x0258" />
                <dl_dis_snr_thd offset="0" bits="16" Description="" t="u16" id="0xb46e" visible="false" val="0x4b0" />
                <dl_dis_band offset="0" bits="16" Description="" t="u16" id="0xb470" visible="false" val="0xb" />
                <dl_dis_limit offset="0" bits="16" Description="" t="u16" id="0xb472" visible="false" val="0x4b0" />
                <dl_dis_hf_gain0 offset="0" bits="16" Description="" t="u16" id="0xb474" visible="false" val="0x0" />
                <dl_dis_hf_gain1 offset="0" bits="16" Description="" t="u16" id="0xb476" visible="false" val="0x0" />
                <dl_dis_hf_gain2 offset="0" bits="16" Description="" t="u16" id="0xb478" visible="false" val="0x514" />
                <dl_dis_hf_gain3 offset="0" bits="16" Description="" t="u16" id="0xb47a" visible="false" val="0x7d0" />
                <dl_dis_hf_gain4 offset="0" bits="16" Description="" t="u16" id="0xb47c" visible="false" val="0x960" />
                <dl_alc_cng_switch offset="0" bits="16" Description="" t="u16" id="0xb47e" visible="true" val="0x19" />
                <dl_alc_pre_gain offset="0" bits="16" Description="" t="u16" id="0xb480" visible="true" val="0x1000" />
                <dl_alc_compress_limit offset="0" bits="16" Description="" t="u16" id="0xb482" visible="true" val="0x00" />
                <dl_alc_compress_threshold offset="0" bits="16" Description="" t="u16" id="0xb484" visible="true" val="0xffffffe2" />
                <dl_alc_compress_ratio offset="0" bits="16" Description="" t="u16" id="0xb486" visible="true" val="0x671f" />
                <dl_alc_expand_limit offset="0" bits="16" Description="" t="u16" id="0xb488" visible="true" val="0xfffffc7c" />
                <dl_alc_expand_threshold offset="0" bits="16" Description="" t="u16" id="0xb48a" visible="true" val="0xfffffda8" />
                <dl_alc_expand_ratio offset="0" bits="16" Description="" t="u16" id="0xb48c" visible="true" val="0x213e" />
                <dl_noise_gain offset="0" bits="16" Description="" t="u16" id="0xb48e" visible="true" val="0x0100" />
                <dl_tone_switch offset="0" bits="16" Description="" t="u16" id="0xb490" visible="false" val="0x1" />
                <dl_tone_gain_step offset="0" bits="16" Description="" t="u16" id="0xb492" visible="false" val="0x28" />
                <dl_tone_gain offset="0" bits="16" Description="" t="u16" id="0xb494" visible="false" val="0x1000" />
                <dl_dgain_volume1 offset="0" bits="16" Description="" t="u16" id="0xb496" visible="true" val="0x0405" />
                <dl_dgain_volume2 offset="0" bits="16" Description="" t="u16" id="0xb498" visible="true" val="0x0805" />
                <dl_dgain_volume3 offset="0" bits="16" Description="" t="u16" id="0xb49a" visible="true" val="0x0b54" />
                <dl_dgain_volume4 offset="0" bits="16" Description="" t="u16" id="0xb49c" visible="true" val="0x1000" />
                <dl_dgain_volume5 offset="0" bits="16" Description="" t="u16" id="0xb49e" visible="true" val="0x169a" />
                <dl_dgain_volume6 offset="0" bits="16" Description="" t="u16" id="0xb4a0" visible="true" val="0x1fed" />
                <dl_dgain_volume7 offset="0" bits="16" Description="" t="u16" id="0xb4a2" visible="true" val="0x1fed" />
                <dl_dgain_volume8 offset="0" bits="16" Description="" t="u16" id="0xb4a4" visible="true" val="0x1fed" />
                <dl_dgain_volume9 offset="0" bits="16" Description="" t="u16" id="0xb4a6" visible="true" val="0x1fed" />
                <dl_dgain_volume10 offset="0" bits="16" Description="" t="u16" id="0xb4a8" visible="false" val="0x1fed" />
                <dl_dgain_volume11 offset="0" bits="16" Description="" t="u16" id="0xb4aa" visible="false" val="0x1fed" />
                <dl_dgain_volume12 offset="0" bits="16" Description="" t="u16" id="0xb4ac" visible="false" val="0x1fed" />
                <dl_dgain_volume13 offset="0" bits="16" Description="" t="u16" id="0xb4ae" visible="false" val="0x1fed" />
                <dl_dgain_volume14 offset="0" bits="16" Description="" t="u16" id="0xb4b0" visible="false" val="0x1fed" />
                <dl_dgain_volume15 offset="0" bits="16" Description="" t="u16" id="0xb4b2" visible="false" val="0x1fed" />
                <dc_remove_set offset="0" bits="16" Description="" t="u16" id="0xb4b4" visible="false" val="0x301" />
                <iis_set00 offset="0" bits="16" Description="" t="u16" id="0xb4b6" visible="false" val="0x0" />
                <iis_set01 offset="0" bits="16" Description="" t="u16" id="0xb4b8" visible="false" val="0x0" />
                <tone_gen_mode offset="0" bits="16" Description="" t="u16" id="0xb4ba" visible="false" val="0x1" />
                <Loopback_gain offset="0" bits="16" Description="" t="u16" id="0xb4bc" visible="false" val="0x1000" />
                <Ul_record_gain offset="0" bits="16" Description="" t="u16" id="0xb4be" visible="false" val="0x1000" />
                <dl_record_gain offset="0" bits="16" Description="" t="u16" id="0xb4c0" visible="false" val="0x1000" />
                <dl_da_device_l offset="0" bits="16" Description="" t="u16" id="0xb4c2" visible="false" val="0x0" />
                <dac_post_gain offset="0" bits="16" Description="" t="u16" id="0xb4c4" visible="false" val="0x1000" />
                <mode_index offset="0" bits="16" Description="" t="u16" id="0xb4c6" visible="false" val="0x1111" />
                <Extend00 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4c8" />
                <Extend01 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4ca" />
                <Extend02 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4cc" />
                <Extend03 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4ce" />
                <Extend04 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4d0" />
                <Extend05 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4d2" />
                <Extend06 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4d4" />
                <Extend07 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4d6" />
                <Extend08 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4d8" />
                <Extend09 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4da" />
                <Extend10 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4dc" />
                <Extend11 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4de" />
                <Extend12 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4e0" />
                <Extend13 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4e2" />
                <Extend14 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4e4" />
                <Extend15 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4e6" />
                <Extend16 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4e8" />
                <Extend17 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4ea" />
                <Extend18 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4ec" />
                <Extend19 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4ee" />
                <Extend20 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4f0" />
                <Extend21 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4f2" />
                <Extend22 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4f4" />
                <Extend23 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4f6" />
                <Extend24 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4f8" />
                <Extend25 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4fa" />
                <Extend26 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4fc" />
                <Extend27 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb4fe" />
                <Extend28 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb500" />
                <Extend29 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb502" />
                <Extend30 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb504" />
                <Extend31 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb506" />
                <Extend32 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb508" />
                <Extend33 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb50a" />
                <Extend34 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb50c" />
                <Extend35 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb50e" />
                <Extend36 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb510" />
                <Extend37 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb512" />
                <Extend38 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb514" />
                <Extend39 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb516" />
                <Extend40 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb518" />
                <Extend41 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb51a" />
                <Extend42 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb51c" />
                <Extend43 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb51e" />
                <Extend44 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb520" />
                <Extend45 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb522" />
                <Extend46 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb524" />
                <Extend47 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb526" />
                <Extend48 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb528" />
                <Extend49 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb52a" />
                <Extend50 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb52c" />
                <Extend51 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb52e" />
                <Extend52 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb530" />
                <Extend53 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb532" />
                <Extend54 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb534" />
                <Extend55 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb536" />
                <Extend56 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb538" />
                <Extend57 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb53a" />
                <Extend58 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb53c" />
                <Extend59 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb53e" />
                <Extend60 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb540" />
                <Extend61 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb542" />
                <Extend62 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb544" />
                <Extend63 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb546" />
                <Extend64 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb548" />
                <Extend65 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb54a" />
                <Extend66 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb54c" />
                <Extend67 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb54e" />
                <Extend68 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb550" />
                <Extend69 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb552" />
                <Extend70 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb554" />
                <Extend71 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb556" />
                <Extend72 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb558" />
                <Extend73 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb55a" />
                <Extend74 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb55c" />
                <Extend75 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb55e" />
                <Extend76 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb560" />
                <Extend77 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb562" />
                <Extend78 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb564" />
                <Extend79 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb566" />
                <Extend80 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb568" />
                <Extend81 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb56a" />
                <Extend82 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb56c" />
                <Extend83 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb56e" />
                <Extend84 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb570" />
                <Extend85 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb572" />
                <Extend86 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb574" />
                <Extend87 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb576" />
                <Extend88 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb578" />
                <Extend89 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb57a" />
                <Extend90 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb57c" />
                <Extend91 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb57e" />
                <Extend92 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb580" />
                <Extend93 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb582" />
                <Extend94 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb584" />
                <Extend95 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb586" />
                <Extend96 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb588" />
                <Extend97 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb58a" />
                <Extend98 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb58c" />
                <Extend99 offset="0" bits="16" visible="false" val="0x0" Description="" t="u16" id="0xb58e" />
            </MainMic>
        </Headset3P>
    </Loopback>
</audio_structure>
