// Seed: 3935109070
module module_0;
  assign module_1.type_14 = 0;
  generate
    assign id_1 = 1;
  endgenerate
endmodule
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri1 module_1
);
  wor id_8 = 1;
  supply1 id_9;
  module_0 modCall_1 ();
  final $display(id_9, id_6, id_0 == id_6, 1, 1);
endmodule
module module_2 (
    input  wand  id_0,
    output logic id_1,
    input  uwire id_2
);
  logic id_4;
  always @(posedge "") begin : LABEL_0
    id_1 = id_4;
    if (id_4) begin : LABEL_0
      id_1 <= #1 1;
    end
  end
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
