{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717334664055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717334664056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 22:24:23 2024 " "Processing started: Sun Jun 02 22:24:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717334664056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717334664056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_memory -c de0_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_memory -c de0_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717334664056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717334664512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week12/memory_2/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week12/memory_2/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../../week12/memory_2/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/memory_2/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717334664562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717334664562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week12/memory_2/mem_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week12/memory_2/mem_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Controller " "Found entity 1: Mem_Controller" {  } { { "../../../week12/memory_2/Mem_Controller.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/memory_2/Mem_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717334664567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717334664567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week11/memory_2/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week11/memory_2/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../../week11/memory_2/top.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/memory_2/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717334664571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717334664571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week11/memory_2/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week11/memory_2/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd " "Found entity 1: fnd" {  } { { "../../../week11/memory_2/fnd.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/memory_2/fnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717334664574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717334664574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual_16x8/ram_dual_16x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_dual_16x8/ram_dual_16x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual_16x8 " "Found entity 1: ram_dual_16x8" {  } { { "ram_dual_16x8/ram_dual_16x8.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week14/de0_memory/quartus/ram_dual_16x8/ram_dual_16x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717334664578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717334664578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717334664629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_uart_rx\"" {  } { { "../../../week11/memory_2/top.v" "u_uart_rx" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/memory_2/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Controller Mem_Controller:u_Mem_Controller " "Elaborating entity \"Mem_Controller\" for hierarchy \"Mem_Controller:u_Mem_Controller\"" {  } { { "../../../week11/memory_2/top.v" "u_Mem_Controller" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/memory_2/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_16x8 ram_dual_16x8:u_ram_dual_16x8 " "Elaborating entity \"ram_dual_16x8\" for hierarchy \"ram_dual_16x8:u_ram_dual_16x8\"" {  } { { "../../../week11/memory_2/top.v" "u_ram_dual_16x8" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/memory_2/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component\"" {  } { { "ram_dual_16x8/ram_dual_16x8.v" "altsyncram_component" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week14/de0_memory/quartus/ram_dual_16x8/ram_dual_16x8.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component\"" {  } { { "ram_dual_16x8/ram_dual_16x8.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week14/de0_memory/quartus/ram_dual_16x8/ram_dual_16x8.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717334664707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664708 ""}  } { { "ram_dual_16x8/ram_dual_16x8.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week14/de0_memory/quartus/ram_dual_16x8/ram_dual_16x8.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1717334664708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtn1 " "Found entity 1: altsyncram_vtn1" {  } { { "db/altsyncram_vtn1.tdf" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week14/de0_memory/quartus/db/altsyncram_vtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717334664769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717334664769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtn1 ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component\|altsyncram_vtn1:auto_generated " "Elaborating entity \"altsyncram_vtn1\" for hierarchy \"ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component\|altsyncram_vtn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd fnd:u_fnd_1 " "Elaborating entity \"fnd\" for hierarchy \"fnd:u_fnd_1\"" {  } { { "../../../week11/memory_2/top.v" "u_fnd_1" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/memory_2/top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717334664774 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1717334665157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../week12/memory_2/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/memory_2/uart_rx.v" 113 -1 0 } } { "../../../week12/memory_2/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/memory_2/uart_rx.v" 40 -1 0 } } { "../../../week12/memory_2/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/memory_2/uart_rx.v" 41 -1 0 } } { "../../../week12/memory_2/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/memory_2/uart_rx.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1717334665168 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1717334665169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717334665280 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component\|altsyncram_vtn1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ram_dual_16x8:u_ram_dual_16x8\|altsyncram:altsyncram_component\|altsyncram_vtn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vtn1.tdf" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week14/de0_memory/quartus/db/altsyncram_vtn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_dual_16x8/ram_dual_16x8.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week14/de0_memory/quartus/ram_dual_16x8/ram_dual_16x8.v" 88 0 0 } } { "../../../week11/memory_2/top.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/memory_2/top.v" 60 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717334665393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717334665593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717334665593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717334665660 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717334665660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717334665660 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1717334665660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717334665660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717334665709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 22:24:25 2024 " "Processing ended: Sun Jun 02 22:24:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717334665709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717334665709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717334665709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717334665709 ""}
