

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_total'
================================================================
* Date:           Tue Feb 20 20:10:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        FIR_v2_opt
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.945 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- total   |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 4 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_3_reload"   --->   Operation 6 'read' 'lhs_V_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_2_reload"   --->   Operation 7 'read' 'lhs_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_1_reload"   --->   Operation 8 'read' 'lhs_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs_V_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lhs_V_reload"   --->   Operation 9 'read' 'lhs_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %lhs_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body42"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i"   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln58 = icmp_eq  i3 %i_1, i3 4" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 14 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln58 = add i3 %i_1, i3 1" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 16 'add' 'add_ln58' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.body42.split, void %for.end49.exitStub" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 17 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lhs_V_load_1 = load i32 %lhs_V"   --->   Operation 18 'load' 'lhs_V_load_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [FIR_v2_opt/src/FIR.cpp:60]   --->   Operation 19 'specpipeline' 'specpipeline_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [FIR_v2_opt/src/FIR.cpp:57]   --->   Operation 20 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i32 %lhs_V_load_1"   --->   Operation 21 'sext' 'sext_ln813' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i3 %i_1"   --->   Operation 22 'trunc' 'trunc_ln813' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%rhs = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %lhs_V_reload_read, i32 %lhs_V_1_reload_read, i32 %lhs_V_2_reload_read, i32 %lhs_V_3_reload_read, i2 %trunc_ln813"   --->   Operation 23 'mux' 'rhs' <Predicate = (!icmp_ln58)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i32 %rhs"   --->   Operation 24 'sext' 'sext_ln813_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%ret_V = add i33 %sext_ln813_1, i33 %sext_ln813"   --->   Operation 25 'add' 'ret_V' <Predicate = (!icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V, i32 32"   --->   Operation 26 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%p_Val2_1 = add i32 %rhs, i32 %lhs_V_load_1"   --->   Operation 27 'add' 'p_Val2_1' <Predicate = (!icmp_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31"   --->   Operation 28 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%xor_ln895 = xor i1 %p_Result_s, i1 1"   --->   Operation 29 'xor' 'xor_ln895' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%overflow = and i1 %p_Result_1, i1 %xor_ln895"   --->   Operation 30 'and' 'overflow' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%xor_ln302 = xor i1 %p_Result_s, i1 %p_Result_1"   --->   Operation 31 'xor' 'xor_ln302' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node total_V)   --->   "%select_ln346 = select i1 %overflow, i32 2147483647, i32 2147483648"   --->   Operation 32 'select' 'select_ln346' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%total_V = select i1 %xor_ln302, i32 %select_ln346, i32 %p_Val2_1"   --->   Operation 33 'select' 'total_V' <Predicate = (!icmp_ln58)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln58 = store i3 %add_ln58, i3 %i" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 34 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln58 = store i32 %total_V, i32 %lhs_V" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 35 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body42" [FIR_v2_opt/src/FIR.cpp:58]   --->   Operation 36 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 37 'load' 'lhs_V_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %total_V_2_out, i32 %lhs_V_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [12]  (1.59 ns)

 <State 2>: 6.94ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [16]  (0 ns)
	'mux' operation ('rhs') [27]  (1.83 ns)
	'add' operation ('__Val2__') [31]  (2.55 ns)
	'select' operation ('total.V') [37]  (0.978 ns)
	'store' operation ('store_ln58', FIR_v2_opt/src/FIR.cpp:58) of variable 'total.V' on local variable 'lhs.V' [39]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
